{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716791329657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716791329661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:28:49 2024 " "Processing started: Mon May 27 18:28:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716791329661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791329661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyBird -c flappybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyBird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791329661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716791330267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716791330267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/powerup_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/powerup_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerup_collision-behaviour " "Found design unit 1: powerup_collision-behaviour" {  } { { "../VhdlFiles/powerup_collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerup_collision.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338025 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerup_collision " "Found entity 1: powerup_collision" {  } { { "../VhdlFiles/powerup_collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerup_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/gap_width_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/gap_width_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gap_width_control-rtl " "Found design unit 1: gap_width_control-rtl" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338030 ""} { "Info" "ISGN_ENTITY_NAME" "1 gap_width_control " "Found entity 1: gap_width_control" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/powerups.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/powerups.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerups-behaviour " "Found design unit 1: powerups-behaviour" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338034 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerups " "Found entity 1: powerups" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/static_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/static_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_text-behaviour " "Found design unit 1: static_text-behaviour" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338038 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_text " "Found entity 1: static_text" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/im_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/im_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_rom-Behavioral " "Found design unit 1: image_rom-Behavioral" {  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338042 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_rom " "Found entity 1: image_rom" {  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/main_fsm_readable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/main_fsm_readable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_fsm-Behavioral " "Found design unit 1: new_fsm-Behavioral" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338046 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_fsm " "Found entity 1: new_fsm" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-rtl " "Found design unit 1: speed_control-rtl" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338052 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/level_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/level_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_fsm-Behavioral " "Found design unit 1: level_fsm-Behavioral" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338056 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_fsm " "Found entity 1: level_fsm" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338059 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-behaviour " "Found design unit 1: score_display-behaviour" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338064 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VhdlFiles/Double_Digit_Counter.vhd " "Can't analyze file -- file ../VhdlFiles/Double_Digit_Counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716791338066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_module-behaviour " "Found design unit 1: collision_module-behaviour" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338070 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_module " "Found entity 1: collision_module" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/testimage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/testimage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testImage-behaviour " "Found design unit 1: testImage-behaviour" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338074 ""} { "Info" "ISGN_ENTITY_NAME" "1 testImage " "Found entity 1: testImage" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/lsfr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/lsfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisLFSR8-Behavioral " "Found design unit 1: GaloisLFSR8-Behavioral" {  } { { "../VhdlFiles/lsfr.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lsfr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338078 ""} { "Info" "ISGN_ENTITY_NAME" "1 GaloisLFSR8 " "Found entity 1: GaloisLFSR8" {  } { { "../VhdlFiles/lsfr.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lsfr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338082 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../MiniprojectResources/BCD_to_7Seg.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338085 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../MiniprojectResources/BCD_to_7Seg.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/BCD_to_7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/lives_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/lives_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-behaviour " "Found design unit 1: lives_display-behaviour" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338089 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_pipe_pipe-behavior " "Found design unit 1: pipe_pipe_pipe-behavior" {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338093 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_pipe_pipe " "Found entity 1: pipe_pipe_pipe" {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/ground.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/ground.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground-behavior " "Found design unit 1: ground-behavior" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/ground.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground " "Found entity 1: ground" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/ground.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/display_priority_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/display_priority_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_priority_controller-behaviour " "Found design unit 1: display_priority_controller-behaviour" {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338100 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_priority_controller " "Found entity 1: display_priority_controller" {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behaviour " "Found design unit 1: bird-behaviour" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338104 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/vhdlfiles/background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-behaviour " "Found design unit 1: background-behaviour" {  } { { "../VhdlFiles/background.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/background.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338108 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "../VhdlFiles/background.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/background.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338113 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/305/305_proj/fpga testing/305_proj-holy/fpga testing/imagetesting/miniproject/miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338116 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338120 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappybird " "Found entity 1: flappybird" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extracomponents.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extracomponents.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extracomponents " "Found entity 1: extracomponents" {  } { { "extracomponents.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/extracomponents.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappybird " "Elaborating entity \"flappybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716791338302 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } { 888 1872 2040 904 "SW\[1\]" "" } { 912 1872 2040 928 "SW\[2\]" "" } { 424 1680 1848 440 "SW\[9\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1716791338303 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[0\] SW0 " "Converted element name(s) from \"SW\[0\]\" to \"SW0\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[1\] SW1 " "Converted element name(s) from \"SW\[1\]\" to \"SW1\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 888 1872 2040 904 "SW\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[2\] SW2 " "Converted element name(s) from \"SW\[2\]\" to \"SW2\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 912 1872 2040 928 "SW\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 424 1680 1848 440 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338303 ""}  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } { 888 1872 2040 904 "SW\[1\]" "" } { 912 1872 2040 928 "SW\[2\]" "" } { 424 1680 1848 440 "SW\[9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1716791338303 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst16 " "Primitive \"GND\" of instance \"inst16\" not used" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1800 816 848 1832 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1716791338303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "flappybird.bdf" "inst2" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 616 4096 4320 792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "flappybird.bdf" "inst" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 272 -392 -232 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338351 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716791338353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338353 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791338353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_priority_controller display_priority_controller:inst11 " "Elaborating entity \"display_priority_controller\" for hierarchy \"display_priority_controller:inst11\"" {  } { { "flappybird.bdf" "inst11" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 648 3528 3752 888 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:inst14 " "Elaborating entity \"bird\" for hierarchy \"bird:inst14\"" {  } { { "flappybird.bdf" "inst14" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338363 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rgb_image_on bird.vhd(14) " "VHDL Signal Declaration warning at bird.vhd(14): used implicit default value for signal \"rgb_image_on\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716791338364 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bird_x_pos bird.vhd(22) " "VHDL Signal Declaration warning at bird.vhd(22): used explicit default value for signal \"bird_x_pos\" because signal was never assigned a value" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716791338365 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_rom_mux_out bird.vhd(37) " "Verilog HDL or VHDL warning at bird.vhd(37): object \"u_rom_mux_out\" assigned a value but never read" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716791338365 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_training_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"pause_training_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338365 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_normal_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"pause_normal_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338365 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338365 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_motion bird.vhd(62) " "VHDL Process Statement warning at bird.vhd(62): signal \"bird_y_motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338365 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(105) " "VHDL Process Statement warning at bird.vhd(105): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338366 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(105) " "VHDL Process Statement warning at bird.vhd(105): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338366 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(106) " "VHDL Process Statement warning at bird.vhd(106): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338367 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(106) " "VHDL Process Statement warning at bird.vhd(106): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338367 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(112) " "VHDL Process Statement warning at bird.vhd(112): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338367 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(114) " "VHDL Process Statement warning at bird.vhd(114): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338367 "|flappybird|bird:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(115) " "VHDL Process Statement warning at bird.vhd(115): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338367 "|flappybird|bird:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_rom bird:inst14\|image_rom:image_rom_inst " "Elaborating entity \"image_rom\" for hierarchy \"bird:inst14\|image_rom:image_rom_inst\"" {  } { { "../VhdlFiles/bird.vhd" "image_rom_inst" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file og_flappy_bird.mif " "Parameter \"init_file\" = \"og_flappy_bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338440 ""}  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791338440 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 12 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 12" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 315 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1h1 " "Found entity 1: altsyncram_t1h1" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1h1 bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated " "Elaborating entity \"altsyncram_t1h1\" for hierarchy \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst6 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst6\"" {  } { { "flappybird.bdf" "inst6" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 56 -664 -400 200 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716791338546 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338546 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338546 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338546 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338546 "|flappybird|MOUSE:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_fsm new_fsm:inst31 " "Elaborating entity \"new_fsm\" for hierarchy \"new_fsm:inst31\"" {  } { { "flappybird.bdf" "inst31" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 760 2208 2448 1000 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset main_fsm_readable.vhd(33) " "VHDL Process Statement warning at main_fsm_readable.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(46) " "VHDL Process Statement warning at main_fsm_readable.vhd(46): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(48) " "VHDL Process Statement warning at main_fsm_readable.vhd(48): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(50) " "VHDL Process Statement warning at main_fsm_readable.vhd(50): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(81) " "VHDL Process Statement warning at main_fsm_readable.vhd(81): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(83) " "VHDL Process Statement warning at main_fsm_readable.vhd(83): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state main_fsm_readable.vhd(39) " "VHDL Process Statement warning at main_fsm_readable.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338550 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dead main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.dead\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338551 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.pause_game main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.pause_game\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338551 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Settings main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Settings\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338551 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Normal main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Normal\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338551 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Training main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Training\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338551 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Menu main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Menu\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338551 "|flappybird|new_fsm:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_module collision_module:inst8 " "Elaborating entity \"collision_module\" for hierarchy \"collision_module:inst8\"" {  } { { "flappybird.bdf" "inst8" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 448 2240 2472 592 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338553 ""}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Collision.vhd(28) " "VHDL warning at Collision.vhd(28): synthesis ignores all but the first waveform" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 28 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_collision_counter Collision.vhd(38) " "VHDL Process Statement warning at Collision.vhd(38): signal \"v_collision_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_collision_counter Collision.vhd(39) " "VHDL Process Statement warning at Collision.vhd(39): signal \"v_collision_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_collision_counter Collision.vhd(43) " "VHDL Process Statement warning at Collision.vhd(43): signal \"v_collision_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_collision_counter Collision.vhd(34) " "VHDL Process Statement warning at Collision.vhd(34): inferring latch(es) for signal or variable \"v_collision_counter\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[0\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[0\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[1\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[1\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[2\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[2\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[3\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[3\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[4\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[4\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[5\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[5\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[6\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[6\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[7\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[7\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[8\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[8\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[9\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[9\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[10\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[10\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[11\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[11\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[12\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[12\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[13\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[13\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[14\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[14\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[15\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[15\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[16\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[16\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[17\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[17\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[18\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[18\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[19\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[19\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[20\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[20\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[21\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[21\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[22\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[22\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[23\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[23\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[24\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[24\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[25\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[25\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[26\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[26\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[27\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[27\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338554 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[28\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[28\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338555 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[29\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[29\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338555 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[30\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[30\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338555 "|flappybird|collision_module:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_collision_counter\[31\] Collision.vhd(34) " "Inferred latch for \"v_collision_counter\[31\]\" at Collision.vhd(34)" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338555 "|flappybird|collision_module:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_pipe_pipe pipe_pipe_pipe:inst13 " "Elaborating entity \"pipe_pipe_pipe\" for hierarchy \"pipe_pipe_pipe:inst13\"" {  } { { "flappybird.bdf" "inst13" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 256 840 1096 560 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338557 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_top pipe.vhd(32) " "VHDL Signal Declaration warning at pipe.vhd(32): used implicit default value for signal \"pipe3_top\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716791338558 "|flappybird|pipe_pipe_pipe:inst13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_bot pipe.vhd(32) " "VHDL Signal Declaration warning at pipe.vhd(32): used implicit default value for signal \"pipe3_bot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716791338558 "|flappybird|pipe_pipe_pipe:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GaloisLFSR8 pipe_pipe_pipe:inst13\|GaloisLFSR8:LFSR1 " "Elaborating entity \"GaloisLFSR8\" for hierarchy \"pipe_pipe_pipe:inst13\|GaloisLFSR8:LFSR1\"" {  } { { "../VhdlFiles/pipe.vhd" "LFSR1" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control pipe_pipe_pipe:inst13\|speed_control:SPEED_CHANGER " "Elaborating entity \"speed_control\" for hierarchy \"pipe_pipe_pipe:inst13\|speed_control:SPEED_CHANGER\"" {  } { { "../VhdlFiles/pipe.vhd" "SPEED_CHANGER" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338564 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed speed_control.vhd(15) " "VHDL Process Statement warning at speed_control.vhd(15): inferring latch(es) for signal or variable \"speed\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[0\] speed_control.vhd(15) " "Inferred latch for \"speed\[0\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[1\] speed_control.vhd(15) " "Inferred latch for \"speed\[1\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[2\] speed_control.vhd(15) " "Inferred latch for \"speed\[2\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[3\] speed_control.vhd(15) " "Inferred latch for \"speed\[3\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[4\] speed_control.vhd(15) " "Inferred latch for \"speed\[4\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[5\] speed_control.vhd(15) " "Inferred latch for \"speed\[5\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[6\] speed_control.vhd(15) " "Inferred latch for \"speed\[6\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[7\] speed_control.vhd(15) " "Inferred latch for \"speed\[7\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[8\] speed_control.vhd(15) " "Inferred latch for \"speed\[8\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[9\] speed_control.vhd(15) " "Inferred latch for \"speed\[9\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[10\] speed_control.vhd(15) " "Inferred latch for \"speed\[10\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[11\] speed_control.vhd(15) " "Inferred latch for \"speed\[11\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[12\] speed_control.vhd(15) " "Inferred latch for \"speed\[12\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338565 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[13\] speed_control.vhd(15) " "Inferred latch for \"speed\[13\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[14\] speed_control.vhd(15) " "Inferred latch for \"speed\[14\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[15\] speed_control.vhd(15) " "Inferred latch for \"speed\[15\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[16\] speed_control.vhd(15) " "Inferred latch for \"speed\[16\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[17\] speed_control.vhd(15) " "Inferred latch for \"speed\[17\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[18\] speed_control.vhd(15) " "Inferred latch for \"speed\[18\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[19\] speed_control.vhd(15) " "Inferred latch for \"speed\[19\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[20\] speed_control.vhd(15) " "Inferred latch for \"speed\[20\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[21\] speed_control.vhd(15) " "Inferred latch for \"speed\[21\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[22\] speed_control.vhd(15) " "Inferred latch for \"speed\[22\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[23\] speed_control.vhd(15) " "Inferred latch for \"speed\[23\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[24\] speed_control.vhd(15) " "Inferred latch for \"speed\[24\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[25\] speed_control.vhd(15) " "Inferred latch for \"speed\[25\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[26\] speed_control.vhd(15) " "Inferred latch for \"speed\[26\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[27\] speed_control.vhd(15) " "Inferred latch for \"speed\[27\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[28\] speed_control.vhd(15) " "Inferred latch for \"speed\[28\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[29\] speed_control.vhd(15) " "Inferred latch for \"speed\[29\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[30\] speed_control.vhd(15) " "Inferred latch for \"speed\[30\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[31\] speed_control.vhd(15) " "Inferred latch for \"speed\[31\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338566 "|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gap_width_control pipe_pipe_pipe:inst13\|gap_width_control:GAP_WIDTH " "Elaborating entity \"gap_width_control\" for hierarchy \"pipe_pipe_pipe:inst13\|gap_width_control:GAP_WIDTH\"" {  } { { "../VhdlFiles/pipe.vhd" "GAP_WIDTH" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338568 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gap_half_width gap_width_controller.vhd(15) " "VHDL Process Statement warning at gap_width_controller.vhd(15): inferring latch(es) for signal or variable \"gap_half_width\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[0\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[0\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[1\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[1\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[2\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[2\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[3\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[3\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[4\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[4\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[5\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[5\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[6\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[6\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[7\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[7\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[8\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[8\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[9\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[9\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[10\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[10\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[11\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[11\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[12\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[12\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[13\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[13\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[14\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[14\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[15\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[15\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[16\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[16\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[17\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[17\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[18\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[18\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[19\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[19\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[20\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[20\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[21\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[21\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[22\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[22\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[23\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[23\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[24\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[24\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[25\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[25\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[26\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[26\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[27\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[27\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[28\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[28\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338569 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[29\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[29\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338570 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[30\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[30\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338570 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[31\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[31\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338570 "|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_fsm level_fsm:inst20 " "Elaborating entity \"level_fsm\" for hierarchy \"level_fsm:inst20\"" {  } { { "flappybird.bdf" "inst20" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 296 2240 2472 408 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338572 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset level_fsm.vhd(32) " "VHDL Process Statement warning at level_fsm.vhd(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338573 "|flappybird|level_fsm:inst20"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state level_fsm.vhd(68) " "VHDL Process Statement warning at level_fsm.vhd(68): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338573 "|flappybird|level_fsm:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:inst35 " "Elaborating entity \"score\" for hierarchy \"score:inst35\"" {  } { { "flappybird.bdf" "inst35" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1408 616 816 1520 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerup_collision powerup_collision:inst15 " "Elaborating entity \"powerup_collision\" for hierarchy \"powerup_collision:inst15\"" {  } { { "flappybird.bdf" "inst15" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1120 2208 2496 1264 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerups powerups:inst3 " "Elaborating entity \"powerups\" for hierarchy \"powerups:inst3\"" {  } { { "flappybird.bdf" "inst3" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1000 912 1176 1272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screen_height powerups.vhd(21) " "Verilog HDL or VHDL warning at powerups.vhd(21): object \"screen_height\" assigned a value but never read" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716791338581 "|flappybird|powerups:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground ground:inst7 " "Elaborating entity \"ground\" for hierarchy \"ground:inst7\"" {  } { { "flappybird.bdf" "inst7" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 840 928 1144 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:inst10 " "Elaborating entity \"score_display\" for hierarchy \"score_display:inst10\"" {  } { { "flappybird.bdf" "inst10" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1408 1256 1488 1552 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds score_display.vhd(58) " "VHDL Process Statement warning at score_display.vhd(58): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens score_display.vhd(72) " "VHDL Process Statement warning at score_display.vhd(72): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones score_display.vhd(86) " "VHDL Process Statement warning at score_display.vhd(86): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_row score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"u_font_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_col score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"u_font_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_ones score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"score_ones\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_tens score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"score_tens\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_hundreds score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"score_hundreds\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[4\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[5\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[0\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[1\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[2\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[3\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[0\] score_display.vhd(48) " "Inferred latch for \"score_tens\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[1\] score_display.vhd(48) " "Inferred latch for \"score_tens\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[2\] score_display.vhd(48) " "Inferred latch for \"score_tens\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[3\] score_display.vhd(48) " "Inferred latch for \"score_tens\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[0\] score_display.vhd(48) " "Inferred latch for \"score_ones\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[1\] score_display.vhd(48) " "Inferred latch for \"score_ones\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[2\] score_display.vhd(48) " "Inferred latch for \"score_ones\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[3\] score_display.vhd(48) " "Inferred latch for \"score_ones\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[0\] score_display.vhd(48) " "Inferred latch for \"u_font_col\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[1\] score_display.vhd(48) " "Inferred latch for \"u_font_col\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[2\] score_display.vhd(48) " "Inferred latch for \"u_font_col\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[0\] score_display.vhd(48) " "Inferred latch for \"u_font_row\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[1\] score_display.vhd(48) " "Inferred latch for \"u_font_row\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[2\] score_display.vhd(48) " "Inferred latch for \"u_font_row\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338591 "|flappybird|score_display:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom score_display:inst10\|char_rom:char_rom_inst " "Elaborating entity \"char_rom\" for hierarchy \"score_display:inst10\|char_rom:char_rom_inst\"" {  } { { "../VhdlFiles/score_display.vhd" "char_rom_inst" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char.mif " "Parameter \"init_file\" = \"char.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791338605 ""}  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791338605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtf1 " "Found entity 1: altsyncram_vtf1" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_vtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791338652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtf1 score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated " "Elaborating entity \"altsyncram_vtf1\" for hierarchy \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testImage testImage:inst37 " "Elaborating entity \"testImage\" for hierarchy \"testImage:inst37\"" {  } { { "flappybird.bdf" "inst37" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u_rom_mux_out testImage.vhd(51) " "VHDL Process Statement warning at testImage.vhd(51): signal \"u_rom_mux_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "image_out testImage.vhd(43) " "VHDL Process Statement warning at testImage.vhd(43): inferring latch(es) for signal or variable \"image_out\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rbg_image_on testImage.vhd(43) " "VHDL Process Statement warning at testImage.vhd(43): inferring latch(es) for signal or variable \"rbg_image_on\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[0\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[0\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[1\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[1\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[2\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[2\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[3\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[3\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[4\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[4\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[5\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[5\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[6\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[6\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[7\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[7\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[8\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[8\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[9\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[9\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[10\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[10\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[11\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[11\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rbg_image_on\[12\] testImage.vhd(43) " "Inferred latch for \"rbg_image_on\[12\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_out testImage.vhd(43) " "Inferred latch for \"image_out\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338674 "|flappybird|testImage:inst37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_text static_text:inst12 " "Elaborating entity \"static_text\" for hierarchy \"static_text:inst12\"" {  } { { "flappybird.bdf" "inst12" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1616 1256 1496 1824 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338692 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state static_text.vhd(365) " "VHDL Process Statement warning at static_text.vhd(365): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row static_text.vhd(45) " "VHDL Process Statement warning at static_text.vhd(45): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col static_text.vhd(45) " "VHDL Process Statement warning at static_text.vhd(45): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address static_text.vhd(45) " "VHDL Process Statement warning at static_text.vhd(45): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[0\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[1\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[2\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[3\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[4\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[5\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] static_text.vhd(45) " "Inferred latch for \"u_f_col\[0\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] static_text.vhd(45) " "Inferred latch for \"u_f_col\[1\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] static_text.vhd(45) " "Inferred latch for \"u_f_col\[2\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] static_text.vhd(45) " "Inferred latch for \"u_f_row\[0\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] static_text.vhd(45) " "Inferred latch for \"u_f_row\[1\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] static_text.vhd(45) " "Inferred latch for \"u_f_row\[2\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338695 "|flappybird|static_text:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives_display lives_display:inst41 " "Elaborating entity \"lives_display\" for hierarchy \"lives_display:inst41\"" {  } { { "flappybird.bdf" "inst41" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1928 1248 1464 2104 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791338715 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row lives_text.vhd(45) " "VHDL Process Statement warning at lives_text.vhd(45): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col lives_text.vhd(45) " "VHDL Process Statement warning at lives_text.vhd(45): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address lives_text.vhd(45) " "VHDL Process Statement warning at lives_text.vhd(45): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[0\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[1\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[2\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[3\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[4\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[5\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] lives_text.vhd(45) " "Inferred latch for \"u_f_col\[0\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] lives_text.vhd(45) " "Inferred latch for \"u_f_col\[1\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] lives_text.vhd(45) " "Inferred latch for \"u_f_col\[2\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] lives_text.vhd(45) " "Inferred latch for \"u_f_row\[0\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] lives_text.vhd(45) " "Inferred latch for \"u_f_row\[1\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] lives_text.vhd(45) " "Inferred latch for \"u_f_row\[2\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791338716 "|flappybird|lives_display:inst41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "powerups:inst3\|speed_control:SPEED_CHANGER\|speed\[1\] " "LATCH primitive \"powerups:inst3\|speed_control:SPEED_CHANGER\|speed\[1\]\" is permanently disabled" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1716791338942 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[0\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[1\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[2\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[3\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[4\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[5\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[6\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[7\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[8\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[9\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[10\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[11\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[12\] " "Synthesized away node \"testImage:inst37\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 34 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 800 1848 "inst37" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[0\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[1\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[2\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[3\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[4\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[5\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[6\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[7\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[8\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[9\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[10\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[11\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[12\] " "Synthesized away node \"bird:inst14\|image_rom:image_rom_inst\|altsyncram:altsyncram_inst\|altsyncram_t1h1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_t1h1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_t1h1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 48 0 0 } } { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 41 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 624 688 976 832 "inst14" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791338943 "|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716791338943 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716791338943 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "powerups:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"powerups:inst3\|Mod1\"" {  } { { "../VhdlFiles/powerups.vhd" "Mod1" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "powerups:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"powerups:inst3\|Mod0\"" {  } { { "../VhdlFiles/powerups.vhd" "Mod0" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst10\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst10\|Div1\"" {  } { { "../VhdlFiles/score_display.vhd" "Div1" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst10\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst10\|Mod2\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod2" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst10\|Mod0\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod0" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst10\|Div0\"" {  } { { "../VhdlFiles/score_display.vhd" "Div0" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst10\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst10\|Mod1\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod1" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791340037 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716791340037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerups:inst3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"powerups:inst3\|lpm_divide:Mod1\"" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791340092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerups:inst3\|lpm_divide:Mod1 " "Instantiated megafunction \"powerups:inst3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340092 ""}  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791340092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerups:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"powerups:inst3\|lpm_divide:Mod0\"" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791340197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerups:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"powerups:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340197 ""}  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791340197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst10\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_display:inst10\|lpm_divide:Div1\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791340218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst10\|lpm_divide:Div1 " "Instantiated megafunction \"score_display:inst10\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340219 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791340219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gkh " "Found entity 1: sign_div_unsign_gkh" {  } { { "db/sign_div_unsign_gkh.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/sign_div_unsign_gkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5te " "Found entity 1: alt_u_div_5te" {  } { { "db/alt_u_div_5te.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/alt_u_div_5te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst10\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"score_display:inst10\|lpm_divide:Mod2\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791340330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst10\|lpm_divide:Mod2 " "Instantiated megafunction \"score_display:inst10\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340330 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791340330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2m " "Found entity 1: lpm_divide_e2m" {  } { { "db/lpm_divide_e2m.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/lpm_divide_e2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_display:inst10\|lpm_divide:Div0\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791340467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst10\|lpm_divide:Div0 " "Instantiated megafunction \"score_display:inst10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340467 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716791340467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/lpm_divide_6am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716791340562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791340562 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716791340831 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst41\|u_f_col\[2\] score_display:inst10\|u_font_col\[2\] " "Duplicate LATCH primitive \"lives_display:inst41\|u_f_col\[2\]\" merged with LATCH primitive \"score_display:inst10\|u_font_col\[2\]\"" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst41\|u_f_col\[1\] score_display:inst10\|u_font_col\[1\] " "Duplicate LATCH primitive \"lives_display:inst41\|u_f_col\[1\]\" merged with LATCH primitive \"score_display:inst10\|u_font_col\[1\]\"" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst41\|u_f_row\[0\] score_display:inst10\|u_font_row\[0\] " "Duplicate LATCH primitive \"lives_display:inst41\|u_f_row\[0\]\" merged with LATCH primitive \"score_display:inst10\|u_font_row\[0\]\"" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst41\|u_f_row\[1\] score_display:inst10\|u_font_row\[1\] " "Duplicate LATCH primitive \"lives_display:inst41\|u_f_row\[1\]\" merged with LATCH primitive \"score_display:inst10\|u_font_row\[1\]\"" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst41\|u_f_row\[2\] score_display:inst10\|u_font_row\[2\] " "Duplicate LATCH primitive \"lives_display:inst41\|u_f_row\[2\]\" merged with LATCH primitive \"score_display:inst10\|u_font_row\[2\]\"" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst41\|u_f_col\[0\] score_display:inst10\|u_font_col\[0\] " "Duplicate LATCH primitive \"lives_display:inst41\|u_f_col\[0\]\" merged with LATCH primitive \"score_display:inst10\|u_font_col\[0\]\"" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716791340898 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1716791340898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "new_fsm:inst31\|next_state.Menu_248 " "Latch new_fsm:inst31\|next_state.Menu_248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOUSE:inst6\|right_button " "Ports D and ENA on the latch are fed by the same signal MOUSE:inst6\|right_button" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "new_fsm:inst31\|next_state.Training_235 " "Latch new_fsm:inst31\|next_state.Training_235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOUSE:inst6\|right_button " "Ports D and ENA on the latch are fed by the same signal MOUSE:inst6\|right_button" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "new_fsm:inst31\|next_state.Normal_222 " "Latch new_fsm:inst31\|next_state.Normal_222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOUSE:inst6\|right_button " "Ports D and ENA on the latch are fed by the same signal MOUSE:inst6\|right_button" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "new_fsm:inst31\|next_state.Settings_209 " "Latch new_fsm:inst31\|next_state.Settings_209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW0 " "Ports D and ENA on the latch are fed by the same signal SW0" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "new_fsm:inst31\|next_state.pause_game_196 " "Latch new_fsm:inst31\|next_state.pause_game_196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOUSE:inst6\|right_button " "Ports D and ENA on the latch are fed by the same signal MOUSE:inst6\|right_button" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_f_col\[2\] " "Latch static_text:inst12\|u_f_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA new_fsm:inst31\|state.Menu " "Ports D and ENA on the latch are fed by the same signal new_fsm:inst31\|state.Menu" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_f_col\[1\] " "Latch static_text:inst12\|u_f_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA new_fsm:inst31\|state.Menu " "Ports D and ENA on the latch are fed by the same signal new_fsm:inst31\|state.Menu" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_f_row\[0\] " "Latch static_text:inst12\|u_f_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[0\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_f_row\[1\] " "Latch static_text:inst12\|u_f_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[1\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_f_row\[2\] " "Latch static_text:inst12\|u_f_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[2\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_char_address\[0\] " "Latch static_text:inst12\|u_char_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340902 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_char_address\[1\] " "Latch static_text:inst12\|u_char_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_char_address\[2\] " "Latch static_text:inst12\|u_char_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_char_address\[3\] " "Latch static_text:inst12\|u_char_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_char_address\[4\] " "Latch static_text:inst12\|u_char_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_char_address\[5\] " "Latch static_text:inst12\|u_char_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst12\|u_f_col\[0\] " "Latch static_text:inst12\|u_f_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA new_fsm:inst31\|state.Menu " "Ports D and ENA on the latch are fed by the same signal new_fsm:inst31\|state.Menu" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lives_display:inst41\|u_char_address\[5\] " "Latch lives_display:inst41\|u_char_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA new_fsm:inst31\|state.Training " "Ports D and ENA on the latch are fed by the same signal new_fsm:inst31\|state.Training" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716791340903 ""}  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716791340903 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716791340906 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716791340906 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 824 2680 2856 840 "LEDR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716791342901 "|flappybird|LEDR4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716791342901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716791342987 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bird:inst14\|bird_y_motion\[1\] Low " "Register bird:inst14\|bird_y_motion\[1\] will power up to Low" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716791343118 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716791343118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716791343724 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_vtf1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 38 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1408 1256 1488 1552 "inst10" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791343735 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791343763 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716791343763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716791344058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716791344058 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716791344118 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716791344118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 768 1872 2040 784 "pb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716791344207 "|flappybird|pb[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716791344207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1434 " "Implemented 1434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716791344210 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716791344210 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716791344210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1375 " "Implemented 1375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716791344210 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716791344210 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716791344210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716791344210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 371 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 371 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716791344247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:29:04 2024 " "Processing ended: Mon May 27 18:29:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716791344247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716791344247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716791344247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716791344247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716791345383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716791345387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:29:05 2024 " "Processing started: Mon May 27 18:29:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716791345387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716791345387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flappyBird -c flappybird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flappyBird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716791345387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716791345510 ""}
{ "Info" "0" "" "Project  = flappyBird" {  } {  } 0 0 "Project  = flappyBird" 0 0 "Fitter" 0 0 1716791345511 ""}
{ "Info" "0" "" "Revision = flappybird" {  } {  } 0 0 "Revision = flappybird" 0 0 "Fitter" 0 0 1716791345511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716791345628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716791345629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "flappybird 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"flappybird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716791345642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716791345676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716791345676 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716791345766 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1716791345766 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1716791345777 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716791345960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716791345981 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716791346251 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716791346267 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716791349226 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 145 global CLKCTRL_G3 " "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 145 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716791349292 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716791349292 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716791349292 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716791350115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappybird.sdc " "Synopsys Design Constraints File file not found: 'flappybird.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716791350117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716791350117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716791350120 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst31\|Selector11~0  from: datac  to: combout " "Cell: inst31\|Selector11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791350124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791350124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791350124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791350124 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1716791350124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716791350129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716791350130 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716791350130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716791350155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716791350156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716791350158 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716791350159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716791350159 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716791350160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716791350270 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716791350271 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716791350271 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR2 " "Node \"LEDR2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET_N " "Node \"RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_out " "Node \"blue_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_out " "Node \"green_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_out " "Node \"red_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716791350340 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716791350340 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716791350347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716791351896 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716791352157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716791367956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716791391986 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716791394135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716791394136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716791395296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.4% " "1e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1716791397725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716791400648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716791400648 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1716791426796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716791439150 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716791439150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716791439153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.20 " "Total time spent on timing analysis during the Fitter is 3.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716791441446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716791441463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716791441964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716791441965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716791442500 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716791445958 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716791446120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/output_files/flappybird.fit.smsg " "Generated suppressed messages file C:/Users/deven/Documents/305/305_proj/FPGA Testing/305_proj-holy/FPGA Testing/ImageTesting/MiniProject/Quartus/output_files/flappybird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716791446223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 203 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7694 " "Peak virtual memory: 7694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716791446894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:30:46 2024 " "Processing ended: Mon May 27 18:30:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716791446894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716791446894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716791446894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716791446894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716791448008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716791448012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:30:47 2024 " "Processing started: Mon May 27 18:30:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716791448012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716791448012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flappyBird -c flappybird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flappyBird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716791448012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716791448720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716791451001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716791451212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:30:51 2024 " "Processing ended: Mon May 27 18:30:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716791451212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716791451212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716791451212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716791451212 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716791451836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716791452357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716791452362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:30:52 2024 " "Processing started: Mon May 27 18:30:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716791452362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716791452362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flappyBird -c flappybird " "Command: quartus_sta flappyBird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716791452362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716791452485 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716791453019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1716791453019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716791453277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716791453278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453308 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716791453597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappybird.sdc " "Synopsys Design Constraints File file not found: 'flappybird.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716791453634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453634 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716791453637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716791453637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716791453637 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716791453637 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453637 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_row\[0\] VGA_SYNC:inst2\|pixel_row\[0\] " "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_row\[0\] VGA_SYNC:inst2\|pixel_row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst6\|MOUSE_CLK_FILTER MOUSE:inst6\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst6\|MOUSE_CLK_FILTER MOUSE:inst6\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " "create_clock -period 1.000 -name pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name new_fsm:inst31\|state.Normal new_fsm:inst31\|state.Normal " "create_clock -period 1.000 -name new_fsm:inst31\|state.Normal new_fsm:inst31\|state.Normal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name collision_module:inst8\|collision_flag collision_module:inst8\|collision_flag " "create_clock -period 1.000 -name collision_module:inst8\|collision_flag collision_module:inst8\|collision_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716791453638 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716791453638 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst31\|Selector11~0  from: dataf  to: combout " "Cell: inst31\|Selector11~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791453641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791453641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791453641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791453641 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716791453641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716791453644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716791453703 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716791453704 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716791453716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716791453773 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716791453773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.205 " "Worst-case setup slack is -18.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.205            -281.182 new_fsm:inst31\|state.Normal  " "  -18.205            -281.182 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.908           -1118.271 VGA_SYNC:inst2\|vert_sync_out  " "  -16.908           -1118.271 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.134            -186.249 VGA_SYNC:inst2\|pixel_row\[0\]  " "  -15.134            -186.249 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.221            -291.075 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -10.221            -291.075 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.867            -290.029 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -8.867            -290.029 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.165             -31.729 SW0  " "   -6.165             -31.729 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.710             -39.449 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -3.710             -39.449 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460              -4.540 collision_module:inst8\|collision_flag  " "   -2.460              -4.540 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.114 " "Worst-case hold slack is -4.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.114             -51.739 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.114             -51.739 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362              -5.101 SW0  " "   -2.362              -5.101 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.327              -3.282 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -2.327              -3.282 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -1.098 new_fsm:inst31\|state.Normal  " "   -1.098              -1.098 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.137               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    0.721               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 collision_module:inst8\|collision_flag  " "    0.833               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    1.429               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.649 " "Worst-case recovery slack is -6.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.649            -101.681 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -6.649            -101.681 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.813             -24.739 VGA_SYNC:inst2\|vert_sync_out  " "   -2.813             -24.739 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -29.016 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -2.422             -29.016 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.881 " "Worst-case removal slack is 0.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    0.881               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.832               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    1.832               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.203               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    5.203               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.571 " "Worst-case minimum pulse width slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571             -13.278 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -0.571             -13.278 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -112.373 VGA_SYNC:inst2\|vert_sync_out  " "   -0.538            -112.373 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.555 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -0.538             -29.555 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -2.848 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -0.462              -2.848 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.230 new_fsm:inst31\|state.Normal  " "   -0.124              -0.230 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 SW0  " "   -0.051              -0.051 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 collision_module:inst8\|collision_flag  " "    0.432               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clk  " "    9.949               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.639               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.639               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791453796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791453796 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716791453815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716791453845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716791455002 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst31\|Selector11~0  from: dataf  to: combout " "Cell: inst31\|Selector11~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791455101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791455101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791455101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791455101 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716791455101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716791455155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716791455170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716791455170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.976 " "Worst-case setup slack is -18.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.976            -288.030 new_fsm:inst31\|state.Normal  " "  -18.976            -288.030 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.612           -1119.166 VGA_SYNC:inst2\|vert_sync_out  " "  -17.612           -1119.166 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.096            -184.588 VGA_SYNC:inst2\|pixel_row\[0\]  " "  -15.096            -184.588 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.670            -267.732 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.670            -267.732 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.888            -285.709 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -8.888            -285.709 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.901             -30.327 SW0  " "   -5.901             -30.327 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.819             -40.255 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -3.819             -40.255 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658              -4.882 collision_module:inst8\|collision_flag  " "   -2.658              -4.882 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791455172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.241 " "Worst-case hold slack is -4.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.241             -60.566 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.241             -60.566 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434              -5.652 SW0  " "   -2.434              -5.652 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396              -3.762 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -2.396              -3.762 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -1.176 new_fsm:inst31\|state.Normal  " "   -1.176              -1.176 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.133               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    0.729               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 collision_module:inst8\|collision_flag  " "    0.792               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    1.363               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791455180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.596 " "Worst-case recovery slack is -6.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.596            -101.324 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -6.596            -101.324 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.687             -23.840 VGA_SYNC:inst2\|vert_sync_out  " "   -2.687             -23.840 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -27.287 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -2.278             -27.287 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791455183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.723 " "Worst-case removal slack is 0.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    0.723               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.779               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    1.779               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.374               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    5.374               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791455186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -110.487 VGA_SYNC:inst2\|vert_sync_out  " "   -0.538            -110.487 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.341 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -0.538             -29.341 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.630 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -0.538             -12.630 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -3.007 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -0.509              -3.007 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.204 new_fsm:inst31\|state.Normal  " "   -0.091              -0.204 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.079 SW0  " "   -0.079              -0.079 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 collision_module:inst8\|collision_flag  " "    0.401               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clk  " "    9.980               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.583               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.583               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791455188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791455188 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716791455204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716791455353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716791456420 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst31\|Selector11~0  from: dataf  to: combout " "Cell: inst31\|Selector11~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456533 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716791456533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716791456591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716791456599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716791456599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.880 " "Worst-case setup slack is -7.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.880             -96.782 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -7.880             -96.782 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.736            -126.414 new_fsm:inst31\|state.Normal  " "   -7.736            -126.414 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.454            -547.577 VGA_SYNC:inst2\|vert_sync_out  " "   -7.454            -547.577 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.776            -174.715 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.776            -174.715 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.461            -138.710 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -4.461            -138.710 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135             -16.035 SW0  " "   -3.135             -16.035 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690             -17.088 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -1.690             -17.088 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431              -0.765 collision_module:inst8\|collision_flag  " "   -0.431              -0.765 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.334 " "Worst-case hold slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334             -34.260 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.334             -34.260 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512              -3.598 SW0  " "   -1.512              -3.598 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.296 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -1.487              -2.296 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -0.783 new_fsm:inst31\|state.Normal  " "   -0.783              -0.783 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.025               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    0.259               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 collision_module:inst8\|collision_flag  " "    0.388               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    0.742               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.191 " "Worst-case recovery slack is -3.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.191             -48.178 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -3.191             -48.178 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260             -15.104 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -1.260             -15.104 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -9.345 VGA_SYNC:inst2\|vert_sync_out  " "   -1.213              -9.345 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.294 " "Worst-case removal slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    0.294               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.796               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    2.747               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.326 " "Worst-case minimum pulse width slack is -0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -2.379 SW0  " "   -0.326              -2.379 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.995 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -0.297              -0.995 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -2.240 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -0.188              -2.240 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -1.538 VGA_SYNC:inst2\|vert_sync_out  " "   -0.092              -1.538 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.181 new_fsm:inst31\|state.Normal  " "   -0.053              -0.181 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    0.008               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 collision_module:inst8\|collision_flag  " "    0.468               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk  " "    9.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.894               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.894               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456620 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716791456643 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst31\|Selector11~0  from: dataf  to: combout " "Cell: inst31\|Selector11~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716791456830 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716791456830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716791456883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716791456891 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716791456891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.287 " "Worst-case setup slack is -7.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.287            -119.992 new_fsm:inst31\|state.Normal  " "   -7.287            -119.992 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.215             -89.208 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -7.215             -89.208 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.166            -506.564 VGA_SYNC:inst2\|vert_sync_out  " "   -7.166            -506.564 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.785            -137.034 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.785            -137.034 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.262            -133.456 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -4.262            -133.456 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598             -12.942 SW0  " "   -2.598             -12.942 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485             -15.075 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -1.485             -15.075 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -0.628 collision_module:inst8\|collision_flag  " "   -0.361              -0.628 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.394 " "Worst-case hold slack is -2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394             -40.945 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.394             -40.945 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537              -3.886 SW0  " "   -1.537              -3.886 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357              -2.147 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -1.357              -2.147 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -0.755 new_fsm:inst31\|state.Normal  " "   -0.755              -0.755 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.016               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    0.251               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 collision_module:inst8\|collision_flag  " "    0.353               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    0.670               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.107 " "Worst-case recovery slack is -3.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.107             -47.169 MOUSE:inst6\|MOUSE_CLK_FILTER  " "   -3.107             -47.169 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031             -12.356 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -1.031             -12.356 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021              -7.812 VGA_SYNC:inst2\|vert_sync_out  " "   -1.021              -7.812 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.191 " "Worst-case removal slack is 0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "    0.191               0.000 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.728               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    2.765               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.289 " "Worst-case minimum pulse width slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -2.219 SW0  " "   -0.289              -2.219 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -0.321 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -0.163              -0.321 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -1.265 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\]  " "   -0.106              -1.265 pipe_pipe_pipe:inst13\|pipe2_x_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.354 VGA_SYNC:inst2\|vert_sync_out  " "   -0.034              -0.354 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER  " "    0.026               0.000 MOUSE:inst6\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 new_fsm:inst31\|state.Normal  " "    0.048               0.000 new_fsm:inst31\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 collision_module:inst8\|collision_flag  " "    0.472               0.000 collision_module:inst8\|collision_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk  " "    9.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.897               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.897               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716791456911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716791456911 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716791458070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716791458070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 238 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5279 " "Peak virtual memory: 5279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716791458131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:30:58 2024 " "Processing ended: Mon May 27 18:30:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716791458131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716791458131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716791458131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716791458131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 813 s " "Quartus Prime Full Compilation was successful. 0 errors, 813 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716791458839 ""}
