// Seed: 2474972747
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5
);
  assign module_1.type_2 = 0;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output logic id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wor id_8
);
  always @(posedge 1'b0 - 1) begin : LABEL_0
    id_3 <= (1);
    id_8 = id_7;
  end
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1
  );
  id_10(
      id_6, id_4
  );
endmodule
