

================================================================
== Vitis HLS Report for 'depolarize_hls_Pipeline_read_Xi'
================================================================
* Date:           Thu Apr 25 16:51:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1003|     1003|  10.030 us|  10.030 us|  1003|  1003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_Xi  |     1001|     1001|         3|          1|          1|  1000|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln500_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln500"   --->   Operation 7 'read' 'sext_ln500_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni"   --->   Operation 8 'read' 'Ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln500_cast = sext i62 %sext_ln500_read"   --->   Operation 9 'sext' 'sext_ln500_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 1000, void @empty_3, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i30"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1_load = load i31 %i_1" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 14 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1_cast = zext i31 %i_1_load" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 15 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.70ns)   --->   "%icmp_ln500 = icmp_slt  i32 %i_1_cast, i32 %Ni_read" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 17 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.66ns)   --->   "%add_ln500 = add i31 %i_1_load, i31 1" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 18 'add' 'add_ln500' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln500 = br i1 %icmp_ln500, void %_Z9stream_XiPfRN3hls6streamIfLi0EEEi.exit.loopexit.exitStub, void %for.body.i30.split" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 19 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln500 = store i31 %add_ln500, i31 %i_1" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 20 'store' 'store_ln500' <Predicate = (icmp_ln500)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln500_cast" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573]   --->   Operation 22 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln500)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln502 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [../src_hls/Prj.cpp:502->../src_hls/Prj.cpp:573]   --->   Operation 23 'specpipeline' 'specpipeline_ln502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:501->../src_hls/Prj.cpp:573]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 25 'specloopname' 'specloopname_ln500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.65ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Xi_stream, i32 %gmem_addr_read" [../src_hls/Prj.cpp:503->../src_hls/Prj.cpp:573]   --->   Operation 26 'write' 'write_ln503' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln500 = br void %for.body.i30" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 27 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Ni]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln500]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Xi_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                     (alloca           ) [ 0100]
sext_ln500_read         (read             ) [ 0000]
Ni_read                 (read             ) [ 0000]
sext_ln500_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_1_load                (load             ) [ 0000]
i_1_cast                (zext             ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
icmp_ln500              (icmp             ) [ 0110]
add_ln500               (add              ) [ 0000]
br_ln500                (br               ) [ 0000]
store_ln500             (store            ) [ 0000]
gmem_addr               (getelementptr    ) [ 0000]
gmem_addr_read          (read             ) [ 0101]
specpipeline_ln502      (specpipeline     ) [ 0000]
speclooptripcount_ln501 (speclooptripcount) [ 0000]
specloopname_ln500      (specloopname     ) [ 0000]
write_ln503             (write            ) [ 0000]
br_ln500                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ni">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ni"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln500">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln500"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Xi_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xi_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln500_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="62" slack="0"/>
<pin id="60" dir="0" index="1" bw="62" slack="0"/>
<pin id="61" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln500_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="Ni_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ni_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="gmem_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln503_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="1"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln500_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="62" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln500_cast/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="31" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_1_load_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_1_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln500_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln500_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln500/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln500_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="31" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln500/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="gmem_addr_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="62" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_1_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="sext_ln500_cast_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln500_cast "/>
</bind>
</comp>

<comp id="133" class="1005" name="icmp_ln500_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln500 "/>
</bind>
</comp>

<comp id="137" class="1005" name="gmem_addr_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="52" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="64" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="91" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="115" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="124"><net_src comp="54" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="131"><net_src comp="82" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="70" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Xi_stream | {3 }
 - Input state : 
	Port: depolarize_hls_Pipeline_read_Xi : gmem | {2 }
	Port: depolarize_hls_Pipeline_read_Xi : Ni | {1 }
	Port: depolarize_hls_Pipeline_read_Xi : sext_ln500 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1_load : 1
		i_1_cast : 2
		icmp_ln500 : 3
		add_ln500 : 2
		br_ln500 : 4
		store_ln500 : 3
	State 2
		gmem_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln500_fu_98      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln500_fu_104      |    0    |    38   |
|----------|----------------------------|---------|---------|
|          | sext_ln500_read_read_fu_58 |    0    |    0    |
|   read   |     Ni_read_read_fu_64     |    0    |    0    |
|          |  gmem_addr_read_read_fu_70 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln503_write_fu_75  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln500_cast_fu_82   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       i_1_cast_fu_94       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    77   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| gmem_addr_read_reg_137|   32   |
|      i_1_reg_121      |   31   |
|   icmp_ln500_reg_133  |    1   |
|sext_ln500_cast_reg_128|   64   |
+-----------------------+--------+
|         Total         |   128  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   128  |    -   |
+-----------+--------+--------+
|   Total   |   128  |   77   |
+-----------+--------+--------+
