# Hysteresiscomparator
CMOS comparator design with hysteresis in cadence virtuoso using UMC 180 library
Specifications--
PMOS models used- P_18_MM
NMOS models used- N_18_MM
Voltage sources, resistors and capacitors used- ideal analoglib
Itail=200uA, Slew Rate= 0.5V/ns, Vdd=1.8V
