Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Thu Oct 21 19:48:43 2021
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
| Design           : xilinx_pcie_2_1_ep_7x
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.035        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.848        |
| Device Static (W)        | 0.188        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 79.6         |
| Junction Temperature (C) | 30.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.062 |       11 |       --- |             --- |
| Slice Logic             |     0.010 |     8578 |       --- |             --- |
|   LUT as Logic          |     0.009 |     3045 |    203800 |            1.49 |
|   Register              |     0.001 |     4446 |    407600 |            1.09 |
|   CARRY4                |    <0.001 |      109 |     50950 |            0.21 |
|   F7/F8 Muxes           |    <0.001 |       96 |    203800 |            0.05 |
|   LUT as Shift Register |    <0.001 |       60 |     64000 |            0.09 |
|   Others                |     0.000 |      224 |       --- |             --- |
| Signals                 |     0.026 |     7824 |       --- |             --- |
| Block RAM               |     0.051 |        8 |       445 |            1.80 |
| MMCM                    |     0.109 |        1 |        10 |           10.00 |
| I/O                     |     0.001 |        5 |       500 |            1.00 |
| GTX                     |     2.506 |        8 |        16 |           50.00 |
| Hard IPs                |     0.082 |        1 |       --- |             --- |
|   PCIE                  |     0.082 |        1 |         1 |          100.00 |
| Static Power            |     0.188 |          |           |                 |
| Total                   |     3.035 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.604 |       0.519 |      0.085 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.089 |       0.060 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     1.280 |       1.274 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.759 |       0.754 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                          | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0 | kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                                                        |             4.0 |
| clk_125mhz_x0y0     | kc705_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz                                                                            |             8.0 |
| clk_250mhz_mux_x0y0 | kc705_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg_0                                                                        |             4.0 |
| clk_250mhz_x0y0     | kc705_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz                                                                            |             4.0 |
| mmcm_fb             | kc705_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_fb                                                                               |            10.0 |
| sys_clk             | sys_clk_p                                                                                                                       |            10.0 |
| txoutclk_x0y0       | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1            | kc705_pcie_x8_gen2_support_i/pipe_clock_i/userclk1                                                                              |             2.0 |
| userclk2            | kc705_pcie_x8_gen2_support_i/pipe_clock_i/userclk2                                                                              |             4.0 |
+---------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| xilinx_pcie_2_1_ep_7x          |     2.848 |
|   app                          |     0.016 |
|     PIO                        |     0.016 |
|       PIO_EP_inst              |     0.016 |
|   kc705_pcie_x8_gen2_support_i |     2.829 |
|     kc705_pcie_x8_gen2_i       |     2.717 |
|       inst                     |     2.717 |
|     pipe_clock_i               |     0.111 |
+--------------------------------+-----------+


