Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar 15 17:45:46 2025
| Host         : DarrenLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.325        0.000                      0                  391        0.245        0.000                      0                  391        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.325        0.000                      0                  391        0.245        0.000                      0                  391        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.883ns (20.821%)  route 3.358ns (79.179%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.569     5.153    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.229     6.901    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.025 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0/O
                         net (fo=1, routed)           0.433     7.457    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_1__0/O
                         net (fo=3, routed)           0.596     8.178    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]_0[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.117     8.295 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.100     9.394    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.452    14.857    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X54Y43         FDRE (Setup_fdre_C_CE)      -0.376    14.719    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.138ns (25.067%)  route 3.402ns (74.933%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.154    alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/CLK
    SLICE_X52Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.074     6.746    alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X53Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.870 r  alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_last_q_i_2__2/O
                         net (fo=1, routed)           0.433     7.303    alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_last_q_i_2__2_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.571     7.998    alu_manual/forLoop_idx_0_304761078[0].io_button_edge/M_io_button_cond_out[0]
    SLICE_X52Y39         LUT4 (Prop_lut4_I3_O)        0.124     8.122 f  alu_manual/forLoop_idx_0_304761078[0].io_button_edge/FSM_sequential_D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.702     8.824    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/FSM_sequential_D_states_q_reg[1]_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.948 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/FSM_sequential_D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.622     9.570    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/FSM_sequential_D_states_q[2]_i_4_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.694 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.694    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond_n_1
    SLICE_X51Y36         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    14.852    alu_manual/CLK
    SLICE_X51Y36         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)        0.029    15.119    alu_manual/FSM_sequential_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.883ns (21.531%)  route 3.218ns (78.469%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.569     5.153    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.229     6.901    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.025 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0/O
                         net (fo=1, routed)           0.433     7.457    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_1__0/O
                         net (fo=3, routed)           0.596     8.178    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]_0[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.117     8.295 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.960     9.254    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451    14.856    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y42         FDRE (Setup_fdre_C_CE)      -0.376    14.718    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.883ns (21.531%)  route 3.218ns (78.469%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.569     5.153    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.229     6.901    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.025 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0/O
                         net (fo=1, routed)           0.433     7.457    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_1__0/O
                         net (fo=3, routed)           0.596     8.178    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]_0[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.117     8.295 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.960     9.254    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451    14.856    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y42         FDRE (Setup_fdre_C_CE)      -0.376    14.718    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.883ns (21.531%)  route 3.218ns (78.469%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.569     5.153    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.229     6.901    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.025 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0/O
                         net (fo=1, routed)           0.433     7.457    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_1__0/O
                         net (fo=3, routed)           0.596     8.178    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]_0[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.117     8.295 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.960     9.254    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451    14.856    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y42         FDRE (Setup_fdre_C_CE)      -0.376    14.718    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.883ns (21.531%)  route 3.218ns (78.469%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.569     5.153    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.229     6.901    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[4]
    SLICE_X55Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.025 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0/O
                         net (fo=1, routed)           0.433     7.457    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_2__0_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_last_q_i_1__0/O
                         net (fo=3, routed)           0.596     8.178    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[13]_0[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.117     8.295 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.960     9.254    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451    14.856    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/CLK
    SLICE_X54Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y42         FDRE (Setup_fdre_C_CE)      -0.376    14.718    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.856ns (21.201%)  route 3.182ns (78.799%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.154    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.835     6.446    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.570 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1/O
                         net (fo=1, routed)           0.561     7.131    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.255 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_1__1/O
                         net (fo=3, routed)           0.973     8.228    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/M_io_button_cond_out[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.152     8.380 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1/O
                         net (fo=17, routed)          0.812     9.192    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1_n_0
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.450    14.855    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.429    14.664    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.856ns (21.201%)  route 3.182ns (78.799%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.154    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.835     6.446    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.570 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1/O
                         net (fo=1, routed)           0.561     7.131    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.255 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_1__1/O
                         net (fo=3, routed)           0.973     8.228    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/M_io_button_cond_out[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.152     8.380 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1/O
                         net (fo=17, routed)          0.812     9.192    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1_n_0
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.450    14.855    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[5]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.429    14.664    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.856ns (21.201%)  route 3.182ns (78.799%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.154    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.835     6.446    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.570 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1/O
                         net (fo=1, routed)           0.561     7.131    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.255 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_1__1/O
                         net (fo=3, routed)           0.973     8.228    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/M_io_button_cond_out[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.152     8.380 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1/O
                         net (fo=17, routed)          0.812     9.192    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1_n_0
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.450    14.855    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.429    14.664    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.856ns (21.201%)  route 3.182ns (78.799%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.154    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.835     6.446    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[14]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.570 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1/O
                         net (fo=1, routed)           0.561     7.131    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_2__1_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.255 f  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_last_q_i_1__1/O
                         net (fo=3, routed)           0.973     8.228    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/M_io_button_cond_out[0]
    SLICE_X52Y39         LUT1 (Prop_lut1_I0_O)        0.152     8.380 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1/O
                         net (fo=17, routed)          0.812     9.192    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q[0]_i_2__1_n_0
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.450    14.855    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.429    14.664    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.554     1.498    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.809    reset_cond/D_stage_d[1]
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.822     2.012    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y26         FDSE (Hold_fdse_C_D)         0.066     1.564    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.554     1.498    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.815    reset_cond/D_stage_d[2]
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.822     2.012    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y26         FDSE (Hold_fdse_C_D)         0.070     1.568    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.552%)  route 0.197ns (51.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.506    alu_manual/CLK
    SLICE_X51Y36         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  alu_manual/FSM_sequential_D_states_q_reg[1]/Q
                         net (fo=46, routed)          0.197     1.844    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/D_states_q[1]
    SLICE_X52Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  alu_manual/forLoop_idx_0_1493560830[2].io_button_cond/FSM_sequential_D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    alu_manual/forLoop_idx_0_1493560830[2].io_button_cond_n_2
    SLICE_X52Y36         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.832     2.022    alu_manual/CLK
    SLICE_X52Y36         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.120     1.641    alu_manual/FSM_sequential_D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.565     1.509    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.767    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     2.025    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y41         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.614    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.510    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.769    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     2.026    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y43         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.615    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 alu_manual/D_state_counter_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_state_counter_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.556     1.500    alu_manual/CLK
    SLICE_X55Y21         FDSE                                         r  alu_manual/D_state_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  alu_manual/D_state_counter_q_reg[0]/Q
                         net (fo=2, routed)           0.168     1.809    alu_manual/D_state_counter_q[0]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.854 r  alu_manual/D_state_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    alu_manual/D_state_counter_q[0]_i_1_n_0
    SLICE_X55Y21         FDSE                                         r  alu_manual/D_state_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.825     2.015    alu_manual/CLK
    SLICE_X55Y21         FDSE                                         r  alu_manual/D_state_counter_q_reg[0]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X55Y21         FDSE (Hold_fdse_C_D)         0.091     1.591    alu_manual/D_state_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.555     1.499    alu_manual/seg/ctr/CLK
    SLICE_X57Y24         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  alu_manual/seg/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.759    alu_manual/seg/ctr/D_ctr_q_reg[11]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  alu_manual/seg/ctr/D_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.867    alu_manual/seg/ctr/D_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X57Y24         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.821     2.011    alu_manual/seg/ctr/CLK
    SLICE_X57Y24         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.512     1.499    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.604    alu_manual/seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 alu_manual/seg/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.556     1.500    alu_manual/seg/ctr/CLK
    SLICE_X57Y23         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  alu_manual/seg/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.761    alu_manual/seg/ctr/D_ctr_q_reg[7]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  alu_manual/seg/ctr/D_ctr_q_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.869    alu_manual/seg/ctr/D_ctr_q_reg[4]_i_1__3_n_4
    SLICE_X57Y23         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.822     2.012    alu_manual/seg/ctr/CLK
    SLICE_X57Y23         FDRE                                         r  alu_manual/seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.605    alu_manual/seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.565     1.509    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.878    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X49Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     2.025    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y42         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.105     1.614    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.565     1.509    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.770    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.878    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X49Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     2.025    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/CLK
    SLICE_X49Y40         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.105     1.614    alu_manual/forLoop_idx_0_1493560830[1].io_button_cond/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y31   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y34   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   alu_manual/D_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.525ns  (logic 8.127ns (25.779%)  route 23.398ns (74.221%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.755    23.916    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I0_O)        0.150    24.066 r  alu_manual/seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.677    27.743    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.783    31.525 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.525    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.502ns  (logic 8.097ns (25.704%)  route 23.404ns (74.296%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.786    23.947    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.117    24.064 r  alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.652    27.716    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.786    31.502 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.502    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.365ns  (logic 7.886ns (25.143%)  route 23.479ns (74.857%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.755    23.916    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124    24.040 r  alu_manual/seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.758    27.797    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    31.365 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.365    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.317ns  (logic 8.115ns (25.913%)  route 23.202ns (74.087%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.790    23.951    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I1_O)        0.119    24.070 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.445    27.515    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.802    31.317 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.317    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.259ns  (logic 7.886ns (25.229%)  route 23.373ns (74.771%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 r  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 r  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.786    23.947    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124    24.071 r  alu_manual/seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.621    27.691    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    31.259 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.259    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.249ns  (logic 7.882ns (25.224%)  route 23.367ns (74.776%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752    23.913    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.124    24.037 r  alu_manual/seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.649    27.685    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    31.249 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.249    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.854ns  (logic 8.137ns (26.372%)  route 22.717ns (73.628%))
  Logic Levels:           23  (IBUF=1 LUT4=3 LUT5=3 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.954    21.973    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    22.097 f  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.939    23.036    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.160 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752    23.913    alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.150    24.063 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.999    27.061    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.793    30.854 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.854    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.265ns  (logic 7.707ns (26.336%)  route 21.558ns (73.664%))
  Logic Levels:           22  (IBUF=1 LUT4=2 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 f  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           1.012    20.691    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.328    21.019 f  alu_manual/led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.275    21.294    alu_manual/led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124    21.418 r  alu_manual/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.744    22.162    alu_manual/led_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124    22.286 r  alu_manual/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.466    25.752    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    29.265 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.265    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.812ns  (logic 7.602ns (27.333%)  route 20.210ns (72.667%))
  Logic Levels:           21  (IBUF=1 LUT4=2 LUT5=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 f  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 f  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 f  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 f  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 f  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 f  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 f  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 f  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 f  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 f  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.560    17.652    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.776 f  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.483    18.259    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.383 r  alu_manual/led_OBUF[0]_inst_i_7/O
                         net (fo=3, routed)           1.148    19.531    alu_manual/led_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.148    19.679 r  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=3, routed)           0.624    20.303    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.328    20.631 f  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.706    21.337    alu_manual/io_led[2][7]_INST_0_i_2_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.461 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.819    24.280    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    27.812 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    27.812    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.498ns  (logic 7.123ns (26.881%)  route 19.375ns (73.119%))
  Logic Levels:           19  (IBUF=1 LUT5=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         4.486     5.972    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.096 r  alu_manual/led_OBUF[5]_inst_i_18/O
                         net (fo=3, routed)           0.955     7.051    alu_manual/led_OBUF[5]_inst_i_18_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.175 r  alu_manual/led_OBUF[5]_inst_i_10/O
                         net (fo=3, routed)           0.475     7.651    alu_manual/led_OBUF[5]_inst_i_10_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.775 r  alu_manual/led_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.960     8.735    alu_manual/led_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.859 r  alu_manual/io_led[0][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.566     9.425    alu_manual/io_led[0][1]_INST_0_i_11_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.549 r  alu_manual/io_led[0][3]_INST_0_i_13/O
                         net (fo=3, routed)           0.595    10.144    alu_manual/io_led[0][3]_INST_0_i_13_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.268 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.160    10.427    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.551 r  alu_manual/io_led[0][7]_INST_0_i_11/O
                         net (fo=3, routed)           1.022    11.574    alu_manual/io_led[0][7]_INST_0_i_11_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  alu_manual/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           0.625    12.322    alu_manual/io_led[1][1]_INST_0_i_13_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.446 r  alu_manual/io_led[1][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.951    13.398    alu_manual/io_led[1][3]_INST_0_i_9_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.522 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    14.350    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.474 r  alu_manual/io_led[1][7]_INST_0_i_13/O
                         net (fo=3, routed)           0.837    15.311    alu_manual/io_led[1][7]_INST_0_i_13_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.435 r  alu_manual/io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           0.590    16.025    alu_manual/io_led[2][1]_INST_0_i_9_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.149 r  alu_manual/io_led[2][3]_INST_0_i_11/O
                         net (fo=3, routed)           0.819    16.968    alu_manual/io_led[2][3]_INST_0_i_11_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  alu_manual/io_led[2][5]_INST_0_i_7/O
                         net (fo=3, routed)           0.848    17.940    alu_manual/io_led[2][5]_INST_0_i_7_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.064 r  alu_manual/io_led[2][5]_INST_0_i_4/O
                         net (fo=2, routed)           0.729    18.793    alu_manual/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.124    18.917 f  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.827    19.743    alu_manual/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    19.867 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.102    22.969    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    26.498 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    26.498    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.580ns (42.255%)  route 2.159ns (57.745%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[4]_inst_i_3/O
                         net (fo=41, routed)          1.096     1.339    alu_manual/led_OBUF[5]_inst_i_2_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.384 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.224     1.608    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.653 f  alu_manual/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.054     1.707    alu_manual/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.784     2.537    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.738 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.738    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.008ns  (logic 1.637ns (40.846%)  route 2.371ns (59.154%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         0.971     1.226    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.045     1.271 r  alu_manual/io_led[1][0]_INST_0_i_5/O
                         net (fo=2, routed)           0.158     1.429    alu_manual/io_led[1][0]_INST_0_i_5_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.474 f  alu_manual/io_led[1][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.198     1.672    alu_manual/io_led[1][0]_INST_0_i_2_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.717 r  alu_manual/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.044     2.760    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.008 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.008    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.039ns  (logic 1.579ns (39.095%)  route 2.460ns (60.905%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=80, routed)          1.214     1.458    alu_manual/led_OBUF[0]_inst_i_5_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.503 f  alu_manual/io_led[1][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.050     1.553    alu_manual/io_led[1][4]_INST_0_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.598 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.195     2.794    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.039 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     4.039    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.045ns  (logic 1.639ns (40.514%)  route 2.406ns (59.486%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         1.007     1.261    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.306 r  alu_manual/io_led[1][1]_INST_0_i_6/O
                         net (fo=1, routed)           0.108     1.414    alu_manual/io_led[1][1]_INST_0_i_6_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.459 f  alu_manual/io_led[1][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.281     1.740    alu_manual/io_led[1][1]_INST_0_i_2_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.010     2.795    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.045 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.045    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.047ns  (logic 1.632ns (40.313%)  route 2.416ns (59.687%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         1.060     1.314    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.359 r  alu_manual/io_led[0][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.193     1.552    alu_manual/io_led[0][7]_INST_0_i_6_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.597 f  alu_manual/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.109     1.706    alu_manual/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  alu_manual/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           1.054     2.805    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.047 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.047    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.101ns  (logic 1.616ns (39.395%)  route 2.485ns (60.605%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[4]_inst_i_6/O
                         net (fo=166, routed)         1.209     1.463    alu_manual/led_OBUF[1]_inst_i_5_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.508 r  alu_manual/io_led[2][1]_INST_0_i_5/O
                         net (fo=2, routed)           0.063     1.571    alu_manual/io_led[2][1]_INST_0_i_5_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.616 f  alu_manual/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.135     1.751    alu_manual/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.079     2.875    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.101 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     4.101    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.129ns  (logic 1.588ns (38.456%)  route 2.541ns (61.544%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=80, routed)          1.214     1.458    alu_manual/led_OBUF[0]_inst_i_5_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.503 f  alu_manual/io_led[1][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.106     1.609    alu_manual/io_led[1][5]_INST_0_i_2_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.221     2.876    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.129 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.129    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.141ns  (logic 1.556ns (37.581%)  route 2.585ns (62.419%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=80, routed)          1.351     1.595    alu_manual/led_OBUF[0]_inst_i_5_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.640 f  alu_manual/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.254     1.893    alu_manual/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.938 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.981     2.919    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.141 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     4.141    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.172ns  (logic 1.598ns (38.308%)  route 2.574ns (61.692%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  led_OBUF[4]_inst_i_4/O
                         net (fo=41, routed)          1.206     1.445    alu_manual/led_OBUF[5]_inst_i_2_1
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.490 r  alu_manual/io_led[2][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.209     1.699    alu_manual/io_led[2][3]_INST_0_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.744 f  alu_manual/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.140     1.884    alu_manual/io_led[2][3]_INST_0_i_2_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.929 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.019     2.948    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.172 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     4.172    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.285ns  (logic 11.925ns (23.253%)  route 39.359ns (76.747%))
  Logic Levels:           37  (LUT4=4 LUT5=14 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.898    37.945    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.328    38.273 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_20/O
                         net (fo=4, routed)           1.082    39.355    alu_manual/alu/multiplier/p_295_in
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124    39.479 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_20/O
                         net (fo=3, routed)           1.209    40.688    alu_manual/alu/multiplier/p_242_in
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124    40.812 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_17/O
                         net (fo=2, routed)           1.031    41.843    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[455].fa/s1__0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    41.967 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_12/O
                         net (fo=8, routed)           1.477    43.444    alu_manual/alu/multiplier/p_153_in
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    43.568 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_16/O
                         net (fo=2, routed)           0.846    44.414    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[471].fa/s1__0
    SLICE_X55Y27         LUT5 (Prop_lut5_I2_O)        0.124    44.538 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_11/O
                         net (fo=4, routed)           0.818    45.356    alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_11_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124    45.480 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6/O
                         net (fo=5, routed)           1.002    46.481    alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.124    46.605 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.966    47.571    alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_7_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    47.695 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.647    48.342    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_10_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124    48.466 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.658    49.124    alu_manual/multiplier/M_fa_s_494
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124    49.248 f  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.706    49.954    alu_manual/io_led[2][7]_INST_0_i_2_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    50.078 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.819    52.898    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    56.429 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    56.429    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.655ns  (logic 12.029ns (23.747%)  route 38.626ns (76.253%))
  Logic Levels:           36  (LUT4=4 LUT5=14 LUT6=17 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.898    37.945    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.328    38.273 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_20/O
                         net (fo=4, routed)           1.082    39.355    alu_manual/alu/multiplier/p_295_in
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124    39.479 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_20/O
                         net (fo=3, routed)           1.209    40.688    alu_manual/alu/multiplier/p_242_in
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124    40.812 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_17/O
                         net (fo=2, routed)           1.031    41.843    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[455].fa/s1__0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    41.967 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_12/O
                         net (fo=8, routed)           1.477    43.444    alu_manual/alu/multiplier/p_153_in
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    43.568 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_16/O
                         net (fo=2, routed)           0.846    44.414    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[471].fa/s1__0
    SLICE_X55Y27         LUT5 (Prop_lut5_I2_O)        0.152    44.566 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_41/O
                         net (fo=7, routed)           0.983    45.549    alu_manual/alu/multiplier/p_84_in
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326    45.875 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_11/O
                         net (fo=2, routed)           0.613    46.488    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[484].fa/s1__0
    SLICE_X54Y25         LUT6 (Prop_lut6_I4_O)        0.124    46.612 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6/O
                         net (fo=2, routed)           1.054    47.667    alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.791 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.623    48.414    alu_manual/M_multiplier_mul[30]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.538 f  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    48.989    alu_manual/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124    49.113 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.157    52.270    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    55.799 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    55.799    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.583ns  (logic 11.675ns (23.546%)  route 37.908ns (76.454%))
  Logic Levels:           35  (LUT4=4 LUT5=14 LUT6=16 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.898    37.945    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.328    38.273 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_20/O
                         net (fo=4, routed)           1.082    39.355    alu_manual/alu/multiplier/p_295_in
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124    39.479 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_20/O
                         net (fo=3, routed)           1.209    40.688    alu_manual/alu/multiplier/p_242_in
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124    40.812 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_17/O
                         net (fo=2, routed)           1.031    41.843    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[455].fa/s1__0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    41.967 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_12/O
                         net (fo=8, routed)           1.477    43.444    alu_manual/alu/multiplier/p_153_in
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124    43.568 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_16/O
                         net (fo=2, routed)           0.846    44.414    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[471].fa/s1__0
    SLICE_X55Y27         LUT5 (Prop_lut5_I2_O)        0.124    44.538 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_11/O
                         net (fo=4, routed)           0.818    45.356    alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_11_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124    45.480 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6/O
                         net (fo=5, routed)           0.865    46.345    alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.124    46.469 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.553    47.022    alu_manual/M_multiplier_mul[29]
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124    47.146 f  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.827    47.973    alu_manual/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    48.097 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.102    51.198    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    54.727 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    54.727    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.124ns  (logic 11.432ns (24.259%)  route 35.693ns (75.741%))
  Logic Levels:           33  (LUT4=4 LUT5=13 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.898    37.945    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.328    38.273 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_20/O
                         net (fo=4, routed)           1.082    39.355    alu_manual/alu/multiplier/p_295_in
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124    39.479 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_20/O
                         net (fo=3, routed)           1.209    40.688    alu_manual/alu/multiplier/p_242_in
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124    40.812 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_17/O
                         net (fo=2, routed)           0.803    41.615    alu_manual/alu/multiplier/forLoop_idx_0_1069459035[455].fa/s1__0
    SLICE_X57Y29         LUT6 (Prop_lut6_I4_O)        0.124    41.739 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_8/O
                         net (fo=6, routed)           1.232    42.972    alu_manual/alu/multiplier/p_105_in
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124    43.096 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_8/O
                         net (fo=5, routed)           1.185    44.281    alu_manual/alu/multiplier/p_74_in
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124    44.405 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_4/O
                         net (fo=3, routed)           0.482    44.887    alu_manual/alu_n_10
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    45.011 f  alu_manual/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    45.444    alu_manual/io_led[2][4]_INST_0_i_2_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    45.568 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.167    48.735    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    52.269 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    52.269    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.401ns  (logic 11.760ns (25.345%)  route 34.640ns (74.655%))
  Logic Levels:           32  (LUT4=5 LUT5=14 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.832    37.879    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.328    38.207 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.896    39.103    alu_manual/alu/multiplier/p_184_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.148    39.251 r  alu_manual/alu/multiplier/io_led[2][1]_INST_0_i_7/O
                         net (fo=7, routed)           1.344    40.595    alu_manual/alu/multiplier/p_200_in
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.356    40.951 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_7/O
                         net (fo=2, routed)           1.005    41.957    alu_manual/alu/multiplier/p_143_in
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.332    42.289 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_4/O
                         net (fo=3, routed)           0.615    42.904    alu_manual/alu/multiplier/p_78_in
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    43.028 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_4/O
                         net (fo=4, routed)           1.156    44.184    alu_manual/multiplier/p_52_in
    SLICE_X52Y26         LUT6 (Prop_lut6_I1_O)        0.124    44.308 f  alu_manual/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    44.760    alu_manual/io_led[2][3]_INST_0_i_2_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    44.884 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.139    48.023    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    51.545 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    51.545    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.825ns  (logic 11.635ns (25.391%)  route 34.190ns (74.609%))
  Logic Levels:           31  (LUT4=5 LUT5=14 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.832    37.879    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.328    38.207 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.896    39.103    alu_manual/alu/multiplier/p_184_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.148    39.251 r  alu_manual/alu/multiplier/io_led[2][1]_INST_0_i_7/O
                         net (fo=7, routed)           1.344    40.595    alu_manual/alu/multiplier/p_200_in
    SLICE_X57Y28         LUT4 (Prop_lut4_I0_O)        0.356    40.951 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_7/O
                         net (fo=2, routed)           1.005    41.957    alu_manual/alu/multiplier/p_143_in
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.332    42.289 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_4/O
                         net (fo=3, routed)           0.986    43.275    alu_manual/multiplier/p_78_in
    SLICE_X53Y27         LUT6 (Prop_lut6_I1_O)        0.124    43.399 f  alu_manual/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.815    44.213    alu_manual/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124    44.337 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.111    47.448    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    50.969 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    50.969    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.264ns  (logic 11.280ns (26.071%)  route 31.985ns (73.929%))
  Logic Levels:           30  (LUT4=4 LUT5=15 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.832    37.879    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.328    38.207 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.896    39.103    alu_manual/alu/multiplier/p_184_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.148    39.251 r  alu_manual/alu/multiplier/io_led[2][1]_INST_0_i_7/O
                         net (fo=7, routed)           0.894    40.145    alu_manual/alu/multiplier/p_200_in
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.328    40.473 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.434    40.907    alu_manual/multiplier/p_109_in
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    41.031 f  alu_manual/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    41.464    alu_manual/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124    41.588 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.295    44.883    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    48.409 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    48.409    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.204ns  (logic 10.927ns (25.891%)  route 31.277ns (74.109%))
  Logic Levels:           29  (LUT4=4 LUT5=14 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.917    36.689    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT5 (Prop_lut5_I3_O)        0.358    37.047 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.832    37.879    alu_manual/alu/multiplier/p_299_in
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.328    38.207 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.974    39.181    alu_manual/multiplier/p_184_in
    SLICE_X52Y28         LUT5 (Prop_lut5_I3_O)        0.124    39.305 r  alu_manual/io_led[2][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.494    39.799    alu_manual/multiplier/p_145_in
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124    39.923 f  alu_manual/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    40.375    alu_manual/io_led[2][0]_INST_0_i_2_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    40.499 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.324    43.823    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    47.348 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    47.348    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.976ns  (logic 9.603ns (24.638%)  route 29.374ns (75.362%))
  Logic Levels:           26  (LUT4=3 LUT5=10 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.023    32.928    alu_manual/alu/multiplier/p_490_in
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.328    33.256 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_8/O
                         net (fo=5, routed)           1.333    34.589    alu_manual/alu/multiplier/p_396_in
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124    34.713 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_4/O
                         net (fo=3, routed)           0.748    35.460    alu_manual/alu/multiplier/p_283_in
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124    35.584 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.432    36.017    alu_manual/multiplier/p_232_in
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.141 f  alu_manual/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.162    36.303    alu_manual/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I0_O)        0.124    36.427 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           4.191    40.618    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    44.121 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    44.121    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.860ns  (logic 10.425ns (26.826%)  route 28.435ns (73.174%))
  Logic Levels:           27  (LUT4=4 LUT5=12 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     5.144    alu_manual/CLK
    SLICE_X53Y31         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=110, routed)         3.650     9.251    alu_manual/alu/multiplier/Q[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_13/O
                         net (fo=5, routed)           0.691    10.065    alu_manual/alu/multiplier/p_2200_in
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15/O
                         net (fo=5, routed)           1.034    11.224    alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_15_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.376 r  alu_manual/alu/multiplier/i_/led_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.980    12.356    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.354    12.710 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.854    13.563    alu_manual/alu/multiplier/p_1967_in
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.326    13.889 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_12/O
                         net (fo=6, routed)           1.107    14.997    alu_manual/alu/multiplier/p_1829_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.121 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_7/O
                         net (fo=2, routed)           1.023    16.144    alu_manual/alu/multiplier/p_1646_in
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.268 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_7/O
                         net (fo=6, routed)           0.847    17.115    alu_manual/alu/multiplier/p_1568_in
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.152    17.267 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_17/O
                         net (fo=3, routed)           0.963    18.230    alu_manual/alu/multiplier/p_1566_in
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.584 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_9/O
                         net (fo=6, routed)           0.834    19.418    alu_manual/alu/multiplier/p_1443_in
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.772 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_10/O
                         net (fo=5, routed)           1.356    21.127    alu_manual/alu/multiplier/p_1325_in
    SLICE_X44Y33         LUT6 (Prop_lut6_I4_O)        0.332    21.459 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_12/O
                         net (fo=5, routed)           1.142    22.601    alu_manual/alu/multiplier/p_1212_in
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_13/O
                         net (fo=4, routed)           0.983    23.707    alu_manual/alu/multiplier/p_1064_in
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.152    23.859 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_7/O
                         net (fo=2, routed)           0.593    24.452    alu_manual/alu/multiplier/p_965_in
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.332    24.784 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_7/O
                         net (fo=6, routed)           0.977    25.761    alu_manual/alu/multiplier/p_905_in
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    25.913 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=3, routed)           1.027    26.940    alu_manual/alu/multiplier/p_903_in
    SLICE_X46Y33         LUT5 (Prop_lut5_I3_O)        0.348    27.288 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_9/O
                         net (fo=5, routed)           0.698    27.987    alu_manual/alu/multiplier/p_810_in
    SLICE_X47Y33         LUT5 (Prop_lut5_I3_O)        0.356    28.343 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_12/O
                         net (fo=5, routed)           0.835    29.178    alu_manual/alu/multiplier/p_722_in
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.332    29.510 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_7/O
                         net (fo=3, routed)           0.847    30.357    alu_manual/alu/multiplier/p_535_in
    SLICE_X50Y32         LUT5 (Prop_lut5_I4_O)        0.150    30.507 r  alu_manual/alu/multiplier/io_led[1][3]_INST_0_i_7/O
                         net (fo=7, routed)           1.044    31.551    alu_manual/alu/multiplier/p_563_in
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.354    31.905 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.035    32.940    alu_manual/alu/multiplier/p_490_in
    SLICE_X53Y34         LUT4 (Prop_lut4_I3_O)        0.356    33.296 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_27/O
                         net (fo=3, routed)           1.004    34.300    alu_manual/alu/multiplier/p_488_in
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.358    34.658 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_19/O
                         net (fo=3, routed)           0.761    35.419    alu_manual/alu/multiplier/p_420_in
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.354    35.773 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_9/O
                         net (fo=5, routed)           0.627    36.399    alu_manual/alu/multiplier/p_357_in
    SLICE_X56Y31         LUT6 (Prop_lut6_I2_O)        0.332    36.731 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_4/O
                         net (fo=4, routed)           0.751    37.482    alu_manual/multiplier/p_186_in
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    37.606 f  alu_manual/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.162    37.768    alu_manual/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.124    37.892 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.611    40.504    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    44.004 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    44.004    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.411ns (55.399%)  route 1.136ns (44.601%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.503    alu_manual/CLK
    SLICE_X54Y31         FDRE                                         r  alu_manual/D_b_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  alu_manual/D_b_q_reg[23]/Q
                         net (fo=29, routed)          0.351     2.018    alu_manual/p_1_in[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.063 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.784     2.847    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.049 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     4.049    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.415ns (54.575%)  route 1.178ns (45.425%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.553     1.497    alu_manual/CLK
    SLICE_X53Y25         FDRE                                         r  alu_manual/D_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  alu_manual/D_b_q_reg[29]/Q
                         net (fo=10, routed)          0.181     1.818    alu_manual/D_b_q_reg_n_0_[29]
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.998     2.861    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.090 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     4.090    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.439ns (54.158%)  route 1.218ns (45.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.553     1.497    alu_manual/CLK
    SLICE_X52Y24         FDRE                                         r  alu_manual/D_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  alu_manual/D_b_q_reg[30]/Q
                         net (fo=7, routed)           0.174     1.835    alu_manual/D_b_q_reg_n_0_[30]
    SLICE_X52Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.044     2.924    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.154 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     4.154    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.413ns (53.200%)  route 1.243ns (46.800%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.557     1.501    alu_manual/CLK
    SLICE_X49Y29         FDRE                                         r  alu_manual/D_a_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  alu_manual/D_a_q_reg[25]/Q
                         net (fo=30, routed)          0.164     1.806    alu_manual/D_a_q_reg_n_0_[25]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.079     2.929    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.156 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     4.156    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.459ns (54.867%)  route 1.200ns (45.133%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.506    alu_manual/CLK
    SLICE_X50Y34         FDRE                                         r  alu_manual/D_a_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  alu_manual/D_a_q_reg[17]/Q
                         net (fo=57, routed)          0.190     1.859    alu_manual/p_2_in[1]
    SLICE_X50Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.010     2.915    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.165 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.165    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.431ns (53.049%)  route 1.267ns (46.951%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.556     1.500    alu_manual/CLK
    SLICE_X54Y28         FDRE                                         r  alu_manual/D_b_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  alu_manual/D_b_q_reg[26]/Q
                         net (fo=21, routed)          0.286     1.950    alu_manual/D_b_q_reg_n_0_[26]
    SLICE_X54Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.995 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.981     2.975    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.198 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     4.198    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.409ns (52.200%)  route 1.290ns (47.800%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.556     1.500    alu_manual/CLK
    SLICE_X53Y27         FDRE                                         r  alu_manual/D_b_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  alu_manual/D_b_q_reg[27]/Q
                         net (fo=13, routed)          0.271     1.912    alu_manual/D_b_q_reg_n_0_[27]
    SLICE_X52Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.957 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.019     2.976    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.199 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     4.199    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.434ns (52.326%)  route 1.307ns (47.674%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.506    alu_manual/CLK
    SLICE_X51Y36         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=47, routed)          0.263     1.910    alu_manual/D_states_q[2]
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.955 r  alu_manual/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.044     2.998    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.247 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.247    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_state_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.549ns (56.307%)  route 1.202ns (43.693%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.556     1.500    alu_manual/CLK
    SLICE_X54Y21         FDRE                                         r  alu_manual/D_state_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  alu_manual/D_state_counter_q_reg[1]/Q
                         net (fo=8, routed)           0.261     1.925    alu_manual/seg/ctr/D_state_counter_q[1]
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.043     1.968 r  alu_manual/seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.941     2.909    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.342     4.251 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.251    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.545ns (54.762%)  route 1.276ns (45.238%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.554     1.498    alu_manual/CLK
    SLICE_X54Y23         FDRE                                         r  alu_manual/D_b_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  alu_manual/D_b_q_reg[31]/Q
                         net (fo=6, routed)           0.242     1.904    alu_manual/D_b_q_reg_n_0_[31]
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.042     1.946 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.141     2.087    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.107     2.194 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.893     3.087    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.319 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     4.319    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.739ns  (logic 1.634ns (28.470%)  route 4.105ns (71.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.692    reset_cond/rst_n_IBUF
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.816 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     5.739    reset_cond/M_reset_cond_in
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437     4.842    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.739ns  (logic 1.634ns (28.470%)  route 4.105ns (71.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.692    reset_cond/rst_n_IBUF
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.816 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     5.739    reset_cond/M_reset_cond_in
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437     4.842    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.739ns  (logic 1.634ns (28.470%)  route 4.105ns (71.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.692    reset_cond/rst_n_IBUF
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.816 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     5.739    reset_cond/M_reset_cond_in
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437     4.842    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.739ns  (logic 1.634ns (28.470%)  route 4.105ns (71.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.692    reset_cond/rst_n_IBUF
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.816 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     5.739    reset_cond/M_reset_cond_in
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437     4.842    reset_cond/CLK
    SLICE_X55Y26         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.501ns (28.651%)  route 3.737ns (71.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  D_a_q_reg[27]_i_1/O
                         net (fo=4, routed)           3.737     5.238    alu_manual/D[11]
    SLICE_X49Y27         FDRE                                         r  alu_manual/D_a_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437     4.842    alu_manual/CLK
    SLICE_X49Y27         FDRE                                         r  alu_manual/D_a_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.525ns (29.460%)  route 3.650ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  D_a_q_reg[23]_i_1/O
                         net (fo=4, routed)           3.650     5.175    alu_manual/D[7]
    SLICE_X49Y34         FDRE                                         r  alu_manual/D_b_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445     4.850    alu_manual/CLK
    SLICE_X49Y34         FDRE                                         r  alu_manual/D_b_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.501ns (30.661%)  route 3.394ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  D_a_q_reg[27]_i_1/O
                         net (fo=4, routed)           3.394     4.894    alu_manual/D[11]
    SLICE_X53Y27         FDRE                                         r  alu_manual/D_b_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.438     4.843    alu_manual/CLK
    SLICE_X53Y27         FDRE                                         r  alu_manual/D_b_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.474ns (30.127%)  route 3.418ns (69.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           3.418     4.892    alu_manual/D[0]
    SLICE_X48Y31         FDRE                                         r  alu_manual/D_b_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.441     4.846    alu_manual/CLK
    SLICE_X48Y31         FDRE                                         r  alu_manual/D_b_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.471ns (30.420%)  route 3.365ns (69.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  D_a_q_reg[17]_i_1/O
                         net (fo=4, routed)           3.365     4.836    alu_manual/D[1]
    SLICE_X49Y31         FDRE                                         r  alu_manual/D_b_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.441     4.846    alu_manual/CLK
    SLICE_X49Y31         FDRE                                         r  alu_manual/D_b_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.746ns  (logic 1.474ns (31.052%)  route 3.272ns (68.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           3.272     4.746    alu_manual/D[0]
    SLICE_X49Y32         FDRE                                         r  alu_manual/D_a_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.443     4.848    alu_manual/CLK
    SLICE_X49Y32         FDRE                                         r  alu_manual/D_a_q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.230ns (21.056%)  route 0.862ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.862     1.092    alu_manual/D[5]
    SLICE_X55Y32         FDRE                                         r  alu_manual/D_b_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.829     2.019    alu_manual/CLK
    SLICE_X55Y32         FDRE                                         r  alu_manual/D_b_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.253ns (22.961%)  route 0.850ns (77.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  D_a_q_reg[18]_i_1/O
                         net (fo=4, routed)           0.850     1.103    alu_manual/D[2]
    SLICE_X55Y34         FDRE                                         r  alu_manual/D_b_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     2.021    alu_manual/CLK
    SLICE_X55Y34         FDRE                                         r  alu_manual/D_b_q_reg[18]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.236ns (20.649%)  route 0.907ns (79.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.907     1.143    alu_manual/D[4]
    SLICE_X55Y34         FDRE                                         r  alu_manual/D_b_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     2.021    alu_manual/CLK
    SLICE_X55Y34         FDRE                                         r  alu_manual/D_b_q_reg[20]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.260ns (22.010%)  route 0.921ns (77.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.921     1.181    alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X54Y46         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.837     2.027    alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/sync/CLK
    SLICE_X54Y46         FDRE                                         r  alu_manual/forLoop_idx_0_1493560830[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.264ns (21.709%)  route 0.950ns (78.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_a_q_reg[25]_i_1/O
                         net (fo=4, routed)           0.950     1.214    alu_manual/D[9]
    SLICE_X54Y29         FDRE                                         r  alu_manual/D_b_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.826     2.016    alu_manual/CLK
    SLICE_X54Y29         FDRE                                         r  alu_manual/D_b_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.286ns (23.568%)  route 0.929ns (76.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  D_a_q_reg[22]_i_1/O
                         net (fo=4, routed)           0.929     1.216    alu_manual/D[6]
    SLICE_X54Y31         FDRE                                         r  alu_manual/D_b_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.828     2.018    alu_manual/CLK
    SLICE_X54Y31         FDRE                                         r  alu_manual/D_b_q_reg[22]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.230ns (18.811%)  route 0.992ns (81.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.992     1.222    alu_manual/D[5]
    SLICE_X51Y31         FDRE                                         r  alu_manual/D_a_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.828     2.018    alu_manual/CLK
    SLICE_X51Y31         FDRE                                         r  alu_manual/D_a_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.765%)  route 0.969ns (79.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_a_q_reg[19]_i_1/O
                         net (fo=4, routed)           0.969     1.223    alu_manual/D[3]
    SLICE_X55Y34         FDRE                                         r  alu_manual/D_b_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     2.021    alu_manual/CLK
    SLICE_X55Y34         FDRE                                         r  alu_manual/D_b_q_reg[19]/C

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.253ns (19.950%)  route 1.016ns (80.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  D_a_q_reg[18]_i_1/O
                         net (fo=4, routed)           1.016     1.270    alu_manual/D[2]
    SLICE_X50Y33         FDRE                                         r  alu_manual/D_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     2.020    alu_manual/CLK
    SLICE_X50Y33         FDRE                                         r  alu_manual/D_a_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.236ns (18.539%)  route 1.037ns (81.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           1.037     1.273    alu_manual/D[4]
    SLICE_X50Y33         FDRE                                         r  alu_manual/D_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     2.020    alu_manual/CLK
    SLICE_X50Y33         FDRE                                         r  alu_manual/D_a_q_reg[4]/C





