digraph "single_port_ram" {
label="single_port_ram";
rankdir="LR";
remincross=true;
n12 [ shape=diamond, label="addr_reg", color="black", fontcolor="black" ];
n13 [ shape=octagon, label="q", color="black", fontcolor="black" ];
n14 [ shape=octagon, label="clk", color="black", fontcolor="black" ];
n15 [ shape=octagon, label="we", color="black", fontcolor="black" ];
n16 [ shape=octagon, label="addr", color="black", fontcolor="black" ];
n17 [ shape=octagon, label="data", color="black", fontcolor="black" ];
v0 [ label="1'x" ];
v1 [ label="1'x" ];
c22 [ shape=record, label="{{<p18> ADDR|<p19> CLK|<p20> EN}|$9\n$memrd|{<p21> DATA}}",  ];
p2 [shape=box, style=rounded, label="PROC $2\n/openlane/designs/ram/src/ram.v:12.2-18.6"];
x3 [shape=point, ];
c22:p21:e -> x3:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n10 [ shape=diamond, label="$1_DATA" ];
p2:e -> n10:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n11 [ shape=diamond, label="$1_ADDR" ];
p2:e -> n11:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
p2:e -> n12:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n12:e -> c22:p18:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n12:e -> p2:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
x3:e -> n13:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n14:e -> p2:w [color="black", fontcolor="black", label=""];
n15:e -> p2:w [color="black", fontcolor="black", label=""];
n16:e -> p2:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n17:e -> p2:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n9 [ shape=diamond, label="$1_EN" ];
p2:e -> n9:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
v0:e -> c22:p20:w [color="black", fontcolor="black", label=""];
v1:e -> c22:p19:w [color="black", fontcolor="black", label=""];
}
