#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 21 15:02:29 2019
# Process ID: 12708
# Current directory: D:/GithubRepo/LongXinCup/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1364 D:\GithubRepo\LongXinCup\lab_2\lab_2.xpr
# Log file: D:/GithubRepo/LongXinCup/lab_2/vivado.log
# Journal file: D:/GithubRepo/LongXinCup/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GithubRepo/LongXinCup/lab_2/lab_2.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram -dir d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/GithubRepo/LongXinCup/lab_2/coe/inst_ram.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips ram]
generate_target {instantiation_template} [get_files d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci]
generate_target all [get_files  d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci]
launch_runs -jobs 2 ram_synth_1
export_simulation -of_objects [get_files d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci] -directory D:/GithubRepo/LongXinCup/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir D:/GithubRepo/LongXinCup/lab_2/lab_2.ip_user_files -ipstatic_source_dir D:/GithubRepo/LongXinCup/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/questa} {riviera=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
