
*** Running vivado
    with args -log uart_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_led.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uart_led.tcl -notrace
Command: synth_design -top uart_led -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.902 ; gain = 100.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_led' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_led.v:25]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 54 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 53 - type: integer 
	Parameter CNT_WID bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_rx.v:37]
INFO: [Synth 8-638] synthesizing module 'led_ctl' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/led_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'led_ctl' (5#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/led_ctl.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_led.v:104]
INFO: [Synth 8-638] synthesizing module 'ila_0' [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.runs/synth_1/.Xil/Vivado-4548-PC-20170807EJYX/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (6#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.runs/synth_1/.Xil/Vivado-4548-PC-20170807EJYX/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_rx_i0'. This will prevent further optimization [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_led.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_led.v:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'led_ctl_i0'. This will prevent further optimization [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_led.v:96]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (7#1) [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/sources_1/imports/lab2/uart_led.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 472.141 ; gain = 146.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 472.141 ; gain = 146.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.runs/synth_1/.Xil/Vivado-4548-PC-20170807EJYX/dcp1/ila_0_in_context.xdc] for cell 'ila_0'
Finished Parsing XDC File [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.runs/synth_1/.Xil/Vivado-4548-PC-20170807EJYX/dcp1/ila_0_in_context.xdc] for cell 'ila_0'
Parsing XDC File [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/constrs_1/new/A7_uart_led.xdc]
Finished Parsing XDC File [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/constrs_1/new/A7_uart_led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/constrs_1/new/A7_uart_led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 794.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 794.133 ; gain = 468.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 794.133 ; gain = 468.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for rx_data[1]. (constraint file  E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.srcs/constrs_1/new/A7_uart_led.xdc, line 55).
Applied set_property DONT_TOUCH = true for ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 794.133 ; gain = 468.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 794.133 ; gain = 468.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module led_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 794.133 ; gain = 468.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 798.875 ; gain = 472.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 818.871 ; gain = 492.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |ila_0 |     1|
|2     |BUFG  |     1|
|3     |LUT1  |     1|
|4     |LUT2  |     2|
|5     |LUT3  |    12|
|6     |LUT4  |     2|
|7     |LUT5  |     4|
|8     |LUT6  |    22|
|9     |FDRE  |    45|
|10    |FDSE  |     4|
|11    |IBUF  |     4|
|12    |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   105|
|2     |  uart_rx_i0            |uart_rx       |    62|
|3     |    meta_harden_rxd_i0  |meta_harden_1 |     2|
|4     |    uart_baud_gen_rx_i0 |uart_baud_gen |    14|
|5     |    uart_rx_ctl_i0      |uart_rx_ctl   |    46|
|6     |  led_ctl_i0            |led_ctl       |    26|
|7     |  meta_harden_btn_i0    |meta_harden   |     2|
|8     |  meta_harden_rst_i0    |meta_harden_0 |     2|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 819.637 ; gain = 171.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 819.637 ; gain = 493.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 820.168 ; gain = 496.016
INFO: [Common 17-1381] The checkpoint 'E:/SC_Vivado/A7_uart_led_debug_demo_7A35T/debug_demo.runs/synth_1/uart_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_led_utilization_synth.rpt -pb uart_led_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 820.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  2 17:56:23 2018...
