;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* E_L */
E_L__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
E_L__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
E_L__INTC_MASK EQU 0x01
E_L__INTC_NUMBER EQU 0
E_L__INTC_PRIOR_NUM EQU 2
E_L__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
E_L__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
E_L__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* E_R */
E_R__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
E_R__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
E_R__INTC_MASK EQU 0x02
E_R__INTC_NUMBER EQU 1
E_R__INTC_PRIOR_NUM EQU 3
E_R__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
E_R__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
E_R__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk1_ctrlreg__0__POS EQU 0
PWM_PWMUDB_genblk1_ctrlreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk1_ctrlreg__1__POS EQU 1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk1_ctrlreg__2__POS EQU 2
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x87
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

/* SG90 */
SG90__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SG90__0__MASK EQU 0x04
SG90__0__PC EQU CYREG_PRT0_PC2
SG90__0__PORT EQU 0
SG90__0__SHIFT EQU 2
SG90__AG EQU CYREG_PRT0_AG
SG90__AMUX EQU CYREG_PRT0_AMUX
SG90__BIE EQU CYREG_PRT0_BIE
SG90__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SG90__BYP EQU CYREG_PRT0_BYP
SG90__CTL EQU CYREG_PRT0_CTL
SG90__DM0 EQU CYREG_PRT0_DM0
SG90__DM1 EQU CYREG_PRT0_DM1
SG90__DM2 EQU CYREG_PRT0_DM2
SG90__DR EQU CYREG_PRT0_DR
SG90__INP_DIS EQU CYREG_PRT0_INP_DIS
SG90__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SG90__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SG90__LCD_EN EQU CYREG_PRT0_LCD_EN
SG90__MASK EQU 0x04
SG90__PORT EQU 0
SG90__PRT EQU CYREG_PRT0_PRT
SG90__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SG90__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SG90__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SG90__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SG90__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SG90__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SG90__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SG90__PS EQU CYREG_PRT0_PS
SG90__SHIFT EQU 2
SG90__SLW EQU CYREG_PRT0_SLW

/* UART */
UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_RPi_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_RPi_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_RPi_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_RPi_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_RPi_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_RPi_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_RPi_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_RPi_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_RPi_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_RPi_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_RPi_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_RPi_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_RPi_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_RPi_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_RPi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_RPi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_RPi_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_RPi_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_RPi_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_RPi_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_RPi_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_RPi_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_RPi_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_RPi_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_RPi_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_RPi_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_RPi_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_RPi_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_RPi_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_RPi_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_RPi_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_RPi_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RPi_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_RPi_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RPi_BUART_sRX_RxSts__3__POS EQU 3
UART_RPi_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RPi_BUART_sRX_RxSts__4__POS EQU 4
UART_RPi_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RPi_BUART_sRX_RxSts__5__POS EQU 5
UART_RPi_BUART_sRX_RxSts__MASK EQU 0x38
UART_RPi_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_RPi_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RPi_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_RPi_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_RPi_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_RPi_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_RPi_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_RPi_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_RPi_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_RPi_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_RPi_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_RPi_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_RPi_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_RPi_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_RPi_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RPi_BUART_sTX_TxSts__0__POS EQU 0
UART_RPi_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RPi_BUART_sTX_TxSts__1__POS EQU 1
UART_RPi_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_RPi_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_RPi_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RPi_BUART_sTX_TxSts__2__POS EQU 2
UART_RPi_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RPi_BUART_sTX_TxSts__3__POS EQU 3
UART_RPi_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RPi_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_RPi_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_RPi_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_RPi_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_RPi_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_RPi_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_RPi_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_RPi_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_RPi_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_RPi_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_RPi_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_RPi_IntClock__INDEX EQU 0x02
UART_RPi_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_RPi_IntClock__PM_ACT_MSK EQU 0x04
UART_RPi_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_RPi_IntClock__PM_STBY_MSK EQU 0x04
UART_RPi_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RPi_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RPi_RXInternalInterrupt__INTC_MASK EQU 0x20
UART_RPi_RXInternalInterrupt__INTC_NUMBER EQU 5
UART_RPi_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RPi_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_RPi_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RPi_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_RPi_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RPi_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RPi_TXInternalInterrupt__INTC_MASK EQU 0x40
UART_RPi_TXInternalInterrupt__INTC_NUMBER EQU 6
UART_RPi_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RPi_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
UART_RPi_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RPi_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
UART_tx__0__MASK EQU 0x80
UART_tx__0__PC EQU CYREG_PRT12_PC7
UART_tx__0__PORT EQU 12
UART_tx__0__SHIFT EQU 7
UART_tx__AG EQU CYREG_PRT12_AG
UART_tx__BIE EQU CYREG_PRT12_BIE
UART_tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_tx__BYP EQU CYREG_PRT12_BYP
UART_tx__DM0 EQU CYREG_PRT12_DM0
UART_tx__DM1 EQU CYREG_PRT12_DM1
UART_tx__DM2 EQU CYREG_PRT12_DM2
UART_tx__DR EQU CYREG_PRT12_DR
UART_tx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_tx__MASK EQU 0x80
UART_tx__PORT EQU 12
UART_tx__PRT EQU CYREG_PRT12_PRT
UART_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_tx__PS EQU CYREG_PRT12_PS
UART_tx__SHIFT EQU 7
UART_tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_tx__SLW EQU CYREG_PRT12_SLW

/* US_L */
US_L_Sync_ctrl_reg__0__MASK EQU 0x01
US_L_Sync_ctrl_reg__0__POS EQU 0
US_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
US_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
US_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
US_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
US_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
US_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
US_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
US_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
US_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
US_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
US_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
US_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
US_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
US_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
US_L_Sync_ctrl_reg__MASK EQU 0x01
US_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
US_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
US_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* US_R */
US_R_Sync_ctrl_reg__0__MASK EQU 0x01
US_R_Sync_ctrl_reg__0__POS EQU 0
US_R_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
US_R_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
US_R_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
US_R_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
US_R_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
US_R_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
US_R_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
US_R_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
US_R_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
US_R_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
US_R_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
US_R_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
US_R_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
US_R_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
US_R_Sync_ctrl_reg__MASK EQU 0x01
US_R_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
US_R_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
US_R_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* I2C_1 */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* STP_0 */
STP_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
STP_0__0__MASK EQU 0x01
STP_0__0__PC EQU CYREG_PRT3_PC0
STP_0__0__PORT EQU 3
STP_0__0__SHIFT EQU 0
STP_0__AG EQU CYREG_PRT3_AG
STP_0__AMUX EQU CYREG_PRT3_AMUX
STP_0__BIE EQU CYREG_PRT3_BIE
STP_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STP_0__BYP EQU CYREG_PRT3_BYP
STP_0__CTL EQU CYREG_PRT3_CTL
STP_0__DM0 EQU CYREG_PRT3_DM0
STP_0__DM1 EQU CYREG_PRT3_DM1
STP_0__DM2 EQU CYREG_PRT3_DM2
STP_0__DR EQU CYREG_PRT3_DR
STP_0__INP_DIS EQU CYREG_PRT3_INP_DIS
STP_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STP_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STP_0__LCD_EN EQU CYREG_PRT3_LCD_EN
STP_0__MASK EQU 0x01
STP_0__PORT EQU 3
STP_0__PRT EQU CYREG_PRT3_PRT
STP_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STP_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STP_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STP_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STP_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STP_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STP_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STP_0__PS EQU CYREG_PRT3_PS
STP_0__SHIFT EQU 0
STP_0__SLW EQU CYREG_PRT3_SLW

/* STP_1 */
STP_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
STP_1__0__MASK EQU 0x02
STP_1__0__PC EQU CYREG_PRT3_PC1
STP_1__0__PORT EQU 3
STP_1__0__SHIFT EQU 1
STP_1__AG EQU CYREG_PRT3_AG
STP_1__AMUX EQU CYREG_PRT3_AMUX
STP_1__BIE EQU CYREG_PRT3_BIE
STP_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STP_1__BYP EQU CYREG_PRT3_BYP
STP_1__CTL EQU CYREG_PRT3_CTL
STP_1__DM0 EQU CYREG_PRT3_DM0
STP_1__DM1 EQU CYREG_PRT3_DM1
STP_1__DM2 EQU CYREG_PRT3_DM2
STP_1__DR EQU CYREG_PRT3_DR
STP_1__INP_DIS EQU CYREG_PRT3_INP_DIS
STP_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STP_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STP_1__LCD_EN EQU CYREG_PRT3_LCD_EN
STP_1__MASK EQU 0x02
STP_1__PORT EQU 3
STP_1__PRT EQU CYREG_PRT3_PRT
STP_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STP_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STP_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STP_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STP_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STP_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STP_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STP_1__PS EQU CYREG_PRT3_PS
STP_1__SHIFT EQU 1
STP_1__SLW EQU CYREG_PRT3_SLW

/* STP_2 */
STP_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
STP_2__0__MASK EQU 0x04
STP_2__0__PC EQU CYREG_PRT3_PC2
STP_2__0__PORT EQU 3
STP_2__0__SHIFT EQU 2
STP_2__AG EQU CYREG_PRT3_AG
STP_2__AMUX EQU CYREG_PRT3_AMUX
STP_2__BIE EQU CYREG_PRT3_BIE
STP_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STP_2__BYP EQU CYREG_PRT3_BYP
STP_2__CTL EQU CYREG_PRT3_CTL
STP_2__DM0 EQU CYREG_PRT3_DM0
STP_2__DM1 EQU CYREG_PRT3_DM1
STP_2__DM2 EQU CYREG_PRT3_DM2
STP_2__DR EQU CYREG_PRT3_DR
STP_2__INP_DIS EQU CYREG_PRT3_INP_DIS
STP_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STP_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STP_2__LCD_EN EQU CYREG_PRT3_LCD_EN
STP_2__MASK EQU 0x04
STP_2__PORT EQU 3
STP_2__PRT EQU CYREG_PRT3_PRT
STP_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STP_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STP_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STP_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STP_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STP_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STP_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STP_2__PS EQU CYREG_PRT3_PS
STP_2__SHIFT EQU 2
STP_2__SLW EQU CYREG_PRT3_SLW

/* STP_3 */
STP_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
STP_3__0__MASK EQU 0x08
STP_3__0__PC EQU CYREG_PRT3_PC3
STP_3__0__PORT EQU 3
STP_3__0__SHIFT EQU 3
STP_3__AG EQU CYREG_PRT3_AG
STP_3__AMUX EQU CYREG_PRT3_AMUX
STP_3__BIE EQU CYREG_PRT3_BIE
STP_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STP_3__BYP EQU CYREG_PRT3_BYP
STP_3__CTL EQU CYREG_PRT3_CTL
STP_3__DM0 EQU CYREG_PRT3_DM0
STP_3__DM1 EQU CYREG_PRT3_DM1
STP_3__DM2 EQU CYREG_PRT3_DM2
STP_3__DR EQU CYREG_PRT3_DR
STP_3__INP_DIS EQU CYREG_PRT3_INP_DIS
STP_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STP_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STP_3__LCD_EN EQU CYREG_PRT3_LCD_EN
STP_3__MASK EQU 0x08
STP_3__PORT EQU 3
STP_3__PRT EQU CYREG_PRT3_PRT
STP_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STP_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STP_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STP_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STP_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STP_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STP_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STP_3__PS EQU CYREG_PRT3_PS
STP_3__SHIFT EQU 3
STP_3__SLW EQU CYREG_PRT3_SLW

/* TB_EN */
TB_EN__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
TB_EN__0__MASK EQU 0x04
TB_EN__0__PC EQU CYREG_PRT12_PC2
TB_EN__0__PORT EQU 12
TB_EN__0__SHIFT EQU 2
TB_EN__AG EQU CYREG_PRT12_AG
TB_EN__BIE EQU CYREG_PRT12_BIE
TB_EN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TB_EN__BYP EQU CYREG_PRT12_BYP
TB_EN__DM0 EQU CYREG_PRT12_DM0
TB_EN__DM1 EQU CYREG_PRT12_DM1
TB_EN__DM2 EQU CYREG_PRT12_DM2
TB_EN__DR EQU CYREG_PRT12_DR
TB_EN__INP_DIS EQU CYREG_PRT12_INP_DIS
TB_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TB_EN__MASK EQU 0x04
TB_EN__PORT EQU 12
TB_EN__PRT EQU CYREG_PRT12_PRT
TB_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TB_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TB_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TB_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TB_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TB_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TB_EN__PS EQU CYREG_PRT12_PS
TB_EN__SHIFT EQU 2
TB_EN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TB_EN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TB_EN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TB_EN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TB_EN__SLW EQU CYREG_PRT12_SLW

/* rxDMA */
rxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
rxDMA__DRQ_NUMBER EQU 0
rxDMA__NUMBEROF_TDS EQU 0
rxDMA__PRIORITY EQU 2
rxDMA__TERMIN_EN EQU 0
rxDMA__TERMIN_SEL EQU 0
rxDMA__TERMOUT0_EN EQU 1
rxDMA__TERMOUT0_SEL EQU 0
rxDMA__TERMOUT1_EN EQU 0
rxDMA__TERMOUT1_SEL EQU 0

/* Echo_L */
Echo_L__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Echo_L__0__MASK EQU 0x01
Echo_L__0__PC EQU CYREG_PRT0_PC0
Echo_L__0__PORT EQU 0
Echo_L__0__SHIFT EQU 0
Echo_L__AG EQU CYREG_PRT0_AG
Echo_L__AMUX EQU CYREG_PRT0_AMUX
Echo_L__BIE EQU CYREG_PRT0_BIE
Echo_L__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_L__BYP EQU CYREG_PRT0_BYP
Echo_L__CTL EQU CYREG_PRT0_CTL
Echo_L__DM0 EQU CYREG_PRT0_DM0
Echo_L__DM1 EQU CYREG_PRT0_DM1
Echo_L__DM2 EQU CYREG_PRT0_DM2
Echo_L__DR EQU CYREG_PRT0_DR
Echo_L__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_L__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_L__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_L__MASK EQU 0x01
Echo_L__PORT EQU 0
Echo_L__PRT EQU CYREG_PRT0_PRT
Echo_L__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_L__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_L__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_L__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_L__PS EQU CYREG_PRT0_PS
Echo_L__SHIFT EQU 0
Echo_L__SLW EQU CYREG_PRT0_SLW

/* Echo_R */
Echo_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Echo_R__0__MASK EQU 0x02
Echo_R__0__PC EQU CYREG_PRT0_PC1
Echo_R__0__PORT EQU 0
Echo_R__0__SHIFT EQU 1
Echo_R__AG EQU CYREG_PRT0_AG
Echo_R__AMUX EQU CYREG_PRT0_AMUX
Echo_R__BIE EQU CYREG_PRT0_BIE
Echo_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_R__BYP EQU CYREG_PRT0_BYP
Echo_R__CTL EQU CYREG_PRT0_CTL
Echo_R__DM0 EQU CYREG_PRT0_DM0
Echo_R__DM1 EQU CYREG_PRT0_DM1
Echo_R__DM2 EQU CYREG_PRT0_DM2
Echo_R__DR EQU CYREG_PRT0_DR
Echo_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_R__MASK EQU 0x02
Echo_R__PORT EQU 0
Echo_R__PRT EQU CYREG_PRT0_PRT
Echo_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_R__PS EQU CYREG_PRT0_PS
Echo_R__SHIFT EQU 1
Echo_R__SLW EQU CYREG_PRT0_SLW

/* Quad1A */
Quad1A__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Quad1A__0__MASK EQU 0x40
Quad1A__0__PC EQU CYREG_PRT2_PC6
Quad1A__0__PORT EQU 2
Quad1A__0__SHIFT EQU 6
Quad1A__AG EQU CYREG_PRT2_AG
Quad1A__AMUX EQU CYREG_PRT2_AMUX
Quad1A__BIE EQU CYREG_PRT2_BIE
Quad1A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Quad1A__BYP EQU CYREG_PRT2_BYP
Quad1A__CTL EQU CYREG_PRT2_CTL
Quad1A__DM0 EQU CYREG_PRT2_DM0
Quad1A__DM1 EQU CYREG_PRT2_DM1
Quad1A__DM2 EQU CYREG_PRT2_DM2
Quad1A__DR EQU CYREG_PRT2_DR
Quad1A__INP_DIS EQU CYREG_PRT2_INP_DIS
Quad1A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Quad1A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Quad1A__LCD_EN EQU CYREG_PRT2_LCD_EN
Quad1A__MASK EQU 0x40
Quad1A__PORT EQU 2
Quad1A__PRT EQU CYREG_PRT2_PRT
Quad1A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Quad1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Quad1A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Quad1A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Quad1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Quad1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Quad1A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Quad1A__PS EQU CYREG_PRT2_PS
Quad1A__SHIFT EQU 6
Quad1A__SLW EQU CYREG_PRT2_SLW

/* Quad1B */
Quad1B__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Quad1B__0__MASK EQU 0x80
Quad1B__0__PC EQU CYREG_PRT2_PC7
Quad1B__0__PORT EQU 2
Quad1B__0__SHIFT EQU 7
Quad1B__AG EQU CYREG_PRT2_AG
Quad1B__AMUX EQU CYREG_PRT2_AMUX
Quad1B__BIE EQU CYREG_PRT2_BIE
Quad1B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Quad1B__BYP EQU CYREG_PRT2_BYP
Quad1B__CTL EQU CYREG_PRT2_CTL
Quad1B__DM0 EQU CYREG_PRT2_DM0
Quad1B__DM1 EQU CYREG_PRT2_DM1
Quad1B__DM2 EQU CYREG_PRT2_DM2
Quad1B__DR EQU CYREG_PRT2_DR
Quad1B__INP_DIS EQU CYREG_PRT2_INP_DIS
Quad1B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Quad1B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Quad1B__LCD_EN EQU CYREG_PRT2_LCD_EN
Quad1B__MASK EQU 0x80
Quad1B__PORT EQU 2
Quad1B__PRT EQU CYREG_PRT2_PRT
Quad1B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Quad1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Quad1B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Quad1B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Quad1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Quad1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Quad1B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Quad1B__PS EQU CYREG_PRT2_PS
Quad1B__SHIFT EQU 7
Quad1B__SLW EQU CYREG_PRT2_SLW

/* Quad2A */
Quad2A__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Quad2A__0__MASK EQU 0x10
Quad2A__0__PC EQU CYREG_PRT2_PC4
Quad2A__0__PORT EQU 2
Quad2A__0__SHIFT EQU 4
Quad2A__AG EQU CYREG_PRT2_AG
Quad2A__AMUX EQU CYREG_PRT2_AMUX
Quad2A__BIE EQU CYREG_PRT2_BIE
Quad2A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Quad2A__BYP EQU CYREG_PRT2_BYP
Quad2A__CTL EQU CYREG_PRT2_CTL
Quad2A__DM0 EQU CYREG_PRT2_DM0
Quad2A__DM1 EQU CYREG_PRT2_DM1
Quad2A__DM2 EQU CYREG_PRT2_DM2
Quad2A__DR EQU CYREG_PRT2_DR
Quad2A__INP_DIS EQU CYREG_PRT2_INP_DIS
Quad2A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Quad2A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Quad2A__LCD_EN EQU CYREG_PRT2_LCD_EN
Quad2A__MASK EQU 0x10
Quad2A__PORT EQU 2
Quad2A__PRT EQU CYREG_PRT2_PRT
Quad2A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Quad2A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Quad2A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Quad2A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Quad2A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Quad2A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Quad2A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Quad2A__PS EQU CYREG_PRT2_PS
Quad2A__SHIFT EQU 4
Quad2A__SLW EQU CYREG_PRT2_SLW

/* Quad2B */
Quad2B__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Quad2B__0__MASK EQU 0x20
Quad2B__0__PC EQU CYREG_PRT2_PC5
Quad2B__0__PORT EQU 2
Quad2B__0__SHIFT EQU 5
Quad2B__AG EQU CYREG_PRT2_AG
Quad2B__AMUX EQU CYREG_PRT2_AMUX
Quad2B__BIE EQU CYREG_PRT2_BIE
Quad2B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Quad2B__BYP EQU CYREG_PRT2_BYP
Quad2B__CTL EQU CYREG_PRT2_CTL
Quad2B__DM0 EQU CYREG_PRT2_DM0
Quad2B__DM1 EQU CYREG_PRT2_DM1
Quad2B__DM2 EQU CYREG_PRT2_DM2
Quad2B__DR EQU CYREG_PRT2_DR
Quad2B__INP_DIS EQU CYREG_PRT2_INP_DIS
Quad2B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Quad2B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Quad2B__LCD_EN EQU CYREG_PRT2_LCD_EN
Quad2B__MASK EQU 0x20
Quad2B__PORT EQU 2
Quad2B__PRT EQU CYREG_PRT2_PRT
Quad2B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Quad2B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Quad2B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Quad2B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Quad2B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Quad2B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Quad2B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Quad2B__PS EQU CYREG_PRT2_PS
Quad2B__SHIFT EQU 5
Quad2B__SLW EQU CYREG_PRT2_SLW

/* RPi_RX */
RPi_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RPi_RX__0__MASK EQU 0x08
RPi_RX__0__PC EQU CYREG_PRT2_PC3
RPi_RX__0__PORT EQU 2
RPi_RX__0__SHIFT EQU 3
RPi_RX__AG EQU CYREG_PRT2_AG
RPi_RX__AMUX EQU CYREG_PRT2_AMUX
RPi_RX__BIE EQU CYREG_PRT2_BIE
RPi_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RPi_RX__BYP EQU CYREG_PRT2_BYP
RPi_RX__CTL EQU CYREG_PRT2_CTL
RPi_RX__DM0 EQU CYREG_PRT2_DM0
RPi_RX__DM1 EQU CYREG_PRT2_DM1
RPi_RX__DM2 EQU CYREG_PRT2_DM2
RPi_RX__DR EQU CYREG_PRT2_DR
RPi_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
RPi_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RPi_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RPi_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
RPi_RX__MASK EQU 0x08
RPi_RX__PORT EQU 2
RPi_RX__PRT EQU CYREG_PRT2_PRT
RPi_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RPi_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RPi_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RPi_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RPi_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RPi_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RPi_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RPi_RX__PS EQU CYREG_PRT2_PS
RPi_RX__SHIFT EQU 3
RPi_RX__SLW EQU CYREG_PRT2_SLW

/* RPi_Tx */
RPi_Tx__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RPi_Tx__0__MASK EQU 0x04
RPi_Tx__0__PC EQU CYREG_PRT2_PC2
RPi_Tx__0__PORT EQU 2
RPi_Tx__0__SHIFT EQU 2
RPi_Tx__AG EQU CYREG_PRT2_AG
RPi_Tx__AMUX EQU CYREG_PRT2_AMUX
RPi_Tx__BIE EQU CYREG_PRT2_BIE
RPi_Tx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RPi_Tx__BYP EQU CYREG_PRT2_BYP
RPi_Tx__CTL EQU CYREG_PRT2_CTL
RPi_Tx__DM0 EQU CYREG_PRT2_DM0
RPi_Tx__DM1 EQU CYREG_PRT2_DM1
RPi_Tx__DM2 EQU CYREG_PRT2_DM2
RPi_Tx__DR EQU CYREG_PRT2_DR
RPi_Tx__INP_DIS EQU CYREG_PRT2_INP_DIS
RPi_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RPi_Tx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RPi_Tx__LCD_EN EQU CYREG_PRT2_LCD_EN
RPi_Tx__MASK EQU 0x04
RPi_Tx__PORT EQU 2
RPi_Tx__PRT EQU CYREG_PRT2_PRT
RPi_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RPi_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RPi_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RPi_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RPi_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RPi_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RPi_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RPi_Tx__PS EQU CYREG_PRT2_PS
RPi_Tx__SHIFT EQU 2
RPi_Tx__SLW EQU CYREG_PRT2_SLW

/* TB_ENB */
TB_ENB__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
TB_ENB__0__MASK EQU 0x08
TB_ENB__0__PC EQU CYREG_PRT12_PC3
TB_ENB__0__PORT EQU 12
TB_ENB__0__SHIFT EQU 3
TB_ENB__AG EQU CYREG_PRT12_AG
TB_ENB__BIE EQU CYREG_PRT12_BIE
TB_ENB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TB_ENB__BYP EQU CYREG_PRT12_BYP
TB_ENB__DM0 EQU CYREG_PRT12_DM0
TB_ENB__DM1 EQU CYREG_PRT12_DM1
TB_ENB__DM2 EQU CYREG_PRT12_DM2
TB_ENB__DR EQU CYREG_PRT12_DR
TB_ENB__INP_DIS EQU CYREG_PRT12_INP_DIS
TB_ENB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TB_ENB__MASK EQU 0x08
TB_ENB__PORT EQU 12
TB_ENB__PRT EQU CYREG_PRT12_PRT
TB_ENB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TB_ENB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TB_ENB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TB_ENB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TB_ENB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TB_ENB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TB_ENB__PS EQU CYREG_PRT12_PS
TB_ENB__SHIFT EQU 3
TB_ENB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TB_ENB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TB_ENB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TB_ENB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TB_ENB__SLW EQU CYREG_PRT12_SLW

/* Trig_L */
Trig_L__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Trig_L__0__MASK EQU 0x40
Trig_L__0__PC EQU CYREG_PRT0_PC6
Trig_L__0__PORT EQU 0
Trig_L__0__SHIFT EQU 6
Trig_L__AG EQU CYREG_PRT0_AG
Trig_L__AMUX EQU CYREG_PRT0_AMUX
Trig_L__BIE EQU CYREG_PRT0_BIE
Trig_L__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trig_L__BYP EQU CYREG_PRT0_BYP
Trig_L__CTL EQU CYREG_PRT0_CTL
Trig_L__DM0 EQU CYREG_PRT0_DM0
Trig_L__DM1 EQU CYREG_PRT0_DM1
Trig_L__DM2 EQU CYREG_PRT0_DM2
Trig_L__DR EQU CYREG_PRT0_DR
Trig_L__INP_DIS EQU CYREG_PRT0_INP_DIS
Trig_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trig_L__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trig_L__LCD_EN EQU CYREG_PRT0_LCD_EN
Trig_L__MASK EQU 0x40
Trig_L__PORT EQU 0
Trig_L__PRT EQU CYREG_PRT0_PRT
Trig_L__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trig_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trig_L__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trig_L__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trig_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trig_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trig_L__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trig_L__PS EQU CYREG_PRT0_PS
Trig_L__SHIFT EQU 6
Trig_L__SLW EQU CYREG_PRT0_SLW

/* Trig_R */
Trig_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Trig_R__0__MASK EQU 0x20
Trig_R__0__PC EQU CYREG_PRT0_PC5
Trig_R__0__PORT EQU 0
Trig_R__0__SHIFT EQU 5
Trig_R__AG EQU CYREG_PRT0_AG
Trig_R__AMUX EQU CYREG_PRT0_AMUX
Trig_R__BIE EQU CYREG_PRT0_BIE
Trig_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trig_R__BYP EQU CYREG_PRT0_BYP
Trig_R__CTL EQU CYREG_PRT0_CTL
Trig_R__DM0 EQU CYREG_PRT0_DM0
Trig_R__DM1 EQU CYREG_PRT0_DM1
Trig_R__DM2 EQU CYREG_PRT0_DM2
Trig_R__DR EQU CYREG_PRT0_DR
Trig_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Trig_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trig_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trig_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Trig_R__MASK EQU 0x20
Trig_R__PORT EQU 0
Trig_R__PRT EQU CYREG_PRT0_PRT
Trig_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trig_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trig_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trig_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trig_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trig_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trig_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trig_R__PS EQU CYREG_PRT0_PS
Trig_R__SHIFT EQU 5
Trig_R__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x00
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x01
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x01

/* Clock_5 */
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x01
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x02
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x02

/* QD1_ISR */
QD1_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QD1_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QD1_ISR__INTC_MASK EQU 0x04
QD1_ISR__INTC_NUMBER EQU 2
QD1_ISR__INTC_PRIOR_NUM EQU 4
QD1_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
QD1_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QD1_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadPWM */
QuadPWM_PwmDatapath_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
QuadPWM_PwmDatapath_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
QuadPWM_PwmDatapath_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
QuadPWM_PwmDatapath_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
QuadPWM_PwmDatapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadPWM_PwmDatapath_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
QuadPWM_PwmDatapath_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
QuadPWM_PwmDatapath_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
QuadPWM_PwmDatapath_u0__A0_REG EQU CYREG_B0_UDB10_A0
QuadPWM_PwmDatapath_u0__A1_REG EQU CYREG_B0_UDB10_A1
QuadPWM_PwmDatapath_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
QuadPWM_PwmDatapath_u0__D0_REG EQU CYREG_B0_UDB10_D0
QuadPWM_PwmDatapath_u0__D1_REG EQU CYREG_B0_UDB10_D1
QuadPWM_PwmDatapath_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadPWM_PwmDatapath_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
QuadPWM_PwmDatapath_u0__F0_REG EQU CYREG_B0_UDB10_F0
QuadPWM_PwmDatapath_u0__F1_REG EQU CYREG_B0_UDB10_F1
QuadPWM_PwmDatapath_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
QuadPWM_PwmDatapath_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

/* RXcmplt */
RXcmplt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RXcmplt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RXcmplt__INTC_MASK EQU 0x08
RXcmplt__INTC_NUMBER EQU 3
RXcmplt__INTC_PRIOR_NUM EQU 7
RXcmplt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RXcmplt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RXcmplt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TB_PWM1 */
TB_PWM1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
TB_PWM1__0__MASK EQU 0x01
TB_PWM1__0__PC EQU CYREG_PRT2_PC0
TB_PWM1__0__PORT EQU 2
TB_PWM1__0__SHIFT EQU 0
TB_PWM1__AG EQU CYREG_PRT2_AG
TB_PWM1__AMUX EQU CYREG_PRT2_AMUX
TB_PWM1__BIE EQU CYREG_PRT2_BIE
TB_PWM1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TB_PWM1__BYP EQU CYREG_PRT2_BYP
TB_PWM1__CTL EQU CYREG_PRT2_CTL
TB_PWM1__DM0 EQU CYREG_PRT2_DM0
TB_PWM1__DM1 EQU CYREG_PRT2_DM1
TB_PWM1__DM2 EQU CYREG_PRT2_DM2
TB_PWM1__DR EQU CYREG_PRT2_DR
TB_PWM1__INP_DIS EQU CYREG_PRT2_INP_DIS
TB_PWM1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TB_PWM1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TB_PWM1__LCD_EN EQU CYREG_PRT2_LCD_EN
TB_PWM1__MASK EQU 0x01
TB_PWM1__PORT EQU 2
TB_PWM1__PRT EQU CYREG_PRT2_PRT
TB_PWM1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TB_PWM1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TB_PWM1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TB_PWM1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TB_PWM1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TB_PWM1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TB_PWM1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TB_PWM1__PS EQU CYREG_PRT2_PS
TB_PWM1__SHIFT EQU 0
TB_PWM1__SLW EQU CYREG_PRT2_SLW

/* TB_PWM2 */
TB_PWM2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
TB_PWM2__0__MASK EQU 0x02
TB_PWM2__0__PC EQU CYREG_PRT2_PC1
TB_PWM2__0__PORT EQU 2
TB_PWM2__0__SHIFT EQU 1
TB_PWM2__AG EQU CYREG_PRT2_AG
TB_PWM2__AMUX EQU CYREG_PRT2_AMUX
TB_PWM2__BIE EQU CYREG_PRT2_BIE
TB_PWM2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TB_PWM2__BYP EQU CYREG_PRT2_BYP
TB_PWM2__CTL EQU CYREG_PRT2_CTL
TB_PWM2__DM0 EQU CYREG_PRT2_DM0
TB_PWM2__DM1 EQU CYREG_PRT2_DM1
TB_PWM2__DM2 EQU CYREG_PRT2_DM2
TB_PWM2__DR EQU CYREG_PRT2_DR
TB_PWM2__INP_DIS EQU CYREG_PRT2_INP_DIS
TB_PWM2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TB_PWM2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TB_PWM2__LCD_EN EQU CYREG_PRT2_LCD_EN
TB_PWM2__MASK EQU 0x02
TB_PWM2__PORT EQU 2
TB_PWM2__PRT EQU CYREG_PRT2_PRT
TB_PWM2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TB_PWM2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TB_PWM2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TB_PWM2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TB_PWM2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TB_PWM2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TB_PWM2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TB_PWM2__PS EQU CYREG_PRT2_PS
TB_PWM2__SHIFT EQU 1
TB_PWM2__SLW EQU CYREG_PRT2_SLW

/* TB_PWM3 */
TB_PWM3__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
TB_PWM3__0__MASK EQU 0x10
TB_PWM3__0__PC EQU CYREG_PRT1_PC4
TB_PWM3__0__PORT EQU 1
TB_PWM3__0__SHIFT EQU 4
TB_PWM3__AG EQU CYREG_PRT1_AG
TB_PWM3__AMUX EQU CYREG_PRT1_AMUX
TB_PWM3__BIE EQU CYREG_PRT1_BIE
TB_PWM3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TB_PWM3__BYP EQU CYREG_PRT1_BYP
TB_PWM3__CTL EQU CYREG_PRT1_CTL
TB_PWM3__DM0 EQU CYREG_PRT1_DM0
TB_PWM3__DM1 EQU CYREG_PRT1_DM1
TB_PWM3__DM2 EQU CYREG_PRT1_DM2
TB_PWM3__DR EQU CYREG_PRT1_DR
TB_PWM3__INP_DIS EQU CYREG_PRT1_INP_DIS
TB_PWM3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TB_PWM3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TB_PWM3__LCD_EN EQU CYREG_PRT1_LCD_EN
TB_PWM3__MASK EQU 0x10
TB_PWM3__PORT EQU 1
TB_PWM3__PRT EQU CYREG_PRT1_PRT
TB_PWM3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TB_PWM3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TB_PWM3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TB_PWM3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TB_PWM3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TB_PWM3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TB_PWM3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TB_PWM3__PS EQU CYREG_PRT1_PS
TB_PWM3__SHIFT EQU 4
TB_PWM3__SLW EQU CYREG_PRT1_SLW

/* TB_PWM4 */
TB_PWM4__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
TB_PWM4__0__MASK EQU 0x20
TB_PWM4__0__PC EQU CYREG_PRT1_PC5
TB_PWM4__0__PORT EQU 1
TB_PWM4__0__SHIFT EQU 5
TB_PWM4__AG EQU CYREG_PRT1_AG
TB_PWM4__AMUX EQU CYREG_PRT1_AMUX
TB_PWM4__BIE EQU CYREG_PRT1_BIE
TB_PWM4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TB_PWM4__BYP EQU CYREG_PRT1_BYP
TB_PWM4__CTL EQU CYREG_PRT1_CTL
TB_PWM4__DM0 EQU CYREG_PRT1_DM0
TB_PWM4__DM1 EQU CYREG_PRT1_DM1
TB_PWM4__DM2 EQU CYREG_PRT1_DM2
TB_PWM4__DR EQU CYREG_PRT1_DR
TB_PWM4__INP_DIS EQU CYREG_PRT1_INP_DIS
TB_PWM4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TB_PWM4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TB_PWM4__LCD_EN EQU CYREG_PRT1_LCD_EN
TB_PWM4__MASK EQU 0x20
TB_PWM4__PORT EQU 1
TB_PWM4__PRT EQU CYREG_PRT1_PRT
TB_PWM4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TB_PWM4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TB_PWM4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TB_PWM4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TB_PWM4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TB_PWM4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TB_PWM4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TB_PWM4__PS EQU CYREG_PRT1_PS
TB_PWM4__SHIFT EQU 5
TB_PWM4__SLW EQU CYREG_PRT1_SLW

/* Timer_L */
Timer_L_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_L_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_L_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_L_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_L_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_L_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_L_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_L_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_L_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_L_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_L_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_L_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_L_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_L_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_L_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_L_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_L_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_L_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_L_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_L_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_L_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_L_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_L_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_L_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_L_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_L_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_L_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_L_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_L_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_L_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_L_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_L_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_L_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_L_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_L_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_L_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Timer_L_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_L_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_L_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_L_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB14_A0
Timer_L_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB14_A1
Timer_L_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_L_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB14_D0
Timer_L_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB14_D1
Timer_L_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_L_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_L_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB14_F0
Timer_L_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB14_F1

/* Timer_R */
Timer_R_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_R_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_R_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_R_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_R_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_R_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_R_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_R_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_R_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_R_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_R_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_R_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_R_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_R_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_R_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_R_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_R_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_R_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_R_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_R_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_R_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_R_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_R_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_R_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_R_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_R_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_R_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_R_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_R_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_R_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_R_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_R_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_R_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_R_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_R_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_R_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_R_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_R_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Timer_R_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Timer_R_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_R_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Timer_R_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Timer_R_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_R_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_R_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Timer_R_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
Timer_R_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_R_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

/* US_Trig */
US_Trig__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
US_Trig__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
US_Trig__INTC_MASK EQU 0x10
US_Trig__INTC_NUMBER EQU 4
US_Trig__INTC_PRIOR_NUM EQU 5
US_Trig__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
US_Trig__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
US_Trig__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* US_Timer */
US_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
US_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
US_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
US_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
US_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
US_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
US_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
US_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
US_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
US_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
US_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
US_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
US_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
US_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
US_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
US_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
US_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
US_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
US_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
US_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
US_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
US_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
US_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
US_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
US_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
US_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
US_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
US_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
US_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
US_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
US_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
US_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
US_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
US_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
US_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
US_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
US_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
US_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
US_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
US_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
US_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
US_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
US_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
US_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
US_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
US_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
US_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
US_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
US_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
US_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
US_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
US_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
US_Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
US_Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

/* QD1_Timer */
QD1_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
QD1_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
QD1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
QD1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
QD1_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
QD1_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
QD1_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
QD1_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
QD1_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
QD1_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
QD1_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
QD1_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QD1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
QD1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
QD1_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
QD1_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
QD1_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
QD1_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
QD1_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
QD1_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
QD1_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
QD1_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
QD1_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
QD1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
QD1_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
QD1_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
QD1_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
QD1_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
QD1_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
QD1_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
QD1_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
QD1_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
QD1_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
QD1_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
QD1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
QD1_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
QD1_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
QD1_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
QD1_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
QD1_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
QD1_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
QD1_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
QD1_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
QD1_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
QD1_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1

/* TB9051_EN */
TB9051_EN_Sync_ctrl_reg__0__MASK EQU 0x01
TB9051_EN_Sync_ctrl_reg__0__POS EQU 0
TB9051_EN_Sync_ctrl_reg__1__MASK EQU 0x02
TB9051_EN_Sync_ctrl_reg__1__POS EQU 1
TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
TB9051_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
TB9051_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
TB9051_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
TB9051_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
TB9051_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
TB9051_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
TB9051_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TB9051_EN_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
TB9051_EN_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
TB9051_EN_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
TB9051_EN_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
TB9051_EN_Sync_ctrl_reg__MASK EQU 0x03
TB9051_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TB9051_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TB9051_EN_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* TB9051_QD1 */
TB9051_QD1_bQuadDec_Stsreg__0__MASK EQU 0x01
TB9051_QD1_bQuadDec_Stsreg__0__POS EQU 0
TB9051_QD1_bQuadDec_Stsreg__1__MASK EQU 0x02
TB9051_QD1_bQuadDec_Stsreg__1__POS EQU 1
TB9051_QD1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TB9051_QD1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
TB9051_QD1_bQuadDec_Stsreg__2__MASK EQU 0x04
TB9051_QD1_bQuadDec_Stsreg__2__POS EQU 2
TB9051_QD1_bQuadDec_Stsreg__3__MASK EQU 0x08
TB9051_QD1_bQuadDec_Stsreg__3__POS EQU 3
TB9051_QD1_bQuadDec_Stsreg__MASK EQU 0x0F
TB9051_QD1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
TB9051_QD1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TB9051_QD1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TB9051_QD1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TB9051_QD1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
TB9051_QD1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
TB9051_QD1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
TB9051_QD1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TB9051_QD1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
TB9051_QD1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* TB9051_QD2 */
TB9051_QD2_bQuadDec_Stsreg__0__MASK EQU 0x01
TB9051_QD2_bQuadDec_Stsreg__0__POS EQU 0
TB9051_QD2_bQuadDec_Stsreg__1__MASK EQU 0x02
TB9051_QD2_bQuadDec_Stsreg__1__POS EQU 1
TB9051_QD2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TB9051_QD2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
TB9051_QD2_bQuadDec_Stsreg__2__MASK EQU 0x04
TB9051_QD2_bQuadDec_Stsreg__2__POS EQU 2
TB9051_QD2_bQuadDec_Stsreg__3__MASK EQU 0x08
TB9051_QD2_bQuadDec_Stsreg__3__POS EQU 3
TB9051_QD2_bQuadDec_Stsreg__MASK EQU 0x0F
TB9051_QD2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
TB9051_QD2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TB9051_QD2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TB9051_QD2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TB9051_QD2_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
TB9051_QD2_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
TB9051_QD2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TB9051_QD2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TB9051_QD2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TB9051_QD2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* StepperDriver */
StepperDriver_Sync_ctrl_reg__0__MASK EQU 0x01
StepperDriver_Sync_ctrl_reg__0__POS EQU 0
StepperDriver_Sync_ctrl_reg__1__MASK EQU 0x02
StepperDriver_Sync_ctrl_reg__1__POS EQU 1
StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
StepperDriver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
StepperDriver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
StepperDriver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
StepperDriver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
StepperDriver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
StepperDriver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
StepperDriver_Sync_ctrl_reg__2__MASK EQU 0x04
StepperDriver_Sync_ctrl_reg__2__POS EQU 2
StepperDriver_Sync_ctrl_reg__3__MASK EQU 0x08
StepperDriver_Sync_ctrl_reg__3__POS EQU 3
StepperDriver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
StepperDriver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
StepperDriver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
StepperDriver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
StepperDriver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
StepperDriver_Sync_ctrl_reg__MASK EQU 0x0F
StepperDriver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
StepperDriver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
StepperDriver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000807F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
