INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo8to32'...
WARNING:sim - A core named 'fifo8to32' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fifo8to32'...
Delivering associated files for 'fifo8to32'...
Delivering EJava files for 'fifo8to32'...
Generating implementation netlist for 'fifo8to32'...
INFO:sim - Pre-processing HDL files for 'fifo8to32'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo8to32'
Running ngcbuild...
Writing VHO instantiation template for 'fifo8to32'...
Writing VHDL behavioral simulation model for 'fifo8to32'...
WARNING:sim - Overwriting existing file
   /home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fif
   o8to32/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8t
o32
Delivered 1 file into directory
/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8t
o32
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'fifo8to32'...
Generating ISE project...
XCO file found: fifo8to32.xco
XMDF file found: fifo8to32_xmdf.tcl
Adding
/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8t
o32.asy -view all -origin_type imported
Adding
/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8t
o32.ngc -view all -origin_type created
Checking file
"/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8
to32.ngc" for project device match ...
File
"/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8
to32.ngc" device information matches project device.
Adding
/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8t
o32.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fi
   fo8to32.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo8to32/tmp/_cg/fifo8t
o32.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo8to32"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
