// Seed: 2467637112
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2
);
  parameter id_4 = -1 !== 1;
  always_comb begin : LABEL_0
    $unsigned(1);
    ;
  end
  logic id_5, id_6, id_7, id_8, id_9;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    output wire  id_4
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  module_2 modCall_1 ();
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
