/usr/bin/env time -v /packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml ex4p --circuit_file ex4p.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off --seed 20 --init_t 0.05
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml ex4p --circuit_file ex4p.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off --seed 20 --init_t 0.05


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: ex4p

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.5 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: ex4p.net
Circuit placement file: ex4p.place
Circuit routing file: ex4p.route
Circuit SDC file: ex4p.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: BOUNDING_BOX_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 20
AnnealSched.type: USER_SCHED
AnnealSched.inner_num: 0.500000
AnnealSched.init_t: 0.050000
AnnealSched.alpha_t: 0.800000
AnnealSched.exit_t: 0.010000

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: ex4p.pre-vpr.blif
# Load circuit
Found constant-zero generator 'no_27_'
# Load circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.8 MiB)
# Clean circuit
Absorbed 14 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 44
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 44
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 385
    .input :      84
    .output:      28
    0-LUT  :       1
    6-LUT  :     272
  Nets  : 357
    Avg Fanout:     3.7
    Max Fanout:    41.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1669
  Timing Graph Edges: 2596
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'ex4p.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'ex4p.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 385, total nets: 357, total inputs: 84, total outputs: 28
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    15/385       3%                            1     4 x 4     
    30/385       7%                            3     5 x 5     
    45/385      11%                            4     5 x 5     
    60/385      15%                            5     5 x 5     
    75/385      19%                            6     5 x 5     
    90/385      23%                            7     6 x 6     
   105/385      27%                            8     6 x 6     
   120/385      31%                            9     6 x 6     
   135/385      35%                           11     6 x 6     
   150/385      38%                           12     6 x 6     
   165/385      42%                           13     7 x 7     
   180/385      46%                           14     7 x 7     
   195/385      50%                           16     7 x 7     
   210/385      54%                           17     7 x 7     
   225/385      58%                           19     7 x 7     
   240/385      62%                           20     7 x 7     
   255/385      66%                           22     8 x 8     
   270/385      70%                           23     8 x 8     
   285/385      74%                           35     8 x 8     
   300/385      77%                           50     8 x 8     
   315/385      81%                           65     8 x 8     
   330/385      85%                           80     8 x 8     
   345/385      89%                           95     8 x 8     
   360/385      93%                          110     8 x 8     
   375/385      97%                          125     8 x 8     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 210
  LEs used for logic and registers    : 0
  LEs used for logic only             : 210
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.9576e-05 sec
Full Max Req/Worst Slack updates 1 in 3.046e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.7121e-05 sec
FPGA sized to 8 x 8 (auto)
Device Utilization: 0.59 (target 1.00)
	Block Utilization: 0.58 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        112                                   0.25                         0.75   
       clb         24                                15.4583                      4.16667   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 173 out of 357 nets, 184 nets not absorbed.

Netlist conversion complete.

# Packing took 0.14 seconds (max_rss 25.6 MiB, delta_rss +2.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ex4p.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.034941 seconds).
Warning 2: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 63.8 MiB, delta_rss +38.2 MiB)
Warning 3: Netlist contains 1 global net to non-global architecture pin connections
Warning 4: Logic block #23 (no_27_) has only 1 output pin 'no_27_.O[10]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 184
Netlist num_blocks: 136
Netlist EMPTY blocks: 0.
Netlist io blocks: 112.
Netlist clb blocks: 24.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 84
Netlist output pins: 28

Pb types usage...
  io             : 112
   inpad         : 84
   outpad        : 28
  clb            : 24
   fle           : 210
    lut5inter    : 136
     ble5        : 199
      lut5       : 199
       lut       : 199
    ble6         : 74
     lut6        : 74
      lut        : 74

# Create Device
## Build Device Grid
FPGA sized to 8 x 8: 64 grid tiles (auto)

Resource usage...
	Netlist
		112	blocks of type: io
	Architecture
		192	blocks of type: io
	Netlist
		24	blocks of type: clb
	Architecture
		24	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		1	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.59 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.58 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 63.9 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2345
OPIN->CHANX/CHANY edge count before creating direct connections: 8080
OPIN->CHANX/CHANY edge count after creating direct connections: 8080
CHAN->CHAN type edge count:34673
## Build routing resource graph took 0.04 seconds (max_rss 63.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 6902
  RR Graph Edges: 45098
# Create Device took 0.04 seconds (max_rss 63.9 MiB, delta_rss +0.0 MiB)


Bounding box mode is Cube

Using static probabilities for choosing each move type
Probability of Uniform_move : 100.000000 
Probability of Median_move : 0.000000 
Probability of Centroid_move : 0.000000 
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 63.9 MiB, delta_rss +0.0 MiB)

BB estimate of min-dist (placement) wire length: 1385

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 13.8518 td_cost: nan
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 349

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.0e-02   0.966      13.38 nan            nan        nan      nan   0.966  0.0230    7.0     0.00       349  0.200
   2    0.0 4.0e-02   1.034      13.84 nan            nan        nan      nan   0.957  0.0347    7.0     0.00       698  0.200
   3    0.0 3.2e-02   1.043      13.63 nan            nan        nan      nan   0.934  0.0439    7.0     0.00      1047  0.200
   4    0.0 2.6e-02   0.985      13.78 nan            nan        nan      nan   0.931  0.0178    7.0     0.00      1396  0.200
   5    0.0 2.0e-02   0.969      13.49 nan            nan        nan      nan   0.934  0.0355    7.0     0.00      1745  0.200
   6    0.0 1.6e-02   0.997      13.37 nan            nan        nan      nan   0.874  0.0280    7.0     0.00      2094  0.200
   7    0.0 1.3e-02   0.984      13.14 nan            nan        nan      nan   0.880  0.0169    7.0     0.00      2443  0.200
   8    0.0 1.0e-02   0.951      11.95 nan            nan        nan      nan   0.797  0.0241    7.0     0.00      2792  0.200
   9    0.0 0.0e+00   0.918      10.90 nan            nan        nan      nan   0.370  0.0507    7.0     0.00      3141  0.200
## Placement Quench took 0.00 seconds (max_rss 63.9 MiB)

BB estimate of min-dist (placement) wire length: 1002

Completed placement consistency check successfully.

Swaps called: 3141

Aborted Move Reasons:
  No moves aborted
Placement cost: 0.843598, bb_cost: 10.0173, td_cost: nan, 

Placement resource usage:
  io  implemented as io : 112
  clb implemented as clb: 24

Placement number of temperatures: 9
Placement total # of swap attempts: 3141
	Swaps accepted: 2667 (84.9 %)
	Swaps rejected:  474 (15.1 %)
	Swaps aborted:    0 ( 0.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                82.55            89.78           10.22          0.00         

clb                Uniform                17.45            61.86           38.14          0.00         


Placement Quench timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 63.9 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.000352102 seconds (0.000295295 STA, 5.6807e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.29 seconds (max_rss 63.9 MiB)
	Command being timed: "/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml ex4p --circuit_file ex4p.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off --seed 20 --init_t 0.05"
	User time (seconds): 0.25
	System time (seconds): 0.03
	Percent of CPU this job got: 89%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.31
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 65408
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 33649
	Voluntary context switches: 82
	Involuntary context switches: 16
	Swaps: 0
	File system inputs: 1080
	File system outputs: 1192
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
