IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.25   0.23    0.66      19 M     28 M    0.31    0.57    0.03    0.05     4704     2827       31     67
   1    1     0.01   0.54   0.01    0.60     552 K    717 K    0.23    0.17    0.01    0.01      224       30       10     60
   2    0     0.00   0.43   0.00    0.60     219 K    290 K    0.24    0.15    0.02    0.02       56       19        9     65
   3    1     0.05   0.22   0.23    0.65      23 M     31 M    0.25    0.54    0.05    0.06     4984     5255        2     60
   4    0     0.17   0.37   0.45    0.94      26 M     39 M    0.33    0.51    0.02    0.02     4536     2594       46     66
   5    1     0.14   0.65   0.22    0.67    6792 K   8163 K    0.17    0.38    0.00    0.01      224      200      116     60
   6    0     0.03   0.49   0.05    0.69     774 K   1248 K    0.38    0.09    0.00    0.00        0       13       10     65
   7    1     0.17   0.40   0.42    0.91      26 M     39 M    0.33    0.49    0.02    0.02     4872     5174       32     59
   8    0     0.14   1.05   0.14    0.63    4414 K   8668 K    0.49    0.28    0.00    0.01      112       47       45     65
   9    1     0.12   1.01   0.12    0.64    3772 K   7328 K    0.49    0.33    0.00    0.01      224      271        8     59
  10    0     0.14   0.22   0.62    1.17     127 M    145 M    0.12    0.14    0.09    0.11     5152    10121      273     63
  11    1     0.02   0.46   0.04    0.64    1227 K   1705 K    0.28    0.09    0.01    0.01      392       34       24     58
  12    0     0.09   0.74   0.12    0.60    7632 K   8671 K    0.12    0.23    0.01    0.01      168       61      320     65
  13    1     0.22   0.36   0.61    1.17      24 M     48 M    0.49    0.67    0.01    0.02      112     1262        9     57
  14    0     0.05   0.82   0.06    0.60    1917 K   3933 K    0.51    0.14    0.00    0.01      168       95      152     65
  15    1     0.18   0.76   0.23    0.68    3957 K     11 M    0.66    0.41    0.00    0.01      280      168       17     58
  16    0     0.19   0.26   0.71    1.15     149 M    164 M    0.09    0.24    0.08    0.09     4480       87    18620     65
  17    1     0.16   0.37   0.44    0.94      33 M     44 M    0.24    0.47    0.02    0.03     3864     5103      118     58
  18    0     0.16   0.37   0.44    0.93      16 M     35 M    0.52    0.59    0.01    0.02     6272     3122       78     64
  19    1     0.14   0.91   0.16    0.67    3611 K   5774 K    0.37    0.51    0.00    0.00       56      337        7     60
  20    0     0.13   0.31   0.41    0.88      17 M     33 M    0.49    0.59    0.01    0.03     4480     3325       23     65
  21    1     0.15   0.17   0.86    1.20     117 M    149 M    0.21    0.31    0.08    0.10     9184    16436        5     59
  22    0     0.06   0.16   0.37    0.86     117 M    130 M    0.09    0.15    0.20    0.22     4200     9630       72     65
  23    1     0.13   0.46   0.28    0.72      15 M     22 M    0.33    0.69    0.01    0.02      168      198      296     59
  24    0     0.08   0.50   0.16    0.66    6014 K   6273 K    0.04    0.08    0.01    0.01      112       73       36     66
  25    1     0.16   0.36   0.45    0.95      25 M     39 M    0.36    0.53    0.02    0.02     4984     5758      272     60
  26    0     0.15   0.63   0.24    0.70    9331 K     10 M    0.14    0.35    0.01    0.01      168       45      384     66
  27    1     0.04   0.17   0.21    0.63      73 M     79 M    0.09    0.18    0.21    0.23     1960     3218        0     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.36   0.29    0.89     505 M    616 M    0.18    0.32    0.04    0.04    34608    32059    20099     58
 SKT    1     0.12   0.39   0.31    0.88     359 M    491 M    0.27    0.46    0.02    0.03    31528    43444      916     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.38   0.30    0.88     865 M   1107 M    0.22    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.61 %

 C1 core residency: 48.60 %; C3 core residency: 5.41 %; C6 core residency: 12.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.42 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       36 G     36 G   |   38%    38%   
 SKT    1       37 G     37 G   |   38%    38%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    54.57    38.64     277.84      39.78         130.96
 SKT   1    47.03    58.77     298.42      45.13         129.51
---------------------------------------------------------------------------------------------------------------
       *    101.60    97.41     576.26      84.91         130.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.36   0.31    0.77      24 M     36 M    0.33    0.52    0.02    0.03     5936     1382      464     66
   1    1     0.00   0.58   0.00    0.60     307 K    407 K    0.24    0.14    0.01    0.02      168       30        6     61
   2    0     0.01   0.97   0.01    0.89     352 K    527 K    0.33    0.42    0.00    0.01       56       23        8     65
   3    1     0.06   0.25   0.23    0.65      20 M     28 M    0.28    0.57    0.04    0.05     4536     3060       26     60
   4    0     0.19   0.42   0.46    0.95      20 M     34 M    0.40    0.56    0.01    0.02     3360     1229       41     65
   5    1     0.23   0.70   0.33    0.78    5700 K     12 M    0.56    0.60    0.00    0.01      168      127      108     60
   6    0     0.04   0.50   0.09    0.74    1054 K   1782 K    0.41    0.11    0.00    0.00        0       25       14     65
   7    1     0.24   0.41   0.58    1.13      32 M     47 M    0.32    0.46    0.01    0.02     5488     3212      309     59
   8    0     0.08   0.71   0.11    0.65    5649 K   5894 K    0.04    0.13    0.01    0.01       56       84      108     65
   9    1     0.02   1.39   0.02    0.75     569 K    791 K    0.28    0.35    0.00    0.00       56       67        9     60
  10    0     0.11   0.25   0.45    0.93     112 M    127 M    0.12    0.21    0.10    0.11     3976    10651      259     63
  11    1     0.17   0.79   0.21    0.64    8301 K     11 M    0.29    0.40    0.00    0.01      224      315       31     58
  12    0     0.01   0.71   0.01    0.61     576 K    676 K    0.15    0.25    0.01    0.01       56       25       18     65
  13    1     0.09   0.19   0.48    0.97      67 M     90 M    0.25    0.44    0.07    0.10     2576     3518        6     58
  14    0     0.10   0.94   0.10    0.61    3260 K   5295 K    0.38    0.21    0.00    0.01      112      130      158     65
  15    1     0.03   0.58   0.05    0.63    1653 K   2281 K    0.28    0.14    0.01    0.01      112       28       17     59
  16    0     0.05   0.16   0.29    0.75     112 M    122 M    0.09    0.15    0.24    0.26     3472     8348       10     65
  17    1     0.06   0.30   0.22    0.65      23 M     30 M    0.22    0.55    0.04    0.05     4536     2990        8     59
  18    0     0.16   0.37   0.42    0.91      16 M     32 M    0.49    0.60    0.01    0.02     4704     1152      383     64
  19    1     0.09   0.78   0.12    0.66    4408 K   5331 K    0.17    0.29    0.00    0.01      112      254        4     60
  20    0     0.20   0.39   0.50    0.99      15 M     36 M    0.59    0.59    0.01    0.02     5936     1583       54     65
  21    1     0.14   0.17   0.85    1.20      97 M    127 M    0.23    0.32    0.07    0.09     8288     3832     7453     59
  22    0     0.14   0.32   0.45    0.94     106 M    121 M    0.12    0.20    0.07    0.08     5376       44     9452     65
  23    1     0.22   0.48   0.46    0.94      15 M     38 M    0.60    0.63    0.01    0.02       56      664        1     60
  24    0     0.16   0.97   0.17    0.61      10 M     13 M    0.20    0.30    0.01    0.01      280      195      302     65
  25    1     0.06   0.21   0.27    0.71      15 M     24 M    0.37    0.66    0.03    0.04     4592     3472        2     60
  26    0     0.11   0.72   0.16    0.61    7515 K   8457 K    0.11    0.35    0.01    0.01      112       99      400     65
  27    1     0.16   0.41   0.38    0.86      23 M     34 M    0.33    0.66    0.01    0.02      448       54      753     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.42   0.25    0.83     437 M    547 M    0.20    0.34    0.03    0.04    33432    24970    11671     58
 SKT    1     0.11   0.38   0.30    0.88     317 M    455 M    0.30    0.50    0.02    0.03    31360    21623     8733     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.39   0.28    0.86     755 M   1003 M    0.25    0.42    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.15 %

 C1 core residency: 51.27 %; C3 core residency: 0.80 %; C6 core residency: 15.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   40%    40%   
 SKT    1       38 G     38 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  154 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    57.36    43.29     276.23      40.86         126.45
 SKT   1    33.69    49.99     291.84      42.44         136.89
---------------------------------------------------------------------------------------------------------------
       *    91.04    93.28     568.07      83.30         130.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.04   0.20   0.21    0.63      23 M     30 M    0.24    0.51    0.05    0.07     4368     2455       32     66
   1    1     0.07   0.79   0.08    0.60    2423 K   5656 K    0.57    0.25    0.00    0.01       56      165        5     61
   2    0     0.08   0.70   0.12    0.60    5597 K   6188 K    0.10    0.33    0.01    0.01      112      228       26     65
   3    1     0.10   0.32   0.29    0.75      36 M     46 M    0.22    0.40    0.04    0.05     4816    11000        3     60
   4    0     0.10   0.33   0.31    0.77      21 M     31 M    0.32    0.52    0.02    0.03     4480     2329       68     65
   5    1     0.21   0.66   0.32    0.77    8669 K     11 M    0.22    0.55    0.00    0.01      112      209      282     61
   6    0     0.01   0.39   0.04    0.66     534 K   1311 K    0.59    0.09    0.00    0.01      504       16       14     65
   7    1     0.11   0.33   0.32    0.79      32 M     42 M    0.24    0.43    0.03    0.04     3416    10578        8     60
   8    0     0.08   0.90   0.08    0.61    3154 K   4319 K    0.27    0.25    0.00    0.01      336       43       56     64
   9    1     0.01   1.28   0.01    0.60     339 K    448 K    0.24    0.19    0.00    0.00       56       43        8     60
  10    0     0.12   0.16   0.72    1.21     139 M    161 M    0.13    0.14    0.12    0.14     5712    12451      226     62
  11    1     0.07   0.82   0.08    0.60    2430 K   4459 K    0.45    0.33    0.00    0.01      168      273        3     59
  12    0     0.00   0.48   0.00    0.60     273 K    359 K    0.24    0.17    0.01    0.02        0        8       11     64
  13    1     0.09   0.13   0.70    1.20     112 M    130 M    0.14    0.14    0.12    0.14     3248       36     9653     58
  14    0     0.05   0.71   0.07    0.60    4213 K   5373 K    0.22    0.09    0.01    0.01       56      165        6     65
  15    1     0.10   0.82   0.12    0.65    6340 K   8897 K    0.29    0.19    0.01    0.01      168      487       33     59
  16    0     0.04   0.08   0.53    1.06     125 M    139 M    0.10    0.12    0.28    0.31     3304       37     8662     63
  17    1     0.06   0.23   0.24    0.68      35 M     42 M    0.18    0.41    0.06    0.08     4256    10997       26     60
  18    0     0.15   0.33   0.47    0.95      20 M     36 M    0.43    0.56    0.01    0.02     5040     2784      439     64
  19    1     0.08   0.80   0.10    0.67    3063 K   3630 K    0.16    0.28    0.00    0.00       56      323       11     61
  20    0     0.14   0.33   0.44    0.92      16 M     33 M    0.50    0.58    0.01    0.02     5768     2964       47     64
  21    1     0.18   0.19   0.93    1.20      90 M    120 M    0.25    0.37    0.05    0.07     7728    11602     5350     59
  22    0     0.04   0.12   0.35    0.82     108 M    119 M    0.09    0.13    0.26    0.28     4984    10822       50     65
  23    1     0.06   0.26   0.24    0.68      58 M     67 M    0.12    0.26    0.10    0.11      616     6543        9     61
  24    0     0.01   0.51   0.02    0.61     636 K   1118 K    0.43    0.08    0.01    0.01        0       22       12     65
  25    1     0.06   0.20   0.29    0.74      27 M     37 M    0.28    0.51    0.05    0.06     6832    12587        4     61
  26    0     0.14   0.84   0.17    0.63    5480 K   8242 K    0.34    0.31    0.00    0.01      112       57      120     65
  27    1     0.04   0.21   0.21    0.65      52 M     60 M    0.13    0.29    0.12    0.14      952     3857       15     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.29   0.25    0.87     476 M    579 M    0.18    0.28    0.05    0.06    34776    34381     9769     57
 SKT    1     0.09   0.31   0.28    0.85     468 M    581 M    0.19    0.33    0.04    0.05    32480    68700    15410     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.30   0.27    0.86     944 M   1161 M    0.19    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.97 %

 C1 core residency: 44.32 %; C3 core residency: 7.65 %; C6 core residency: 17.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   39%    39%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  165 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    66.61    52.92     278.41      43.15         152.90
 SKT   1    47.01    43.87     288.45      42.55         156.59
---------------------------------------------------------------------------------------------------------------
       *    113.62    96.79     566.86      85.70         154.69
