#
# Copyright (C) 2022-2024 Daniel Estevez <daniel@destevez.net>
#
# This file is part of maia-sdr
#
# SPDX-License-Identifier: MIT
#

from amaranth import *
import numpy as np

import unittest

from maia_hdl.spectrum_integrator import SpectrumIntegrator
from .amaranth_sim import AmaranthSim
from .common_edge import CommonEdgeTb


class TestSpectrumIntegrator(AmaranthSim):
    def setUp(self):
        self.width = 22
        self.fp_width = 18
        self.nint_width = 10
        self.read_delay = 2  # we are using a BRAM output register
        self.domain_3x = 'clk3x'

    def test_model(self):
        self.fft_order_log2 = 8
        self.nfft = 2**self.fft_order_log2
        for peak_detect in [False, True]:
            for integrations in [5, 2]:
                with self.subTest(integrations=integrations,
                                  peak_detect=peak_detect):
                    self.common_model(integrations, peak_detect)

    def common_model(self, integrations, peak_detect):
        self.dut0 = SpectrumIntegrator(
            self.domain_3x, self.width, self.fp_width, self.nint_width,
            self.fft_order_log2)
        self.dut = CommonEdgeTb(
            self.dut0, [(self.domain_3x, 3, 'common_edge')])

        re_in, im_in = (
            np.random.randint(-2**(self.width-1), 2**(self.width-1),
                              size=(3*integrations + 1)*self.nfft)
            for _ in range(2))

        def set_inputs():
            yield self.dut0.nint.eq(integrations)
            yield self.dut0.peak_detect.eq(peak_detect)
            for j, x in enumerate(zip(re_in, im_in)):
                re = x[0]
                im = x[1]
                yield self.dut0.re_in.eq(int(re))
                yield self.dut0.im_in.eq(int(im))
                yield self.dut0.input_last.eq(
                    j % self.nfft == self.nfft - 1)
                yield self.dut0.clken.eq(1)
                yield
                yield self.dut0.clken.eq(0)
                yield

        def check_ram_contents():
            def wait_ready():
                while True:
                    yield
                    if (yield self.dut0.done):
                        return

            def check_ram(expected, expected_exponent):
                read = []
                yield self.dut0.rden.eq(1)
                for j in range(self.nfft + self.read_delay):
                    if j < self.nfft:
                        yield self.dut0.rdaddr.eq(j)
                    yield
                    if j >= self.read_delay:
                        k = j - self.read_delay
                        value = yield self.dut0.rdata_value
                        exponent = yield self.dut0.rdata_exponent
                        assert value == expected[k], \
                            (f'value = {value}, '
                             f'expected = {expected[k]} @ k = {k}')
                        assert exponent == expected_exponent[k], \
                            (f'exponent = {exponent}, '
                             f'expected = {expected_exponent[k]} @ k = {k}')

            # The first run doesn't produce good results, so we don't check
            # anything.
            yield from wait_ready()
            for n in range(2):
                yield from wait_ready()
                sel = slice(
                    (n * integrations + 1) * self.nfft,
                    ((n + 1) * integrations + 1) * self.nfft)
                expected = self.dut0.model(
                    integrations, re_in[sel], im_in[sel], peak_detect)
                yield from check_ram(*expected)

        self.simulate([set_inputs, check_ram_contents],
                      named_clocks={self.domain_3x: 4e-9})

    def test_constant_input(self):
        for peak_detect in [False, True]:
            with self.subTest(peak_detect):
                self.common_constant_input(peak_detect)

    def common_constant_input(self, peak_detect):
        self.fft_order_log2 = 6
        self.nfft = 2**self.fft_order_log2

        self.dut0 = SpectrumIntegrator(
            self.domain_3x, self.width, self.fp_width, self.nint_width,
            self.fft_order_log2)
        self.dut = CommonEdgeTb(
            self.dut0, [(self.domain_3x, 3, 'common_edge')])
        integrations = 5

        def set_inputs():
            yield self.dut0.nint.eq(integrations)
            yield self.dut0.peak_detect.eq(peak_detect)
            for n in range(10 * integrations):
                integration_num = (n - 1) // integrations
                amplitude = 2**(integration_num % 2)
                for j in range(self.nfft):
                    yield self.dut0.re_in.eq(0 if j % 2 else amplitude)
                    yield self.dut0.im_in.eq(amplitude if j % 2 else 0)
                    yield self.dut0.input_last.eq(
                        j % self.nfft == self.nfft - 1)
                    yield self.dut0.clken.eq(1)
                    yield
                    yield self.dut0.clken.eq(0)
                    yield
                    yield

        def check_ram_contents():
            def wait_ready():
                while True:
                    yield
                    if (yield self.dut0.done):
                        return

            def check(num_check):
                amplitude = 4**(num_check % 2)
                expected_out = (amplitude if peak_detect
                                else integrations * amplitude)
                yield self.dut0.rden.eq(1)
                for j in range(self.nfft + self.read_delay):
                    if j < self.nfft:
                        yield self.dut0.rdaddr.eq(j)
                    yield
                    if j >= self.read_delay:
                        value = yield self.dut0.rdata_value
                        exponent = yield self.dut0.rdata_exponent
                        assert value == expected_out
                        assert exponent == 0

            # The first run doesn't produce good results, so we don't check
            # anything.
            yield from wait_ready()
            for n in range(6):
                yield from wait_ready()
                yield from check(n)

        self.simulate([set_inputs, check_ram_contents],
                      named_clocks={self.domain_3x: 4e-9}),


if __name__ == '__main__':
    unittest.main()
