\hypertarget{union__hw__adc__cfg2}{}\section{\+\_\+hw\+\_\+adc\+\_\+cfg2 Union Reference}
\label{union__hw__adc__cfg2}\index{\+\_\+hw\+\_\+adc\+\_\+cfg2@{\+\_\+hw\+\_\+adc\+\_\+cfg2}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+F\+G2 -\/ A\+DC Configuration Register 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields}{\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__cfg2_adf703bf58759747e14505242a5390214}{}\label{union__hw__adc__cfg2_adf703bf58759747e14505242a5390214}

\item 
struct \hyperlink{struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields}{\+\_\+hw\+\_\+adc\+\_\+cfg2\+::\+\_\+hw\+\_\+adc\+\_\+cfg2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__cfg2_acc3a65c15bdc87e49978a9f0dcac5a61}{}\label{union__hw__adc__cfg2_acc3a65c15bdc87e49978a9f0dcac5a61}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+F\+G2 -\/ A\+DC Configuration Register 2 (RW) 

Reset value\+: 0x00000000U

Configuration Register 2 (C\+F\+G2) selects the special high-\/speed configuration for very high speed conversions and selects the long sample time duration during long sample mode. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
