Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 18 16:21:48 2019
| Host         : clab-ThinkCentre-M910s running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file bcdmain_control_sets_placed.rpt
| Design       : bcdmain
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------+------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG     |                |                  |                1 |              2 |
|  new_clk_OBUF_BUFG | state[0]       | reset_IBUF       |                2 |             10 |
|  new_clk_OBUF_BUFG | bin[7]_i_1_n_0 | reset_IBUF       |                4 |             16 |
|  new_clk_OBUF_BUFG | state0         | reset_IBUF       |                5 |             17 |
|  clk_IBUF_BUFG     |                | div[32]_i_1_n_0  |                8 |             32 |
+--------------------+----------------+------------------+------------------+----------------+


