{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 6194,
      "stationName": "SIEMENS EDA India Private Limited",
      "stationCity": null,
      "businessDomain": "Electronics",
      "problemBankId": 1819,
      "projectId": 2926,
      "semesterId": 2,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Software, Digital, PowerPro, Analog",
      "description": "<p class=\"ql-align-justify\"><span style=\"background-color: transparent; color: rgb(0, 0, 0);\">C/C++, Data structures</span></p><p class=\"ql-align-justify\"><span style=\"background-color: transparent; color: rgb(0, 0, 0);\">Analytical, hardware, digital and software skills</span></p><p class=\"ql-align-justify\"><span style=\"background-color: transparent; color: rgb(0, 0, 0);\">Verilog/VHDL/SV/SC/C/C++</span></p><p class=\"ql-align-justify\"><span style=\"background-color: transparent; color: rgb(0, 0, 0);\">Analog, RF, mixed-signal and custom digital circuits.&nbsp;</span></p><p><br></p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 50000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 50000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "rk.tiwari@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}