$comment
	File created using the following command:
		vcd file sumador_completo.msim.vcd -direction
$end
$date
	Sat Oct 25 22:18:36 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sumador_completo_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S~output_o $end
$var wire 1 . Cout~output_o $end
$var wire 1 / A~input_o $end
$var wire 1 0 B~input_o $end
$var wire 1 1 Cin~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#10000
1!
1#
1/
11
0&
13
1.
1$
#170000
1"
10
1&
12
1-
1%
#280000
0!
0#
0/
01
0&
03
0.
0$
#390000
0"
00
1&
02
0-
0%
#430000
1#
11
0&
12
1-
1%
#450000
1"
10
1&
13
02
1.
0-
1$
0%
#490000
0#
01
0&
03
12
0.
1-
0$
1%
#500000
1!
1/
1&
13
02
1.
0-
1$
0%
#520000
0"
00
0&
03
12
0.
1-
0$
1%
#570000
0!
0/
1&
02
0-
0%
#610000
1#
11
0&
12
1-
1%
#690000
0#
01
1&
02
0-
0%
#710000
1"
10
0&
12
1-
1%
#780000
1#
11
1&
13
02
1.
0-
1$
0%
#890000
1!
0"
1/
00
0&
#950000
0!
0/
1&
03
12
0.
1-
0$
1%
#1000000
