#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 29 11:37:06 2022
# Process ID: 8397
# Current directory: /home/jkmxm/Desktop/fpga_systolic_array_convolution
# Command line: vivado
# Log file: /home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado.log
# Journal file: /home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado.jou
# Running On: jkmxm-pc, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 8, Host memory: 16487 MB
#-----------------------------------------------------------
start_gui
open_project /home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/jkmxm/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jkmxm/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 7474.293 ; gain = 302.582 ; free physical = 7517 ; free virtual = 13093
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/jkmxm/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9398] empty port in module declaration [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8046.301 ; gain = 358.797 ; free physical = 6909 ; free virtual = 12511
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'tpu' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:2]
WARNING: [Synth 8-567] referenced signal 'next_state' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:96]
WARNING: [Synth 8-567] referenced signal 'a00' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b22' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a01' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b21' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a02' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b20' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a10' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b12' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a11' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b11' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a12' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b10' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a20' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b02' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a21' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b01' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a22' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'b00' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a03' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a13' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a23' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a30' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a31' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a32' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-567] referenced signal 'a33' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:95]
WARNING: [Synth 8-308] ignoring empty port [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tpu' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:2]
WARNING: [Synth 8-7023] instance 'controller' of module 'tpu' has 58 connections declared, but only 57 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:47]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'uint8' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/uint8.v:1]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/flipflop.v:1]
WARNING: [Synth 8-567] referenced signal 'in' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/flipflop.v:5]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/flipflop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uint8' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/uint8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/ram.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:71]
INFO: [Synth 8-6157] synthesizing module 'lcd' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/lcd.v:1]
WARNING: [Synth 8-567] referenced signal 'display_out' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/lcd.v:31]
WARNING: [Synth 8-567] referenced signal 'done' should be on the sensitivity list [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/lcd.v:31]
INFO: [Synth 8-6155] done synthesizing module 'lcd' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/lcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'pe' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/pe.v:1]
INFO: [Synth 8-6157] synthesizing module 'multu8' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/multu8.v:1]
INFO: [Synth 8-6157] synthesizing module 'vedic_multu8' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu8.v:1]
INFO: [Synth 8-6157] synthesizing module 'vedic_multu4' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu4.v:1]
INFO: [Synth 8-6157] synthesizing module 'addu6' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu6.v:1]
INFO: [Synth 8-6157] synthesizing module 'fadder' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/fadder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fadder' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/fadder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addu6' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu6.v:1]
INFO: [Synth 8-6157] synthesizing module 'addu4' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addu4' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu4.v:1]
INFO: [Synth 8-6157] synthesizing module 'vedic_multu2' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu2.v:1]
INFO: [Synth 8-6157] synthesizing module 'hadder' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/hadder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hadder' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/hadder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vedic_multu2' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vedic_multu4' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu4.v:1]
INFO: [Synth 8-6157] synthesizing module 'addu10' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addu10' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu10.v:1]
INFO: [Synth 8-6157] synthesizing module 'addu8' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addu8' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vedic_multu8' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multu8' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/multu8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pe' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/pe.v:1]
WARNING: [Synth 8-7071] port 'wout' of module 'pe' is unconnected for instance 'computation_single_pe' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:84]
WARNING: [Synth 8-7023] instance 'computation_single_pe' of module 'pe' has 8 connections declared, but only 7 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:84]
INFO: [Synth 8-6157] synthesizing module 'sa2x2' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/sa2x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sa2x2' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/sa2x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'sa3x3' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/sa3x3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sa3x3' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/sa3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'compio' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:1]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_pe00' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:63]
WARNING: [Synth 8-7023] instance 'addr_pe00' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:63]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_pe01' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:64]
WARNING: [Synth 8-7023] instance 'addr_pe01' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:64]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_pe10' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:65]
WARNING: [Synth 8-7023] instance 'addr_pe10' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:65]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_pe11' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:66]
WARNING: [Synth 8-7023] instance 'addr_pe11' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:66]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa2x2_00' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:68]
WARNING: [Synth 8-7023] instance 'addr_sa2x2_00' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:68]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa2x2_01' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:69]
WARNING: [Synth 8-7023] instance 'addr_sa2x2_01' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:69]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa2x2_10' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:70]
WARNING: [Synth 8-7023] instance 'addr_sa2x2_10' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:70]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa2x2_11' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:71]
WARNING: [Synth 8-7023] instance 'addr_sa2x2_11' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:71]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa3x3_00' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:73]
WARNING: [Synth 8-7023] instance 'addr_sa3x3_00' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:73]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa3x3_01' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:74]
WARNING: [Synth 8-7023] instance 'addr_sa3x3_01' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:74]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa3x3_10' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:75]
WARNING: [Synth 8-7023] instance 'addr_sa3x3_10' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:75]
WARNING: [Synth 8-7071] port 'clear' of module 'uint8' is unconnected for instance 'addr_sa3x3_11' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:76]
WARNING: [Synth 8-7023] instance 'addr_sa3x3_11' of module 'uint8' has 5 connections declared, but only 4 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:76]
INFO: [Synth 8-6155] done synthesizing module 'compio' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v:1]
WARNING: [Synth 8-7071] port 'cnt_clk_pe_start0' of module 'compio' is unconnected for instance 'computation_buffer' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:98]
WARNING: [Synth 8-7071] port 'cnt_clk_pe_end0' of module 'compio' is unconnected for instance 'computation_buffer' [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:98]
WARNING: [Synth 8-7023] instance 'computation_buffer' of module 'compio' has 37 connections declared, but only 35 given [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:98]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v:1]
WARNING: [Synth 8-7129] Port clk in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port done in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_00[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_01[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_10[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port pe_out_11[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_00[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_01[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_10[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa2x2_out_11[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_00[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_01[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_10[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[7] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[6] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[5] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[4] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[3] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[2] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[1] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa3x3_out_11[0] in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port cnt_clk_pe_start[31] in module lcd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8142.270 ; gain = 454.766 ; free physical = 6972 ; free virtual = 12577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8145.238 ; gain = 457.734 ; free physical = 6971 ; free virtual = 12576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8145.238 ; gain = 457.734 ; free physical = 6971 ; free virtual = 12576
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8145.238 ; gain = 0.000 ; free physical = 6963 ; free virtual = 12568
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/constrs_1/imports/Xilinx/board_master.xdc]
Finished Parsing XDC File [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/constrs_1/imports/Xilinx/board_master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8304.020 ; gain = 0.000 ; free physical = 6866 ; free virtual = 12484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8468.875 ; gain = 781.371 ; free physical = 6704 ; free virtual = 12327
46 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8468.875 ; gain = 952.230 ; free physical = 6704 ; free virtual = 12327
