<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 20:28:27 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>24490</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14910</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>19</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50 </td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT0 </td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT1 </td>
</tr>
<tr>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT3 </td>
</tr>
<tr>
<td>PLL/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>5.000</td>
<td>0.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT4 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td>342.063(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>50.016(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>33.333(MHz)</td>
<td>146.581(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>141.712(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of PLL/CLKOUT4.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.951</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_64/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.213</td>
<td>21.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-11.951</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_52/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.213</td>
<td>21.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.951</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_46/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.213</td>
<td>21.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.538</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_49/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.223</td>
<td>21.216</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.538</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_43/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.223</td>
<td>21.216</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-10.123</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_58/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.223</td>
<td>19.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-10.123</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_55/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.223</td>
<td>19.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.146</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_85/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.293</td>
<td>18.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.146</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_82/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.293</td>
<td>18.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.146</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_79/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.293</td>
<td>18.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.146</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_76/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.293</td>
<td>18.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.139</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_88/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.293</td>
<td>18.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.848</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_70/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.213</td>
<td>18.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.667</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_73/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.216</td>
<td>18.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.664</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_67/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.216</td>
<td>18.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.664</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_61/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.216</td>
<td>18.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.251</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>main_wr_data_en_d_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.268</td>
<td>16.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.170</td>
<td>builder_rr_write_grant_s0/Q</td>
<td>DFFSE_18/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.219</td>
<td>16.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.164</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>main_full_rate_phy_rddata_en_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.244</td>
<td>16.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.144</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE_17/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.235</td>
<td>16.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.954</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
<td>DFFSE/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.244</td>
<td>16.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.892</td>
<td>builder_rr_write_grant_s0/Q</td>
<td>DFFSE_16/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.226</td>
<td>16.568</td>
</tr>
<tr>
<td>23</td>
<td>0.006</td>
<td>builder_axi2axilite_state_1_s1/Q</td>
<td>data_mem_grain6_data_mem_grain6_0_0_s/WRE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.097</td>
<td>19.863</td>
</tr>
<tr>
<td>24</td>
<td>0.047</td>
<td>builder_axi2axilite_state_1_s1/Q</td>
<td>data_mem_grain7_data_mem_grain7_0_0_s/WRE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.087</td>
<td>19.831</td>
</tr>
<tr>
<td>25</td>
<td>0.078</td>
<td>builder_axi2axilite_state_1_s1/Q</td>
<td>main_socbushandler_wishbone2axi1_data_done_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.039</td>
<td>19.573</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_1_s/DO[0]</td>
<td>storage_9_dat1_6_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_1_s/DO[1]</td>
<td>storage_9_dat1_7_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_1_s/DO[2]</td>
<td>storage_9_dat1_10_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_1_s/DO[3]</td>
<td>storage_9_dat1_11_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_2_s/DO[0]</td>
<td>storage_9_dat1_12_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_2_s/DO[1]</td>
<td>storage_9_dat1_13_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_2_s/DO[2]</td>
<td>storage_9_dat1_14_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_2_s/DO[3]</td>
<td>storage_9_dat1_15_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_3_s/DO[0]</td>
<td>storage_9_dat1_18_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_3_s/DO[1]</td>
<td>storage_9_dat1_19_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_3_s/DO[2]</td>
<td>storage_9_dat1_20_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_3_s/DO[3]</td>
<td>storage_9_dat1_21_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_4_s/DO[0]</td>
<td>storage_9_dat1_22_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_4_s/DO[1]</td>
<td>storage_9_dat1_23_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.016</td>
<td>storage_9_storage_9_0_4_s/DO[2]</td>
<td>storage_9_dat1_33_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.006</td>
<td>storage_9_storage_9_0_0_s/DO[0]</td>
<td>storage_9_dat1_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.006</td>
<td>storage_9_storage_9_0_0_s/DO[1]</td>
<td>storage_9_dat1_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.006</td>
<td>storage_9_storage_9_0_0_s/DO[2]</td>
<td>storage_9_dat1_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.006</td>
<td>storage_9_storage_9_0_0_s/DO[3]</td>
<td>storage_9_dat1_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.450</td>
</tr>
<tr>
<td>20</td>
<td>0.019</td>
<td>storage_2_storage_2_0_0_s/DO[0]</td>
<td>storage_2_dat1_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>21</td>
<td>0.019</td>
<td>storage_2_storage_2_0_0_s/DO[1]</td>
<td>storage_2_dat1_1_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>22</td>
<td>0.019</td>
<td>storage_2_storage_2_0_0_s/DO[2]</td>
<td>storage_2_dat1_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>23</td>
<td>0.019</td>
<td>storage_2_storage_2_0_0_s/DO[3]</td>
<td>storage_2_dat1_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>24</td>
<td>0.019</td>
<td>storage_2_storage_2_0_1_s/DO[0]</td>
<td>storage_2_dat1_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>25</td>
<td>0.019</td>
<td>storage_2_storage_2_0_1_s/DO[1]</td>
<td>storage_2_dat1_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_43</td>
</tr>
<tr>
<td>2</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_46</td>
</tr>
<tr>
<td>3</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_49</td>
</tr>
<tr>
<td>4</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_50</td>
</tr>
<tr>
<td>5</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_52</td>
</tr>
<tr>
<td>6</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_53</td>
</tr>
<tr>
<td>7</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_55</td>
</tr>
<tr>
<td>8</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_59</td>
</tr>
<tr>
<td>9</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_70</td>
</tr>
<tr>
<td>10</td>
<td>3.575</td>
<td>3.825</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>DFFSE_71</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_64</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>29.113</td>
<td>4.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C145[1][A]</td>
<td style=" font-weight:bold;">DFFSE_64/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C145[1][A]</td>
<td>DFFSE_64/CLK</td>
</tr>
<tr>
<td>17.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_64</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C145[1][A]</td>
<td>DFFSE_64</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 18.999%; route: 17.145, 79.233%; tC2Q: 0.382, 1.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.705, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_52</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>29.113</td>
<td>4.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C145[0][B]</td>
<td style=" font-weight:bold;">DFFSE_52/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C145[0][B]</td>
<td>DFFSE_52/CLK</td>
</tr>
<tr>
<td>17.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_52</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C145[0][B]</td>
<td>DFFSE_52</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 18.999%; route: 17.145, 79.233%; tC2Q: 0.382, 1.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.705, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_46</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>29.113</td>
<td>4.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C145[0][A]</td>
<td style=" font-weight:bold;">DFFSE_46/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C145[0][A]</td>
<td>DFFSE_46/CLK</td>
</tr>
<tr>
<td>17.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_46</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C145[0][A]</td>
<td>DFFSE_46</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 18.999%; route: 17.145, 79.233%; tC2Q: 0.382, 1.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.705, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_49</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>28.691</td>
<td>4.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C145[0][B]</td>
<td style=" font-weight:bold;">DFFSE_49/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C145[0][B]</td>
<td>DFFSE_49/CLK</td>
</tr>
<tr>
<td>17.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_49</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C145[0][B]</td>
<td>DFFSE_49</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.223</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 19.378%; route: 16.723, 78.819%; tC2Q: 0.382, 1.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.695, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_43</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>28.691</td>
<td>4.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C145[0][A]</td>
<td style=" font-weight:bold;">DFFSE_43/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C145[0][A]</td>
<td>DFFSE_43/CLK</td>
</tr>
<tr>
<td>17.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_43</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C145[0][A]</td>
<td>DFFSE_43</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.223</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 19.378%; route: 16.723, 78.819%; tC2Q: 0.382, 1.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.695, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_58</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>27.276</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C145[0][B]</td>
<td style=" font-weight:bold;">DFFSE_58/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C145[0][B]</td>
<td>DFFSE_58/CLK</td>
</tr>
<tr>
<td>17.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_58</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C145[0][B]</td>
<td>DFFSE_58</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.223</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 20.763%; route: 15.308, 77.306%; tC2Q: 0.382, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.695, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_55</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>27.276</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C145[0][A]</td>
<td style=" font-weight:bold;">DFFSE_55/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C145[0][A]</td>
<td>DFFSE_55/CLK</td>
</tr>
<tr>
<td>17.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_55</td>
</tr>
<tr>
<td>17.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C145[0][A]</td>
<td>DFFSE_55</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.223</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 20.763%; route: 15.308, 77.306%; tC2Q: 0.382, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.695, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_85</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>26.229</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[1][B]</td>
<td style=" font-weight:bold;">DFFSE_85/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.182</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[1][B]</td>
<td>DFFSE_85/CLK</td>
</tr>
<tr>
<td>17.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_85</td>
</tr>
<tr>
<td>17.083</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C146[1][B]</td>
<td>DFFSE_85</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 21.921%; route: 14.261, 76.040%; tC2Q: 0.382, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.626, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_82</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>26.229</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[1][A]</td>
<td style=" font-weight:bold;">DFFSE_82/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.182</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[1][A]</td>
<td>DFFSE_82/CLK</td>
</tr>
<tr>
<td>17.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_82</td>
</tr>
<tr>
<td>17.083</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C146[1][A]</td>
<td>DFFSE_82</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 21.921%; route: 14.261, 76.040%; tC2Q: 0.382, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.626, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_79</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>26.229</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[0][B]</td>
<td style=" font-weight:bold;">DFFSE_79/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.182</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[0][B]</td>
<td>DFFSE_79/CLK</td>
</tr>
<tr>
<td>17.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_79</td>
</tr>
<tr>
<td>17.083</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C146[0][B]</td>
<td>DFFSE_79</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 21.921%; route: 14.261, 76.040%; tC2Q: 0.382, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.626, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_76</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>26.229</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[0][A]</td>
<td style=" font-weight:bold;">DFFSE_76/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.182</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[0][A]</td>
<td>DFFSE_76/CLK</td>
</tr>
<tr>
<td>17.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_76</td>
</tr>
<tr>
<td>17.083</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C146[0][A]</td>
<td>DFFSE_76</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 21.921%; route: 14.261, 76.040%; tC2Q: 0.382, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.626, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_88</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>26.222</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[2][A]</td>
<td style=" font-weight:bold;">DFFSE_88/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.182</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C146[2][A]</td>
<td>DFFSE_88/CLK</td>
</tr>
<tr>
<td>17.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_88</td>
</tr>
<tr>
<td>17.083</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C146[2][A]</td>
<td>DFFSE_88</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 21.930%; route: 14.254, 76.030%; tC2Q: 0.382, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.626, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_70</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>26.011</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C145[0][A]</td>
<td style=" font-weight:bold;">DFFSE_70/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C145[0][A]</td>
<td>DFFSE_70/CLK</td>
</tr>
<tr>
<td>17.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_70</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C145[0][A]</td>
<td>DFFSE_70</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 22.180%; route: 14.043, 75.757%; tC2Q: 0.382, 2.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.705, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_73</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>25.827</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][A]</td>
<td style=" font-weight:bold;">DFFSE_73/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.259</td>
<td>2.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][A]</td>
<td>DFFSE_73/CLK</td>
</tr>
<tr>
<td>17.224</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_73</td>
</tr>
<tr>
<td>17.160</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C145[3][A]</td>
<td>DFFSE_73</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 22.402%; route: 13.859, 75.514%; tC2Q: 0.382, 2.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.703, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_67</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>25.824</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">DFFSE_67/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.259</td>
<td>2.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>DFFSE_67/CLK</td>
</tr>
<tr>
<td>17.224</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_67</td>
</tr>
<tr>
<td>17.160</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>DFFSE_67</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 22.405%; route: 13.856, 75.511%; tC2Q: 0.382, 2.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.703, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_61</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.928</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>n30705_s1/I2</td>
</tr>
<tr>
<td>24.217</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">n30705_s1/F</td>
</tr>
<tr>
<td>25.824</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td style=" font-weight:bold;">DFFSE_61/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.259</td>
<td>2.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>DFFSE_61/CLK</td>
</tr>
<tr>
<td>17.224</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_61</td>
</tr>
<tr>
<td>17.160</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>DFFSE_61</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 22.405%; route: 13.856, 75.511%; tC2Q: 0.382, 2.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.703, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_wr_data_en_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>11.096</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td>main_uart_tx_fifo_wrport_we_s9/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C99[3][A]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s9/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][B]</td>
<td>main_uart_tx_fifo_wrport_we_s6/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C100[2][B]</td>
<td style=" background: #97FFFF;">main_uart_tx_fifo_wrport_we_s6/F</td>
</tr>
<tr>
<td>15.109</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C101[0][B]</td>
<td>n23117_s8/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R49C101[0][B]</td>
<td style=" background: #97FFFF;">n23117_s8/F</td>
</tr>
<tr>
<td>17.906</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[3][B]</td>
<td>n23117_s10/I2</td>
</tr>
<tr>
<td>18.479</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>R43C100[3][B]</td>
<td style=" background: #97FFFF;">n23117_s10/F</td>
</tr>
<tr>
<td>23.018</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C138[3][B]</td>
<td>n7824_s3/I2</td>
</tr>
<tr>
<td>23.566</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C138[3][B]</td>
<td style=" background: #97FFFF;">n7824_s3/F</td>
</tr>
<tr>
<td>23.779</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[0][A]</td>
<td>n7824_s4/I3</td>
</tr>
<tr>
<td>24.358</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C138[0][A]</td>
<td style=" background: #97FFFF;">n7824_s4/F</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[0][A]</td>
<td style=" font-weight:bold;">main_wr_data_en_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.206</td>
<td>2.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[0][A]</td>
<td>main_wr_data_en_d_s0/CLK</td>
</tr>
<tr>
<td>17.171</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>main_wr_data_en_d_s0</td>
</tr>
<tr>
<td>17.107</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C138[0][A]</td>
<td>main_wr_data_en_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 26.068%; route: 12.100, 71.667%; tC2Q: 0.382, 2.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.650, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_rr_write_grant_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.459</td>
<td>2.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[3][A]</td>
<td>builder_rr_write_grant_s0/CLK</td>
</tr>
<tr>
<td>7.841</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R48C90[3][A]</td>
<td style=" font-weight:bold;">builder_rr_write_grant_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[3][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8/I1</td>
</tr>
<tr>
<td>12.352</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R45C88[3][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8/F</td>
</tr>
<tr>
<td>13.332</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[2][B]</td>
<td>builder_rr_write_grant_s4/I1</td>
</tr>
<tr>
<td>13.840</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R48C90[2][B]</td>
<td style=" background: #97FFFF;">builder_rr_write_grant_s4/F</td>
</tr>
<tr>
<td>15.032</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[2][B]</td>
<td>builder_basesoc_axilite2csr_next_state_0_s13/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C87[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_axilite2csr_next_state_0_s13/F</td>
</tr>
<tr>
<td>15.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[1][A]</td>
<td>builder_basesoc_axilite2csr_next_state_0_s10/I3</td>
</tr>
<tr>
<td>15.902</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R57C87[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_axilite2csr_next_state_0_s10/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C99[0][B]</td>
<td>builder_csr_bankarray_csrbank1_out0_re_s2/I3</td>
</tr>
<tr>
<td>18.187</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R48C99[0][B]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank1_out0_re_s2/F</td>
</tr>
<tr>
<td>19.655</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][B]</td>
<td>builder_csr_bankarray_csrbank3_dfii_control0_re_s3/I3</td>
</tr>
<tr>
<td>20.222</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R43C104[1][B]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank3_dfii_control0_re_s3/F</td>
</tr>
<tr>
<td>23.480</td>
<td>3.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[3][A]</td>
<td>main_full_rate_phy_dfi_p0_we_n_s2/I1</td>
</tr>
<tr>
<td>23.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C140[3][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_we_n_s2/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C140[1][B]</td>
<td>main_full_rate_phy_dfi_p0_we_n_s0/I1</td>
</tr>
<tr>
<td>24.311</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C140[1][B]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_we_n_s0/F</td>
</tr>
<tr>
<td>24.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][B]</td>
<td style=" font-weight:bold;">DFFSE_18/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.239</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][B]</td>
<td>DFFSE_18/CLK</td>
</tr>
<tr>
<td>17.204</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_18</td>
</tr>
<tr>
<td>17.141</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C140[1][B]</td>
<td>DFFSE_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.639, 21.592%; route: 12.831, 76.139%; tC2Q: 0.382, 2.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_full_rate_phy_rddata_en_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>10.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>10.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>10.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>10.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>10.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>10.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>10.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>11.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>11.396</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/SUM</td>
</tr>
<tr>
<td>12.982</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][B]</td>
<td>builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2/I2</td>
</tr>
<tr>
<td>13.271</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C96[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2/F</td>
</tr>
<tr>
<td>14.408</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][B]</td>
<td>n23283_s3/I0</td>
</tr>
<tr>
<td>14.976</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R58C98[0][B]</td>
<td style=" background: #97FFFF;">n23283_s3/F</td>
</tr>
<tr>
<td>17.972</td>
<td>2.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[3][A]</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>18.519</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C100[3][A]</td>
<td style=" background: #97FFFF;">n23283_s4/F</td>
</tr>
<tr>
<td>19.516</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][A]</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>20.094</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C102[0][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>21.488</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C118[3][B]</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>22.036</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C118[3][B]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>23.717</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][A]</td>
<td>main_full_rate_phy_dfi_p0_rddata_en_s0/I0</td>
</tr>
<tr>
<td>24.296</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_rddata_en_s0/F</td>
</tr>
<tr>
<td>24.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][A]</td>
<td style=" font-weight:bold;">main_full_rate_phy_rddata_en_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.230</td>
<td>2.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][A]</td>
<td>main_full_rate_phy_rddata_en_0_s0/CLK</td>
</tr>
<tr>
<td>17.195</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>main_full_rate_phy_rddata_en_0_s0</td>
</tr>
<tr>
<td>17.131</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C139[2][A]</td>
<td>main_full_rate_phy_rddata_en_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.450, 26.455%; route: 11.989, 71.271%; tC2Q: 0.382, 2.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.674, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>10.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>10.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>10.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>10.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>10.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>10.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>10.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>11.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>11.396</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/SUM</td>
</tr>
<tr>
<td>12.982</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][B]</td>
<td>builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2/I2</td>
</tr>
<tr>
<td>13.271</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C96[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2/F</td>
</tr>
<tr>
<td>14.408</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][B]</td>
<td>n23283_s3/I0</td>
</tr>
<tr>
<td>14.976</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R58C98[0][B]</td>
<td style=" background: #97FFFF;">n23283_s3/F</td>
</tr>
<tr>
<td>17.972</td>
<td>2.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[3][A]</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>18.519</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C100[3][A]</td>
<td style=" background: #97FFFF;">n23283_s4/F</td>
</tr>
<tr>
<td>19.516</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][A]</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>20.094</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C102[0][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>21.488</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C118[3][B]</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>22.036</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C118[3][B]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>23.717</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s0/I3</td>
</tr>
<tr>
<td>24.284</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cas_n_s0/F</td>
</tr>
<tr>
<td>24.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">DFFSE_17/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.239</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>DFFSE_17/CLK</td>
</tr>
<tr>
<td>17.204</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_17</td>
</tr>
<tr>
<td>17.141</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>DFFSE_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.235</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.439, 26.405%; route: 11.989, 71.319%; tC2Q: 0.382, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.474</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>7.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>10.054</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>10.599</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>10.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>10.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>10.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>10.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>10.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>10.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C88[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>10.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C88[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>10.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[0][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>10.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[0][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>10.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[0][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>10.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>10.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>10.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>11.049</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[2][A]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[2][B]</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>11.396</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/SUM</td>
</tr>
<tr>
<td>12.982</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][B]</td>
<td>builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2/I2</td>
</tr>
<tr>
<td>13.271</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C96[0][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2/F</td>
</tr>
<tr>
<td>14.408</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[0][B]</td>
<td>n23283_s3/I0</td>
</tr>
<tr>
<td>14.976</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R58C98[0][B]</td>
<td style=" background: #97FFFF;">n23283_s3/F</td>
</tr>
<tr>
<td>17.972</td>
<td>2.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[3][A]</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>18.519</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C100[3][A]</td>
<td style=" background: #97FFFF;">n23283_s4/F</td>
</tr>
<tr>
<td>19.516</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][A]</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>20.094</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C102[0][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>23.048</td>
<td>2.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[3][B]</td>
<td>main_full_rate_phy_dfi_p0_cs_n_s3/I0</td>
</tr>
<tr>
<td>23.504</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C139[3][B]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cs_n_s3/F</td>
</tr>
<tr>
<td>23.507</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[0][A]</td>
<td>main_full_rate_phy_dfi_p0_cs_n_s1/I2</td>
</tr>
<tr>
<td>24.086</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C139[0][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_cs_n_s1/F</td>
</tr>
<tr>
<td>24.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[0][A]</td>
<td style=" font-weight:bold;">DFFSE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.230</td>
<td>2.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[0][A]</td>
<td>DFFSE/CLK</td>
</tr>
<tr>
<td>17.195</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE</td>
</tr>
<tr>
<td>17.131</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C139[0][A]</td>
<td>DFFSE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.359, 26.240%; route: 11.870, 71.458%; tC2Q: 0.382, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.674, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_rr_write_grant_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.459</td>
<td>2.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[3][A]</td>
<td>builder_rr_write_grant_s0/CLK</td>
</tr>
<tr>
<td>7.841</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R48C90[3][A]</td>
<td style=" font-weight:bold;">builder_rr_write_grant_s0/Q</td>
</tr>
<tr>
<td>12.061</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[3][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8/I1</td>
</tr>
<tr>
<td>12.352</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R45C88[3][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8/F</td>
</tr>
<tr>
<td>13.332</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[2][B]</td>
<td>builder_rr_write_grant_s4/I1</td>
</tr>
<tr>
<td>13.840</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R48C90[2][B]</td>
<td style=" background: #97FFFF;">builder_rr_write_grant_s4/F</td>
</tr>
<tr>
<td>15.032</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[2][B]</td>
<td>builder_basesoc_axilite2csr_next_state_0_s13/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C87[2][B]</td>
<td style=" background: #97FFFF;">builder_basesoc_axilite2csr_next_state_0_s13/F</td>
</tr>
<tr>
<td>15.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[1][A]</td>
<td>builder_basesoc_axilite2csr_next_state_0_s10/I3</td>
</tr>
<tr>
<td>15.902</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R57C87[1][A]</td>
<td style=" background: #97FFFF;">builder_basesoc_axilite2csr_next_state_0_s10/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C99[0][B]</td>
<td>builder_csr_bankarray_csrbank1_out0_re_s2/I3</td>
</tr>
<tr>
<td>18.187</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R48C99[0][B]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank1_out0_re_s2/F</td>
</tr>
<tr>
<td>19.655</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][B]</td>
<td>builder_csr_bankarray_csrbank3_dfii_control0_re_s3/I3</td>
</tr>
<tr>
<td>20.222</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R43C104[1][B]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank3_dfii_control0_re_s3/F</td>
</tr>
<tr>
<td>23.060</td>
<td>2.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C138[3][A]</td>
<td>main_full_rate_phy_dfi_p0_ras_n_s2/I1</td>
</tr>
<tr>
<td>23.516</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C138[3][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_ras_n_s2/F</td>
</tr>
<tr>
<td>23.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C138[1][A]</td>
<td>main_full_rate_phy_dfi_p0_ras_n_s0/I1</td>
</tr>
<tr>
<td>24.026</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C138[1][A]</td>
<td style=" background: #97FFFF;">main_full_rate_phy_dfi_p0_ras_n_s0/F</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C138[1][A]</td>
<td style=" font-weight:bold;">DFFSE_16/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>17.232</td>
<td>2.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C138[1][A]</td>
<td>DFFSE_16/CLK</td>
</tr>
<tr>
<td>17.197</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFSE_16</td>
</tr>
<tr>
<td>17.134</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C138[1][A]</td>
<td>DFFSE_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.902, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.776, 22.793%; route: 12.409, 74.898%; tC2Q: 0.382, 2.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.676, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_axi2axilite_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_mem_grain6_data_mem_grain6_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.530</td>
<td>2.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C88[1][B]</td>
<td>builder_axi2axilite_state_1_s1/CLK</td>
</tr>
<tr>
<td>7.913</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R58C88[1][B]</td>
<td style=" font-weight:bold;">builder_axi2axilite_state_1_s1/Q</td>
</tr>
<tr>
<td>9.955</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C109[2][B]</td>
<td>main_adapted_interface_adapted_interface_adr_31_s7/I2</td>
</tr>
<tr>
<td>10.534</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>R50C109[2][B]</td>
<td style=" background: #97FFFF;">main_adapted_interface_adapted_interface_adr_31_s7/F</td>
</tr>
<tr>
<td>12.933</td>
<td>2.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C88[2][B]</td>
<td>main_adapted_interface_adapted_interface_adr_23_s5/I1</td>
</tr>
<tr>
<td>13.511</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C88[2][B]</td>
<td style=" background: #97FFFF;">main_adapted_interface_adapted_interface_adr_23_s5/F</td>
</tr>
<tr>
<td>15.686</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td>n11477_s0/I1</td>
</tr>
<tr>
<td>16.286</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">n11477_s0/COUT</td>
</tr>
<tr>
<td>16.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C113[2][B]</td>
<td>n11478_s0/CIN</td>
</tr>
<tr>
<td>16.336</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C113[2][B]</td>
<td style=" background: #97FFFF;">n11478_s0/COUT</td>
</tr>
<tr>
<td>16.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[0][A]</td>
<td>n11479_s0/CIN</td>
</tr>
<tr>
<td>16.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][A]</td>
<td style=" background: #97FFFF;">n11479_s0/COUT</td>
</tr>
<tr>
<td>16.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[0][B]</td>
<td>n11480_s0/CIN</td>
</tr>
<tr>
<td>16.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">n11480_s0/COUT</td>
</tr>
<tr>
<td>16.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[1][A]</td>
<td>n11481_s0/CIN</td>
</tr>
<tr>
<td>16.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td style=" background: #97FFFF;">n11481_s0/COUT</td>
</tr>
<tr>
<td>16.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[1][B]</td>
<td>n11482_s0/CIN</td>
</tr>
<tr>
<td>16.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][B]</td>
<td style=" background: #97FFFF;">n11482_s0/COUT</td>
</tr>
<tr>
<td>16.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[2][A]</td>
<td>n11483_s0/CIN</td>
</tr>
<tr>
<td>16.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[2][A]</td>
<td style=" background: #97FFFF;">n11483_s0/COUT</td>
</tr>
<tr>
<td>16.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[2][B]</td>
<td>n11484_s0/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[2][B]</td>
<td style=" background: #97FFFF;">n11484_s0/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C115[0][A]</td>
<td>n11485_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C115[0][A]</td>
<td style=" background: #97FFFF;">n11485_s0/COUT</td>
</tr>
<tr>
<td>18.364</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[1][B]</td>
<td>builder_axilite2wishbone_next_state_0_s10/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R51C114[1][B]</td>
<td style=" background: #97FFFF;">builder_axilite2wishbone_next_state_0_s10/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][B]</td>
<td>main_tag_di_dirty_s6/I1</td>
</tr>
<tr>
<td>20.026</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C112[3][B]</td>
<td style=" background: #97FFFF;">main_tag_di_dirty_s6/F</td>
</tr>
<tr>
<td>22.294</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11/I1</td>
</tr>
<tr>
<td>22.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C91[1][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11/F</td>
</tr>
<tr>
<td>23.164</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C91[0][A]</td>
<td>main_data_port_we_15_s4/I1</td>
</tr>
<tr>
<td>23.743</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C91[0][A]</td>
<td style=" background: #97FFFF;">main_data_port_we_15_s4/F</td>
</tr>
<tr>
<td>24.583</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[1][A]</td>
<td>main_data_port_we_14_s2/I3</td>
</tr>
<tr>
<td>25.150</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C95[1][A]</td>
<td style=" background: #97FFFF;">main_data_port_we_14_s2/F</td>
</tr>
<tr>
<td>26.845</td>
<td>1.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[3][B]</td>
<td>main_data_port_we_6_s1/I0</td>
</tr>
<tr>
<td>27.393</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C111[3][B]</td>
<td style=" background: #97FFFF;">main_data_port_we_6_s1/F</td>
</tr>
<tr>
<td>27.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td style=" font-weight:bold;">data_mem_grain6_data_mem_grain6_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.434</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td>data_mem_grain6_data_mem_grain6_0_0_s/CLK</td>
</tr>
<tr>
<td>27.399</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[26]</td>
<td>data_mem_grain6_data_mem_grain6_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.974, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.229, 26.325%; route: 14.251, 71.750%; tC2Q: 0.382, 1.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_axi2axilite_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_mem_grain7_data_mem_grain7_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.530</td>
<td>2.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C88[1][B]</td>
<td>builder_axi2axilite_state_1_s1/CLK</td>
</tr>
<tr>
<td>7.913</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R58C88[1][B]</td>
<td style=" font-weight:bold;">builder_axi2axilite_state_1_s1/Q</td>
</tr>
<tr>
<td>9.955</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C109[2][B]</td>
<td>main_adapted_interface_adapted_interface_adr_31_s7/I2</td>
</tr>
<tr>
<td>10.534</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>R50C109[2][B]</td>
<td style=" background: #97FFFF;">main_adapted_interface_adapted_interface_adr_31_s7/F</td>
</tr>
<tr>
<td>12.933</td>
<td>2.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C88[2][B]</td>
<td>main_adapted_interface_adapted_interface_adr_23_s5/I1</td>
</tr>
<tr>
<td>13.511</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C88[2][B]</td>
<td style=" background: #97FFFF;">main_adapted_interface_adapted_interface_adr_23_s5/F</td>
</tr>
<tr>
<td>15.686</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td>n11477_s0/I1</td>
</tr>
<tr>
<td>16.286</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">n11477_s0/COUT</td>
</tr>
<tr>
<td>16.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C113[2][B]</td>
<td>n11478_s0/CIN</td>
</tr>
<tr>
<td>16.336</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C113[2][B]</td>
<td style=" background: #97FFFF;">n11478_s0/COUT</td>
</tr>
<tr>
<td>16.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[0][A]</td>
<td>n11479_s0/CIN</td>
</tr>
<tr>
<td>16.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][A]</td>
<td style=" background: #97FFFF;">n11479_s0/COUT</td>
</tr>
<tr>
<td>16.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[0][B]</td>
<td>n11480_s0/CIN</td>
</tr>
<tr>
<td>16.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">n11480_s0/COUT</td>
</tr>
<tr>
<td>16.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[1][A]</td>
<td>n11481_s0/CIN</td>
</tr>
<tr>
<td>16.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td style=" background: #97FFFF;">n11481_s0/COUT</td>
</tr>
<tr>
<td>16.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[1][B]</td>
<td>n11482_s0/CIN</td>
</tr>
<tr>
<td>16.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][B]</td>
<td style=" background: #97FFFF;">n11482_s0/COUT</td>
</tr>
<tr>
<td>16.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[2][A]</td>
<td>n11483_s0/CIN</td>
</tr>
<tr>
<td>16.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[2][A]</td>
<td style=" background: #97FFFF;">n11483_s0/COUT</td>
</tr>
<tr>
<td>16.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[2][B]</td>
<td>n11484_s0/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[2][B]</td>
<td style=" background: #97FFFF;">n11484_s0/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C115[0][A]</td>
<td>n11485_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C115[0][A]</td>
<td style=" background: #97FFFF;">n11485_s0/COUT</td>
</tr>
<tr>
<td>18.364</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[1][B]</td>
<td>builder_axilite2wishbone_next_state_0_s10/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R51C114[1][B]</td>
<td style=" background: #97FFFF;">builder_axilite2wishbone_next_state_0_s10/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][B]</td>
<td>main_tag_di_dirty_s6/I1</td>
</tr>
<tr>
<td>20.026</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C112[3][B]</td>
<td style=" background: #97FFFF;">main_tag_di_dirty_s6/F</td>
</tr>
<tr>
<td>22.294</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11/I1</td>
</tr>
<tr>
<td>22.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C91[1][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11/F</td>
</tr>
<tr>
<td>23.164</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C91[0][A]</td>
<td>main_data_port_we_15_s4/I1</td>
</tr>
<tr>
<td>23.743</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C91[0][A]</td>
<td style=" background: #97FFFF;">main_data_port_we_15_s4/F</td>
</tr>
<tr>
<td>24.583</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[2][A]</td>
<td>main_data_port_we_15_s3/I3</td>
</tr>
<tr>
<td>25.161</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C95[2][A]</td>
<td style=" background: #97FFFF;">main_data_port_we_15_s3/F</td>
</tr>
<tr>
<td>26.783</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[2][A]</td>
<td>main_data_port_we_7_s1/I0</td>
</tr>
<tr>
<td>27.361</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C109[2][A]</td>
<td style=" background: #97FFFF;">main_data_port_we_7_s1/F</td>
</tr>
<tr>
<td>27.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td style=" font-weight:bold;">data_mem_grain7_data_mem_grain7_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.443</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td>data_mem_grain7_data_mem_grain7_0_0_s/CLK</td>
</tr>
<tr>
<td>27.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[25][B]</td>
<td>data_mem_grain7_data_mem_grain7_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.974, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.271, 26.581%; route: 14.178, 71.491%; tC2Q: 0.382, 1.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_axi2axilite_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_socbushandler_wishbone2axi1_data_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.530</td>
<td>2.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C88[1][B]</td>
<td>builder_axi2axilite_state_1_s1/CLK</td>
</tr>
<tr>
<td>7.913</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R58C88[1][B]</td>
<td style=" font-weight:bold;">builder_axi2axilite_state_1_s1/Q</td>
</tr>
<tr>
<td>9.955</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C109[2][B]</td>
<td>main_adapted_interface_adapted_interface_adr_31_s7/I2</td>
</tr>
<tr>
<td>10.534</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>R50C109[2][B]</td>
<td style=" background: #97FFFF;">main_adapted_interface_adapted_interface_adr_31_s7/F</td>
</tr>
<tr>
<td>12.933</td>
<td>2.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C88[2][B]</td>
<td>main_adapted_interface_adapted_interface_adr_23_s5/I1</td>
</tr>
<tr>
<td>13.511</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C88[2][B]</td>
<td style=" background: #97FFFF;">main_adapted_interface_adapted_interface_adr_23_s5/F</td>
</tr>
<tr>
<td>15.686</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td>n11477_s0/I1</td>
</tr>
<tr>
<td>16.286</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">n11477_s0/COUT</td>
</tr>
<tr>
<td>16.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C113[2][B]</td>
<td>n11478_s0/CIN</td>
</tr>
<tr>
<td>16.336</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C113[2][B]</td>
<td style=" background: #97FFFF;">n11478_s0/COUT</td>
</tr>
<tr>
<td>16.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[0][A]</td>
<td>n11479_s0/CIN</td>
</tr>
<tr>
<td>16.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][A]</td>
<td style=" background: #97FFFF;">n11479_s0/COUT</td>
</tr>
<tr>
<td>16.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[0][B]</td>
<td>n11480_s0/CIN</td>
</tr>
<tr>
<td>16.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">n11480_s0/COUT</td>
</tr>
<tr>
<td>16.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[1][A]</td>
<td>n11481_s0/CIN</td>
</tr>
<tr>
<td>16.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][A]</td>
<td style=" background: #97FFFF;">n11481_s0/COUT</td>
</tr>
<tr>
<td>16.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[1][B]</td>
<td>n11482_s0/CIN</td>
</tr>
<tr>
<td>16.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[1][B]</td>
<td style=" background: #97FFFF;">n11482_s0/COUT</td>
</tr>
<tr>
<td>16.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[2][A]</td>
<td>n11483_s0/CIN</td>
</tr>
<tr>
<td>16.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[2][A]</td>
<td style=" background: #97FFFF;">n11483_s0/COUT</td>
</tr>
<tr>
<td>16.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C114[2][B]</td>
<td>n11484_s0/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C114[2][B]</td>
<td style=" background: #97FFFF;">n11484_s0/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C115[0][A]</td>
<td>n11485_s0/CIN</td>
</tr>
<tr>
<td>16.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C115[0][A]</td>
<td style=" background: #97FFFF;">n11485_s0/COUT</td>
</tr>
<tr>
<td>18.364</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[1][B]</td>
<td>builder_axilite2wishbone_next_state_0_s10/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R51C114[1][B]</td>
<td style=" background: #97FFFF;">builder_axilite2wishbone_next_state_0_s10/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][B]</td>
<td>main_tag_di_dirty_s6/I1</td>
</tr>
<tr>
<td>20.026</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C112[3][B]</td>
<td style=" background: #97FFFF;">main_tag_di_dirty_s6/F</td>
</tr>
<tr>
<td>22.294</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11/I1</td>
</tr>
<tr>
<td>22.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C91[1][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11/F</td>
</tr>
<tr>
<td>23.188</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C91[0][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s9/I1</td>
</tr>
<tr>
<td>23.766</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C91[0][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s9/F</td>
</tr>
<tr>
<td>23.769</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C91[1][A]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s7/I3</td>
</tr>
<tr>
<td>24.336</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C91[1][A]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s7/F</td>
</tr>
<tr>
<td>24.759</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C87[3][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s6/I1</td>
</tr>
<tr>
<td>25.050</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C87[3][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s6/F</td>
</tr>
<tr>
<td>26.373</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[0][B]</td>
<td>main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1_s8/I2</td>
</tr>
<tr>
<td>26.951</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C87[0][B]</td>
<td style=" background: #97FFFF;">main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1_s8/F</td>
</tr>
<tr>
<td>27.103</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[2][A]</td>
<td style=" font-weight:bold;">main_socbushandler_wishbone2axi1_data_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.491</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[2][A]</td>
<td>main_socbushandler_wishbone2axi1_data_done_s0/CLK</td>
</tr>
<tr>
<td>27.180</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C87[2][A]</td>
<td>main_socbushandler_wishbone2axi1_data_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.974, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.551, 28.363%; route: 13.639, 69.683%; tC2Q: 0.382, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C131</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[0]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C131[0][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C131[0][A]</td>
<td>storage_9_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_6_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C131[0][A]</td>
<td>storage_9_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C131</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[1]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C131[0][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C131[0][B]</td>
<td>storage_9_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_7_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C131[0][B]</td>
<td>storage_9_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C131</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[2]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C131[1][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C131[1][A]</td>
<td>storage_9_dat1_10_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_10_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C131[1][A]</td>
<td>storage_9_dat1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C131</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[3]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C131[1][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C131[1][B]</td>
<td>storage_9_dat1_11_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_11_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C131[1][B]</td>
<td>storage_9_dat1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C131</td>
<td>storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.868</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_2_s/DO[0]</td>
</tr>
<tr>
<td>65.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C131[0][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C131[0][A]</td>
<td>storage_9_dat1_12_s0/CLK</td>
</tr>
<tr>
<td>65.883</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_12_s0</td>
</tr>
<tr>
<td>65.884</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C131[0][A]</td>
<td>storage_9_dat1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C131</td>
<td>storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.868</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_2_s/DO[1]</td>
</tr>
<tr>
<td>65.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C131[0][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C131[0][B]</td>
<td>storage_9_dat1_13_s0/CLK</td>
</tr>
<tr>
<td>65.883</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_13_s0</td>
</tr>
<tr>
<td>65.884</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C131[0][B]</td>
<td>storage_9_dat1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C131</td>
<td>storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.868</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_2_s/DO[2]</td>
</tr>
<tr>
<td>65.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C131[1][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C131[1][A]</td>
<td>storage_9_dat1_14_s0/CLK</td>
</tr>
<tr>
<td>65.883</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_14_s0</td>
</tr>
<tr>
<td>65.884</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C131[1][A]</td>
<td>storage_9_dat1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C131</td>
<td>storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>65.868</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_2_s/DO[3]</td>
</tr>
<tr>
<td>65.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C131[1][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.848</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C131[1][B]</td>
<td>storage_9_dat1_15_s0/CLK</td>
</tr>
<tr>
<td>65.883</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_15_s0</td>
</tr>
<tr>
<td>65.884</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C131[1][B]</td>
<td>storage_9_dat1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C131</td>
<td>storage_9_storage_9_0_3_s/CLK</td>
</tr>
<tr>
<td>65.861</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_3_s/DO[0]</td>
</tr>
<tr>
<td>65.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C131[0][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C131[0][A]</td>
<td>storage_9_dat1_18_s0/CLK</td>
</tr>
<tr>
<td>65.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_18_s0</td>
</tr>
<tr>
<td>65.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C131[0][A]</td>
<td>storage_9_dat1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C131</td>
<td>storage_9_storage_9_0_3_s/CLK</td>
</tr>
<tr>
<td>65.861</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_3_s/DO[1]</td>
</tr>
<tr>
<td>65.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C131[0][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C131[0][B]</td>
<td>storage_9_dat1_19_s0/CLK</td>
</tr>
<tr>
<td>65.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_19_s0</td>
</tr>
<tr>
<td>65.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C131[0][B]</td>
<td>storage_9_dat1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C131</td>
<td>storage_9_storage_9_0_3_s/CLK</td>
</tr>
<tr>
<td>65.861</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_3_s/DO[2]</td>
</tr>
<tr>
<td>65.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C131[1][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C131[1][A]</td>
<td>storage_9_dat1_20_s0/CLK</td>
</tr>
<tr>
<td>65.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_20_s0</td>
</tr>
<tr>
<td>65.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C131[1][A]</td>
<td>storage_9_dat1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C131</td>
<td>storage_9_storage_9_0_3_s/CLK</td>
</tr>
<tr>
<td>65.861</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C131</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_3_s/DO[3]</td>
</tr>
<tr>
<td>65.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C131[1][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.841</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C131[1][B]</td>
<td>storage_9_dat1_21_s0/CLK</td>
</tr>
<tr>
<td>65.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_21_s0</td>
</tr>
<tr>
<td>65.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C131[1][B]</td>
<td>storage_9_dat1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C133</td>
<td>storage_9_storage_9_0_4_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C133</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_4_s/DO[0]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>storage_9_dat1_22_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_22_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>storage_9_dat1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C133</td>
<td>storage_9_storage_9_0_4_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C133</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_4_s/DO[1]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>storage_9_dat1_23_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_23_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>storage_9_dat1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R43C133</td>
<td>storage_9_storage_9_0_4_s/CLK</td>
</tr>
<tr>
<td>65.874</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C133</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_4_s/DO[2]</td>
</tr>
<tr>
<td>65.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C133[1][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.854</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[1][A]</td>
<td>storage_9_dat1_33_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_33_s0</td>
</tr>
<tr>
<td>65.890</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C133[1][A]</td>
<td>storage_9_dat1_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.853</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C132</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.873</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C132</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[0]</td>
</tr>
<tr>
<td>65.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C132[0][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.843</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[0][A]</td>
<td>storage_9_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>65.878</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_2_s0</td>
</tr>
<tr>
<td>65.879</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C132[0][A]</td>
<td>storage_9_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.853</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C132</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.873</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C132</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[1]</td>
</tr>
<tr>
<td>65.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C132[0][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.843</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[0][B]</td>
<td>storage_9_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>65.878</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_3_s0</td>
</tr>
<tr>
<td>65.879</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C132[0][B]</td>
<td>storage_9_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.853</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C132</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.873</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C132</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[2]</td>
</tr>
<tr>
<td>65.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C132[1][A]</td>
<td style=" font-weight:bold;">storage_9_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.843</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[1][A]</td>
<td>storage_9_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>65.878</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_4_s0</td>
</tr>
<tr>
<td>65.879</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C132[1][A]</td>
<td>storage_9_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_9_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>65.853</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R44C132</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>65.873</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C132</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[3]</td>
</tr>
<tr>
<td>65.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C132[1][B]</td>
<td style=" font-weight:bold;">storage_9_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>64.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>283</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>65.843</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[1][B]</td>
<td>storage_9_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>65.878</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>storage_9_dat1_5_s0</td>
</tr>
<tr>
<td>65.879</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C132[1][B]</td>
<td>storage_9_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_2_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C128</td>
<td>storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.888</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C128</td>
<td style=" font-weight:bold;">storage_2_storage_2_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C128[0][A]</td>
<td style=" font-weight:bold;">storage_2_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[0][A]</td>
<td>storage_2_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.869</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C128[0][A]</td>
<td>storage_2_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_2_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C128</td>
<td>storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.888</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C128</td>
<td style=" font-weight:bold;">storage_2_storage_2_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C128[0][B]</td>
<td style=" font-weight:bold;">storage_2_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[0][B]</td>
<td>storage_2_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.869</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C128[0][B]</td>
<td>storage_2_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_2_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C128</td>
<td>storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.888</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C128</td>
<td style=" font-weight:bold;">storage_2_storage_2_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C128[1][A]</td>
<td style=" font-weight:bold;">storage_2_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[1][A]</td>
<td>storage_2_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.869</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C128[1][A]</td>
<td>storage_2_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_2_storage_2_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_2_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R57C128</td>
<td>storage_2_storage_2_0_0_s/CLK</td>
</tr>
<tr>
<td>5.888</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R57C128</td>
<td style=" font-weight:bold;">storage_2_storage_2_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C128[1][B]</td>
<td style=" font-weight:bold;">storage_2_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.868</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[1][B]</td>
<td>storage_2_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.869</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C128[1][B]</td>
<td>storage_2_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_2_storage_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_2_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.865</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C127</td>
<td>storage_2_storage_2_0_1_s/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R56C127</td>
<td style=" font-weight:bold;">storage_2_storage_2_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C127[0][A]</td>
<td style=" font-weight:bold;">storage_2_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.865</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C127[0][A]</td>
<td>storage_2_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.866</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C127[0][A]</td>
<td>storage_2_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_2_storage_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_2_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.865</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C127</td>
<td>storage_2_storage_2_0_1_s/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R56C127</td>
<td style=" font-weight:bold;">storage_2_storage_2_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C127[0][B]</td>
<td style=" font-weight:bold;">storage_2_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.865</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C127[0][B]</td>
<td>storage_2_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.866</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C127[0][B]</td>
<td>storage_2_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_43</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_43/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.076</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_43/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_46</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_46/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.086</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_46/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_49</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_49/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.076</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_49/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_50</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_50/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.076</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_50/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_52</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_52/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.086</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_52/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_53</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_53/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.076</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_53/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_55</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_55/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.076</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_55/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_59</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.251</td>
<td>2.695</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_59/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.076</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_59/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_70</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_70/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.086</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_70/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFSE_71</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>7.261</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>DFFSE_71/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.086</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>DFFSE_71/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3775</td>
<td>main_clkout0</td>
<td>-11.951</td>
<td>2.979</td>
</tr>
<tr>
<td>1655</td>
<td>sys_rst</td>
<td>8.194</td>
<td>6.169</td>
</tr>
<tr>
<td>292</td>
<td>n20645_6</td>
<td>3.986</td>
<td>6.815</td>
</tr>
<tr>
<td>283</td>
<td>main_clkout1</td>
<td>8.772</td>
<td>2.933</td>
</tr>
<tr>
<td>231</td>
<td>n30131_5</td>
<td>8.443</td>
<td>4.747</td>
</tr>
<tr>
<td>187</td>
<td>decode_to_execute_PC_31_6</td>
<td>3.986</td>
<td>5.539</td>
</tr>
<tr>
<td>161</td>
<td>n26237_6</td>
<td>3.986</td>
<td>4.665</td>
</tr>
<tr>
<td>153</td>
<td>memory_to_writeBack_INSTRUCTION_29_10</td>
<td>3.986</td>
<td>3.963</td>
</tr>
<tr>
<td>148</td>
<td>n23191_8</td>
<td>0.970</td>
<td>6.085</td>
</tr>
<tr>
<td>146</td>
<td>toplevel_dataCache_1_io_mem_cmd_rValidN</td>
<td>6.014</td>
<td>4.617</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R51C63</td>
<td>86.11%</td>
</tr>
<tr>
<td>R52C63</td>
<td>84.72%</td>
</tr>
<tr>
<td>R54C58</td>
<td>81.94%</td>
</tr>
<tr>
<td>R52C61</td>
<td>80.56%</td>
</tr>
<tr>
<td>R48C68</td>
<td>79.17%</td>
</tr>
<tr>
<td>R52C64</td>
<td>79.17%</td>
</tr>
<tr>
<td>R54C59</td>
<td>77.78%</td>
</tr>
<tr>
<td>R50C106</td>
<td>77.78%</td>
</tr>
<tr>
<td>R51C62</td>
<td>77.78%</td>
</tr>
<tr>
<td>R56C62</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20.0 [get_ports {clk50}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
