{
  "module_name": "mt8183-larb-port.h",
  "hash_id": "9a3f9cb1eaff1b6c6a72fe1fb4f7f00ec468df2cdeb60b49b79e6a441415389d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt8183-larb-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT8183_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT8183_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n#define M4U_LARB0_ID\t\t\t0\n#define M4U_LARB1_ID\t\t\t1\n#define M4U_LARB2_ID\t\t\t2\n#define M4U_LARB3_ID\t\t\t3\n#define M4U_LARB4_ID\t\t\t4\n#define M4U_LARB5_ID\t\t\t5\n#define M4U_LARB6_ID\t\t\t6\n#define M4U_LARB7_ID\t\t\t7\n\n \n#define\tM4U_PORT_DISP_OVL0\t\tMTK_M4U_ID(M4U_LARB0_ID, 0)\n#define\tM4U_PORT_DISP_2L_OVL0_LARB0     MTK_M4U_ID(M4U_LARB0_ID, 1)\n#define\tM4U_PORT_DISP_2L_OVL1_LARB0     MTK_M4U_ID(M4U_LARB0_ID, 2)\n#define\tM4U_PORT_DISP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 3)\n#define\tM4U_PORT_DISP_RDMA1\t\tMTK_M4U_ID(M4U_LARB0_ID, 4)\n#define\tM4U_PORT_DISP_WDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 5)\n#define\tM4U_PORT_MDP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 6)\n#define\tM4U_PORT_MDP_WROT0\t\tMTK_M4U_ID(M4U_LARB0_ID, 7)\n#define\tM4U_PORT_MDP_WDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 8)\n#define\tM4U_PORT_DISP_FAKE0\t\tMTK_M4U_ID(M4U_LARB0_ID, 9)\n\n \n#define\tM4U_PORT_HW_VDEC_MC_EXT\t\tMTK_M4U_ID(M4U_LARB1_ID, 0)\n#define\tM4U_PORT_HW_VDEC_PP_EXT         MTK_M4U_ID(M4U_LARB1_ID, 1)\n#define\tM4U_PORT_HW_VDEC_VLD_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 2)\n#define\tM4U_PORT_HW_VDEC_AVC_MV_EXT     MTK_M4U_ID(M4U_LARB1_ID, 3)\n#define\tM4U_PORT_HW_VDEC_PRED_RD_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 4)\n#define\tM4U_PORT_HW_VDEC_PRED_WR_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 5)\n#define\tM4U_PORT_HW_VDEC_PPWRAP_EXT\tMTK_M4U_ID(M4U_LARB1_ID, 6)\n\n \n#define\tM4U_PORT_IMG_IPUO\t\tMTK_M4U_ID(M4U_LARB2_ID, 0)\n#define\tM4U_PORT_IMG_IPU3O\t\tMTK_M4U_ID(M4U_LARB2_ID, 1)\n#define\tM4U_PORT_IMG_IPUI\t\tMTK_M4U_ID(M4U_LARB2_ID, 2)\n\n \n#define\tM4U_PORT_CAM_IPUO\t\tMTK_M4U_ID(M4U_LARB3_ID, 0)\n#define\tM4U_PORT_CAM_IPU2O\t\tMTK_M4U_ID(M4U_LARB3_ID, 1)\n#define\tM4U_PORT_CAM_IPU3O\t\tMTK_M4U_ID(M4U_LARB3_ID, 2)\n#define\tM4U_PORT_CAM_IPUI\t\tMTK_M4U_ID(M4U_LARB3_ID, 3)\n#define\tM4U_PORT_CAM_IPU2I\t\tMTK_M4U_ID(M4U_LARB3_ID, 4)\n\n \n#define\tM4U_PORT_VENC_RCPU\t\tMTK_M4U_ID(M4U_LARB4_ID, 0)\n#define\tM4U_PORT_VENC_REC\t\tMTK_M4U_ID(M4U_LARB4_ID, 1)\n#define\tM4U_PORT_VENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB4_ID, 2)\n#define\tM4U_PORT_VENC_SV_COMV\t\tMTK_M4U_ID(M4U_LARB4_ID, 3)\n#define\tM4U_PORT_VENC_RD_COMV\t\tMTK_M4U_ID(M4U_LARB4_ID, 4)\n#define\tM4U_PORT_JPGENC_RDMA\t\tMTK_M4U_ID(M4U_LARB4_ID, 5)\n#define\tM4U_PORT_JPGENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB4_ID, 6)\n#define\tM4U_PORT_VENC_CUR_LUMA\t\tMTK_M4U_ID(M4U_LARB4_ID, 7)\n#define\tM4U_PORT_VENC_CUR_CHROMA\tMTK_M4U_ID(M4U_LARB4_ID, 8)\n#define\tM4U_PORT_VENC_REF_LUMA\t\tMTK_M4U_ID(M4U_LARB4_ID, 9)\n#define\tM4U_PORT_VENC_REF_CHROMA\tMTK_M4U_ID(M4U_LARB4_ID, 10)\n\n \n#define\tM4U_PORT_CAM_IMGI\t\tMTK_M4U_ID(M4U_LARB5_ID, 0)\n#define\tM4U_PORT_CAM_IMG2O\t\tMTK_M4U_ID(M4U_LARB5_ID, 1)\n#define\tM4U_PORT_CAM_IMG3O\t\tMTK_M4U_ID(M4U_LARB5_ID, 2)\n#define\tM4U_PORT_CAM_VIPI\t\tMTK_M4U_ID(M4U_LARB5_ID, 3)\n#define\tM4U_PORT_CAM_LCEI\t\tMTK_M4U_ID(M4U_LARB5_ID, 4)\n#define\tM4U_PORT_CAM_SMXI\t\tMTK_M4U_ID(M4U_LARB5_ID, 5)\n#define\tM4U_PORT_CAM_SMXO\t\tMTK_M4U_ID(M4U_LARB5_ID, 6)\n#define\tM4U_PORT_CAM_WPE0_RDMA1\t\tMTK_M4U_ID(M4U_LARB5_ID, 7)\n#define\tM4U_PORT_CAM_WPE0_RDMA0\t\tMTK_M4U_ID(M4U_LARB5_ID, 8)\n#define\tM4U_PORT_CAM_WPE0_WDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 9)\n#define\tM4U_PORT_CAM_FDVT_RP\t\tMTK_M4U_ID(M4U_LARB5_ID, 10)\n#define\tM4U_PORT_CAM_FDVT_WR\t\tMTK_M4U_ID(M4U_LARB5_ID, 11)\n#define\tM4U_PORT_CAM_FDVT_RB\t\tMTK_M4U_ID(M4U_LARB5_ID, 12)\n#define\tM4U_PORT_CAM_WPE1_RDMA0\t\tMTK_M4U_ID(M4U_LARB5_ID, 13)\n#define\tM4U_PORT_CAM_WPE1_RDMA1\t\tMTK_M4U_ID(M4U_LARB5_ID, 14)\n#define\tM4U_PORT_CAM_WPE1_WDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 15)\n#define\tM4U_PORT_CAM_DPE_RDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 16)\n#define\tM4U_PORT_CAM_DPE_WDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 17)\n#define\tM4U_PORT_CAM_MFB_RDMA0\t\tMTK_M4U_ID(M4U_LARB5_ID, 18)\n#define\tM4U_PORT_CAM_MFB_RDMA1\t\tMTK_M4U_ID(M4U_LARB5_ID, 19)\n#define\tM4U_PORT_CAM_MFB_WDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 20)\n#define\tM4U_PORT_CAM_RSC_RDMA0\t\tMTK_M4U_ID(M4U_LARB5_ID, 21)\n#define\tM4U_PORT_CAM_RSC_WDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 22)\n#define\tM4U_PORT_CAM_OWE_RDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 23)\n#define\tM4U_PORT_CAM_OWE_WDMA\t\tMTK_M4U_ID(M4U_LARB5_ID, 24)\n\n \n#define\tM4U_PORT_CAM_IMGO\t\tMTK_M4U_ID(M4U_LARB6_ID, 0)\n#define\tM4U_PORT_CAM_RRZO\t\tMTK_M4U_ID(M4U_LARB6_ID, 1)\n#define\tM4U_PORT_CAM_AAO\t\tMTK_M4U_ID(M4U_LARB6_ID, 2)\n#define\tM4U_PORT_CAM_AFO\t\tMTK_M4U_ID(M4U_LARB6_ID, 3)\n#define\tM4U_PORT_CAM_LSCI0\t\tMTK_M4U_ID(M4U_LARB6_ID, 4)\n#define\tM4U_PORT_CAM_LSCI1\t\tMTK_M4U_ID(M4U_LARB6_ID, 5)\n#define\tM4U_PORT_CAM_PDO\t\tMTK_M4U_ID(M4U_LARB6_ID, 6)\n#define\tM4U_PORT_CAM_BPCI\t\tMTK_M4U_ID(M4U_LARB6_ID, 7)\n#define\tM4U_PORT_CAM_LCSO\t\tMTK_M4U_ID(M4U_LARB6_ID, 8)\n#define\tM4U_PORT_CAM_CAM_RSSO_A\t\tMTK_M4U_ID(M4U_LARB6_ID, 9)\n#define\tM4U_PORT_CAM_UFEO\t\tMTK_M4U_ID(M4U_LARB6_ID, 10)\n#define\tM4U_PORT_CAM_SOCO\t\tMTK_M4U_ID(M4U_LARB6_ID, 11)\n#define\tM4U_PORT_CAM_SOC1\t\tMTK_M4U_ID(M4U_LARB6_ID, 12)\n#define\tM4U_PORT_CAM_SOC2\t\tMTK_M4U_ID(M4U_LARB6_ID, 13)\n#define\tM4U_PORT_CAM_CCUI\t\tMTK_M4U_ID(M4U_LARB6_ID, 14)\n#define\tM4U_PORT_CAM_CCUO\t\tMTK_M4U_ID(M4U_LARB6_ID, 15)\n#define\tM4U_PORT_CAM_RAWI_A\t\tMTK_M4U_ID(M4U_LARB6_ID, 16)\n#define\tM4U_PORT_CAM_CCUG\t\tMTK_M4U_ID(M4U_LARB6_ID, 17)\n#define\tM4U_PORT_CAM_PSO\t\tMTK_M4U_ID(M4U_LARB6_ID, 18)\n#define\tM4U_PORT_CAM_AFO_1\t\tMTK_M4U_ID(M4U_LARB6_ID, 19)\n#define\tM4U_PORT_CAM_LSCI_2\t\tMTK_M4U_ID(M4U_LARB6_ID, 20)\n#define\tM4U_PORT_CAM_PDI\t\tMTK_M4U_ID(M4U_LARB6_ID, 21)\n#define\tM4U_PORT_CAM_FLKO\t\tMTK_M4U_ID(M4U_LARB6_ID, 22)\n#define\tM4U_PORT_CAM_LMVO\t\tMTK_M4U_ID(M4U_LARB6_ID, 23)\n#define\tM4U_PORT_CAM_UFGO\t\tMTK_M4U_ID(M4U_LARB6_ID, 24)\n#define\tM4U_PORT_CAM_SPARE\t\tMTK_M4U_ID(M4U_LARB6_ID, 25)\n#define\tM4U_PORT_CAM_SPARE_2\t\tMTK_M4U_ID(M4U_LARB6_ID, 26)\n#define\tM4U_PORT_CAM_SPARE_3\t\tMTK_M4U_ID(M4U_LARB6_ID, 27)\n#define\tM4U_PORT_CAM_SPARE_4\t\tMTK_M4U_ID(M4U_LARB6_ID, 28)\n#define\tM4U_PORT_CAM_SPARE_5\t\tMTK_M4U_ID(M4U_LARB6_ID, 29)\n#define\tM4U_PORT_CAM_SPARE_6\t\tMTK_M4U_ID(M4U_LARB6_ID, 30)\n\n \n#define\tM4U_PORT_CCU0\t\t\tMTK_M4U_ID(M4U_LARB7_ID, 0)\n#define\tM4U_PORT_CCU1\t\t\tMTK_M4U_ID(M4U_LARB7_ID, 1)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}