Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/utils/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto f915ddb5a9b1461195eee266249d0b57 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SHFT_REG_tb_behav xil_defaultlib.SHFT_REG_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SHFT_REG [shft_reg_default]
Compiling architecture bench of entity xil_defaultlib.shft_reg_tb
Built simulation snapshot SHFT_REG_tb_behav
