static void T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_2 = NULL ;\r\nF_2 () ;\r\nV_2 = F_3 ( NULL , NULL , L_1 ) ;\r\nif ( ! V_2 ) {\r\nF_4 ( V_3 L_2 ) ;\r\nreturn;\r\n}\r\nF_5 ( V_2 ) ;\r\nF_6 ( V_2 ) ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nstruct V_1 * V_4 ;\r\nF_4 ( V_5 L_3 ) ;\r\n#ifdef F_8\r\nF_9 () ;\r\n#endif\r\nF_10 () ;\r\nV_4 = F_3 ( NULL , NULL , L_4 ) ;\r\nif ( V_4 ) {\r\nV_6 = F_11 ( V_4 , 0 ) ;\r\nif ( V_6 == NULL )\r\nF_4 ( V_3 L_5 ) ;\r\nF_6 ( V_4 ) ;\r\n}\r\n#if F_12 ( V_7 )\r\nF_13 () ;\r\n#endif\r\n}\r\nstatic unsigned int F_14 ( void )\r\n{\r\nunsigned int V_8 ;\r\nV_8 = F_15 ( V_6 ) ;\r\nreturn ( V_8 >> 8 ) & 0xff ;\r\n}\r\nstatic unsigned int F_16 ( void )\r\n{\r\nunsigned int V_8 ;\r\nV_8 = F_15 ( V_6 ) ;\r\nreturn ( V_8 >> 16 ) & 0xff ;\r\n}\r\nstatic unsigned int F_17 ( void )\r\n{\r\nunsigned int V_8 ;\r\nV_8 = F_15 ( V_6 ) ;\r\nreturn ( V_8 >> 24 ) & 0xf ;\r\n}\r\nstatic void F_18 ( struct V_9 * V_10 )\r\n{\r\nT_2 V_11 = F_19 ( V_12 ) ;\r\nF_20 ( V_10 , L_6 ) ;\r\nF_20 ( V_10 , L_7 , F_14 () ,\r\n( 'A' + F_16 () - 1 ) ) ;\r\nF_20 ( V_10 , L_8 , F_17 () ) ;\r\nF_20 ( V_10 , L_9 , V_11 ) ;\r\n}\r\nstatic void F_21 ( struct V_13 * V_14 )\r\n{\r\nunsigned int V_15 ;\r\nif ( ! F_22 ( V_16 ) )\r\nreturn;\r\nF_4 ( V_5 L_10 ) ;\r\nF_23 ( V_14 , 0xe0 , & V_15 ) ;\r\nF_24 ( V_14 , 0xe0 , ( V_15 & ~ 7 ) | 0x5 ) ;\r\nF_24 ( V_14 , 0xe4 , 1 << 5 ) ;\r\n}\r\nstatic int T_1 F_25 ( void )\r\n{\r\nunsigned long V_17 = F_26 () ;\r\nif ( F_27 ( V_17 , L_11 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic long T_1 F_28 ( void )\r\n{\r\nunsigned int V_18 ;\r\nF_29 ( V_19 , 0 ) ;\r\nF_29 ( V_20 , 0 ) ;\r\nV_18 = F_19 ( V_21 ) ;\r\nV_18 |= V_22 ;\r\nF_29 ( V_21 , V_18 ) ;\r\nasm volatile("isync");\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_30 ( void )\r\n{\r\nF_4 ( V_23 L_12 ) ;\r\nF_31 ( NULL , V_24 , NULL ) ;\r\nreturn 0 ;\r\n}
