(footprint "C025-024X044" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 2.4 x 4.4 mm")
  (fp_text reference "REF**" (at -1.778 -1.397) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 9c4cd65a-f230-4ff9-a45e-c80706824627)
  )
  (fp_text value ">VALUE" (at -1.778 2.667) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 3befb21e-7224-47e1-98e4-920004fb93d2)
  )
  (fp_line (start 2.159 0.635) (end 2.159 -0.635) (layer "F.SilkS") (width 0.1524) (tstamp 27985702-c195-40b3-b291-99d4b8808373))
  (fp_line (start 1.651 1.143) (end -1.651 1.143) (layer "F.SilkS") (width 0.1524) (tstamp 6c8ffabb-15f2-4ebb-9514-b0f5a1979b79))
  (fp_line (start 1.651 -1.143) (end -1.651 -1.143) (layer "F.SilkS") (width 0.1524) (tstamp a7851603-7d6a-4fbe-a633-23d48ef97db8))
  (fp_line (start -2.159 0.635) (end -2.159 -0.635) (layer "F.SilkS") (width 0.1524) (tstamp ee0d431c-74d2-4639-9135-08b5239cb610))
  (fp_arc (start 1.651 -1.143) (mid 2.01021 -0.99421) (end 2.159 -0.635) (layer "F.SilkS") (width 0.1524) (tstamp 33a7a480-cea5-4cc1-b618-0d0d0a3547fb))
  (fp_arc (start -2.159 -0.635) (mid -2.01021 -0.99421) (end -1.651 -1.143) (layer "F.SilkS") (width 0.1524) (tstamp 632dcd97-f653-414f-8b0a-ee598fb23ff3))
  (fp_arc (start -1.651 1.143) (mid -2.01021 0.99421) (end -2.159 0.635) (layer "F.SilkS") (width 0.1524) (tstamp 8686ae87-bae7-4a84-aff1-7ec17f138190))
  (fp_arc (start 2.159 0.635) (mid 2.01021 0.99421) (end 1.651 1.143) (layer "F.SilkS") (width 0.1524) (tstamp 88fd24f6-a676-46a1-8939-3c4c40315b0f))
  (pad "1" thru_hole roundrect (at -1.27 0) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp 66b7ff95-ceb6-424e-ae9d-e819bc721935))
  (pad "2" thru_hole roundrect (at 1.27 0) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp 9fb875a7-593d-4a4e-b182-f5db435d13c7))
)
