// Seed: 1134516301
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output wand id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5
);
  assign id_3 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    inout tri1 id_2,
    output wor id_3,
    input uwire id_4
);
  reg id_6;
  always id_6 = #id_7 1 - {1 !== id_2, id_2};
  assign id_6 = id_6;
  module_0(
      id_3, id_1, id_0, id_2, id_2, id_2
  );
  assign id_2 = 1;
  always @(1 or 1);
  always @(posedge 1'b0) begin
    $display(1, 1, 1 ? 1 : 1'b0 & 1);
  end
endmodule
