ARM GAS  /tmp/cc1T7Vp8.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"radio_driver.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SUBGRF_WriteCommand,"ax",%progbits
  16              		.align	1
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	SUBGRF_WriteCommand:
  24              	.LVL0:
  25              	.LFB1167:
  26              		.file 1 "Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c"
   1:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
   2:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \file      radio_driver.c
   3:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
   4:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief     radio driver implementation
   5:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
   6:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \copyright Revised BSD License, see section \ref LICENSE.
   7:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
   8:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \code
   9:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *                ______                              _
  10:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *               / _____)             _              | |
  11:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *              ( (____  _____ ____ _| |_ _____  ____| |__
  12:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *               \____ \| ___ |    (_   _) ___ |/ ___)  _ \
  13:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *               _____) ) ____| | | || |_| ____( (___| | | |
  14:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *              (______/|_____)_|_|_| \__)_____)\____)_| |_|
  15:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *              (C)2013-2017 Semtech
  16:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
  17:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \endcode
  18:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
  19:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \author    Miguel Luis ( Semtech )
  20:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
  21:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \author    Gregory Cristian ( Semtech )
  22:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
  23:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
  24:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   ******************************************************************************
  25:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   *
  26:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   *          Portions COPYRIGHT 2020 STMicroelectronics
  27:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   *
  28:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @file    radio_driver.c
  29:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @author  MCD Application Team
  30:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief   radio driver implementation
  31:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   ******************************************************************************
  32:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
ARM GAS  /tmp/cc1T7Vp8.s 			page 2


  33:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Includes ------------------------------------------------------------------*/
  34:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #include "radio_conf.h"
  35:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #include "radio_driver.h"
  36:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #include "mw_log_conf.h"
  37:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  38:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* External variables ---------------------------------------------------------*/
  39:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
  40:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Sughz handler
  41:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
  42:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** extern SUBGHZ_HandleTypeDef hsubghz;
  43:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  44:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Private typedef -----------------------------------------------------------*/
  45:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
  46:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * FSK bandwidth definition
  47:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
  48:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** typedef struct FskBandwidth_s
  49:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
  50:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t bandwidth;
  51:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t  RegValue;
  52:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** } FskBandwidth_t;
  53:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Private define ------------------------------------------------------------*/
  54:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
  55:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief drive value used anytime radio is NOT in TX low power mode
  56:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note SMPS_DRIVE_SETTING_DEFAULT can be redefined in radio_conf.h
  57:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
  58:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef SMPS_DRIVE_SETTING_DEFAULT
  59:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define SMPS_DRIVE_SETTING_DEFAULT  SMPS_DRV_40
  60:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* SMPS_DRIVE_SETTING_DEFAULT */
  61:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  62:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
  63:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief drive value used anytime radio is in TX low power mode
  64:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   *        TX low power mode is the worst case because the PA sinks from SMPS
  65:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   *        while in high power mode, current is sunk directly from the battery
  66:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note SMPS_DRIVE_SETTING_MAX can be redefined in radio_conf.h
  67:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
  68:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef SMPS_DRIVE_SETTING_MAX
  69:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define SMPS_DRIVE_SETTING_MAX      SMPS_DRV_60
  70:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* SMPS_DRIVE_SETTING_MAX */
  71:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  72:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
  73:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief Provides the frequency of the chip running on the radio and the frequency step
  74:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @remark These defines are used for computing the frequency divider to set the RF frequency
  75:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note XTAL_FREQ can be redefined in radio_conf.h
  76:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
  77:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef XTAL_FREQ
  78:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define XTAL_FREQ                   ( 32000000UL )
  79:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* XTAL_FREQ */
  80:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  81:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
  82:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief in XO mode, set internal capacitor (from 0x00 to 0x2F starting 11.2pF with 0.47pF steps)
  83:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note XTAL_DEFAULT_CAP_VALUE can be redefined in radio_conf.h
  84:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
  85:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef XTAL_DEFAULT_CAP_VALUE
  86:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define XTAL_DEFAULT_CAP_VALUE      ( 0x20UL )
  87:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* XTAL_DEFAULT_CAP_VALUE */
  88:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  89:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
ARM GAS  /tmp/cc1T7Vp8.s 			page 3


  90:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief voltage of vdd tcxo.
  91:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note TCXO_CTRL_VOLTAGE can be redefined in radio_conf.h
  92:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
  93:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef TCXO_CTRL_VOLTAGE
  94:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define TCXO_CTRL_VOLTAGE           TCXO_CTRL_1_7V
  95:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* TCXO_CTRL_VOLTAGE */
  96:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
  97:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
  98:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief Radio maximum wakeup time (in ms)
  99:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note RF_WAKEUP_TIME can be redefined in radio_conf.h
 100:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
 101:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef RF_WAKEUP_TIME
 102:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define RF_WAKEUP_TIME              ( 10UL )
 103:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* RF_WAKEUP_TIME */
 104:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 105:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /**
 106:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @brief DCDC is present and enabled
 107:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @remark this define is only used if the DCDC is present on the board
 108:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   * @note DCDC_ENABLE can be redefined in radio_conf.h
 109:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   */
 110:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #ifndef DCDC_ENABLE
 111:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define DCDC_ENABLE                 ( 1UL )
 112:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #endif /* DCDC_ENABLE */
 113:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 114:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Private macro -------------------------------------------------------------*/
 115:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 116:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** #define SX_FREQ_TO_CHANNEL( channel, freq )                                  \
 117:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** do                                                                           \
 118:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {                                                                            \
 119:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   channel = (uint32_t) ((((uint64_t) freq)<<25)/(XTAL_FREQ) );               \
 120:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }while( 0 )
 121:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 122:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Private variables ---------------------------------------------------------*/
 123:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 124:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Holds the internal operating mode of the radio
 125:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 126:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static RadioOperatingModes_t OperatingMode;
 127:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 128:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 129:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Stores the current packet type set in the radio
 130:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 131:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static RadioPacketTypes_t PacketType;
 132:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 133:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 134:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Stores the current packet header type set in the radio
 135:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 136:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static volatile RadioLoRaPacketLengthsMode_t LoRaHeaderType;
 137:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 138:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 139:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Stores the last frequency error measured on LoRa received packet
 140:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 141:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** volatile uint32_t FrequencyError = 0;
 142:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 143:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 144:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Hold the status of the Image calibration
 145:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 146:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static bool ImageCalibrated = false;
ARM GAS  /tmp/cc1T7Vp8.s 			page 4


 147:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 148:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 149:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * Precomputed FSK bandwidth registers values
 150:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 151:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static const FskBandwidth_t FskBandwidths[] =
 152:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 153:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 4800  , 0x1F },
 154:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 5800  , 0x17 },
 155:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 7300  , 0x0F },
 156:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 9700  , 0x1E },
 157:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 11700 , 0x16 },
 158:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 14600 , 0x0E },
 159:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 19500 , 0x1D },
 160:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 23400 , 0x15 },
 161:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 29300 , 0x0D },
 162:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 39000 , 0x1C },
 163:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 46900 , 0x14 },
 164:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 58600 , 0x0C },
 165:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 78200 , 0x1B },
 166:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 93800 , 0x13 },
 167:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 117300, 0x0B },
 168:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 156200, 0x1A },
 169:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 187200, 0x12 },
 170:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 234300, 0x0A },
 171:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 312000, 0x19 },
 172:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 373600, 0x11 },
 173:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 467000, 0x09 },
 174:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     { 500000, 0x00 }, // Invalid Bandwidth
 175:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** };
 176:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 177:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Private function prototypes -----------------------------------------------*/
 178:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 179:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 180:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief This set SMPS drive capability wrt. RF mode
 181:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
 182:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [in]  level       SMPS maximum drive capability level
 183:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 184:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static void Radio_SMPS_Set( uint8_t level );
 185:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 186:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 187:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief IRQ Callback radio function
 188:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 189:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static DioIrqHandler RadioOnDioIrqCb;
 190:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 191:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 192:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Write command to the radio
 193:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
 194:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [in]  Command       The Write Command
 195:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [out] pBuffer       A pointer command buffer
 196:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [in]  Size          Size in byte of the command buffer
 197:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 198:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
 199:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                                         uint16_t Size );
 200:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /*!
 201:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \brief Read command to the radio
 202:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  *
 203:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [in]  Command       The Read Command
ARM GAS  /tmp/cc1T7Vp8.s 			page 5


 204:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [out] pBuffer       A pointer command buffer
 205:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  * \param [in]  Size          Size in byte of the command buffer
 206:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****  */
 207:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
 208:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                                         uint16_t Size );
 209:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 210:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* Exported functions ---------------------------------------------------------*/
 211:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_Init( DioIrqHandler dioIrq )
 212:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 213:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if ( dioIrq != NULL)
 214:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 215:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         RadioOnDioIrqCb = dioIrq;
 216:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 217:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 218:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RADIO_INIT();
 219:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 220:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* set default SMPS current drive to default*/
 221:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 222:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 223:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     ImageCalibrated = false;
 224:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 225:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetStandby( STDBY_RC );
 226:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 227:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Initialize TCXO control
 228:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if (1U == RBI_IsTCXO() )
 229:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 230:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 231:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 232:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 233:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /*enable calibration for cut1.1 and later*/
 234:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         CalibrationParams_t calibParam;
 235:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calibParam.Value = 0x7F;
 236:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_Calibrate( calibParam );
 237:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 238:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else
 239:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 240:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 241:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 242:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 243:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* Init RF Switch */
 244:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RBI_Init();
 245:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 246:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_STDBY_RC;
 247:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 248:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 249:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
 250:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 251:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return OperatingMode;
 252:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 253:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 254:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
 255:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 256:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteBuffer( 0x00, payload, size );
 257:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 258:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 259:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
 260:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
ARM GAS  /tmp/cc1T7Vp8.s 			page 6


 261:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t offset = 0;
 262:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 263:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_GetRxBufferStatus( size, &offset );
 264:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( *size > maxSize )
 265:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 266:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         return 1;
 267:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 268:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadBuffer( offset, buffer, *size );
 269:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 270:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return 0;
 271:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 272:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 273:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
 274:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 275:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetPayload( payload, size );
 276:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetTx( timeout );
 277:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 278:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 279:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
 280:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 281:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 282:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return 0;
 283:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 284:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 285:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetCrcSeed( uint16_t seed )
 286:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 287:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 288:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 289:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 290:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( seed & 0xFF );
 291:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 292:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( SUBGRF_GetPacketType( ) )
 293:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 294:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case PACKET_TYPE_GFSK:
 295:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 296:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 297:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 298:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
 299:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 300:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 301:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 302:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 303:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
 304:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 305:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 306:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 307:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 308:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( polynomial & 0xFF );
 309:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 310:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( SUBGRF_GetPacketType( ) )
 311:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 312:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case PACKET_TYPE_GFSK:
 313:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 314:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 315:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 316:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
 317:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
ARM GAS  /tmp/cc1T7Vp8.s 			page 7


 318:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 319:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 320:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 321:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetWhiteningSeed( uint16_t seed )
 322:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 323:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regValue = 0;
 324:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 325:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( SUBGRF_GetPacketType( ) )
 326:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 327:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case PACKET_TYPE_GFSK:
 328:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 329:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 330:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 331:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 332:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 333:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 334:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
 335:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 336:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 337:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 338:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 339:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint32_t SUBGRF_GetRandom( void )
 340:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 341:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t number = 0;
 342:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regAnaLna = 0;
 343:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regAnaMixer = 0;
 344:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 345:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 346:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 347:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 348:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 349:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 350:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 351:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Set radio in continuous reception
 352:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 353:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 354:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 355:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 356:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetStandby( STDBY_RC );
 357:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 358:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 359:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 360:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 361:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return number;
 362:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 363:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 364:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetSleep( SleepParams_t sleepConfig )
 365:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 366:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* switch the antenna OFF by SW */
 367:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 368:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 369:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 370:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 371:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 372:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 373:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 374:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
ARM GAS  /tmp/cc1T7Vp8.s 			page 8


 375:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_SLEEP;
 376:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 377:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 378:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
 379:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 380:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 381:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( standbyConfig == STDBY_RC )
 382:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 383:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         OperatingMode = MODE_STDBY_RC;
 384:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 385:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else
 386:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 387:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         OperatingMode = MODE_STDBY_XOSC;
 388:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 389:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 390:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 391:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetFs( void )
 392:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 393:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
 394:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_FS;
 395:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 396:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 397:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetTx( uint32_t timeout )
 398:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 399:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 400:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 401:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_TX;
 402:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 403:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 404:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 405:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 406:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 407:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 408:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 409:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetRx( uint32_t timeout )
 410:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 411:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 412:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 413:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_RX;
 414:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 415:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 416:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 417:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 418:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 419:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 420:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 421:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetRxBoosted( uint32_t timeout )
 422:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 423:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 424:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 425:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_RX;
 426:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 427:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
 428:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around
 429:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 430:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 431:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
ARM GAS  /tmp/cc1T7Vp8.s 			page 9


 432:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 433:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 434:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 435:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 436:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 437:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
 438:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 439:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[6];
 440:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 441:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 442:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 443:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( rxTime & 0xFF );
 444:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 445:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 446:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( sleepTime & 0xFF );
 447:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 448:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_RX_DC;
 449:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 450:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 451:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetCad( void )
 452:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 453:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 454:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 455:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 456:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 457:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetTxContinuousWave( void )
 458:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 459:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 460:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 461:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 462:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetTxInfinitePreamble( void )
 463:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 464:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 465:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 466:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 467:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
 468:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 469:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 470:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 471:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 472:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
 473:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 474:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 475:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 476:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( symbNum >= 64 )
 477:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 478:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t mant = symbNum >> 1;
 479:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t exp  = 0;
 480:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t reg  = 0;
 481:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 482:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         while( mant > 31 )
 483:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 484:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             mant >>= 2;
 485:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             exp++;
 486:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 487:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 488:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         reg = exp + ( mant << 3 );
ARM GAS  /tmp/cc1T7Vp8.s 			page 10


 489:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 490:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 491:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 492:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 493:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetRegulatorMode( void )
 494:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 495:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
 496:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioRegulatorMode_t mode;
 497:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 498:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 499:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 500:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         mode = USE_DCDC ;
 501:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 502:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else
 503:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 504:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         mode = USE_LDO ;
 505:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 506:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 507:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 508:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 509:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 510:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_Calibrate( CalibrationParams_t calibParam )
 511:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 512:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 513:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 514:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 515:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 516:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 517:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 518:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 519:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 520:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 521:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 522:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 523:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_CalibrateImage( uint32_t freq )
 524:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 525:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t calFreq[2];
 526:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 527:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( freq > 900000000 )
 528:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 529:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[0] = 0xE1;
 530:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xE9;
 531:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 532:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else if( freq > 850000000 )
 533:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 534:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[0] = 0xD7;
 535:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xDB;
 536:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 537:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else if( freq > 770000000 )
 538:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 539:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[0] = 0xC1;
 540:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xC5;
 541:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 542:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else if( freq > 460000000 )
 543:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 544:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[0] = 0x75;
 545:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0x81;
ARM GAS  /tmp/cc1T7Vp8.s 			page 11


 546:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 547:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else if( freq > 425000000 )
 548:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 549:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[0] = 0x6B;
 550:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0x6F;
 551:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 552:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 553:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 554:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 555:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
 556:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 557:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 558:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 559:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = paDutyCycle;
 560:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = hpMax;
 561:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = deviceSel;
 562:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = paLut;
 563:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 564:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 565:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 566:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetRxTxFallbackMode( uint8_t fallbackMode )
 567:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 568:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
 569:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 570:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 571:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3M
 572:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 573:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[8];
 574:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 575:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 576:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( irqMask & 0x00FF );
 577:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 578:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 579:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 580:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 581:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 582:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 583:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 584:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 585:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 586:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint16_t SUBGRF_GetIrqStatus( void )
 587:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 588:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t irqStatus[2];
 589:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 590:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 591:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return ( irqStatus[0] << 8 ) | irqStatus[1];
 592:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 593:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 594:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
 595:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 596:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 597:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 598:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = tcxoVoltage & 0x07;
 599:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 600:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 601:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( timeout & 0xFF );
 602:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
ARM GAS  /tmp/cc1T7Vp8.s 			page 12


 603:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 604:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 605:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 606:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetRfFrequency( uint32_t frequency )
 607:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 608:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 609:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t chan = 0;
 610:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 611:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( ImageCalibrated == false )
 612:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 613:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_CalibrateImage( frequency );
 614:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         ImageCalibrated = true;
 615:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 616:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
 617:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SX_FREQ_TO_CHANNEL(chan, frequency);
 618:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 619:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 620:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 621:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 622:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( chan & 0xFF );
 623:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 624:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 625:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 626:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
 627:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 628:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Save packet type internally to avoid questioning the radio
 629:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     PacketType = packetType;
 630:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 631:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( packetType == PACKET_TYPE_GFSK )
 632:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 633:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 634:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 635:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 636:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 637:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 638:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** RadioPacketTypes_t SUBGRF_GetPacketType( void )
 639:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 640:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return PacketType;
 641:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 642:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 643:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
 644:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 645:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 646:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     int32_t max_power;
 647:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 648:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if (paSelect == RFO_LP)
 649:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 650:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 651:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power >  max_power)
 652:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 653:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****           power = max_power;
 654:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 655:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (max_power == 14)
 656:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 657:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 658:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 659:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
ARM GAS  /tmp/cc1T7Vp8.s 			page 13


 660:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else if (max_power == 10)
 661:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 662:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 663:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0D - (max_power - power);
 664:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 665:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else /*default 15dBm*/
 666:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 667:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 668:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 669:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 670:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power < -17)
 671:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 672:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = -17;
 673:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 674:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 675:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 676:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else /* rfo_hp*/
 677:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 678:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL
 679:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 680:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* WORKAROUND END*/
 681:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 682:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power > max_power)
 683:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 684:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = max_power;
 685:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 686:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (max_power == 20)
 687:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 688:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 689:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 690:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 691:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else if (max_power == 17)
 692:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 693:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 694:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 695:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 696:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else if (max_power == 14)
 697:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 698:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 699:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 700:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 701:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else /*22dBm*/
 702:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 703:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 704:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 705:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 706:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power < -9)
 707:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 708:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = -9;
 709:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 710:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 711:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 712:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = power;
 713:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = (uint8_t)rampTime;
 714:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 715:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 716:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
ARM GAS  /tmp/cc1T7Vp8.s 			page 14


 717:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
 718:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 719:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t n;
 720:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t tempVal = 0;
 721:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 722:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 723:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Check if required configuration corresponds to the stored packet type
 724:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // If not, silently update radio packet type
 725:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( PacketType != modulationParams->PacketType )
 726:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 727:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_SetPacketType( modulationParams->PacketType );
 728:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 729:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 730:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( modulationParams->PacketType )
 731:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 732:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_GFSK:
 733:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 8;
 734:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 735:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 736:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 737:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 738:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 739:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 740:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
 741:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 742:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_END */
 743:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = ( tempVal >> 16 ) & 0xFF;
 744:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = ( tempVal >> 8 ) & 0xFF;
 745:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = ( tempVal& 0xFF );
 746:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 747:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 748:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_BPSK:
 749:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 4;
 750:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 751:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 752:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 753:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 754:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 755:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 756:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 757:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_LORA:
 758:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 4;
 759:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 760:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = modulationParams->Params.LoRa.Bandwidth;
 761:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = modulationParams->Params.LoRa.CodingRate;
 762:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 763:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 764:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 765:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 766:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 767:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_GMSK:
 768:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 5;
 769:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 770:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 771:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 772:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 773:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
ARM GAS  /tmp/cc1T7Vp8.s 			page 15


 774:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 775:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 776:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 777:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     default:
 778:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_NONE:
 779:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****       break;
 780:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 781:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 782:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 783:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
 784:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 785:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t n;
 786:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t crcVal = 0;
 787:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 788:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 789:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Check if required configuration corresponds to the stored packet type
 790:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // If not, silently update radio packet type
 791:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( PacketType != packetParams->PacketType )
 792:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 793:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_SetPacketType( packetParams->PacketType );
 794:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 795:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 796:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( packetParams->PacketType )
 797:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 798:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_GMSK:
 799:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_GFSK:
 800:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 802:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 803:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 804:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             crcVal = RADIO_CRC_2_BYTES;
 805:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 806:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 807:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 808:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 809:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 810:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             crcVal = RADIO_CRC_2_BYTES_INV;
 811:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 812:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         else
 813:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 814:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             crcVal = packetParams->Params.Gfsk.CrcLength;
 815:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 816:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 9;
 817:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 818:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.Gfsk.PreambleLength;
 819:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 820:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 821:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.Gfsk.AddrComp;
 822:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.Gfsk.HeaderType;
 823:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = packetParams->Params.Gfsk.PayloadLength;
 824:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = crcVal;
 825:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[8] = packetParams->Params.Gfsk.DcFree;
 826:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 827:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_BPSK:
 828:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 1;
 829:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = packetParams->Params.Bpsk.PayloadLength;
 830:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
ARM GAS  /tmp/cc1T7Vp8.s 			page 16


 831:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_LORA:
 832:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         n = 6;
 833:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 834:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.LoRa.PreambleLength;
 835:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 836:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = packetParams->Params.LoRa.PayloadLength;
 837:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.LoRa.CrcMode;
 838:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.LoRa.InvertIQ;
 839:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 840:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     default:
 841:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_NONE:
 842:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         return;
 843:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 844:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 845:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 846:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 847:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetCadParams( RadioLoRaCadSymbols_t cadSymbolNum, uint8_t cadDetPeak, uint8_t cadDetMin
 848:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 849:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[7];
 850:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 851:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )cadSymbolNum;
 852:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = cadDetPeak;
 853:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = cadDetMin;
 854:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )cadExitMode;
 855:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( cadTimeout >> 16 ) & 0xFF );
 856:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( ( cadTimeout >> 8 ) & 0xFF );
 857:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( cadTimeout & 0xFF );
 858:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
 859:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 860:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 861:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 862:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
 863:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 864:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 865:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 866:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = txBaseAddress;
 867:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = rxBaseAddress;
 868:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 869:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 870:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 871:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** RadioStatus_t SUBGRF_GetStatus( void )
 872:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 873:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t stat = 0;
 874:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioStatus_t status = { .Value = 0 };
 875:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 876:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_BEGIN: Read the Device Status by the GET_STATUS command (HAL limitations) */
 877:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadCommand( RADIO_GET_STATUS, &stat, 1 );
 878:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 879:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     status.Fields.CmdStatus = ( stat & ( 0x07 << 1 ) ) >> 1;
 880:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
 881:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return status;
 882:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 883:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 884:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** int8_t SUBGRF_GetRssiInst( void )
 885:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 886:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[1];
 887:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     int8_t rssi = 0;
ARM GAS  /tmp/cc1T7Vp8.s 			page 17


 888:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 889:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 890:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     rssi = -buf[0] >> 1;
 891:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return rssi;
 892:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 893:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 894:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
 895:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 896:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t status[2];
 897:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 898:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 899:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 900:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // In case of LORA fixed header, the payloadLength is obtained by reading
 901:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // the register REG_LR_PAYLOADLENGTH
 902:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LE
 903:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 904:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 905:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 906:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else
 907:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 908:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         *payloadLength = status[0];
 909:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 910:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     *rxStartBufferPointer = status[1];
 911:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 912:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 913:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
 914:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 915:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t status[3];
 916:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 917:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 918:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 919:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     pktStatus->packetType = SUBGRF_GetPacketType( );
 920:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( pktStatus->packetType )
 921:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 922:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case PACKET_TYPE_GFSK:
 923:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RxStatus = status[0];
 924:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 925:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 926:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.FreqError = 0;
 927:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 928:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 929:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case PACKET_TYPE_LORA:
 930:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 931:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // Returns SNR value [dB] rounded to the nearest integer value
 932:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 933:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 934:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.FreqError = FrequencyError;
 935:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 936:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 937:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
 938:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case PACKET_TYPE_NONE:
 939:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // In that specific case, we set everything in the pktStatus to zeros
 940:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // and reset the packet type accordingly
 941:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 942:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->packetType = PACKET_TYPE_NONE;
 943:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 944:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
ARM GAS  /tmp/cc1T7Vp8.s 			page 18


 945:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 946:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 947:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** RadioError_t SUBGRF_GetDeviceErrors( void )
 948:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 949:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t err[] = { 0, 0 };
 950:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioError_t error = { .Value = 0 };
 951:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 952:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_ReadCommand( RADIO_GET_ERROR, ( uint8_t * )err, 2 );
 953:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PaRamp     = ( err[0] & ( 1 << 0 ) ) >> 0;
 954:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllLock    = ( err[1] & ( 1 << 6 ) ) >> 6;
 955:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.XoscStart  = ( err[1] & ( 1 << 5 ) ) >> 5;
 956:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.ImgCalib   = ( err[1] & ( 1 << 4 ) ) >> 4;
 957:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.AdcCalib   = ( err[1] & ( 1 << 3 ) ) >> 3;
 958:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllCalib   = ( err[1] & ( 1 << 2 ) ) >> 2;
 959:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc13mCalib = ( err[1] & ( 1 << 1 ) ) >> 1;
 960:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc64kCalib = ( err[1] & ( 1 << 0 ) ) >> 0;
 961:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return error;
 962:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 963:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 964:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_ClearDeviceErrors( void )
 965:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 966:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2] = { 0x00, 0x00 };
 967:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CLR_ERROR, buf, 2 );
 968:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 969:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 970:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_ClearIrqStatus( uint16_t irq )
 971:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 972:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 973:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 974:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 975:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 976:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 977:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 978:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 979:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
 980:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 981:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 982:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 983:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 984:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint8_t SUBGRF_ReadRegister( uint16_t addr )
 985:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 986:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t data;
 987:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 988:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return data;
 989:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 990:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 991:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
 992:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 993:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 994:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 995:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 996:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 997:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 998:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
 999:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1000:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
1001:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
ARM GAS  /tmp/cc1T7Vp8.s 			page 19


1002:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
1003:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1004:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1005:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
1006:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1007:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
1008:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
1009:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
1010:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1011:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1012:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
1013:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1014:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
1015:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
1016:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
1017:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1018:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1019:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
1020:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                                         uint16_t Size )
1021:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
  27              		.loc 1 1021 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 1021 1 is_stmt 0 view .LVU1
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 1346     		mov	r3, r2
1022:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
  38              		.loc 1 1022 5 is_stmt 1 view .LVU2
  39              	.LBB38:
  40              	.LBI38:
  41              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  /tmp/cc1T7Vp8.s 			page 20


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  /tmp/cc1T7Vp8.s 			page 21


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
ARM GAS  /tmp/cc1T7Vp8.s 			page 22


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  /tmp/cc1T7Vp8.s 			page 23


 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc1T7Vp8.s 			page 24


 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc1T7Vp8.s 			page 25


 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1T7Vp8.s 			page 26


 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
ARM GAS  /tmp/cc1T7Vp8.s 			page 27


 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
  42              		.loc 2 449 31 view .LVU3
  43              	.LBB39:
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  44              		.loc 2 451 3 view .LVU4
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  45              		.loc 2 453 3 view .LVU5
  46              		.syntax unified
  47              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  48 0004 EFF31084 		MRS r4, primask
  49              	@ 0 "" 2
  50              	.LVL1:
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  51              		.loc 2 454 3 view .LVU6
  52              		.loc 2 454 3 is_stmt 0 view .LVU7
  53              		.thumb
  54              		.syntax unified
  55              	.LBE39:
  56              	.LBE38:
  57              		.loc 1 1022 5 is_stmt 1 view .LVU8
  58              	.LBB40:
  59              	.LBI40:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60              		.loc 2 207 27 view .LVU9
  61              	.LBB41:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62              		.loc 2 209 3 view .LVU10
ARM GAS  /tmp/cc1T7Vp8.s 			page 28


  63              		.syntax unified
  64              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  65 0008 72B6     		cpsid i
  66              	@ 0 "" 2
  67              		.thumb
  68              		.syntax unified
  69              	.LBE41:
  70              	.LBE40:
1023:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
  71              		.loc 1 1023 5 view .LVU11
  72 000a 0A46     		mov	r2, r1
  73              	.LVL2:
  74              		.loc 1 1023 5 is_stmt 0 view .LVU12
  75 000c 0146     		mov	r1, r0
  76              	.LVL3:
  77              		.loc 1 1023 5 view .LVU13
  78 000e 0348     		ldr	r0, .L3
  79              	.LVL4:
  80              		.loc 1 1023 5 view .LVU14
  81 0010 FFF7FEFF 		bl	HAL_SUBGHZ_ExecSetCmd
  82              	.LVL5:
1024:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
  83              		.loc 1 1024 5 is_stmt 1 view .LVU15
  84              	.LBB42:
  85              	.LBI42:
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
  86              		.loc 2 479 27 view .LVU16
  87              	.LBB43:
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  88              		.loc 2 481 3 view .LVU17
  89              		.syntax unified
  90              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cc1T7Vp8.s 			page 29


  91 0014 84F31088 		MSR primask, r4
  92              	@ 0 "" 2
  93              	.LVL6:
  94              		.loc 2 481 3 is_stmt 0 view .LVU18
  95              		.thumb
  96              		.syntax unified
  97              	.LBE43:
  98              	.LBE42:
1025:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
  99              		.loc 1 1025 1 view .LVU19
 100 0018 10BD     		pop	{r4, pc}
 101              	.LVL7:
 102              	.L4:
 103              		.loc 1 1025 1 view .LVU20
 104 001a 00BF     		.align	2
 105              	.L3:
 106 001c 00000000 		.word	hsubghz
 107              		.cfi_endproc
 108              	.LFE1167:
 110              		.section	.text.SUBGRF_ReadCommand,"ax",%progbits
 111              		.align	1
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu softvfp
 117              	SUBGRF_ReadCommand:
 118              	.LVL8:
 119              	.LFB1168:
1026:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1027:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
1028:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                                         uint16_t Size )
1029:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 120              		.loc 1 1029 1 is_stmt 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		.loc 1 1029 1 is_stmt 0 view .LVU22
 125 0000 10B5     		push	{r4, lr}
 126              	.LCFI1:
 127              		.cfi_def_cfa_offset 8
 128              		.cfi_offset 4, -8
 129              		.cfi_offset 14, -4
 130 0002 1346     		mov	r3, r2
1030:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 131              		.loc 1 1030 5 is_stmt 1 view .LVU23
 132              	.LBB44:
 133              	.LBI44:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 134              		.loc 2 449 31 view .LVU24
 135              	.LBB45:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 136              		.loc 2 451 3 view .LVU25
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 137              		.loc 2 453 3 view .LVU26
 138              		.syntax unified
 139              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 140 0004 EFF31084 		MRS r4, primask
ARM GAS  /tmp/cc1T7Vp8.s 			page 30


 141              	@ 0 "" 2
 142              	.LVL9:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 143              		.loc 2 454 3 view .LVU27
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144              		.loc 2 454 3 is_stmt 0 view .LVU28
 145              		.thumb
 146              		.syntax unified
 147              	.LBE45:
 148              	.LBE44:
 149              		.loc 1 1030 5 is_stmt 1 view .LVU29
 150              	.LBB46:
 151              	.LBI46:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 152              		.loc 2 207 27 view .LVU30
 153              	.LBB47:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 154              		.loc 2 209 3 view .LVU31
 155              		.syntax unified
 156              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 157 0008 72B6     		cpsid i
 158              	@ 0 "" 2
 159              		.thumb
 160              		.syntax unified
 161              	.LBE47:
 162              	.LBE46:
1031:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 163              		.loc 1 1031 5 view .LVU32
 164 000a 0A46     		mov	r2, r1
 165              	.LVL10:
 166              		.loc 1 1031 5 is_stmt 0 view .LVU33
 167 000c 0146     		mov	r1, r0
 168              	.LVL11:
 169              		.loc 1 1031 5 view .LVU34
 170 000e 0348     		ldr	r0, .L7
 171              	.LVL12:
 172              		.loc 1 1031 5 view .LVU35
 173 0010 FFF7FEFF 		bl	HAL_SUBGHZ_ExecGetCmd
 174              	.LVL13:
1032:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 175              		.loc 1 1032 5 is_stmt 1 view .LVU36
 176              	.LBB48:
 177              	.LBI48:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 178              		.loc 2 479 27 view .LVU37
 179              	.LBB49:
 180              		.loc 2 481 3 view .LVU38
 181              		.syntax unified
 182              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 183 0014 84F31088 		MSR primask, r4
 184              	@ 0 "" 2
 185              	.LVL14:
 186              		.loc 2 481 3 is_stmt 0 view .LVU39
 187              		.thumb
 188              		.syntax unified
 189              	.LBE49:
 190              	.LBE48:
ARM GAS  /tmp/cc1T7Vp8.s 			page 31


1033:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 191              		.loc 1 1033 1 view .LVU40
 192 0018 10BD     		pop	{r4, pc}
 193              	.LVL15:
 194              	.L8:
 195              		.loc 1 1033 1 view .LVU41
 196 001a 00BF     		.align	2
 197              	.L7:
 198 001c 00000000 		.word	hsubghz
 199              		.cfi_endproc
 200              	.LFE1168:
 202              		.section	.text.SUBGRF_GetOperatingMode,"ax",%progbits
 203              		.align	1
 204              		.global	SUBGRF_GetOperatingMode
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu softvfp
 210              	SUBGRF_GetOperatingMode:
 211              	.LFB1117:
 250:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return OperatingMode;
 212              		.loc 1 250 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 251:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 217              		.loc 1 251 5 view .LVU43
 252:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 218              		.loc 1 252 1 is_stmt 0 view .LVU44
 219 0000 014B     		ldr	r3, .L10
 220 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 221 0004 7047     		bx	lr
 222              	.L11:
 223 0006 00BF     		.align	2
 224              	.L10:
 225 0008 00000000 		.word	.LANCHOR0
 226              		.cfi_endproc
 227              	.LFE1117:
 229              		.section	.text.SUBGRF_SetStandby,"ax",%progbits
 230              		.align	1
 231              		.global	SUBGRF_SetStandby
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu softvfp
 237              	SUBGRF_SetStandby:
 238              	.LVL16:
 239              	.LFB1127:
 379:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 240              		.loc 1 379 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 379:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 244              		.loc 1 379 1 is_stmt 0 view .LVU46
 245 0000 00B5     		push	{lr}
ARM GAS  /tmp/cc1T7Vp8.s 			page 32


 246              	.LCFI2:
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 14, -4
 249 0002 83B0     		sub	sp, sp, #12
 250              	.LCFI3:
 251              		.cfi_def_cfa_offset 16
 252 0004 8DF80700 		strb	r0, [sp, #7]
 380:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( standbyConfig == STDBY_RC )
 253              		.loc 1 380 5 is_stmt 1 view .LVU47
 254 0008 0122     		movs	r2, #1
 255 000a 0DF10701 		add	r1, sp, #7
 256 000e 8020     		movs	r0, #128
 257              	.LVL17:
 380:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( standbyConfig == STDBY_RC )
 258              		.loc 1 380 5 is_stmt 0 view .LVU48
 259 0010 FFF7FEFF 		bl	SUBGRF_WriteCommand
 260              	.LVL18:
 381:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 261              		.loc 1 381 5 is_stmt 1 view .LVU49
 381:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 262              		.loc 1 381 23 is_stmt 0 view .LVU50
 263 0014 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 381:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 264              		.loc 1 381 7 view .LVU51
 265 0018 2BB9     		cbnz	r3, .L13
 383:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 266              		.loc 1 383 9 is_stmt 1 view .LVU52
 383:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 267              		.loc 1 383 23 is_stmt 0 view .LVU53
 268 001a 054B     		ldr	r3, .L16
 269 001c 0122     		movs	r2, #1
 270 001e 1A70     		strb	r2, [r3]
 271              	.L12:
 389:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 272              		.loc 1 389 1 view .LVU54
 273 0020 03B0     		add	sp, sp, #12
 274              	.LCFI4:
 275              		.cfi_remember_state
 276              		.cfi_def_cfa_offset 4
 277              		@ sp needed
 278 0022 5DF804FB 		ldr	pc, [sp], #4
 279              	.L13:
 280              	.LCFI5:
 281              		.cfi_restore_state
 387:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 282              		.loc 1 387 9 is_stmt 1 view .LVU55
 387:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 283              		.loc 1 387 23 is_stmt 0 view .LVU56
 284 0026 024B     		ldr	r3, .L16
 285 0028 0222     		movs	r2, #2
 286 002a 1A70     		strb	r2, [r3]
 389:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 287              		.loc 1 389 1 view .LVU57
 288 002c F8E7     		b	.L12
 289              	.L17:
 290 002e 00BF     		.align	2
 291              	.L16:
ARM GAS  /tmp/cc1T7Vp8.s 			page 33


 292 0030 00000000 		.word	.LANCHOR0
 293              		.cfi_endproc
 294              	.LFE1127:
 296              		.section	.text.SUBGRF_SetFs,"ax",%progbits
 297              		.align	1
 298              		.global	SUBGRF_SetFs
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 302              		.fpu softvfp
 304              	SUBGRF_SetFs:
 305              	.LFB1128:
 392:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
 306              		.loc 1 392 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310 0000 08B5     		push	{r3, lr}
 311              	.LCFI6:
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 3, -8
 314              		.cfi_offset 14, -4
 393:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_FS;
 315              		.loc 1 393 5 view .LVU59
 316 0002 0022     		movs	r2, #0
 317 0004 1146     		mov	r1, r2
 318 0006 C120     		movs	r0, #193
 319 0008 FFF7FEFF 		bl	SUBGRF_WriteCommand
 320              	.LVL19:
 394:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 321              		.loc 1 394 5 view .LVU60
 394:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 322              		.loc 1 394 19 is_stmt 0 view .LVU61
 323 000c 014B     		ldr	r3, .L20
 324 000e 0322     		movs	r2, #3
 325 0010 1A70     		strb	r2, [r3]
 395:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 326              		.loc 1 395 1 view .LVU62
 327 0012 08BD     		pop	{r3, pc}
 328              	.L21:
 329              		.align	2
 330              	.L20:
 331 0014 00000000 		.word	.LANCHOR0
 332              		.cfi_endproc
 333              	.LFE1128:
 335              		.section	.text.SUBGRF_SetTx,"ax",%progbits
 336              		.align	1
 337              		.global	SUBGRF_SetTx
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 341              		.fpu softvfp
 343              	SUBGRF_SetTx:
 344              	.LVL20:
 345              	.LFB1129:
 398:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 346              		.loc 1 398 1 is_stmt 1 view -0
ARM GAS  /tmp/cc1T7Vp8.s 			page 34


 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 8
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 398:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 350              		.loc 1 398 1 is_stmt 0 view .LVU64
 351 0000 00B5     		push	{lr}
 352              	.LCFI7:
 353              		.cfi_def_cfa_offset 4
 354              		.cfi_offset 14, -4
 355 0002 83B0     		sub	sp, sp, #12
 356              	.LCFI8:
 357              		.cfi_def_cfa_offset 16
 399:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 358              		.loc 1 399 5 is_stmt 1 view .LVU65
 401:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 359              		.loc 1 401 5 view .LVU66
 401:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 360              		.loc 1 401 19 is_stmt 0 view .LVU67
 361 0004 0A4B     		ldr	r3, .L24
 362 0006 0422     		movs	r2, #4
 363 0008 1A70     		strb	r2, [r3]
 403:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 364              		.loc 1 403 5 is_stmt 1 view .LVU68
 403:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 365              		.loc 1 403 14 is_stmt 0 view .LVU69
 366 000a C0F30743 		ubfx	r3, r0, #16, #8
 403:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 367              		.loc 1 403 12 view .LVU70
 368 000e 8DF80430 		strb	r3, [sp, #4]
 404:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 369              		.loc 1 404 5 is_stmt 1 view .LVU71
 404:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 370              		.loc 1 404 14 is_stmt 0 view .LVU72
 371 0012 C0F30723 		ubfx	r3, r0, #8, #8
 404:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 372              		.loc 1 404 12 view .LVU73
 373 0016 8DF80530 		strb	r3, [sp, #5]
 405:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 374              		.loc 1 405 5 is_stmt 1 view .LVU74
 405:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 375              		.loc 1 405 12 is_stmt 0 view .LVU75
 376 001a 8DF80600 		strb	r0, [sp, #6]
 406:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 377              		.loc 1 406 5 is_stmt 1 view .LVU76
 378 001e 0322     		movs	r2, #3
 379 0020 01A9     		add	r1, sp, #4
 380 0022 8320     		movs	r0, #131
 381              	.LVL21:
 406:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 382              		.loc 1 406 5 is_stmt 0 view .LVU77
 383 0024 FFF7FEFF 		bl	SUBGRF_WriteCommand
 384              	.LVL22:
 407:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 385              		.loc 1 407 1 view .LVU78
 386 0028 03B0     		add	sp, sp, #12
 387              	.LCFI9:
 388              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cc1T7Vp8.s 			page 35


 389              		@ sp needed
 390 002a 5DF804FB 		ldr	pc, [sp], #4
 391              	.L25:
 392 002e 00BF     		.align	2
 393              	.L24:
 394 0030 00000000 		.word	.LANCHOR0
 395              		.cfi_endproc
 396              	.LFE1129:
 398              		.section	.text.SUBGRF_SetRx,"ax",%progbits
 399              		.align	1
 400              		.global	SUBGRF_SetRx
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu softvfp
 406              	SUBGRF_SetRx:
 407              	.LVL23:
 408              	.LFB1130:
 410:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 409              		.loc 1 410 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 8
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 410:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 413              		.loc 1 410 1 is_stmt 0 view .LVU80
 414 0000 00B5     		push	{lr}
 415              	.LCFI10:
 416              		.cfi_def_cfa_offset 4
 417              		.cfi_offset 14, -4
 418 0002 83B0     		sub	sp, sp, #12
 419              	.LCFI11:
 420              		.cfi_def_cfa_offset 16
 411:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 421              		.loc 1 411 5 is_stmt 1 view .LVU81
 413:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 422              		.loc 1 413 5 view .LVU82
 413:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 423              		.loc 1 413 19 is_stmt 0 view .LVU83
 424 0004 0A4B     		ldr	r3, .L28
 425 0006 0522     		movs	r2, #5
 426 0008 1A70     		strb	r2, [r3]
 415:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 427              		.loc 1 415 5 is_stmt 1 view .LVU84
 415:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 428              		.loc 1 415 14 is_stmt 0 view .LVU85
 429 000a C0F30743 		ubfx	r3, r0, #16, #8
 415:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 430              		.loc 1 415 12 view .LVU86
 431 000e 8DF80430 		strb	r3, [sp, #4]
 416:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 432              		.loc 1 416 5 is_stmt 1 view .LVU87
 416:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 433              		.loc 1 416 14 is_stmt 0 view .LVU88
 434 0012 C0F30723 		ubfx	r3, r0, #8, #8
 416:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 435              		.loc 1 416 12 view .LVU89
 436 0016 8DF80530 		strb	r3, [sp, #5]
ARM GAS  /tmp/cc1T7Vp8.s 			page 36


 417:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 437              		.loc 1 417 5 is_stmt 1 view .LVU90
 417:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 438              		.loc 1 417 12 is_stmt 0 view .LVU91
 439 001a 8DF80600 		strb	r0, [sp, #6]
 418:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 440              		.loc 1 418 5 is_stmt 1 view .LVU92
 441 001e 0322     		movs	r2, #3
 442 0020 01A9     		add	r1, sp, #4
 443 0022 8220     		movs	r0, #130
 444              	.LVL24:
 418:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 445              		.loc 1 418 5 is_stmt 0 view .LVU93
 446 0024 FFF7FEFF 		bl	SUBGRF_WriteCommand
 447              	.LVL25:
 419:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 448              		.loc 1 419 1 view .LVU94
 449 0028 03B0     		add	sp, sp, #12
 450              	.LCFI12:
 451              		.cfi_def_cfa_offset 4
 452              		@ sp needed
 453 002a 5DF804FB 		ldr	pc, [sp], #4
 454              	.L29:
 455 002e 00BF     		.align	2
 456              	.L28:
 457 0030 00000000 		.word	.LANCHOR0
 458              		.cfi_endproc
 459              	.LFE1130:
 461              		.section	.text.SUBGRF_SetRxDutyCycle,"ax",%progbits
 462              		.align	1
 463              		.global	SUBGRF_SetRxDutyCycle
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu softvfp
 469              	SUBGRF_SetRxDutyCycle:
 470              	.LVL26:
 471              	.LFB1132:
 438:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[6];
 472              		.loc 1 438 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 8
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 438:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[6];
 476              		.loc 1 438 1 is_stmt 0 view .LVU96
 477 0000 00B5     		push	{lr}
 478              	.LCFI13:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 14, -4
 481 0002 83B0     		sub	sp, sp, #12
 482              	.LCFI14:
 483              		.cfi_def_cfa_offset 16
 439:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 484              		.loc 1 439 5 is_stmt 1 view .LVU97
 441:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 485              		.loc 1 441 5 view .LVU98
 441:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
ARM GAS  /tmp/cc1T7Vp8.s 			page 37


 486              		.loc 1 441 14 is_stmt 0 view .LVU99
 487 0004 C0F30743 		ubfx	r3, r0, #16, #8
 441:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 488              		.loc 1 441 12 view .LVU100
 489 0008 8DF80030 		strb	r3, [sp]
 442:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( rxTime & 0xFF );
 490              		.loc 1 442 5 is_stmt 1 view .LVU101
 442:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( rxTime & 0xFF );
 491              		.loc 1 442 14 is_stmt 0 view .LVU102
 492 000c C0F30723 		ubfx	r3, r0, #8, #8
 442:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( rxTime & 0xFF );
 493              		.loc 1 442 12 view .LVU103
 494 0010 8DF80130 		strb	r3, [sp, #1]
 443:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 495              		.loc 1 443 5 is_stmt 1 view .LVU104
 443:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 496              		.loc 1 443 12 is_stmt 0 view .LVU105
 497 0014 8DF80200 		strb	r0, [sp, #2]
 444:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 498              		.loc 1 444 5 is_stmt 1 view .LVU106
 444:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 499              		.loc 1 444 14 is_stmt 0 view .LVU107
 500 0018 C1F30743 		ubfx	r3, r1, #16, #8
 444:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 501              		.loc 1 444 12 view .LVU108
 502 001c 8DF80330 		strb	r3, [sp, #3]
 445:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( sleepTime & 0xFF );
 503              		.loc 1 445 5 is_stmt 1 view .LVU109
 445:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( sleepTime & 0xFF );
 504              		.loc 1 445 14 is_stmt 0 view .LVU110
 505 0020 C1F30723 		ubfx	r3, r1, #8, #8
 445:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( sleepTime & 0xFF );
 506              		.loc 1 445 12 view .LVU111
 507 0024 8DF80430 		strb	r3, [sp, #4]
 446:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 508              		.loc 1 446 5 is_stmt 1 view .LVU112
 446:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 509              		.loc 1 446 12 is_stmt 0 view .LVU113
 510 0028 8DF80510 		strb	r1, [sp, #5]
 447:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_RX_DC;
 511              		.loc 1 447 5 is_stmt 1 view .LVU114
 512 002c 0622     		movs	r2, #6
 513 002e 6946     		mov	r1, sp
 514              	.LVL27:
 447:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_RX_DC;
 515              		.loc 1 447 5 is_stmt 0 view .LVU115
 516 0030 9420     		movs	r0, #148
 517              	.LVL28:
 447:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_RX_DC;
 518              		.loc 1 447 5 view .LVU116
 519 0032 FFF7FEFF 		bl	SUBGRF_WriteCommand
 520              	.LVL29:
 448:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 521              		.loc 1 448 5 is_stmt 1 view .LVU117
 448:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 522              		.loc 1 448 19 is_stmt 0 view .LVU118
 523 0036 034B     		ldr	r3, .L32
ARM GAS  /tmp/cc1T7Vp8.s 			page 38


 524 0038 0622     		movs	r2, #6
 525 003a 1A70     		strb	r2, [r3]
 449:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 526              		.loc 1 449 1 view .LVU119
 527 003c 03B0     		add	sp, sp, #12
 528              	.LCFI15:
 529              		.cfi_def_cfa_offset 4
 530              		@ sp needed
 531 003e 5DF804FB 		ldr	pc, [sp], #4
 532              	.L33:
 533 0042 00BF     		.align	2
 534              	.L32:
 535 0044 00000000 		.word	.LANCHOR0
 536              		.cfi_endproc
 537              	.LFE1132:
 539              		.section	.text.SUBGRF_SetCad,"ax",%progbits
 540              		.align	1
 541              		.global	SUBGRF_SetCad
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 545              		.fpu softvfp
 547              	SUBGRF_SetCad:
 548              	.LFB1133:
 452:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 549              		.loc 1 452 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553 0000 08B5     		push	{r3, lr}
 554              	.LCFI16:
 555              		.cfi_def_cfa_offset 8
 556              		.cfi_offset 3, -8
 557              		.cfi_offset 14, -4
 453:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 558              		.loc 1 453 5 view .LVU121
 559 0002 0022     		movs	r2, #0
 560 0004 1146     		mov	r1, r2
 561 0006 C520     		movs	r0, #197
 562 0008 FFF7FEFF 		bl	SUBGRF_WriteCommand
 563              	.LVL30:
 454:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 564              		.loc 1 454 5 view .LVU122
 454:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 565              		.loc 1 454 19 is_stmt 0 view .LVU123
 566 000c 014B     		ldr	r3, .L36
 567 000e 0722     		movs	r2, #7
 568 0010 1A70     		strb	r2, [r3]
 455:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 569              		.loc 1 455 1 view .LVU124
 570 0012 08BD     		pop	{r3, pc}
 571              	.L37:
 572              		.align	2
 573              	.L36:
 574 0014 00000000 		.word	.LANCHOR0
 575              		.cfi_endproc
 576              	.LFE1133:
ARM GAS  /tmp/cc1T7Vp8.s 			page 39


 578              		.section	.text.SUBGRF_SetTxContinuousWave,"ax",%progbits
 579              		.align	1
 580              		.global	SUBGRF_SetTxContinuousWave
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 584              		.fpu softvfp
 586              	SUBGRF_SetTxContinuousWave:
 587              	.LFB1134:
 458:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 588              		.loc 1 458 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592 0000 08B5     		push	{r3, lr}
 593              	.LCFI17:
 594              		.cfi_def_cfa_offset 8
 595              		.cfi_offset 3, -8
 596              		.cfi_offset 14, -4
 459:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 597              		.loc 1 459 5 view .LVU126
 598 0002 0022     		movs	r2, #0
 599 0004 1146     		mov	r1, r2
 600 0006 D120     		movs	r0, #209
 601 0008 FFF7FEFF 		bl	SUBGRF_WriteCommand
 602              	.LVL31:
 460:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 603              		.loc 1 460 1 is_stmt 0 view .LVU127
 604 000c 08BD     		pop	{r3, pc}
 605              		.cfi_endproc
 606              	.LFE1134:
 608              		.section	.text.SUBGRF_SetTxInfinitePreamble,"ax",%progbits
 609              		.align	1
 610              		.global	SUBGRF_SetTxInfinitePreamble
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 614              		.fpu softvfp
 616              	SUBGRF_SetTxInfinitePreamble:
 617              	.LFB1135:
 463:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 618              		.loc 1 463 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622 0000 08B5     		push	{r3, lr}
 623              	.LCFI18:
 624              		.cfi_def_cfa_offset 8
 625              		.cfi_offset 3, -8
 626              		.cfi_offset 14, -4
 464:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 627              		.loc 1 464 5 view .LVU129
 628 0002 0022     		movs	r2, #0
 629 0004 1146     		mov	r1, r2
 630 0006 D220     		movs	r0, #210
 631 0008 FFF7FEFF 		bl	SUBGRF_WriteCommand
 632              	.LVL32:
ARM GAS  /tmp/cc1T7Vp8.s 			page 40


 465:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 633              		.loc 1 465 1 is_stmt 0 view .LVU130
 634 000c 08BD     		pop	{r3, pc}
 635              		.cfi_endproc
 636              	.LFE1135:
 638              		.section	.text.SUBGRF_SetStopRxTimerOnPreambleDetect,"ax",%progbits
 639              		.align	1
 640              		.global	SUBGRF_SetStopRxTimerOnPreambleDetect
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu softvfp
 646              	SUBGRF_SetStopRxTimerOnPreambleDetect:
 647              	.LVL33:
 648              	.LFB1136:
 468:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 649              		.loc 1 468 1 is_stmt 1 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 8
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 468:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 653              		.loc 1 468 1 is_stmt 0 view .LVU132
 654 0000 00B5     		push	{lr}
 655              	.LCFI19:
 656              		.cfi_def_cfa_offset 4
 657              		.cfi_offset 14, -4
 658 0002 83B0     		sub	sp, sp, #12
 659              	.LCFI20:
 660              		.cfi_def_cfa_offset 16
 661 0004 8DF80700 		strb	r0, [sp, #7]
 469:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 662              		.loc 1 469 5 is_stmt 1 view .LVU133
 663 0008 0122     		movs	r2, #1
 664 000a 0DF10701 		add	r1, sp, #7
 665 000e 9F20     		movs	r0, #159
 666              	.LVL34:
 469:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 667              		.loc 1 469 5 is_stmt 0 view .LVU134
 668 0010 FFF7FEFF 		bl	SUBGRF_WriteCommand
 669              	.LVL35:
 470:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 670              		.loc 1 470 1 view .LVU135
 671 0014 03B0     		add	sp, sp, #12
 672              	.LCFI21:
 673              		.cfi_def_cfa_offset 4
 674              		@ sp needed
 675 0016 5DF804FB 		ldr	pc, [sp], #4
 676              		.cfi_endproc
 677              	.LFE1136:
 679              		.section	.text.SUBGRF_SetRegulatorMode,"ax",%progbits
 680              		.align	1
 681              		.global	SUBGRF_SetRegulatorMode
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 685              		.fpu softvfp
 687              	SUBGRF_SetRegulatorMode:
ARM GAS  /tmp/cc1T7Vp8.s 			page 41


 688              	.LFB1138:
 494:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
 689              		.loc 1 494 1 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 8
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 693 0000 00B5     		push	{lr}
 694              	.LCFI22:
 695              		.cfi_def_cfa_offset 4
 696              		.cfi_offset 14, -4
 697 0002 83B0     		sub	sp, sp, #12
 698              	.LCFI23:
 699              		.cfi_def_cfa_offset 16
 496:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 700              		.loc 1 496 5 view .LVU137
 498:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 701              		.loc 1 498 5 view .LVU138
 498:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 702              		.loc 1 498 19 is_stmt 0 view .LVU139
 703 0004 FFF7FEFF 		bl	RBI_IsDCDC
 704              	.LVL36:
 498:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 705              		.loc 1 498 8 view .LVU140
 706 0008 0128     		cmp	r0, #1
 707 000a 0BD0     		beq	.L48
 504:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 708              		.loc 1 504 9 is_stmt 1 view .LVU141
 504:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 709              		.loc 1 504 14 is_stmt 0 view .LVU142
 710 000c 0023     		movs	r3, #0
 711 000e 8DF80730 		strb	r3, [sp, #7]
 712              	.L46:
 507:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 713              		.loc 1 507 5 is_stmt 1 view .LVU143
 714 0012 0122     		movs	r2, #1
 715 0014 0DF10701 		add	r1, sp, #7
 716 0018 9620     		movs	r0, #150
 717 001a FFF7FEFF 		bl	SUBGRF_WriteCommand
 718              	.LVL37:
 508:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 719              		.loc 1 508 1 is_stmt 0 view .LVU144
 720 001e 03B0     		add	sp, sp, #12
 721              	.LCFI24:
 722              		.cfi_remember_state
 723              		.cfi_def_cfa_offset 4
 724              		@ sp needed
 725 0020 5DF804FB 		ldr	pc, [sp], #4
 726              	.L48:
 727              	.LCFI25:
 728              		.cfi_restore_state
 500:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 729              		.loc 1 500 9 is_stmt 1 view .LVU145
 500:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 730              		.loc 1 500 14 is_stmt 0 view .LVU146
 731 0024 0123     		movs	r3, #1
 732 0026 8DF80730 		strb	r3, [sp, #7]
 733 002a F2E7     		b	.L46
ARM GAS  /tmp/cc1T7Vp8.s 			page 42


 734              		.cfi_endproc
 735              	.LFE1138:
 737              		.section	.text.SUBGRF_Calibrate,"ax",%progbits
 738              		.align	1
 739              		.global	SUBGRF_Calibrate
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 743              		.fpu softvfp
 745              	SUBGRF_Calibrate:
 746              	.LVL38:
 747              	.LFB1139:
 511:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 748              		.loc 1 511 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 8
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 511:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 752              		.loc 1 511 1 is_stmt 0 view .LVU148
 753 0000 00B5     		push	{lr}
 754              	.LCFI26:
 755              		.cfi_def_cfa_offset 4
 756              		.cfi_offset 14, -4
 757 0002 83B0     		sub	sp, sp, #12
 758              	.LCFI27:
 759              		.cfi_def_cfa_offset 16
 512:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 760              		.loc 1 512 5 is_stmt 1 view .LVU149
 512:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 761              		.loc 1 512 64 is_stmt 0 view .LVU150
 762 0004 00F04003 		and	r3, r0, #64
 513:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 763              		.loc 1 513 69 view .LVU151
 764 0008 00F02002 		and	r2, r0, #32
 512:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 765              		.loc 1 512 71 view .LVU152
 766 000c 1343     		orrs	r3, r3, r2
 514:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 767              		.loc 1 514 69 view .LVU153
 768 000e 00F01002 		and	r2, r0, #16
 513:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 769              		.loc 1 513 76 view .LVU154
 770 0012 1343     		orrs	r3, r3, r2
 515:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 771              		.loc 1 515 69 view .LVU155
 772 0014 00F00802 		and	r2, r0, #8
 514:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 773              		.loc 1 514 76 view .LVU156
 774 0018 1343     		orrs	r3, r3, r2
 516:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 775              		.loc 1 516 64 view .LVU157
 776 001a 00F00402 		and	r2, r0, #4
 515:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 777              		.loc 1 515 76 view .LVU158
 778 001e 1343     		orrs	r3, r3, r2
 517:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 779              		.loc 1 517 66 view .LVU159
ARM GAS  /tmp/cc1T7Vp8.s 			page 43


 780 0020 00F00202 		and	r2, r0, #2
 516:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 781              		.loc 1 516 71 view .LVU160
 782 0024 1343     		orrs	r3, r3, r2
 518:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 783              		.loc 1 518 53 view .LVU161
 784 0026 00F00100 		and	r0, r0, #1
 785              	.LVL39:
 517:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 786              		.loc 1 517 73 view .LVU162
 787 002a 1843     		orrs	r0, r0, r3
 512:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 788              		.loc 1 512 13 view .LVU163
 789 002c 8DF80700 		strb	r0, [sp, #7]
 520:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 790              		.loc 1 520 5 is_stmt 1 view .LVU164
 791 0030 0122     		movs	r2, #1
 792 0032 0DF10701 		add	r1, sp, #7
 793 0036 8920     		movs	r0, #137
 794 0038 FFF7FEFF 		bl	SUBGRF_WriteCommand
 795              	.LVL40:
 521:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 796              		.loc 1 521 1 is_stmt 0 view .LVU165
 797 003c 03B0     		add	sp, sp, #12
 798              	.LCFI28:
 799              		.cfi_def_cfa_offset 4
 800              		@ sp needed
 801 003e 5DF804FB 		ldr	pc, [sp], #4
 802              		.cfi_endproc
 803              	.LFE1139:
 805              		.section	.text.SUBGRF_CalibrateImage,"ax",%progbits
 806              		.align	1
 807              		.global	SUBGRF_CalibrateImage
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 811              		.fpu softvfp
 813              	SUBGRF_CalibrateImage:
 814              	.LVL41:
 815              	.LFB1140:
 524:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t calFreq[2];
 816              		.loc 1 524 1 is_stmt 1 view -0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 8
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 524:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t calFreq[2];
 820              		.loc 1 524 1 is_stmt 0 view .LVU167
 821 0000 00B5     		push	{lr}
 822              	.LCFI29:
 823              		.cfi_def_cfa_offset 4
 824              		.cfi_offset 14, -4
 825 0002 83B0     		sub	sp, sp, #12
 826              	.LCFI30:
 827              		.cfi_def_cfa_offset 16
 525:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 828              		.loc 1 525 5 is_stmt 1 view .LVU168
 527:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
ARM GAS  /tmp/cc1T7Vp8.s 			page 44


 829              		.loc 1 527 5 view .LVU169
 527:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 830              		.loc 1 527 7 is_stmt 0 view .LVU170
 831 0004 1C4B     		ldr	r3, .L58
 832 0006 9842     		cmp	r0, r3
 833 0008 0DD9     		bls	.L52
 529:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xE9;
 834              		.loc 1 529 9 is_stmt 1 view .LVU171
 529:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xE9;
 835              		.loc 1 529 20 is_stmt 0 view .LVU172
 836 000a E123     		movs	r3, #225
 837 000c 8DF80430 		strb	r3, [sp, #4]
 530:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 838              		.loc 1 530 9 is_stmt 1 view .LVU173
 530:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 839              		.loc 1 530 20 is_stmt 0 view .LVU174
 840 0010 E923     		movs	r3, #233
 841 0012 8DF80530 		strb	r3, [sp, #5]
 842              	.L53:
 552:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 843              		.loc 1 552 5 is_stmt 1 view .LVU175
 844 0016 0222     		movs	r2, #2
 845 0018 01A9     		add	r1, sp, #4
 846 001a 9820     		movs	r0, #152
 847              	.LVL42:
 552:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 848              		.loc 1 552 5 is_stmt 0 view .LVU176
 849 001c FFF7FEFF 		bl	SUBGRF_WriteCommand
 850              	.LVL43:
 553:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 851              		.loc 1 553 1 view .LVU177
 852 0020 03B0     		add	sp, sp, #12
 853              	.LCFI31:
 854              		.cfi_remember_state
 855              		.cfi_def_cfa_offset 4
 856              		@ sp needed
 857 0022 5DF804FB 		ldr	pc, [sp], #4
 858              	.LVL44:
 859              	.L52:
 860              	.LCFI32:
 861              		.cfi_restore_state
 532:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 862              		.loc 1 532 10 is_stmt 1 view .LVU178
 532:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 863              		.loc 1 532 12 is_stmt 0 view .LVU179
 864 0026 154B     		ldr	r3, .L58+4
 865 0028 9842     		cmp	r0, r3
 866 002a 06D9     		bls	.L54
 534:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xDB;
 867              		.loc 1 534 9 is_stmt 1 view .LVU180
 534:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xDB;
 868              		.loc 1 534 20 is_stmt 0 view .LVU181
 869 002c D723     		movs	r3, #215
 870 002e 8DF80430 		strb	r3, [sp, #4]
 535:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 871              		.loc 1 535 9 is_stmt 1 view .LVU182
 535:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
ARM GAS  /tmp/cc1T7Vp8.s 			page 45


 872              		.loc 1 535 20 is_stmt 0 view .LVU183
 873 0032 DB23     		movs	r3, #219
 874 0034 8DF80530 		strb	r3, [sp, #5]
 875 0038 EDE7     		b	.L53
 876              	.L54:
 537:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 877              		.loc 1 537 10 is_stmt 1 view .LVU184
 537:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 878              		.loc 1 537 12 is_stmt 0 view .LVU185
 879 003a 114B     		ldr	r3, .L58+8
 880 003c 9842     		cmp	r0, r3
 881 003e 06D9     		bls	.L55
 539:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xC5;
 882              		.loc 1 539 9 is_stmt 1 view .LVU186
 539:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0xC5;
 883              		.loc 1 539 20 is_stmt 0 view .LVU187
 884 0040 C123     		movs	r3, #193
 885 0042 8DF80430 		strb	r3, [sp, #4]
 540:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 886              		.loc 1 540 9 is_stmt 1 view .LVU188
 540:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 887              		.loc 1 540 20 is_stmt 0 view .LVU189
 888 0046 C523     		movs	r3, #197
 889 0048 8DF80530 		strb	r3, [sp, #5]
 890 004c E3E7     		b	.L53
 891              	.L55:
 542:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 892              		.loc 1 542 10 is_stmt 1 view .LVU190
 542:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 893              		.loc 1 542 12 is_stmt 0 view .LVU191
 894 004e 0D4B     		ldr	r3, .L58+12
 895 0050 9842     		cmp	r0, r3
 896 0052 06D9     		bls	.L56
 544:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0x81;
 897              		.loc 1 544 9 is_stmt 1 view .LVU192
 544:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0x81;
 898              		.loc 1 544 20 is_stmt 0 view .LVU193
 899 0054 7523     		movs	r3, #117
 900 0056 8DF80430 		strb	r3, [sp, #4]
 545:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 901              		.loc 1 545 9 is_stmt 1 view .LVU194
 545:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 902              		.loc 1 545 20 is_stmt 0 view .LVU195
 903 005a 8123     		movs	r3, #129
 904 005c 8DF80530 		strb	r3, [sp, #5]
 905 0060 D9E7     		b	.L53
 906              	.L56:
 547:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 907              		.loc 1 547 10 is_stmt 1 view .LVU196
 547:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 908              		.loc 1 547 12 is_stmt 0 view .LVU197
 909 0062 094B     		ldr	r3, .L58+16
 910 0064 9842     		cmp	r0, r3
 911 0066 D6D9     		bls	.L53
 549:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0x6F;
 912              		.loc 1 549 9 is_stmt 1 view .LVU198
 549:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calFreq[1] = 0x6F;
ARM GAS  /tmp/cc1T7Vp8.s 			page 46


 913              		.loc 1 549 20 is_stmt 0 view .LVU199
 914 0068 6B23     		movs	r3, #107
 915 006a 8DF80430 		strb	r3, [sp, #4]
 550:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 916              		.loc 1 550 9 is_stmt 1 view .LVU200
 550:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 917              		.loc 1 550 20 is_stmt 0 view .LVU201
 918 006e 6F23     		movs	r3, #111
 919 0070 8DF80530 		strb	r3, [sp, #5]
 920 0074 CFE7     		b	.L53
 921              	.L59:
 922 0076 00BF     		.align	2
 923              	.L58:
 924 0078 00E9A435 		.word	900000000
 925 007c 80F8A932 		.word	850000000
 926 0080 8044E52D 		.word	770000000
 927 0084 000B6B1B 		.word	460000000
 928 0088 40FC5419 		.word	425000000
 929              		.cfi_endproc
 930              	.LFE1140:
 932              		.section	.text.SUBGRF_SetPaConfig,"ax",%progbits
 933              		.align	1
 934              		.global	SUBGRF_SetPaConfig
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu softvfp
 940              	SUBGRF_SetPaConfig:
 941              	.LVL45:
 942              	.LFB1141:
 556:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 943              		.loc 1 556 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 8
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 556:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 947              		.loc 1 556 1 is_stmt 0 view .LVU203
 948 0000 00B5     		push	{lr}
 949              	.LCFI33:
 950              		.cfi_def_cfa_offset 4
 951              		.cfi_offset 14, -4
 952 0002 83B0     		sub	sp, sp, #12
 953              	.LCFI34:
 954              		.cfi_def_cfa_offset 16
 557:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 955              		.loc 1 557 5 is_stmt 1 view .LVU204
 559:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = hpMax;
 956              		.loc 1 559 5 view .LVU205
 559:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = hpMax;
 957              		.loc 1 559 12 is_stmt 0 view .LVU206
 958 0004 8DF80400 		strb	r0, [sp, #4]
 560:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = deviceSel;
 959              		.loc 1 560 5 is_stmt 1 view .LVU207
 560:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = deviceSel;
 960              		.loc 1 560 12 is_stmt 0 view .LVU208
 961 0008 8DF80510 		strb	r1, [sp, #5]
 561:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = paLut;
ARM GAS  /tmp/cc1T7Vp8.s 			page 47


 962              		.loc 1 561 5 is_stmt 1 view .LVU209
 561:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = paLut;
 963              		.loc 1 561 12 is_stmt 0 view .LVU210
 964 000c 8DF80620 		strb	r2, [sp, #6]
 562:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 965              		.loc 1 562 5 is_stmt 1 view .LVU211
 562:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 966              		.loc 1 562 12 is_stmt 0 view .LVU212
 967 0010 8DF80730 		strb	r3, [sp, #7]
 563:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 968              		.loc 1 563 5 is_stmt 1 view .LVU213
 969 0014 0422     		movs	r2, #4
 970              	.LVL46:
 563:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 971              		.loc 1 563 5 is_stmt 0 view .LVU214
 972 0016 0DEB0201 		add	r1, sp, r2
 973              	.LVL47:
 563:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 974              		.loc 1 563 5 view .LVU215
 975 001a 9520     		movs	r0, #149
 976              	.LVL48:
 563:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 977              		.loc 1 563 5 view .LVU216
 978 001c FFF7FEFF 		bl	SUBGRF_WriteCommand
 979              	.LVL49:
 564:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 980              		.loc 1 564 1 view .LVU217
 981 0020 03B0     		add	sp, sp, #12
 982              	.LCFI35:
 983              		.cfi_def_cfa_offset 4
 984              		@ sp needed
 985 0022 5DF804FB 		ldr	pc, [sp], #4
 986              		.cfi_endproc
 987              	.LFE1141:
 989              		.section	.text.SUBGRF_SetRxTxFallbackMode,"ax",%progbits
 990              		.align	1
 991              		.global	SUBGRF_SetRxTxFallbackMode
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 995              		.fpu softvfp
 997              	SUBGRF_SetRxTxFallbackMode:
 998              	.LVL50:
 999              	.LFB1142:
 567:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
 1000              		.loc 1 567 1 is_stmt 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 8
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 567:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
 1004              		.loc 1 567 1 is_stmt 0 view .LVU219
 1005 0000 00B5     		push	{lr}
 1006              	.LCFI36:
 1007              		.cfi_def_cfa_offset 4
 1008              		.cfi_offset 14, -4
 1009 0002 83B0     		sub	sp, sp, #12
 1010              	.LCFI37:
ARM GAS  /tmp/cc1T7Vp8.s 			page 48


 1011              		.cfi_def_cfa_offset 16
 1012 0004 8DF80700 		strb	r0, [sp, #7]
 568:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1013              		.loc 1 568 5 is_stmt 1 view .LVU220
 1014 0008 0122     		movs	r2, #1
 1015 000a 0DF10701 		add	r1, sp, #7
 1016 000e 9320     		movs	r0, #147
 1017              	.LVL51:
 568:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1018              		.loc 1 568 5 is_stmt 0 view .LVU221
 1019 0010 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1020              	.LVL52:
 569:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1021              		.loc 1 569 1 view .LVU222
 1022 0014 03B0     		add	sp, sp, #12
 1023              	.LCFI38:
 1024              		.cfi_def_cfa_offset 4
 1025              		@ sp needed
 1026 0016 5DF804FB 		ldr	pc, [sp], #4
 1027              		.cfi_endproc
 1028              	.LFE1142:
 1030              		.section	.text.SUBGRF_SetDioIrqParams,"ax",%progbits
 1031              		.align	1
 1032              		.global	SUBGRF_SetDioIrqParams
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1036              		.fpu softvfp
 1038              	SUBGRF_SetDioIrqParams:
 1039              	.LVL53:
 1040              	.LFB1143:
 572:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[8];
 1041              		.loc 1 572 1 is_stmt 1 view -0
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 8
 1044              		@ frame_needed = 0, uses_anonymous_args = 0
 572:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[8];
 1045              		.loc 1 572 1 is_stmt 0 view .LVU224
 1046 0000 00B5     		push	{lr}
 1047              	.LCFI39:
 1048              		.cfi_def_cfa_offset 4
 1049              		.cfi_offset 14, -4
 1050 0002 83B0     		sub	sp, sp, #12
 1051              	.LCFI40:
 1052              		.cfi_def_cfa_offset 16
 573:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1053              		.loc 1 573 5 is_stmt 1 view .LVU225
 575:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( irqMask & 0x00FF );
 1054              		.loc 1 575 5 view .LVU226
 575:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( irqMask & 0x00FF );
 1055              		.loc 1 575 14 is_stmt 0 view .LVU227
 1056 0004 4FEA102C 		lsr	ip, r0, #8
 575:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( irqMask & 0x00FF );
 1057              		.loc 1 575 12 view .LVU228
 1058 0008 8DF800C0 		strb	ip, [sp]
 576:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 1059              		.loc 1 576 5 is_stmt 1 view .LVU229
ARM GAS  /tmp/cc1T7Vp8.s 			page 49


 576:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 1060              		.loc 1 576 12 is_stmt 0 view .LVU230
 1061 000c 8DF80100 		strb	r0, [sp, #1]
 577:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 1062              		.loc 1 577 5 is_stmt 1 view .LVU231
 577:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 1063              		.loc 1 577 14 is_stmt 0 view .LVU232
 1064 0010 080A     		lsrs	r0, r1, #8
 1065              	.LVL54:
 577:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 1066              		.loc 1 577 12 view .LVU233
 1067 0012 8DF80200 		strb	r0, [sp, #2]
 578:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 1068              		.loc 1 578 5 is_stmt 1 view .LVU234
 578:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 1069              		.loc 1 578 12 is_stmt 0 view .LVU235
 1070 0016 8DF80310 		strb	r1, [sp, #3]
 579:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 1071              		.loc 1 579 5 is_stmt 1 view .LVU236
 579:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 1072              		.loc 1 579 14 is_stmt 0 view .LVU237
 1073 001a 110A     		lsrs	r1, r2, #8
 1074              	.LVL55:
 579:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 1075              		.loc 1 579 12 view .LVU238
 1076 001c 8DF80410 		strb	r1, [sp, #4]
 580:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 1077              		.loc 1 580 5 is_stmt 1 view .LVU239
 580:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 1078              		.loc 1 580 12 is_stmt 0 view .LVU240
 1079 0020 8DF80520 		strb	r2, [sp, #5]
 581:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 1080              		.loc 1 581 5 is_stmt 1 view .LVU241
 581:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 1081              		.loc 1 581 14 is_stmt 0 view .LVU242
 1082 0024 1A0A     		lsrs	r2, r3, #8
 1083              	.LVL56:
 581:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 1084              		.loc 1 581 12 view .LVU243
 1085 0026 8DF80620 		strb	r2, [sp, #6]
 582:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 1086              		.loc 1 582 5 is_stmt 1 view .LVU244
 582:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 1087              		.loc 1 582 12 is_stmt 0 view .LVU245
 1088 002a 8DF80730 		strb	r3, [sp, #7]
 583:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1089              		.loc 1 583 5 is_stmt 1 view .LVU246
 1090 002e 0822     		movs	r2, #8
 1091 0030 6946     		mov	r1, sp
 1092 0032 1046     		mov	r0, r2
 1093 0034 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1094              	.LVL57:
 584:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1095              		.loc 1 584 1 is_stmt 0 view .LVU247
 1096 0038 03B0     		add	sp, sp, #12
 1097              	.LCFI41:
 1098              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cc1T7Vp8.s 			page 50


 1099              		@ sp needed
 1100 003a 5DF804FB 		ldr	pc, [sp], #4
 1101              		.cfi_endproc
 1102              	.LFE1143:
 1104              		.section	.text.SUBGRF_GetIrqStatus,"ax",%progbits
 1105              		.align	1
 1106              		.global	SUBGRF_GetIrqStatus
 1107              		.syntax unified
 1108              		.thumb
 1109              		.thumb_func
 1110              		.fpu softvfp
 1112              	SUBGRF_GetIrqStatus:
 1113              	.LFB1144:
 587:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t irqStatus[2];
 1114              		.loc 1 587 1 is_stmt 1 view -0
 1115              		.cfi_startproc
 1116              		@ args = 0, pretend = 0, frame = 8
 1117              		@ frame_needed = 0, uses_anonymous_args = 0
 1118 0000 00B5     		push	{lr}
 1119              	.LCFI42:
 1120              		.cfi_def_cfa_offset 4
 1121              		.cfi_offset 14, -4
 1122 0002 83B0     		sub	sp, sp, #12
 1123              	.LCFI43:
 1124              		.cfi_def_cfa_offset 16
 588:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1125              		.loc 1 588 5 view .LVU249
 590:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return ( irqStatus[0] << 8 ) | irqStatus[1];
 1126              		.loc 1 590 5 view .LVU250
 1127 0004 0222     		movs	r2, #2
 1128 0006 01A9     		add	r1, sp, #4
 1129 0008 1220     		movs	r0, #18
 1130 000a FFF7FEFF 		bl	SUBGRF_ReadCommand
 1131              	.LVL58:
 591:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1132              		.loc 1 591 5 view .LVU251
 591:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1133              		.loc 1 591 23 is_stmt 0 view .LVU252
 1134 000e 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 591:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1135              		.loc 1 591 45 view .LVU253
 1136 0012 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 592:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1137              		.loc 1 592 1 view .LVU254
 1138 0016 43EA0020 		orr	r0, r3, r0, lsl #8
 1139 001a 03B0     		add	sp, sp, #12
 1140              	.LCFI44:
 1141              		.cfi_def_cfa_offset 4
 1142              		@ sp needed
 1143 001c 5DF804FB 		ldr	pc, [sp], #4
 1144              		.cfi_endproc
 1145              	.LFE1144:
 1147              		.section	.text.SUBGRF_SetTcxoMode,"ax",%progbits
 1148              		.align	1
 1149              		.global	SUBGRF_SetTcxoMode
 1150              		.syntax unified
 1151              		.thumb
ARM GAS  /tmp/cc1T7Vp8.s 			page 51


 1152              		.thumb_func
 1153              		.fpu softvfp
 1155              	SUBGRF_SetTcxoMode:
 1156              	.LVL59:
 1157              	.LFB1145:
 595:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 1158              		.loc 1 595 1 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 8
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 595:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 1162              		.loc 1 595 1 is_stmt 0 view .LVU256
 1163 0000 00B5     		push	{lr}
 1164              	.LCFI45:
 1165              		.cfi_def_cfa_offset 4
 1166              		.cfi_offset 14, -4
 1167 0002 83B0     		sub	sp, sp, #12
 1168              	.LCFI46:
 1169              		.cfi_def_cfa_offset 16
 596:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1170              		.loc 1 596 5 is_stmt 1 view .LVU257
 598:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 1171              		.loc 1 598 5 view .LVU258
 598:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 1172              		.loc 1 598 26 is_stmt 0 view .LVU259
 1173 0004 00F00700 		and	r0, r0, #7
 1174              	.LVL60:
 598:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 1175              		.loc 1 598 12 view .LVU260
 1176 0008 8DF80400 		strb	r0, [sp, #4]
 599:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 1177              		.loc 1 599 5 is_stmt 1 view .LVU261
 599:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 1178              		.loc 1 599 14 is_stmt 0 view .LVU262
 1179 000c C1F30743 		ubfx	r3, r1, #16, #8
 599:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 1180              		.loc 1 599 12 view .LVU263
 1181 0010 8DF80530 		strb	r3, [sp, #5]
 600:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( timeout & 0xFF );
 1182              		.loc 1 600 5 is_stmt 1 view .LVU264
 600:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( timeout & 0xFF );
 1183              		.loc 1 600 14 is_stmt 0 view .LVU265
 1184 0014 C1F30723 		ubfx	r3, r1, #8, #8
 600:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( timeout & 0xFF );
 1185              		.loc 1 600 12 view .LVU266
 1186 0018 8DF80630 		strb	r3, [sp, #6]
 601:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1187              		.loc 1 601 5 is_stmt 1 view .LVU267
 601:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1188              		.loc 1 601 12 is_stmt 0 view .LVU268
 1189 001c 8DF80710 		strb	r1, [sp, #7]
 603:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1190              		.loc 1 603 5 is_stmt 1 view .LVU269
 1191 0020 0422     		movs	r2, #4
 1192 0022 0DEB0201 		add	r1, sp, r2
 1193              	.LVL61:
 603:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
ARM GAS  /tmp/cc1T7Vp8.s 			page 52


 1194              		.loc 1 603 5 is_stmt 0 view .LVU270
 1195 0026 9720     		movs	r0, #151
 1196 0028 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1197              	.LVL62:
 604:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1198              		.loc 1 604 1 view .LVU271
 1199 002c 03B0     		add	sp, sp, #12
 1200              	.LCFI47:
 1201              		.cfi_def_cfa_offset 4
 1202              		@ sp needed
 1203 002e 5DF804FB 		ldr	pc, [sp], #4
 1204              		.cfi_endproc
 1205              	.LFE1145:
 1207              		.global	__aeabi_uldivmod
 1208              		.section	.text.SUBGRF_SetRfFrequency,"ax",%progbits
 1209              		.align	1
 1210              		.global	SUBGRF_SetRfFrequency
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1214              		.fpu softvfp
 1216              	SUBGRF_SetRfFrequency:
 1217              	.LVL63:
 1218              	.LFB1146:
 607:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 1219              		.loc 1 607 1 is_stmt 1 view -0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 8
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 607:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[4];
 1223              		.loc 1 607 1 is_stmt 0 view .LVU273
 1224 0000 10B5     		push	{r4, lr}
 1225              	.LCFI48:
 1226              		.cfi_def_cfa_offset 8
 1227              		.cfi_offset 4, -8
 1228              		.cfi_offset 14, -4
 1229 0002 82B0     		sub	sp, sp, #8
 1230              	.LCFI49:
 1231              		.cfi_def_cfa_offset 16
 1232 0004 0446     		mov	r4, r0
 608:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t chan = 0;
 1233              		.loc 1 608 5 is_stmt 1 view .LVU274
 609:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1234              		.loc 1 609 5 view .LVU275
 1235              	.LVL64:
 611:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 1236              		.loc 1 611 5 view .LVU276
 611:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 1237              		.loc 1 611 25 is_stmt 0 view .LVU277
 1238 0006 124B     		ldr	r3, .L74
 1239 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 611:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 1240              		.loc 1 611 7 view .LVU278
 1241 000a D3B1     		cbz	r3, .L73
 1242              	.LVL65:
 1243              	.L71:
 617:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
ARM GAS  /tmp/cc1T7Vp8.s 			page 53


 1244              		.loc 1 617 5 is_stmt 1 view .LVU279
 617:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 1245              		.loc 1 617 5 view .LVU280
 1246 000c 114A     		ldr	r2, .L74+4
 1247 000e 0023     		movs	r3, #0
 1248 0010 6006     		lsls	r0, r4, #25
 1249 0012 E109     		lsrs	r1, r4, #7
 1250 0014 FFF7FEFF 		bl	__aeabi_uldivmod
 1251              	.LVL66:
 617:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 1252              		.loc 1 617 5 view .LVU281
 619:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 1253              		.loc 1 619 5 view .LVU282
 619:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 1254              		.loc 1 619 14 is_stmt 0 view .LVU283
 1255 0018 030E     		lsrs	r3, r0, #24
 619:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 1256              		.loc 1 619 12 view .LVU284
 1257 001a 8DF80430 		strb	r3, [sp, #4]
 620:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 1258              		.loc 1 620 5 is_stmt 1 view .LVU285
 620:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 1259              		.loc 1 620 14 is_stmt 0 view .LVU286
 1260 001e C0F30743 		ubfx	r3, r0, #16, #8
 620:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 1261              		.loc 1 620 12 view .LVU287
 1262 0022 8DF80530 		strb	r3, [sp, #5]
 621:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( chan & 0xFF );
 1263              		.loc 1 621 5 is_stmt 1 view .LVU288
 621:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( chan & 0xFF );
 1264              		.loc 1 621 14 is_stmt 0 view .LVU289
 1265 0026 C0F30723 		ubfx	r3, r0, #8, #8
 621:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )( chan & 0xFF );
 1266              		.loc 1 621 12 view .LVU290
 1267 002a 8DF80630 		strb	r3, [sp, #6]
 622:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 1268              		.loc 1 622 5 is_stmt 1 view .LVU291
 622:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 1269              		.loc 1 622 12 is_stmt 0 view .LVU292
 1270 002e 8DF80700 		strb	r0, [sp, #7]
 623:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1271              		.loc 1 623 5 is_stmt 1 view .LVU293
 1272 0032 0422     		movs	r2, #4
 1273 0034 0DEB0201 		add	r1, sp, r2
 1274 0038 8620     		movs	r0, #134
 1275              	.LVL67:
 623:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1276              		.loc 1 623 5 is_stmt 0 view .LVU294
 1277 003a FFF7FEFF 		bl	SUBGRF_WriteCommand
 1278              	.LVL68:
 624:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1279              		.loc 1 624 1 view .LVU295
 1280 003e 02B0     		add	sp, sp, #8
 1281              	.LCFI50:
 1282              		.cfi_remember_state
 1283              		.cfi_def_cfa_offset 8
 1284              		@ sp needed
ARM GAS  /tmp/cc1T7Vp8.s 			page 54


 1285 0040 10BD     		pop	{r4, pc}
 1286              	.LVL69:
 1287              	.L73:
 1288              	.LCFI51:
 1289              		.cfi_restore_state
 613:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         ImageCalibrated = true;
 1290              		.loc 1 613 9 is_stmt 1 view .LVU296
 1291 0042 FFF7FEFF 		bl	SUBGRF_CalibrateImage
 1292              	.LVL70:
 614:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 1293              		.loc 1 614 9 view .LVU297
 614:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 1294              		.loc 1 614 25 is_stmt 0 view .LVU298
 1295 0046 024B     		ldr	r3, .L74
 1296 0048 0122     		movs	r2, #1
 1297 004a 1A70     		strb	r2, [r3]
 1298 004c DEE7     		b	.L71
 1299              	.L75:
 1300 004e 00BF     		.align	2
 1301              	.L74:
 1302 0050 00000000 		.word	.LANCHOR1
 1303 0054 0048E801 		.word	32000000
 1304              		.cfi_endproc
 1305              	.LFE1146:
 1307              		.section	.text.SUBGRF_GetPacketType,"ax",%progbits
 1308              		.align	1
 1309              		.global	SUBGRF_GetPacketType
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1313              		.fpu softvfp
 1315              	SUBGRF_GetPacketType:
 1316              	.LFB1148:
 639:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return PacketType;
 1317              		.loc 1 639 1 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 640:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1322              		.loc 1 640 5 view .LVU300
 641:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1323              		.loc 1 641 1 is_stmt 0 view .LVU301
 1324 0000 014B     		ldr	r3, .L77
 1325 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 1326 0004 7047     		bx	lr
 1327              	.L78:
 1328 0006 00BF     		.align	2
 1329              	.L77:
 1330 0008 00000000 		.word	.LANCHOR2
 1331              		.cfi_endproc
 1332              	.LFE1148:
 1334              		.section	.text.SUBGRF_SetCadParams,"ax",%progbits
 1335              		.align	1
 1336              		.global	SUBGRF_SetCadParams
 1337              		.syntax unified
 1338              		.thumb
ARM GAS  /tmp/cc1T7Vp8.s 			page 55


 1339              		.thumb_func
 1340              		.fpu softvfp
 1342              	SUBGRF_SetCadParams:
 1343              	.LVL71:
 1344              	.LFB1152:
 848:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[7];
 1345              		.loc 1 848 1 is_stmt 1 view -0
 1346              		.cfi_startproc
 1347              		@ args = 4, pretend = 0, frame = 8
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 848:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[7];
 1349              		.loc 1 848 1 is_stmt 0 view .LVU303
 1350 0000 10B5     		push	{r4, lr}
 1351              	.LCFI52:
 1352              		.cfi_def_cfa_offset 8
 1353              		.cfi_offset 4, -8
 1354              		.cfi_offset 14, -4
 1355 0002 82B0     		sub	sp, sp, #8
 1356              	.LCFI53:
 1357              		.cfi_def_cfa_offset 16
 1358 0004 049C     		ldr	r4, [sp, #16]
 849:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1359              		.loc 1 849 5 is_stmt 1 view .LVU304
 851:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = cadDetPeak;
 1360              		.loc 1 851 5 view .LVU305
 851:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = cadDetPeak;
 1361              		.loc 1 851 12 is_stmt 0 view .LVU306
 1362 0006 8DF80000 		strb	r0, [sp]
 852:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = cadDetMin;
 1363              		.loc 1 852 5 is_stmt 1 view .LVU307
 852:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = cadDetMin;
 1364              		.loc 1 852 12 is_stmt 0 view .LVU308
 1365 000a 8DF80110 		strb	r1, [sp, #1]
 853:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )cadExitMode;
 1366              		.loc 1 853 5 is_stmt 1 view .LVU309
 853:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[3] = ( uint8_t )cadExitMode;
 1367              		.loc 1 853 12 is_stmt 0 view .LVU310
 1368 000e 8DF80220 		strb	r2, [sp, #2]
 854:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( cadTimeout >> 16 ) & 0xFF );
 1369              		.loc 1 854 5 is_stmt 1 view .LVU311
 854:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[4] = ( uint8_t )( ( cadTimeout >> 16 ) & 0xFF );
 1370              		.loc 1 854 12 is_stmt 0 view .LVU312
 1371 0012 8DF80330 		strb	r3, [sp, #3]
 855:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( ( cadTimeout >> 8 ) & 0xFF );
 1372              		.loc 1 855 5 is_stmt 1 view .LVU313
 855:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( ( cadTimeout >> 8 ) & 0xFF );
 1373              		.loc 1 855 14 is_stmt 0 view .LVU314
 1374 0016 C4F30743 		ubfx	r3, r4, #16, #8
 1375              	.LVL72:
 855:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[5] = ( uint8_t )( ( cadTimeout >> 8 ) & 0xFF );
 1376              		.loc 1 855 12 view .LVU315
 1377 001a 8DF80430 		strb	r3, [sp, #4]
 856:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( cadTimeout & 0xFF );
 1378              		.loc 1 856 5 is_stmt 1 view .LVU316
 856:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( cadTimeout & 0xFF );
 1379              		.loc 1 856 14 is_stmt 0 view .LVU317
 1380 001e C4F30723 		ubfx	r3, r4, #8, #8
ARM GAS  /tmp/cc1T7Vp8.s 			page 56


 856:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[6] = ( uint8_t )( cadTimeout & 0xFF );
 1381              		.loc 1 856 12 view .LVU318
 1382 0022 8DF80530 		strb	r3, [sp, #5]
 857:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
 1383              		.loc 1 857 5 is_stmt 1 view .LVU319
 857:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
 1384              		.loc 1 857 12 is_stmt 0 view .LVU320
 1385 0026 8DF80640 		strb	r4, [sp, #6]
 858:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 1386              		.loc 1 858 5 is_stmt 1 view .LVU321
 1387 002a 0722     		movs	r2, #7
 1388              	.LVL73:
 858:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 1389              		.loc 1 858 5 is_stmt 0 view .LVU322
 1390 002c 6946     		mov	r1, sp
 1391              	.LVL74:
 858:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 1392              		.loc 1 858 5 view .LVU323
 1393 002e 8820     		movs	r0, #136
 1394              	.LVL75:
 858:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_CAD;
 1395              		.loc 1 858 5 view .LVU324
 1396 0030 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1397              	.LVL76:
 859:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1398              		.loc 1 859 5 is_stmt 1 view .LVU325
 859:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1399              		.loc 1 859 19 is_stmt 0 view .LVU326
 1400 0034 024B     		ldr	r3, .L81
 1401 0036 0722     		movs	r2, #7
 1402 0038 1A70     		strb	r2, [r3]
 860:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1403              		.loc 1 860 1 view .LVU327
 1404 003a 02B0     		add	sp, sp, #8
 1405              	.LCFI54:
 1406              		.cfi_def_cfa_offset 8
 1407              		@ sp needed
 1408 003c 10BD     		pop	{r4, pc}
 1409              	.LVL77:
 1410              	.L82:
 860:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1411              		.loc 1 860 1 view .LVU328
 1412 003e 00BF     		.align	2
 1413              	.L81:
 1414 0040 00000000 		.word	.LANCHOR0
 1415              		.cfi_endproc
 1416              	.LFE1152:
 1418              		.section	.text.SUBGRF_SetBufferBaseAddress,"ax",%progbits
 1419              		.align	1
 1420              		.global	SUBGRF_SetBufferBaseAddress
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1424              		.fpu softvfp
 1426              	SUBGRF_SetBufferBaseAddress:
 1427              	.LVL78:
 1428              	.LFB1153:
ARM GAS  /tmp/cc1T7Vp8.s 			page 57


 863:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 1429              		.loc 1 863 1 is_stmt 1 view -0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 8
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 863:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 1433              		.loc 1 863 1 is_stmt 0 view .LVU330
 1434 0000 00B5     		push	{lr}
 1435              	.LCFI55:
 1436              		.cfi_def_cfa_offset 4
 1437              		.cfi_offset 14, -4
 1438 0002 83B0     		sub	sp, sp, #12
 1439              	.LCFI56:
 1440              		.cfi_def_cfa_offset 16
 864:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1441              		.loc 1 864 5 is_stmt 1 view .LVU331
 866:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = rxBaseAddress;
 1442              		.loc 1 866 5 view .LVU332
 866:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = rxBaseAddress;
 1443              		.loc 1 866 12 is_stmt 0 view .LVU333
 1444 0004 8DF80400 		strb	r0, [sp, #4]
 867:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 1445              		.loc 1 867 5 is_stmt 1 view .LVU334
 867:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 1446              		.loc 1 867 12 is_stmt 0 view .LVU335
 1447 0008 8DF80510 		strb	r1, [sp, #5]
 868:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1448              		.loc 1 868 5 is_stmt 1 view .LVU336
 1449 000c 0222     		movs	r2, #2
 1450 000e 01A9     		add	r1, sp, #4
 1451              	.LVL79:
 868:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1452              		.loc 1 868 5 is_stmt 0 view .LVU337
 1453 0010 8F20     		movs	r0, #143
 1454              	.LVL80:
 868:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1455              		.loc 1 868 5 view .LVU338
 1456 0012 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1457              	.LVL81:
 869:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1458              		.loc 1 869 1 view .LVU339
 1459 0016 03B0     		add	sp, sp, #12
 1460              	.LCFI57:
 1461              		.cfi_def_cfa_offset 4
 1462              		@ sp needed
 1463 0018 5DF804FB 		ldr	pc, [sp], #4
 1464              		.cfi_endproc
 1465              	.LFE1153:
 1467              		.section	.text.SUBGRF_GetStatus,"ax",%progbits
 1468              		.align	1
 1469              		.global	SUBGRF_GetStatus
 1470              		.syntax unified
 1471              		.thumb
 1472              		.thumb_func
 1473              		.fpu softvfp
 1475              	SUBGRF_GetStatus:
 1476              	.LFB1154:
ARM GAS  /tmp/cc1T7Vp8.s 			page 58


 872:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t stat = 0;
 1477              		.loc 1 872 1 is_stmt 1 view -0
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 8
 1480              		@ frame_needed = 0, uses_anonymous_args = 0
 1481 0000 10B5     		push	{r4, lr}
 1482              	.LCFI58:
 1483              		.cfi_def_cfa_offset 8
 1484              		.cfi_offset 4, -8
 1485              		.cfi_offset 14, -4
 1486 0002 82B0     		sub	sp, sp, #8
 1487              	.LCFI59:
 1488              		.cfi_def_cfa_offset 16
 873:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioStatus_t status = { .Value = 0 };
 1489              		.loc 1 873 5 view .LVU341
 873:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioStatus_t status = { .Value = 0 };
 1490              		.loc 1 873 13 is_stmt 0 view .LVU342
 1491 0004 0024     		movs	r4, #0
 1492 0006 8DF80740 		strb	r4, [sp, #7]
 874:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1493              		.loc 1 874 5 is_stmt 1 view .LVU343
 877:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 1494              		.loc 1 877 5 view .LVU344
 1495 000a 0122     		movs	r2, #1
 1496 000c 0DF10701 		add	r1, sp, #7
 1497 0010 C020     		movs	r0, #192
 1498 0012 FFF7FEFF 		bl	SUBGRF_ReadCommand
 1499              	.LVL82:
 879:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
 1500              		.loc 1 879 5 view .LVU345
 879:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
 1501              		.loc 1 879 56 is_stmt 0 view .LVU346
 1502 0016 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1503 001a C3F34202 		ubfx	r2, r3, #1, #3
 879:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
 1504              		.loc 1 879 29 view .LVU347
 1505 001e 62F34304 		bfi	r4, r2, #1, #3
 1506              	.LVL83:
 880:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return status;
 1507              		.loc 1 880 5 is_stmt 1 view .LVU348
 880:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return status;
 1508              		.loc 1 880 55 is_stmt 0 view .LVU349
 1509 0022 C3F30213 		ubfx	r3, r3, #4, #3
 880:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return status;
 1510              		.loc 1 880 28 view .LVU350
 1511 0026 63F30614 		bfi	r4, r3, #4, #3
 881:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1512              		.loc 1 881 5 is_stmt 1 view .LVU351
 882:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1513              		.loc 1 882 1 is_stmt 0 view .LVU352
 1514 002a 2046     		mov	r0, r4
 1515 002c 02B0     		add	sp, sp, #8
 1516              	.LCFI60:
 1517              		.cfi_def_cfa_offset 8
 1518              		@ sp needed
 1519 002e 10BD     		pop	{r4, pc}
 882:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
ARM GAS  /tmp/cc1T7Vp8.s 			page 59


 1520              		.loc 1 882 1 view .LVU353
 1521              		.cfi_endproc
 1522              	.LFE1154:
 1524              		.section	.text.SUBGRF_GetRssiInst,"ax",%progbits
 1525              		.align	1
 1526              		.global	SUBGRF_GetRssiInst
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1530              		.fpu softvfp
 1532              	SUBGRF_GetRssiInst:
 1533              	.LFB1155:
 885:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[1];
 1534              		.loc 1 885 1 is_stmt 1 view -0
 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 8
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538 0000 00B5     		push	{lr}
 1539              	.LCFI61:
 1540              		.cfi_def_cfa_offset 4
 1541              		.cfi_offset 14, -4
 1542 0002 83B0     		sub	sp, sp, #12
 1543              	.LCFI62:
 1544              		.cfi_def_cfa_offset 16
 886:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     int8_t rssi = 0;
 1545              		.loc 1 886 5 view .LVU355
 887:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1546              		.loc 1 887 5 view .LVU356
 1547              	.LVL84:
 889:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     rssi = -buf[0] >> 1;
 1548              		.loc 1 889 5 view .LVU357
 1549 0004 0122     		movs	r2, #1
 1550 0006 01A9     		add	r1, sp, #4
 1551 0008 1520     		movs	r0, #21
 1552 000a FFF7FEFF 		bl	SUBGRF_ReadCommand
 1553              	.LVL85:
 890:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return rssi;
 1554              		.loc 1 890 5 view .LVU358
 890:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return rssi;
 1555              		.loc 1 890 16 is_stmt 0 view .LVU359
 1556 000e 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 890:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return rssi;
 1557              		.loc 1 890 12 view .LVU360
 1558 0012 4042     		rsbs	r0, r0, #0
 1559              	.LVL86:
 891:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1560              		.loc 1 891 5 is_stmt 1 view .LVU361
 892:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1561              		.loc 1 892 1 is_stmt 0 view .LVU362
 1562 0014 4010     		asrs	r0, r0, #1
 1563              	.LVL87:
 892:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1564              		.loc 1 892 1 view .LVU363
 1565 0016 03B0     		add	sp, sp, #12
 1566              	.LCFI63:
 1567              		.cfi_def_cfa_offset 4
 1568              		@ sp needed
ARM GAS  /tmp/cc1T7Vp8.s 			page 60


 1569 0018 5DF804FB 		ldr	pc, [sp], #4
 892:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1570              		.loc 1 892 1 view .LVU364
 1571              		.cfi_endproc
 1572              	.LFE1155:
 1574              		.section	.text.SUBGRF_GetPacketStatus,"ax",%progbits
 1575              		.align	1
 1576              		.global	SUBGRF_GetPacketStatus
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1580              		.fpu softvfp
 1582              	SUBGRF_GetPacketStatus:
 1583              	.LVL88:
 1584              	.LFB1157:
 914:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t status[3];
 1585              		.loc 1 914 1 is_stmt 1 view -0
 1586              		.cfi_startproc
 1587              		@ args = 0, pretend = 0, frame = 8
 1588              		@ frame_needed = 0, uses_anonymous_args = 0
 914:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t status[3];
 1589              		.loc 1 914 1 is_stmt 0 view .LVU366
 1590 0000 10B5     		push	{r4, lr}
 1591              	.LCFI64:
 1592              		.cfi_def_cfa_offset 8
 1593              		.cfi_offset 4, -8
 1594              		.cfi_offset 14, -4
 1595 0002 82B0     		sub	sp, sp, #8
 1596              	.LCFI65:
 1597              		.cfi_def_cfa_offset 16
 1598 0004 0446     		mov	r4, r0
 915:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1599              		.loc 1 915 5 is_stmt 1 view .LVU367
 917:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1600              		.loc 1 917 5 view .LVU368
 1601 0006 0322     		movs	r2, #3
 1602 0008 01A9     		add	r1, sp, #4
 1603 000a 1420     		movs	r0, #20
 1604              	.LVL89:
 917:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1605              		.loc 1 917 5 is_stmt 0 view .LVU369
 1606 000c FFF7FEFF 		bl	SUBGRF_ReadCommand
 1607              	.LVL90:
 919:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( pktStatus->packetType )
 1608              		.loc 1 919 5 is_stmt 1 view .LVU370
 919:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( pktStatus->packetType )
 1609              		.loc 1 919 29 is_stmt 0 view .LVU371
 1610 0010 FFF7FEFF 		bl	SUBGRF_GetPacketType
 1611              	.LVL91:
 919:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch( pktStatus->packetType )
 1612              		.loc 1 919 27 view .LVU372
 1613 0014 2070     		strb	r0, [r4]
 920:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 1614              		.loc 1 920 5 is_stmt 1 view .LVU373
 1615 0016 48B1     		cbz	r0, .L90
 1616 0018 0128     		cmp	r0, #1
 1617 001a 18D0     		beq	.L91
ARM GAS  /tmp/cc1T7Vp8.s 			page 61


 941:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->packetType = PACKET_TYPE_NONE;
 1618              		.loc 1 941 13 view .LVU374
 1619 001c 1422     		movs	r2, #20
 1620 001e 0021     		movs	r1, #0
 1621 0020 2046     		mov	r0, r4
 1622 0022 FFF7FEFF 		bl	UTIL_MEM_set_8
 1623              	.LVL92:
 942:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 1624              		.loc 1 942 13 view .LVU375
 942:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 1625              		.loc 1 942 35 is_stmt 0 view .LVU376
 1626 0026 0F23     		movs	r3, #15
 1627 0028 2370     		strb	r3, [r4]
 943:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 1628              		.loc 1 943 13 is_stmt 1 view .LVU377
 945:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1629              		.loc 1 945 1 is_stmt 0 view .LVU378
 1630 002a 0EE0     		b	.L89
 1631              	.L90:
 923:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 1632              		.loc 1 923 13 is_stmt 1 view .LVU379
 923:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 1633              		.loc 1 923 53 is_stmt 0 view .LVU380
 1634 002c 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 923:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 1635              		.loc 1 923 45 view .LVU381
 1636 0030 2371     		strb	r3, [r4, #4]
 924:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 1637              		.loc 1 924 13 is_stmt 1 view .LVU382
 924:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 1638              		.loc 1 924 54 is_stmt 0 view .LVU383
 1639 0032 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 924:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 1640              		.loc 1 924 47 view .LVU384
 1641 0036 5B42     		rsbs	r3, r3, #0
 924:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 1642              		.loc 1 924 58 view .LVU385
 1643 0038 5B10     		asrs	r3, r3, #1
 924:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 1644              		.loc 1 924 45 view .LVU386
 1645 003a A371     		strb	r3, [r4, #6]
 925:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.FreqError = 0;
 1646              		.loc 1 925 13 is_stmt 1 view .LVU387
 925:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.FreqError = 0;
 1647              		.loc 1 925 53 is_stmt 0 view .LVU388
 1648 003c 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 925:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.FreqError = 0;
 1649              		.loc 1 925 46 view .LVU389
 1650 0040 5B42     		rsbs	r3, r3, #0
 925:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.FreqError = 0;
 1651              		.loc 1 925 57 view .LVU390
 1652 0042 5B10     		asrs	r3, r3, #1
 925:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.Gfsk.FreqError = 0;
 1653              		.loc 1 925 44 view .LVU391
 1654 0044 6371     		strb	r3, [r4, #5]
 926:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 1655              		.loc 1 926 13 is_stmt 1 view .LVU392
ARM GAS  /tmp/cc1T7Vp8.s 			page 62


 926:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 1656              		.loc 1 926 46 is_stmt 0 view .LVU393
 1657 0046 0023     		movs	r3, #0
 1658 0048 A360     		str	r3, [r4, #8]
 927:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1659              		.loc 1 927 13 is_stmt 1 view .LVU394
 1660              	.L89:
 945:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1661              		.loc 1 945 1 is_stmt 0 view .LVU395
 1662 004a 02B0     		add	sp, sp, #8
 1663              	.LCFI66:
 1664              		.cfi_remember_state
 1665              		.cfi_def_cfa_offset 8
 1666              		@ sp needed
 1667 004c 10BD     		pop	{r4, pc}
 1668              	.LVL93:
 1669              	.L91:
 1670              	.LCFI67:
 1671              		.cfi_restore_state
 930:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // Returns SNR value [dB] rounded to the nearest integer value
 1672              		.loc 1 930 13 is_stmt 1 view .LVU396
 930:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // Returns SNR value [dB] rounded to the nearest integer value
 1673              		.loc 1 930 53 is_stmt 0 view .LVU397
 1674 004e 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 930:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // Returns SNR value [dB] rounded to the nearest integer value
 1675              		.loc 1 930 46 view .LVU398
 1676 0052 5B42     		rsbs	r3, r3, #0
 930:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // Returns SNR value [dB] rounded to the nearest integer value
 1677              		.loc 1 930 57 view .LVU399
 1678 0054 5B10     		asrs	r3, r3, #1
 930:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             // Returns SNR value [dB] rounded to the nearest integer value
 1679              		.loc 1 930 44 view .LVU400
 1680 0056 2373     		strb	r3, [r4, #12]
 932:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 1681              		.loc 1 932 13 is_stmt 1 view .LVU401
 932:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 1682              		.loc 1 932 49 is_stmt 0 view .LVU402
 1683 0058 9DF90530 		ldrsb	r3, [sp, #5]
 932:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 1684              		.loc 1 932 71 view .LVU403
 1685 005c 0233     		adds	r3, r3, #2
 932:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 1686              		.loc 1 932 77 view .LVU404
 1687 005e 9B10     		asrs	r3, r3, #2
 932:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 1688              		.loc 1 932 43 view .LVU405
 1689 0060 6373     		strb	r3, [r4, #13]
 933:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.FreqError = FrequencyError;
 1690              		.loc 1 933 13 is_stmt 1 view .LVU406
 933:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.FreqError = FrequencyError;
 1691              		.loc 1 933 59 is_stmt 0 view .LVU407
 1692 0062 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 933:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.FreqError = FrequencyError;
 1693              		.loc 1 933 52 view .LVU408
 1694 0066 5B42     		rsbs	r3, r3, #0
 933:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.FreqError = FrequencyError;
 1695              		.loc 1 933 63 view .LVU409
ARM GAS  /tmp/cc1T7Vp8.s 			page 63


 1696 0068 5B10     		asrs	r3, r3, #1
 933:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             pktStatus->Params.LoRa.FreqError = FrequencyError;
 1697              		.loc 1 933 50 view .LVU410
 1698 006a A373     		strb	r3, [r4, #14]
 934:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 1699              		.loc 1 934 13 is_stmt 1 view .LVU411
 934:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 1700              		.loc 1 934 46 is_stmt 0 view .LVU412
 1701 006c 014B     		ldr	r3, .L96
 1702 006e 1B68     		ldr	r3, [r3]
 1703 0070 2361     		str	r3, [r4, #16]
 935:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1704              		.loc 1 935 13 is_stmt 1 view .LVU413
 1705 0072 EAE7     		b	.L89
 1706              	.L97:
 1707              		.align	2
 1708              	.L96:
 1709 0074 00000000 		.word	.LANCHOR3
 1710              		.cfi_endproc
 1711              	.LFE1157:
 1713              		.section	.text.SUBGRF_GetDeviceErrors,"ax",%progbits
 1714              		.align	1
 1715              		.global	SUBGRF_GetDeviceErrors
 1716              		.syntax unified
 1717              		.thumb
 1718              		.thumb_func
 1719              		.fpu softvfp
 1721              	SUBGRF_GetDeviceErrors:
 1722              	.LFB1158:
 948:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t err[] = { 0, 0 };
 1723              		.loc 1 948 1 view -0
 1724              		.cfi_startproc
 1725              		@ args = 0, pretend = 0, frame = 8
 1726              		@ frame_needed = 0, uses_anonymous_args = 0
 1727 0000 10B5     		push	{r4, lr}
 1728              	.LCFI68:
 1729              		.cfi_def_cfa_offset 8
 1730              		.cfi_offset 4, -8
 1731              		.cfi_offset 14, -4
 1732 0002 82B0     		sub	sp, sp, #8
 1733              	.LCFI69:
 1734              		.cfi_def_cfa_offset 16
 949:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioError_t error = { .Value = 0 };
 1735              		.loc 1 949 5 view .LVU415
 949:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioError_t error = { .Value = 0 };
 1736              		.loc 1 949 13 is_stmt 0 view .LVU416
 1737 0004 0024     		movs	r4, #0
 1738 0006 ADF80440 		strh	r4, [sp, #4]	@ movhi
 950:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1739              		.loc 1 950 5 is_stmt 1 view .LVU417
 952:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PaRamp     = ( err[0] & ( 1 << 0 ) ) >> 0;
 1740              		.loc 1 952 5 view .LVU418
 1741 000a 0222     		movs	r2, #2
 1742 000c 01A9     		add	r1, sp, #4
 1743 000e 1720     		movs	r0, #23
 1744 0010 FFF7FEFF 		bl	SUBGRF_ReadCommand
 1745              	.LVL94:
ARM GAS  /tmp/cc1T7Vp8.s 			page 64


 953:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllLock    = ( err[1] & ( 1 << 6 ) ) >> 6;
 1746              		.loc 1 953 5 view .LVU419
 953:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllLock    = ( err[1] & ( 1 << 6 ) ) >> 6;
 1747              		.loc 1 953 36 is_stmt 0 view .LVU420
 1748 0014 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 953:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllLock    = ( err[1] & ( 1 << 6 ) ) >> 6;
 1749              		.loc 1 953 29 view .LVU421
 1750 0018 63F30824 		bfi	r4, r3, #8, #1
 1751              	.LVL95:
 954:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.XoscStart  = ( err[1] & ( 1 << 5 ) ) >> 5;
 1752              		.loc 1 954 5 is_stmt 1 view .LVU422
 954:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.XoscStart  = ( err[1] & ( 1 << 5 ) ) >> 5;
 1753              		.loc 1 954 36 is_stmt 0 view .LVU423
 1754 001c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 954:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.XoscStart  = ( err[1] & ( 1 << 5 ) ) >> 5;
 1755              		.loc 1 954 55 view .LVU424
 1756 0020 C3F38012 		ubfx	r2, r3, #6, #1
 954:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.XoscStart  = ( err[1] & ( 1 << 5 ) ) >> 5;
 1757              		.loc 1 954 29 view .LVU425
 1758 0024 62F38614 		bfi	r4, r2, #6, #1
 955:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.ImgCalib   = ( err[1] & ( 1 << 4 ) ) >> 4;
 1759              		.loc 1 955 5 is_stmt 1 view .LVU426
 955:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.ImgCalib   = ( err[1] & ( 1 << 4 ) ) >> 4;
 1760              		.loc 1 955 55 is_stmt 0 view .LVU427
 1761 0028 C3F34012 		ubfx	r2, r3, #5, #1
 955:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.ImgCalib   = ( err[1] & ( 1 << 4 ) ) >> 4;
 1762              		.loc 1 955 29 view .LVU428
 1763 002c 62F34514 		bfi	r4, r2, #5, #1
 956:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.AdcCalib   = ( err[1] & ( 1 << 3 ) ) >> 3;
 1764              		.loc 1 956 5 is_stmt 1 view .LVU429
 956:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.AdcCalib   = ( err[1] & ( 1 << 3 ) ) >> 3;
 1765              		.loc 1 956 55 is_stmt 0 view .LVU430
 1766 0030 C3F30012 		ubfx	r2, r3, #4, #1
 956:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.AdcCalib   = ( err[1] & ( 1 << 3 ) ) >> 3;
 1767              		.loc 1 956 29 view .LVU431
 1768 0034 62F30414 		bfi	r4, r2, #4, #1
 957:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllCalib   = ( err[1] & ( 1 << 2 ) ) >> 2;
 1769              		.loc 1 957 5 is_stmt 1 view .LVU432
 957:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllCalib   = ( err[1] & ( 1 << 2 ) ) >> 2;
 1770              		.loc 1 957 55 is_stmt 0 view .LVU433
 1771 0038 C3F3C002 		ubfx	r2, r3, #3, #1
 957:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.PllCalib   = ( err[1] & ( 1 << 2 ) ) >> 2;
 1772              		.loc 1 957 29 view .LVU434
 1773 003c 62F3C304 		bfi	r4, r2, #3, #1
 958:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc13mCalib = ( err[1] & ( 1 << 1 ) ) >> 1;
 1774              		.loc 1 958 5 is_stmt 1 view .LVU435
 958:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc13mCalib = ( err[1] & ( 1 << 1 ) ) >> 1;
 1775              		.loc 1 958 55 is_stmt 0 view .LVU436
 1776 0040 C3F38002 		ubfx	r2, r3, #2, #1
 958:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc13mCalib = ( err[1] & ( 1 << 1 ) ) >> 1;
 1777              		.loc 1 958 29 view .LVU437
 1778 0044 62F38204 		bfi	r4, r2, #2, #1
 959:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc64kCalib = ( err[1] & ( 1 << 0 ) ) >> 0;
 1779              		.loc 1 959 5 is_stmt 1 view .LVU438
 959:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc64kCalib = ( err[1] & ( 1 << 0 ) ) >> 0;
 1780              		.loc 1 959 55 is_stmt 0 view .LVU439
 1781 0048 C3F34002 		ubfx	r2, r3, #1, #1
ARM GAS  /tmp/cc1T7Vp8.s 			page 65


 959:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     error.Fields.Rc64kCalib = ( err[1] & ( 1 << 0 ) ) >> 0;
 1782              		.loc 1 959 29 view .LVU440
 1783 004c 62F34104 		bfi	r4, r2, #1, #1
 960:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return error;
 1784              		.loc 1 960 5 is_stmt 1 view .LVU441
 960:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return error;
 1785              		.loc 1 960 29 is_stmt 0 view .LVU442
 1786 0050 63F30004 		bfi	r4, r3, #0, #1
 961:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1787              		.loc 1 961 5 is_stmt 1 view .LVU443
 962:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1788              		.loc 1 962 1 is_stmt 0 view .LVU444
 1789 0054 2046     		mov	r0, r4	@ movhi
 1790 0056 02B0     		add	sp, sp, #8
 1791              	.LCFI70:
 1792              		.cfi_def_cfa_offset 8
 1793              		@ sp needed
 1794 0058 10BD     		pop	{r4, pc}
 962:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1795              		.loc 1 962 1 view .LVU445
 1796              		.cfi_endproc
 1797              	.LFE1158:
 1799              		.section	.text.SUBGRF_ClearDeviceErrors,"ax",%progbits
 1800              		.align	1
 1801              		.global	SUBGRF_ClearDeviceErrors
 1802              		.syntax unified
 1803              		.thumb
 1804              		.thumb_func
 1805              		.fpu softvfp
 1807              	SUBGRF_ClearDeviceErrors:
 1808              	.LFB1159:
 965:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2] = { 0x00, 0x00 };
 1809              		.loc 1 965 1 is_stmt 1 view -0
 1810              		.cfi_startproc
 1811              		@ args = 0, pretend = 0, frame = 8
 1812              		@ frame_needed = 0, uses_anonymous_args = 0
 1813 0000 00B5     		push	{lr}
 1814              	.LCFI71:
 1815              		.cfi_def_cfa_offset 4
 1816              		.cfi_offset 14, -4
 1817 0002 83B0     		sub	sp, sp, #12
 1818              	.LCFI72:
 1819              		.cfi_def_cfa_offset 16
 966:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CLR_ERROR, buf, 2 );
 1820              		.loc 1 966 5 view .LVU447
 966:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CLR_ERROR, buf, 2 );
 1821              		.loc 1 966 13 is_stmt 0 view .LVU448
 1822 0004 0023     		movs	r3, #0
 1823 0006 ADF80430 		strh	r3, [sp, #4]	@ movhi
 967:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1824              		.loc 1 967 5 is_stmt 1 view .LVU449
 1825 000a 0222     		movs	r2, #2
 1826 000c 01A9     		add	r1, sp, #4
 1827 000e 0720     		movs	r0, #7
 1828 0010 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1829              	.LVL96:
 968:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
ARM GAS  /tmp/cc1T7Vp8.s 			page 66


 1830              		.loc 1 968 1 is_stmt 0 view .LVU450
 1831 0014 03B0     		add	sp, sp, #12
 1832              	.LCFI73:
 1833              		.cfi_def_cfa_offset 4
 1834              		@ sp needed
 1835 0016 5DF804FB 		ldr	pc, [sp], #4
 1836              		.cfi_endproc
 1837              	.LFE1159:
 1839              		.section	.text.SUBGRF_ClearIrqStatus,"ax",%progbits
 1840              		.align	1
 1841              		.global	SUBGRF_ClearIrqStatus
 1842              		.syntax unified
 1843              		.thumb
 1844              		.thumb_func
 1845              		.fpu softvfp
 1847              	SUBGRF_ClearIrqStatus:
 1848              	.LVL97:
 1849              	.LFB1160:
 971:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 1850              		.loc 1 971 1 is_stmt 1 view -0
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 8
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 971:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 1854              		.loc 1 971 1 is_stmt 0 view .LVU452
 1855 0000 00B5     		push	{lr}
 1856              	.LCFI74:
 1857              		.cfi_def_cfa_offset 4
 1858              		.cfi_offset 14, -4
 1859 0002 83B0     		sub	sp, sp, #12
 1860              	.LCFI75:
 1861              		.cfi_def_cfa_offset 16
 972:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1862              		.loc 1 972 5 is_stmt 1 view .LVU453
 974:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 1863              		.loc 1 974 5 view .LVU454
 974:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 1864              		.loc 1 974 14 is_stmt 0 view .LVU455
 1865 0004 030A     		lsrs	r3, r0, #8
 974:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 1866              		.loc 1 974 12 view .LVU456
 1867 0006 8DF80430 		strb	r3, [sp, #4]
 975:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 1868              		.loc 1 975 5 is_stmt 1 view .LVU457
 975:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 1869              		.loc 1 975 12 is_stmt 0 view .LVU458
 1870 000a 8DF80500 		strb	r0, [sp, #5]
 976:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1871              		.loc 1 976 5 is_stmt 1 view .LVU459
 1872 000e 0222     		movs	r2, #2
 1873 0010 01A9     		add	r1, sp, #4
 1874 0012 1046     		mov	r0, r2
 1875              	.LVL98:
 976:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1876              		.loc 1 976 5 is_stmt 0 view .LVU460
 1877 0014 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1878              	.LVL99:
ARM GAS  /tmp/cc1T7Vp8.s 			page 67


 977:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1879              		.loc 1 977 1 view .LVU461
 1880 0018 03B0     		add	sp, sp, #12
 1881              	.LCFI76:
 1882              		.cfi_def_cfa_offset 4
 1883              		@ sp needed
 1884 001a 5DF804FB 		ldr	pc, [sp], #4
 1885              		.cfi_endproc
 1886              	.LFE1160:
 1888              		.section	.text.SUBGRF_WriteRegister,"ax",%progbits
 1889              		.align	1
 1890              		.global	SUBGRF_WriteRegister
 1891              		.syntax unified
 1892              		.thumb
 1893              		.thumb_func
 1894              		.fpu softvfp
 1896              	SUBGRF_WriteRegister:
 1897              	.LVL100:
 1898              	.LFB1161:
 980:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 1899              		.loc 1 980 1 is_stmt 1 view -0
 1900              		.cfi_startproc
 1901              		@ args = 0, pretend = 0, frame = 8
 1902              		@ frame_needed = 0, uses_anonymous_args = 0
 980:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 1903              		.loc 1 980 1 is_stmt 0 view .LVU463
 1904 0000 00B5     		push	{lr}
 1905              	.LCFI77:
 1906              		.cfi_def_cfa_offset 4
 1907              		.cfi_offset 14, -4
 1908 0002 83B0     		sub	sp, sp, #12
 1909              	.LCFI78:
 1910              		.cfi_def_cfa_offset 16
 1911 0004 8DF80710 		strb	r1, [sp, #7]
 981:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1912              		.loc 1 981 5 is_stmt 1 view .LVU464
 1913 0008 0123     		movs	r3, #1
 1914 000a 0DF10702 		add	r2, sp, #7
 1915 000e 0146     		mov	r1, r0
 1916              	.LVL101:
 981:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1917              		.loc 1 981 5 is_stmt 0 view .LVU465
 1918 0010 0248     		ldr	r0, .L106
 1919              	.LVL102:
 981:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1920              		.loc 1 981 5 view .LVU466
 1921 0012 FFF7FEFF 		bl	HAL_SUBGHZ_WriteRegisters
 1922              	.LVL103:
 982:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1923              		.loc 1 982 1 view .LVU467
 1924 0016 03B0     		add	sp, sp, #12
 1925              	.LCFI79:
 1926              		.cfi_def_cfa_offset 4
 1927              		@ sp needed
 1928 0018 5DF804FB 		ldr	pc, [sp], #4
 1929              	.L107:
 1930              		.align	2
ARM GAS  /tmp/cc1T7Vp8.s 			page 68


 1931              	.L106:
 1932 001c 00000000 		.word	hsubghz
 1933              		.cfi_endproc
 1934              	.LFE1161:
 1936              		.section	.text.SUBGRF_SetRxBoosted,"ax",%progbits
 1937              		.align	1
 1938              		.global	SUBGRF_SetRxBoosted
 1939              		.syntax unified
 1940              		.thumb
 1941              		.thumb_func
 1942              		.fpu softvfp
 1944              	SUBGRF_SetRxBoosted:
 1945              	.LVL104:
 1946              	.LFB1131:
 422:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 1947              		.loc 1 422 1 is_stmt 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 8
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 422:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[3];
 1951              		.loc 1 422 1 is_stmt 0 view .LVU469
 1952 0000 10B5     		push	{r4, lr}
 1953              	.LCFI80:
 1954              		.cfi_def_cfa_offset 8
 1955              		.cfi_offset 4, -8
 1956              		.cfi_offset 14, -4
 1957 0002 82B0     		sub	sp, sp, #8
 1958              	.LCFI81:
 1959              		.cfi_def_cfa_offset 16
 1960 0004 0446     		mov	r4, r0
 423:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1961              		.loc 1 423 5 is_stmt 1 view .LVU470
 425:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1962              		.loc 1 425 5 view .LVU471
 425:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1963              		.loc 1 425 19 is_stmt 0 view .LVU472
 1964 0006 0C4B     		ldr	r3, .L110
 1965 0008 0522     		movs	r2, #5
 1966 000a 1A70     		strb	r2, [r3]
 428:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 1967              		.loc 1 428 5 is_stmt 1 view .LVU473
 1968 000c 9721     		movs	r1, #151
 1969 000e 40F6AC00 		movw	r0, #2220
 1970              	.LVL105:
 428:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
 1971              		.loc 1 428 5 is_stmt 0 view .LVU474
 1972 0012 FFF7FEFF 		bl	SUBGRF_WriteRegister
 1973              	.LVL106:
 431:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 1974              		.loc 1 431 5 is_stmt 1 view .LVU475
 431:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 1975              		.loc 1 431 14 is_stmt 0 view .LVU476
 1976 0016 C4F30743 		ubfx	r3, r4, #16, #8
 431:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 1977              		.loc 1 431 12 view .LVU477
 1978 001a 8DF80430 		strb	r3, [sp, #4]
 432:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
ARM GAS  /tmp/cc1T7Vp8.s 			page 69


 1979              		.loc 1 432 5 is_stmt 1 view .LVU478
 432:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 1980              		.loc 1 432 14 is_stmt 0 view .LVU479
 1981 001e C4F30723 		ubfx	r3, r4, #8, #8
 432:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[2] = ( uint8_t )( timeout & 0xFF );
 1982              		.loc 1 432 12 view .LVU480
 1983 0022 8DF80530 		strb	r3, [sp, #5]
 433:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 1984              		.loc 1 433 5 is_stmt 1 view .LVU481
 433:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 1985              		.loc 1 433 12 is_stmt 0 view .LVU482
 1986 0026 8DF80640 		strb	r4, [sp, #6]
 434:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 1987              		.loc 1 434 5 is_stmt 1 view .LVU483
 1988 002a 0322     		movs	r2, #3
 1989 002c 01A9     		add	r1, sp, #4
 1990 002e 8220     		movs	r0, #130
 1991 0030 FFF7FEFF 		bl	SUBGRF_WriteCommand
 1992              	.LVL107:
 435:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 1993              		.loc 1 435 1 is_stmt 0 view .LVU484
 1994 0034 02B0     		add	sp, sp, #8
 1995              	.LCFI82:
 1996              		.cfi_def_cfa_offset 8
 1997              		@ sp needed
 1998 0036 10BD     		pop	{r4, pc}
 1999              	.LVL108:
 2000              	.L111:
 435:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2001              		.loc 1 435 1 view .LVU485
 2002              		.align	2
 2003              	.L110:
 2004 0038 00000000 		.word	.LANCHOR0
 2005              		.cfi_endproc
 2006              	.LFE1131:
 2008              		.section	.text.SUBGRF_SetLoRaSymbNumTimeout,"ax",%progbits
 2009              		.align	1
 2010              		.global	SUBGRF_SetLoRaSymbNumTimeout
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2014              		.fpu softvfp
 2016              	SUBGRF_SetLoRaSymbNumTimeout:
 2017              	.LVL109:
 2018              	.LFB1137:
 473:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 2019              		.loc 1 473 1 is_stmt 1 view -0
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 8
 2022              		@ frame_needed = 0, uses_anonymous_args = 0
 473:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 2023              		.loc 1 473 1 is_stmt 0 view .LVU487
 2024 0000 00B5     		push	{lr}
 2025              	.LCFI83:
 2026              		.cfi_def_cfa_offset 4
 2027              		.cfi_offset 14, -4
 2028 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/cc1T7Vp8.s 			page 70


 2029              	.LCFI84:
 2030              		.cfi_def_cfa_offset 16
 2031 0004 8DF80700 		strb	r0, [sp, #7]
 474:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2032              		.loc 1 474 5 is_stmt 1 view .LVU488
 2033 0008 0122     		movs	r2, #1
 2034 000a 0DF10701 		add	r1, sp, #7
 2035 000e A020     		movs	r0, #160
 2036              	.LVL110:
 474:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2037              		.loc 1 474 5 is_stmt 0 view .LVU489
 2038 0010 FFF7FEFF 		bl	SUBGRF_WriteCommand
 2039              	.LVL111:
 476:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2040              		.loc 1 476 5 is_stmt 1 view .LVU490
 476:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2041              		.loc 1 476 17 is_stmt 0 view .LVU491
 2042 0014 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 476:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2043              		.loc 1 476 7 view .LVU492
 2044 0018 3F2B     		cmp	r3, #63
 2045 001a 0FD9     		bls	.L112
 2046              	.LBB50:
 478:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t exp  = 0;
 2047              		.loc 1 478 9 is_stmt 1 view .LVU493
 478:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t exp  = 0;
 2048              		.loc 1 478 17 is_stmt 0 view .LVU494
 2049 001c 5B08     		lsrs	r3, r3, #1
 2050              	.LVL112:
 479:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t reg  = 0;
 2051              		.loc 1 479 9 is_stmt 1 view .LVU495
 480:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2052              		.loc 1 480 9 view .LVU496
 482:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2053              		.loc 1 482 9 view .LVU497
 479:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         uint8_t reg  = 0;
 2054              		.loc 1 479 17 is_stmt 0 view .LVU498
 2055 001e 0022     		movs	r2, #0
 482:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2056              		.loc 1 482 14 view .LVU499
 2057 0020 02E0     		b	.L114
 2058              	.LVL113:
 2059              	.L115:
 484:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             exp++;
 2060              		.loc 1 484 13 is_stmt 1 view .LVU500
 484:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             exp++;
 2061              		.loc 1 484 18 is_stmt 0 view .LVU501
 2062 0022 9B08     		lsrs	r3, r3, #2
 2063              	.LVL114:
 485:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2064              		.loc 1 485 13 is_stmt 1 view .LVU502
 485:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2065              		.loc 1 485 16 is_stmt 0 view .LVU503
 2066 0024 511C     		adds	r1, r2, #1
 2067 0026 CAB2     		uxtb	r2, r1
 2068              	.LVL115:
 2069              	.L114:
ARM GAS  /tmp/cc1T7Vp8.s 			page 71


 482:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2070              		.loc 1 482 14 is_stmt 1 view .LVU504
 2071 0028 1F2B     		cmp	r3, #31
 2072 002a FAD8     		bhi	.L115
 488:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 2073              		.loc 1 488 9 view .LVU505
 488:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 2074              		.loc 1 488 28 is_stmt 0 view .LVU506
 2075 002c D900     		lsls	r1, r3, #3
 2076 002e C9B2     		uxtb	r1, r1
 488:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 2077              		.loc 1 488 13 view .LVU507
 2078 0030 1144     		add	r1, r1, r2
 2079              	.LVL116:
 489:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2080              		.loc 1 489 9 is_stmt 1 view .LVU508
 2081 0032 C9B2     		uxtb	r1, r1
 489:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2082              		.loc 1 489 9 is_stmt 0 view .LVU509
 2083 0034 40F20670 		movw	r0, #1798
 2084 0038 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2085              	.LVL117:
 2086              	.L112:
 489:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2087              		.loc 1 489 9 view .LVU510
 2088              	.LBE50:
 491:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2089              		.loc 1 491 1 view .LVU511
 2090 003c 03B0     		add	sp, sp, #12
 2091              	.LCFI85:
 2092              		.cfi_def_cfa_offset 4
 2093              		@ sp needed
 2094 003e 5DF804FB 		ldr	pc, [sp], #4
 2095              		.cfi_endproc
 2096              	.LFE1137:
 2098              		.section	.text.SUBGRF_SetPacketType,"ax",%progbits
 2099              		.align	1
 2100              		.global	SUBGRF_SetPacketType
 2101              		.syntax unified
 2102              		.thumb
 2103              		.thumb_func
 2104              		.fpu softvfp
 2106              	SUBGRF_SetPacketType:
 2107              	.LVL118:
 2108              	.LFB1147:
 627:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Save packet type internally to avoid questioning the radio
 2109              		.loc 1 627 1 is_stmt 1 view -0
 2110              		.cfi_startproc
 2111              		@ args = 0, pretend = 0, frame = 8
 2112              		@ frame_needed = 0, uses_anonymous_args = 0
 627:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // Save packet type internally to avoid questioning the radio
 2113              		.loc 1 627 1 is_stmt 0 view .LVU513
 2114 0000 00B5     		push	{lr}
 2115              	.LCFI86:
 2116              		.cfi_def_cfa_offset 4
 2117              		.cfi_offset 14, -4
 2118 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/cc1T7Vp8.s 			page 72


 2119              	.LCFI87:
 2120              		.cfi_def_cfa_offset 16
 2121 0004 8DF80700 		strb	r0, [sp, #7]
 629:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2122              		.loc 1 629 5 is_stmt 1 view .LVU514
 629:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2123              		.loc 1 629 16 is_stmt 0 view .LVU515
 2124 0008 C3B2     		uxtb	r3, r0
 2125 000a 094A     		ldr	r2, .L121
 2126 000c 1370     		strb	r3, [r2]
 631:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2127              		.loc 1 631 5 is_stmt 1 view .LVU516
 631:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2128              		.loc 1 631 7 is_stmt 0 view .LVU517
 2129 000e 43B1     		cbz	r3, .L120
 2130              	.LVL119:
 2131              	.L118:
 635:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2132              		.loc 1 635 5 is_stmt 1 view .LVU518
 2133 0010 0122     		movs	r2, #1
 2134 0012 0DF10701 		add	r1, sp, #7
 2135 0016 8A20     		movs	r0, #138
 2136 0018 FFF7FEFF 		bl	SUBGRF_WriteCommand
 2137              	.LVL120:
 636:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2138              		.loc 1 636 1 is_stmt 0 view .LVU519
 2139 001c 03B0     		add	sp, sp, #12
 2140              	.LCFI88:
 2141              		.cfi_remember_state
 2142              		.cfi_def_cfa_offset 4
 2143              		@ sp needed
 2144 001e 5DF804FB 		ldr	pc, [sp], #4
 2145              	.LVL121:
 2146              	.L120:
 2147              	.LCFI89:
 2148              		.cfi_restore_state
 633:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2149              		.loc 1 633 9 is_stmt 1 view .LVU520
 2150 0022 0021     		movs	r1, #0
 2151 0024 40F2AC60 		movw	r0, #1708
 2152              	.LVL122:
 633:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2153              		.loc 1 633 9 is_stmt 0 view .LVU521
 2154 0028 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2155              	.LVL123:
 633:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2156              		.loc 1 633 9 view .LVU522
 2157 002c F0E7     		b	.L118
 2158              	.L122:
 2159 002e 00BF     		.align	2
 2160              	.L121:
 2161 0030 00000000 		.word	.LANCHOR2
 2162              		.cfi_endproc
 2163              	.LFE1147:
 2165              		.section	.text.SUBGRF_SetModulationParams,"ax",%progbits
 2166              		.align	1
 2167              		.global	SUBGRF_SetModulationParams
ARM GAS  /tmp/cc1T7Vp8.s 			page 73


 2168              		.syntax unified
 2169              		.thumb
 2170              		.thumb_func
 2171              		.fpu softvfp
 2173              	SUBGRF_SetModulationParams:
 2174              	.LVL124:
 2175              	.LFB1150:
 718:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t n;
 2176              		.loc 1 718 1 is_stmt 1 view -0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 8
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 718:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t n;
 2180              		.loc 1 718 1 is_stmt 0 view .LVU524
 2181 0000 10B5     		push	{r4, lr}
 2182              	.LCFI90:
 2183              		.cfi_def_cfa_offset 8
 2184              		.cfi_offset 4, -8
 2185              		.cfi_offset 14, -4
 2186 0002 82B0     		sub	sp, sp, #8
 2187              	.LCFI91:
 2188              		.cfi_def_cfa_offset 16
 2189 0004 0446     		mov	r4, r0
 719:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t tempVal = 0;
 2190              		.loc 1 719 5 is_stmt 1 view .LVU525
 720:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 2191              		.loc 1 720 5 view .LVU526
 2192              	.LVL125:
 721:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2193              		.loc 1 721 5 view .LVU527
 721:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2194              		.loc 1 721 13 is_stmt 0 view .LVU528
 2195 0006 3E4B     		ldr	r3, .L133
 2196 0008 93E80300 		ldm	r3, {r0, r1}
 2197              	.LVL126:
 721:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2198              		.loc 1 721 13 view .LVU529
 2199 000c 02AB     		add	r3, sp, #8
 2200 000e 03E90300 		stmdb	r3, {r0, r1}
 725:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2201              		.loc 1 725 5 is_stmt 1 view .LVU530
 725:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2202              		.loc 1 725 39 is_stmt 0 view .LVU531
 2203 0012 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 725:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2204              		.loc 1 725 20 view .LVU532
 2205 0014 3B4B     		ldr	r3, .L133+4
 2206 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 725:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2207              		.loc 1 725 7 view .LVU533
 2208 0018 9842     		cmp	r0, r3
 2209 001a 06D1     		bne	.L132
 2210              	.L124:
 730:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2211              		.loc 1 730 5 is_stmt 1 view .LVU534
 730:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2212              		.loc 1 730 29 is_stmt 0 view .LVU535
ARM GAS  /tmp/cc1T7Vp8.s 			page 74


 2213 001c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 730:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2214              		.loc 1 730 5 view .LVU536
 2215 001e 032B     		cmp	r3, #3
 2216 0020 2CD8     		bhi	.L123
 2217 0022 DFE803F0 		tbb	[pc, r3]
 2218              	.L127:
 2219 0026 05       		.byte	(.L130-.L127)/2
 2220 0027 42       		.byte	(.L129-.L127)/2
 2221 0028 2D       		.byte	(.L128-.L127)/2
 2222 0029 54       		.byte	(.L126-.L127)/2
 2223              		.p2align 1
 2224              	.L132:
 727:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2225              		.loc 1 727 9 is_stmt 1 view .LVU537
 2226 002a FFF7FEFF 		bl	SUBGRF_SetPacketType
 2227              	.LVL127:
 2228 002e F5E7     		b	.L124
 2229              	.L130:
 733:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 2230              		.loc 1 733 9 view .LVU538
 2231              	.LVL128:
 734:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2232              		.loc 1 734 9 view .LVU539
 734:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2233              		.loc 1 734 82 is_stmt 0 view .LVU540
 2234 0030 6268     		ldr	r2, [r4, #4]
 734:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2235              		.loc 1 734 17 view .LVU541
 2236 0032 354B     		ldr	r3, .L133+8
 2237 0034 B3FBF2F3 		udiv	r3, r3, r2
 2238              	.LVL129:
 735:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2239              		.loc 1 735 9 is_stmt 1 view .LVU542
 735:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2240              		.loc 1 735 28 is_stmt 0 view .LVU543
 2241 0038 1A0C     		lsrs	r2, r3, #16
 735:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2242              		.loc 1 735 16 view .LVU544
 2243 003a 8DF80020 		strb	r2, [sp]
 736:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2244              		.loc 1 736 9 is_stmt 1 view .LVU545
 736:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2245              		.loc 1 736 28 is_stmt 0 view .LVU546
 2246 003e 1A0A     		lsrs	r2, r3, #8
 736:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2247              		.loc 1 736 16 view .LVU547
 2248 0040 8DF80120 		strb	r2, [sp, #1]
 737:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 2249              		.loc 1 737 9 is_stmt 1 view .LVU548
 737:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 2250              		.loc 1 737 16 is_stmt 0 view .LVU549
 2251 0044 8DF80230 		strb	r3, [sp, #2]
 738:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 2252              		.loc 1 738 9 is_stmt 1 view .LVU550
 738:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 2253              		.loc 1 738 47 is_stmt 0 view .LVU551
ARM GAS  /tmp/cc1T7Vp8.s 			page 75


 2254 0048 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 2255              	.LVL130:
 738:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 2256              		.loc 1 738 16 view .LVU552
 2257 004a 8DF80330 		strb	r3, [sp, #3]
 739:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
 2258              		.loc 1 739 9 is_stmt 1 view .LVU553
 739:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
 2259              		.loc 1 739 47 is_stmt 0 view .LVU554
 2260 004e 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
 739:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
 2261              		.loc 1 739 16 view .LVU555
 2262 0050 8DF80430 		strb	r3, [sp, #4]
 2263              	.LVL131:
 741:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_END */
 2264              		.loc 1 741 9 is_stmt 1 view .LVU556
 741:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_END */
 2265              		.loc 1 741 9 view .LVU557
 2266 0054 A168     		ldr	r1, [r4, #8]
 2267 0056 2D4A     		ldr	r2, .L133+12
 2268 0058 0023     		movs	r3, #0
 2269 005a 4806     		lsls	r0, r1, #25
 2270 005c C909     		lsrs	r1, r1, #7
 2271 005e FFF7FEFF 		bl	__aeabi_uldivmod
 2272              	.LVL132:
 741:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* ST_WORKAROUND_END */
 2273              		.loc 1 741 9 view .LVU558
 743:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = ( tempVal >> 8 ) & 0xFF;
 2274              		.loc 1 743 9 view .LVU559
 743:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = ( tempVal >> 8 ) & 0xFF;
 2275              		.loc 1 743 28 is_stmt 0 view .LVU560
 2276 0062 030C     		lsrs	r3, r0, #16
 743:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = ( tempVal >> 8 ) & 0xFF;
 2277              		.loc 1 743 16 view .LVU561
 2278 0064 8DF80530 		strb	r3, [sp, #5]
 744:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = ( tempVal& 0xFF );
 2279              		.loc 1 744 9 is_stmt 1 view .LVU562
 744:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = ( tempVal& 0xFF );
 2280              		.loc 1 744 28 is_stmt 0 view .LVU563
 2281 0068 030A     		lsrs	r3, r0, #8
 744:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = ( tempVal& 0xFF );
 2282              		.loc 1 744 16 view .LVU564
 2283 006a 8DF80630 		strb	r3, [sp, #6]
 745:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2284              		.loc 1 745 9 is_stmt 1 view .LVU565
 745:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2285              		.loc 1 745 16 is_stmt 0 view .LVU566
 2286 006e 8DF80700 		strb	r0, [sp, #7]
 746:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 2287              		.loc 1 746 9 is_stmt 1 view .LVU567
 2288 0072 0822     		movs	r2, #8
 2289 0074 6946     		mov	r1, sp
 2290 0076 8B20     		movs	r0, #139
 2291              	.LVL133:
 746:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 2292              		.loc 1 746 9 is_stmt 0 view .LVU568
 2293 0078 FFF7FEFF 		bl	SUBGRF_WriteCommand
ARM GAS  /tmp/cc1T7Vp8.s 			page 76


 2294              	.LVL134:
 747:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_BPSK:
 2295              		.loc 1 747 9 is_stmt 1 view .LVU569
 2296              	.L123:
 781:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2297              		.loc 1 781 1 is_stmt 0 view .LVU570
 2298 007c 02B0     		add	sp, sp, #8
 2299              	.LCFI92:
 2300              		.cfi_remember_state
 2301              		.cfi_def_cfa_offset 8
 2302              		@ sp needed
 2303 007e 10BD     		pop	{r4, pc}
 2304              	.LVL135:
 2305              	.L128:
 2306              	.LCFI93:
 2307              		.cfi_restore_state
 749:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 2308              		.loc 1 749 9 is_stmt 1 view .LVU571
 750:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2309              		.loc 1 750 9 view .LVU572
 750:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2310              		.loc 1 750 82 is_stmt 0 view .LVU573
 2311 0080 2269     		ldr	r2, [r4, #16]
 750:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2312              		.loc 1 750 17 view .LVU574
 2313 0082 214B     		ldr	r3, .L133+8
 2314 0084 B3FBF2F3 		udiv	r3, r3, r2
 2315              	.LVL136:
 751:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2316              		.loc 1 751 9 is_stmt 1 view .LVU575
 751:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2317              		.loc 1 751 28 is_stmt 0 view .LVU576
 2318 0088 1A0C     		lsrs	r2, r3, #16
 751:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2319              		.loc 1 751 16 view .LVU577
 2320 008a 8DF80020 		strb	r2, [sp]
 752:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2321              		.loc 1 752 9 is_stmt 1 view .LVU578
 752:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2322              		.loc 1 752 28 is_stmt 0 view .LVU579
 2323 008e 1A0A     		lsrs	r2, r3, #8
 752:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2324              		.loc 1 752 16 view .LVU580
 2325 0090 8DF80120 		strb	r2, [sp, #1]
 753:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 2326              		.loc 1 753 9 is_stmt 1 view .LVU581
 753:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 2327              		.loc 1 753 16 is_stmt 0 view .LVU582
 2328 0094 8DF80230 		strb	r3, [sp, #2]
 754:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2329              		.loc 1 754 9 is_stmt 1 view .LVU583
 754:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2330              		.loc 1 754 47 is_stmt 0 view .LVU584
 2331 0098 237D     		ldrb	r3, [r4, #20]	@ zero_extendqisi2
 2332              	.LVL137:
 754:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2333              		.loc 1 754 16 view .LVU585
ARM GAS  /tmp/cc1T7Vp8.s 			page 77


 2334 009a 8DF80330 		strb	r3, [sp, #3]
 755:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 2335              		.loc 1 755 9 is_stmt 1 view .LVU586
 2336 009e 0422     		movs	r2, #4
 2337 00a0 6946     		mov	r1, sp
 2338 00a2 8B20     		movs	r0, #139
 2339 00a4 FFF7FEFF 		bl	SUBGRF_WriteCommand
 2340              	.LVL138:
 756:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_LORA:
 2341              		.loc 1 756 9 view .LVU587
 2342 00a8 E8E7     		b	.L123
 2343              	.LVL139:
 2344              	.L129:
 758:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 2345              		.loc 1 758 9 view .LVU588
 759:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = modulationParams->Params.LoRa.Bandwidth;
 2346              		.loc 1 759 9 view .LVU589
 759:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = modulationParams->Params.LoRa.Bandwidth;
 2347              		.loc 1 759 47 is_stmt 0 view .LVU590
 2348 00aa 237E     		ldrb	r3, [r4, #24]	@ zero_extendqisi2
 759:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = modulationParams->Params.LoRa.Bandwidth;
 2349              		.loc 1 759 16 view .LVU591
 2350 00ac 8DF80030 		strb	r3, [sp]
 760:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = modulationParams->Params.LoRa.CodingRate;
 2351              		.loc 1 760 9 is_stmt 1 view .LVU592
 760:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = modulationParams->Params.LoRa.CodingRate;
 2352              		.loc 1 760 47 is_stmt 0 view .LVU593
 2353 00b0 637E     		ldrb	r3, [r4, #25]	@ zero_extendqisi2
 760:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = modulationParams->Params.LoRa.CodingRate;
 2354              		.loc 1 760 16 view .LVU594
 2355 00b2 8DF80130 		strb	r3, [sp, #1]
 761:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 2356              		.loc 1 761 9 is_stmt 1 view .LVU595
 761:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 2357              		.loc 1 761 47 is_stmt 0 view .LVU596
 2358 00b6 A37E     		ldrb	r3, [r4, #26]	@ zero_extendqisi2
 761:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 2359              		.loc 1 761 16 view .LVU597
 2360 00b8 8DF80230 		strb	r3, [sp, #2]
 762:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2361              		.loc 1 762 9 is_stmt 1 view .LVU598
 762:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2362              		.loc 1 762 47 is_stmt 0 view .LVU599
 2363 00bc E37E     		ldrb	r3, [r4, #27]	@ zero_extendqisi2
 762:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2364              		.loc 1 762 16 view .LVU600
 2365 00be 8DF80330 		strb	r3, [sp, #3]
 764:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2366              		.loc 1 764 9 is_stmt 1 view .LVU601
 2367 00c2 0422     		movs	r2, #4
 2368 00c4 6946     		mov	r1, sp
 2369 00c6 8B20     		movs	r0, #139
 2370 00c8 FFF7FEFF 		bl	SUBGRF_WriteCommand
 2371              	.LVL140:
 766:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_GMSK:
 2372              		.loc 1 766 9 view .LVU602
 2373 00cc D6E7     		b	.L123
ARM GAS  /tmp/cc1T7Vp8.s 			page 78


 2374              	.LVL141:
 2375              	.L126:
 768:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 2376              		.loc 1 768 9 view .LVU603
 769:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2377              		.loc 1 769 9 view .LVU604
 769:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2378              		.loc 1 769 80 is_stmt 0 view .LVU605
 2379 00ce 6268     		ldr	r2, [r4, #4]
 769:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( tempVal >> 16 ) & 0xFF;
 2380              		.loc 1 769 17 view .LVU606
 2381 00d0 0D4B     		ldr	r3, .L133+8
 2382 00d2 B3FBF2F3 		udiv	r3, r3, r2
 2383              	.LVL142:
 770:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2384              		.loc 1 770 9 is_stmt 1 view .LVU607
 770:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2385              		.loc 1 770 28 is_stmt 0 view .LVU608
 2386 00d6 1A0C     		lsrs	r2, r3, #16
 770:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = ( tempVal >> 8 ) & 0xFF;
 2387              		.loc 1 770 16 view .LVU609
 2388 00d8 8DF80020 		strb	r2, [sp]
 771:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2389              		.loc 1 771 9 is_stmt 1 view .LVU610
 771:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2390              		.loc 1 771 28 is_stmt 0 view .LVU611
 2391 00dc 1A0A     		lsrs	r2, r3, #8
 771:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = tempVal & 0xFF;
 2392              		.loc 1 771 16 view .LVU612
 2393 00de 8DF80120 		strb	r2, [sp, #1]
 772:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 2394              		.loc 1 772 9 is_stmt 1 view .LVU613
 772:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 2395              		.loc 1 772 16 is_stmt 0 view .LVU614
 2396 00e2 8DF80230 		strb	r3, [sp, #2]
 773:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 2397              		.loc 1 773 9 is_stmt 1 view .LVU615
 773:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 2398              		.loc 1 773 47 is_stmt 0 view .LVU616
 2399 00e6 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 2400              	.LVL143:
 773:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 2401              		.loc 1 773 16 view .LVU617
 2402 00e8 8DF80330 		strb	r3, [sp, #3]
 774:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2403              		.loc 1 774 9 is_stmt 1 view .LVU618
 774:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2404              		.loc 1 774 47 is_stmt 0 view .LVU619
 2405 00ec 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
 774:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 2406              		.loc 1 774 16 view .LVU620
 2407 00ee 8DF80430 		strb	r3, [sp, #4]
 2408              	.LVL144:
 775:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 2409              		.loc 1 775 9 is_stmt 1 view .LVU621
 2410 00f2 0522     		movs	r2, #5
 2411 00f4 6946     		mov	r1, sp
ARM GAS  /tmp/cc1T7Vp8.s 			page 79


 2412 00f6 8B20     		movs	r0, #139
 2413 00f8 FFF7FEFF 		bl	SUBGRF_WriteCommand
 2414              	.LVL145:
 776:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     default:
 2415              		.loc 1 776 9 view .LVU622
 781:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2416              		.loc 1 781 1 is_stmt 0 view .LVU623
 2417 00fc BEE7     		b	.L123
 2418              	.L134:
 2419 00fe 00BF     		.align	2
 2420              	.L133:
 2421 0100 00000000 		.word	.LANCHOR4
 2422 0104 00000000 		.word	.LANCHOR2
 2423 0108 0000093D 		.word	1024000000
 2424 010c 0048E801 		.word	32000000
 2425              		.cfi_endproc
 2426              	.LFE1150:
 2428              		.section	.text.SUBGRF_ReadRegister,"ax",%progbits
 2429              		.align	1
 2430              		.global	SUBGRF_ReadRegister
 2431              		.syntax unified
 2432              		.thumb
 2433              		.thumb_func
 2434              		.fpu softvfp
 2436              	SUBGRF_ReadRegister:
 2437              	.LVL146:
 2438              	.LFB1162:
 985:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t data;
 2439              		.loc 1 985 1 is_stmt 1 view -0
 2440              		.cfi_startproc
 2441              		@ args = 0, pretend = 0, frame = 8
 2442              		@ frame_needed = 0, uses_anonymous_args = 0
 985:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t data;
 2443              		.loc 1 985 1 is_stmt 0 view .LVU625
 2444 0000 00B5     		push	{lr}
 2445              	.LCFI94:
 2446              		.cfi_def_cfa_offset 4
 2447              		.cfi_offset 14, -4
 2448 0002 83B0     		sub	sp, sp, #12
 2449              	.LCFI95:
 2450              		.cfi_def_cfa_offset 16
 2451 0004 0146     		mov	r1, r0
 986:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 2452              		.loc 1 986 5 is_stmt 1 view .LVU626
 987:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return data;
 2453              		.loc 1 987 5 view .LVU627
 2454 0006 0123     		movs	r3, #1
 2455 0008 0DF10702 		add	r2, sp, #7
 2456 000c 0348     		ldr	r0, .L137
 2457              	.LVL147:
 987:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return data;
 2458              		.loc 1 987 5 is_stmt 0 view .LVU628
 2459 000e FFF7FEFF 		bl	HAL_SUBGHZ_ReadRegisters
 2460              	.LVL148:
 988:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2461              		.loc 1 988 5 is_stmt 1 view .LVU629
 989:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
ARM GAS  /tmp/cc1T7Vp8.s 			page 80


 2462              		.loc 1 989 1 is_stmt 0 view .LVU630
 2463 0012 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2464 0016 03B0     		add	sp, sp, #12
 2465              	.LCFI96:
 2466              		.cfi_def_cfa_offset 4
 2467              		@ sp needed
 2468 0018 5DF804FB 		ldr	pc, [sp], #4
 2469              	.L138:
 2470              		.align	2
 2471              	.L137:
 2472 001c 00000000 		.word	hsubghz
 2473              		.cfi_endproc
 2474              	.LFE1162:
 2476              		.section	.text.Radio_SMPS_Set,"ax",%progbits
 2477              		.align	1
 2478              		.syntax unified
 2479              		.thumb
 2480              		.thumb_func
 2481              		.fpu softvfp
 2483              	Radio_SMPS_Set:
 2484              	.LVL149:
 2485              	.LFB1181:
1034:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1035:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
1036:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1037:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RBI_Switch_TypeDef state = RBI_SWITCH_RX;
1038:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1039:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if (rxtx == RFSWITCH_TX)
1040:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
1041:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (paSelect == RFO_LP)
1042:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1043:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             state = RBI_SWITCH_RFO_LP;
1044:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
1045:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1046:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (paSelect == RFO_HP)
1047:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1048:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             state = RBI_SWITCH_RFO_HP;
1049:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1050:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
1051:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     else
1052:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
1053:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (rxtx == RFSWITCH_RX)
1054:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1055:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             state = RBI_SWITCH_RX;
1056:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1057:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
1058:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RBI_ConfigRFSwitch(state);
1059:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1060:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1061:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint8_t SUBGRF_SetRfTxPower( int8_t power )
1062:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1063:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t paSelect= RFO_LP;
1064:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1065:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     int32_t TxConfig = RBI_GetTxConfig();
1066:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1067:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch (TxConfig)
1068:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
ARM GAS  /tmp/cc1T7Vp8.s 			page 81


1069:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case RBI_CONF_RFO_LP_HP:
1070:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1071:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             if (power > 15)
1072:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             {
1073:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                 paSelect = RFO_HP;
1074:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             }
1075:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             else
1076:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             {
1077:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                 paSelect = RFO_LP;
1078:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             }
1079:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1080:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1081:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case RBI_CONF_RFO_LP:
1082:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1083:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             paSelect = RFO_LP;
1084:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1085:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1086:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case RBI_CONF_RFO_HP:
1087:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1088:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             paSelect = RFO_HP;
1089:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1090:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1091:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
1092:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1093:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
1094:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1095:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
1096:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1097:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return paSelect;
1098:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1099:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1100:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint32_t SUBGRF_GetRadioWakeUpTime( void )
1101:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1102:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return RF_WAKEUP_TIME;
1103:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1104:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1105:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** /* HAL_SUBGHz Callbacks definitions */
1106:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
1107:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1108:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_TX_DONE );
1109:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1110:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1111:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
1112:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1113:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_RX_DONE );
1114:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1115:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1116:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
1117:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1118:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_CRC_ERROR);
1119:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1120:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1121:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadsta
1122:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1123:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch (cadstatus)
1124:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
1125:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case HAL_SUBGHZ_CAD_CLEAR:
ARM GAS  /tmp/cc1T7Vp8.s 			page 82


1126:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             RadioOnDioIrqCb( IRQ_CAD_CLEAR);
1127:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1128:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case HAL_SUBGHZ_CAD_DETECTED:
1129:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             RadioOnDioIrqCb( IRQ_CAD_DETECTED);
1130:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1131:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
1132:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
1133:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
1134:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1135:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1136:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
1137:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1138:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
1139:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1140:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1141:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
1142:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1143:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_HEADER_ERROR );
1144:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1145:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1146:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
1147:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1148:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
1149:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1150:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1151:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
1152:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1153:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
1154:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1155:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1156:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
1157:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
1158:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_HEADER_VALID );
1159:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
1160:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1161:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** static void Radio_SMPS_Set(uint8_t level)
1162:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 2486              		.loc 1 1162 1 is_stmt 1 view -0
 2487              		.cfi_startproc
 2488              		@ args = 0, pretend = 0, frame = 0
 2489              		@ frame_needed = 0, uses_anonymous_args = 0
 2490              		.loc 1 1162 1 is_stmt 0 view .LVU632
 2491 0000 10B5     		push	{r4, lr}
 2492              	.LCFI97:
 2493              		.cfi_def_cfa_offset 8
 2494              		.cfi_offset 4, -8
 2495              		.cfi_offset 14, -4
 2496 0002 0446     		mov	r4, r0
1163:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   if ( 1U == RBI_IsDCDC() )
 2497              		.loc 1 1163 3 is_stmt 1 view .LVU633
 2498              		.loc 1 1163 14 is_stmt 0 view .LVU634
 2499 0004 FFF7FEFF 		bl	RBI_IsDCDC
 2500              	.LVL150:
 2501              		.loc 1 1163 6 view .LVU635
 2502 0008 0128     		cmp	r0, #1
 2503 000a 00D0     		beq	.L142
 2504              	.L139:
ARM GAS  /tmp/cc1T7Vp8.s 			page 83


1164:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   {
1165:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t modReg;
1166:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
1167:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     modReg&= (~SMPS_DRV_MASK);
1168:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
1169:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
1170:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2505              		.loc 1 1170 1 view .LVU636
 2506 000c 10BD     		pop	{r4, pc}
 2507              	.L142:
 2508              	.LBB51:
1165:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 2509              		.loc 1 1165 5 is_stmt 1 view .LVU637
1166:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     modReg&= (~SMPS_DRV_MASK);
 2510              		.loc 1 1166 5 view .LVU638
1166:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     modReg&= (~SMPS_DRV_MASK);
 2511              		.loc 1 1166 13 is_stmt 0 view .LVU639
 2512 000e 40F62310 		movw	r0, #2339
 2513 0012 FFF7FEFF 		bl	SUBGRF_ReadRegister
 2514              	.LVL151:
1167:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 2515              		.loc 1 1167 5 is_stmt 1 view .LVU640
1167:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 2516              		.loc 1 1167 11 is_stmt 0 view .LVU641
 2517 0016 00F0F901 		and	r1, r0, #249
 2518              	.LVL152:
1168:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
 2519              		.loc 1 1168 5 is_stmt 1 view .LVU642
 2520 001a 2143     		orrs	r1, r1, r4
 2521              	.LVL153:
1168:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
 2522              		.loc 1 1168 5 is_stmt 0 view .LVU643
 2523 001c 40F62310 		movw	r0, #2339
 2524              	.LVL154:
1168:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
 2525              		.loc 1 1168 5 view .LVU644
 2526 0020 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2527              	.LVL155:
 2528              	.LBE51:
 2529              		.loc 1 1170 1 view .LVU645
 2530 0024 F2E7     		b	.L139
 2531              		.cfi_endproc
 2532              	.LFE1181:
 2534              		.section	.text.SUBGRF_Init,"ax",%progbits
 2535              		.align	1
 2536              		.global	SUBGRF_Init
 2537              		.syntax unified
 2538              		.thumb
 2539              		.thumb_func
 2540              		.fpu softvfp
 2542              	SUBGRF_Init:
 2543              	.LVL156:
 2544              	.LFB1116:
 212:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if ( dioIrq != NULL)
 2545              		.loc 1 212 1 is_stmt 1 view -0
 2546              		.cfi_startproc
 2547              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc1T7Vp8.s 			page 84


 2548              		@ frame_needed = 0, uses_anonymous_args = 0
 212:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if ( dioIrq != NULL)
 2549              		.loc 1 212 1 is_stmt 0 view .LVU647
 2550 0000 08B5     		push	{r3, lr}
 2551              	.LCFI98:
 2552              		.cfi_def_cfa_offset 8
 2553              		.cfi_offset 3, -8
 2554              		.cfi_offset 14, -4
 213:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2555              		.loc 1 213 5 is_stmt 1 view .LVU648
 213:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2556              		.loc 1 213 8 is_stmt 0 view .LVU649
 2557 0002 08B1     		cbz	r0, .L144
 215:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2558              		.loc 1 215 9 is_stmt 1 view .LVU650
 215:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2559              		.loc 1 215 25 is_stmt 0 view .LVU651
 2560 0004 164A     		ldr	r2, .L149
 2561 0006 1060     		str	r0, [r2]
 2562              	.L144:
 218:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2563              		.loc 1 218 5 is_stmt 1 view .LVU652
 2564 0008 FFF7FEFF 		bl	MX_SUBGHZ_Init
 2565              	.LVL157:
 221:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2566              		.loc 1 221 5 view .LVU653
 2567 000c 0220     		movs	r0, #2
 2568 000e FFF7FEFF 		bl	Radio_SMPS_Set
 2569              	.LVL158:
 223:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2570              		.loc 1 223 5 view .LVU654
 223:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2571              		.loc 1 223 21 is_stmt 0 view .LVU655
 2572 0012 0020     		movs	r0, #0
 2573 0014 134B     		ldr	r3, .L149+4
 2574 0016 1870     		strb	r0, [r3]
 225:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2575              		.loc 1 225 5 is_stmt 1 view .LVU656
 2576 0018 FFF7FEFF 		bl	SUBGRF_SetStandby
 2577              	.LVL159:
 228:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2578              		.loc 1 228 5 view .LVU657
 228:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2579              		.loc 1 228 15 is_stmt 0 view .LVU658
 2580 001c FFF7FEFF 		bl	RBI_IsTCXO
 2581              	.LVL160:
 228:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2582              		.loc 1 228 8 view .LVU659
 2583 0020 0128     		cmp	r0, #1
 2584 0022 0FD0     		beq	.L148
 240:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 2585              		.loc 1 240 9 is_stmt 1 view .LVU660
 2586 0024 2021     		movs	r1, #32
 2587 0026 40F61110 		movw	r0, #2321
 2588 002a FFF7FEFF 		bl	SUBGRF_WriteRegister
 2589              	.LVL161:
 241:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
ARM GAS  /tmp/cc1T7Vp8.s 			page 85


 2590              		.loc 1 241 9 view .LVU661
 2591 002e 2021     		movs	r1, #32
 2592 0030 40F61210 		movw	r0, #2322
 2593 0034 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2594              	.LVL162:
 2595              	.L146:
 244:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2596              		.loc 1 244 5 view .LVU662
 2597 0038 FFF7FEFF 		bl	RBI_Init
 2598              	.LVL163:
 246:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2599              		.loc 1 246 5 view .LVU663
 246:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2600              		.loc 1 246 19 is_stmt 0 view .LVU664
 2601 003c 0A4B     		ldr	r3, .L149+8
 2602 003e 0122     		movs	r2, #1
 2603 0040 1A70     		strb	r2, [r3]
 247:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2604              		.loc 1 247 1 view .LVU665
 2605 0042 08BD     		pop	{r3, pc}
 2606              	.L148:
 2607              	.LBB52:
 230:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 2608              		.loc 1 230 9 is_stmt 1 view .LVU666
 2609 0044 4021     		movs	r1, #64
 2610 0046 FFF7FEFF 		bl	SUBGRF_SetTcxoMode
 2611              	.LVL164:
 231:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2612              		.loc 1 231 9 view .LVU667
 2613 004a 0021     		movs	r1, #0
 2614 004c 40F61110 		movw	r0, #2321
 2615 0050 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2616              	.LVL165:
 234:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         calibParam.Value = 0x7F;
 2617              		.loc 1 234 9 view .LVU668
 235:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         SUBGRF_Calibrate( calibParam );
 2618              		.loc 1 235 9 view .LVU669
 236:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2619              		.loc 1 236 9 view .LVU670
 2620 0054 4FF07F00 		mov	r0, #127
 2621 0058 FFF7FEFF 		bl	SUBGRF_Calibrate
 2622              	.LVL166:
 2623              	.LBE52:
 2624 005c ECE7     		b	.L146
 2625              	.L150:
 2626 005e 00BF     		.align	2
 2627              	.L149:
 2628 0060 00000000 		.word	.LANCHOR5
 2629 0064 00000000 		.word	.LANCHOR1
 2630 0068 00000000 		.word	.LANCHOR0
 2631              		.cfi_endproc
 2632              	.LFE1116:
 2634              		.section	.text.SUBGRF_SetSleep,"ax",%progbits
 2635              		.align	1
 2636              		.global	SUBGRF_SetSleep
 2637              		.syntax unified
 2638              		.thumb
ARM GAS  /tmp/cc1T7Vp8.s 			page 86


 2639              		.thumb_func
 2640              		.fpu softvfp
 2642              	SUBGRF_SetSleep:
 2643              	.LVL167:
 2644              	.LFB1126:
 365:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* switch the antenna OFF by SW */
 2645              		.loc 1 365 1 view -0
 2646              		.cfi_startproc
 2647              		@ args = 0, pretend = 0, frame = 8
 2648              		@ frame_needed = 0, uses_anonymous_args = 0
 365:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* switch the antenna OFF by SW */
 2649              		.loc 1 365 1 is_stmt 0 view .LVU672
 2650 0000 10B5     		push	{r4, lr}
 2651              	.LCFI99:
 2652              		.cfi_def_cfa_offset 8
 2653              		.cfi_offset 4, -8
 2654              		.cfi_offset 14, -4
 2655 0002 82B0     		sub	sp, sp, #8
 2656              	.LCFI100:
 2657              		.cfi_def_cfa_offset 16
 2658 0004 0446     		mov	r4, r0
 2659              	.LVL168:
 367:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2660              		.loc 1 367 5 is_stmt 1 view .LVU673
 2661 0006 0020     		movs	r0, #0
 2662 0008 FFF7FEFF 		bl	RBI_ConfigRFSwitch
 2663              	.LVL169:
 369:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2664              		.loc 1 369 5 view .LVU674
 2665 000c 0220     		movs	r0, #2
 2666 000e FFF7FEFF 		bl	Radio_SMPS_Set
 2667              	.LVL170:
 371:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 2668              		.loc 1 371 5 view .LVU675
 371:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 2669              		.loc 1 371 65 is_stmt 0 view .LVU676
 2670 0012 04F00400 		and	r0, r4, #4
 372:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 2671              		.loc 1 372 61 view .LVU677
 2672 0016 04F00203 		and	r3, r4, #2
 371:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 2673              		.loc 1 371 72 view .LVU678
 2674 001a 1843     		orrs	r0, r0, r3
 373:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 2675              		.loc 1 373 54 view .LVU679
 2676 001c 04F00104 		and	r4, r4, #1
 2677              	.LVL171:
 372:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 2678              		.loc 1 372 68 view .LVU680
 2679 0020 0443     		orrs	r4, r4, r0
 371:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****                       ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 2680              		.loc 1 371 13 view .LVU681
 2681 0022 8DF80740 		strb	r4, [sp, #7]
 374:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     OperatingMode = MODE_SLEEP;
 2682              		.loc 1 374 5 is_stmt 1 view .LVU682
 2683 0026 0122     		movs	r2, #1
 2684 0028 0DF10701 		add	r1, sp, #7
ARM GAS  /tmp/cc1T7Vp8.s 			page 87


 2685 002c 8420     		movs	r0, #132
 2686 002e FFF7FEFF 		bl	SUBGRF_WriteCommand
 2687              	.LVL172:
 375:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2688              		.loc 1 375 5 view .LVU683
 375:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2689              		.loc 1 375 19 is_stmt 0 view .LVU684
 2690 0032 024B     		ldr	r3, .L153
 2691 0034 0022     		movs	r2, #0
 2692 0036 1A70     		strb	r2, [r3]
 376:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2693              		.loc 1 376 1 view .LVU685
 2694 0038 02B0     		add	sp, sp, #8
 2695              	.LCFI101:
 2696              		.cfi_def_cfa_offset 8
 2697              		@ sp needed
 2698 003a 10BD     		pop	{r4, pc}
 2699              	.L154:
 2700              		.align	2
 2701              	.L153:
 2702 003c 00000000 		.word	.LANCHOR0
 2703              		.cfi_endproc
 2704              	.LFE1126:
 2706              		.section	.text.SUBGRF_SetWhiteningSeed,"ax",%progbits
 2707              		.align	1
 2708              		.global	SUBGRF_SetWhiteningSeed
 2709              		.syntax unified
 2710              		.thumb
 2711              		.thumb_func
 2712              		.fpu softvfp
 2714              	SUBGRF_SetWhiteningSeed:
 2715              	.LVL173:
 2716              	.LFB1124:
 322:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regValue = 0;
 2717              		.loc 1 322 1 is_stmt 1 view -0
 2718              		.cfi_startproc
 2719              		@ args = 0, pretend = 0, frame = 0
 2720              		@ frame_needed = 0, uses_anonymous_args = 0
 322:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regValue = 0;
 2721              		.loc 1 322 1 is_stmt 0 view .LVU687
 2722 0000 10B5     		push	{r4, lr}
 2723              	.LCFI102:
 2724              		.cfi_def_cfa_offset 8
 2725              		.cfi_offset 4, -8
 2726              		.cfi_offset 14, -4
 2727 0002 0446     		mov	r4, r0
 323:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2728              		.loc 1 323 5 is_stmt 1 view .LVU688
 2729              	.LVL174:
 325:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2730              		.loc 1 325 5 view .LVU689
 325:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2731              		.loc 1 325 13 is_stmt 0 view .LVU690
 2732 0004 FFF7FEFF 		bl	SUBGRF_GetPacketType
 2733              	.LVL175:
 325:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2734              		.loc 1 325 5 view .LVU691
ARM GAS  /tmp/cc1T7Vp8.s 			page 88


 2735 0008 00B1     		cbz	r0, .L158
 2736              	.LVL176:
 2737              	.L155:
 337:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2738              		.loc 1 337 1 view .LVU692
 2739 000a 10BD     		pop	{r4, pc}
 2740              	.LVL177:
 2741              	.L158:
 328:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 2742              		.loc 1 328 13 is_stmt 1 view .LVU693
 328:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 2743              		.loc 1 328 24 is_stmt 0 view .LVU694
 2744 000c 4FF4D760 		mov	r0, #1720
 2745 0010 FFF7FEFF 		bl	SUBGRF_ReadRegister
 2746              	.LVL178:
 328:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 2747              		.loc 1 328 22 view .LVU695
 2748 0014 00F0FE00 		and	r0, r0, #254
 2749              	.LVL179:
 329:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 2750              		.loc 1 329 13 is_stmt 1 view .LVU696
 329:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 2751              		.loc 1 329 40 is_stmt 0 view .LVU697
 2752 0018 C4F30021 		ubfx	r1, r4, #8, #1
 2753              	.LVL180:
 330:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 2754              		.loc 1 330 13 is_stmt 1 view .LVU698
 2755 001c 0143     		orrs	r1, r1, r0
 2756              	.LVL181:
 330:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 2757              		.loc 1 330 13 is_stmt 0 view .LVU699
 2758 001e 4FF4D760 		mov	r0, #1720
 2759 0022 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2760              	.LVL182:
 331:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 2761              		.loc 1 331 13 is_stmt 1 view .LVU700
 2762 0026 E1B2     		uxtb	r1, r4
 2763 0028 40F2B960 		movw	r0, #1721
 2764 002c FFF7FEFF 		bl	SUBGRF_WriteRegister
 2765              	.LVL183:
 332:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2766              		.loc 1 332 13 view .LVU701
 337:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2767              		.loc 1 337 1 is_stmt 0 view .LVU702
 2768 0030 EBE7     		b	.L155
 2769              		.cfi_endproc
 2770              	.LFE1124:
 2772              		.section	.text.SUBGRF_SetTxParams,"ax",%progbits
 2773              		.align	1
 2774              		.global	SUBGRF_SetTxParams
 2775              		.syntax unified
 2776              		.thumb
 2777              		.thumb_func
 2778              		.fpu softvfp
 2780              	SUBGRF_SetTxParams:
 2781              	.LVL184:
 2782              	.LFB1149:
ARM GAS  /tmp/cc1T7Vp8.s 			page 89


 644:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 2783              		.loc 1 644 1 is_stmt 1 view -0
 2784              		.cfi_startproc
 2785              		@ args = 0, pretend = 0, frame = 8
 2786              		@ frame_needed = 0, uses_anonymous_args = 0
 644:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 2787              		.loc 1 644 1 is_stmt 0 view .LVU704
 2788 0000 70B5     		push	{r4, r5, r6, lr}
 2789              	.LCFI103:
 2790              		.cfi_def_cfa_offset 16
 2791              		.cfi_offset 4, -16
 2792              		.cfi_offset 5, -12
 2793              		.cfi_offset 6, -8
 2794              		.cfi_offset 14, -4
 2795 0002 82B0     		sub	sp, sp, #8
 2796              	.LCFI104:
 2797              		.cfi_def_cfa_offset 24
 2798 0004 0C46     		mov	r4, r1
 2799 0006 1646     		mov	r6, r2
 645:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     int32_t max_power;
 2800              		.loc 1 645 5 is_stmt 1 view .LVU705
 646:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2801              		.loc 1 646 5 view .LVU706
 648:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2802              		.loc 1 648 5 view .LVU707
 648:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 2803              		.loc 1 648 8 is_stmt 0 view .LVU708
 2804 0008 0128     		cmp	r0, #1
 2805 000a 35D0     		beq	.L176
 679:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* WORKAROUND END*/
 2806              		.loc 1 679 9 is_stmt 1 view .LVU709
 679:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* WORKAROUND END*/
 2807              		.loc 1 679 44 is_stmt 0 view .LVU710
 2808 000c 40F6D800 		movw	r0, #2264
 2809              	.LVL185:
 679:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* WORKAROUND END*/
 2810              		.loc 1 679 44 view .LVU711
 2811 0010 FFF7FEFF 		bl	SUBGRF_ReadRegister
 2812              	.LVL186:
 679:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         /* WORKAROUND END*/
 2813              		.loc 1 679 9 view .LVU712
 2814 0014 40F01E01 		orr	r1, r0, #30
 2815 0018 C9B2     		uxtb	r1, r1
 2816 001a 40F6D800 		movw	r0, #2264
 2817 001e FFF7FEFF 		bl	SUBGRF_WriteRegister
 2818              	.LVL187:
 681:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power > max_power)
 2819              		.loc 1 681 9 is_stmt 1 view .LVU713
 681:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power > max_power)
 2820              		.loc 1 681 21 is_stmt 0 view .LVU714
 2821 0022 0120     		movs	r0, #1
 2822 0024 FFF7FEFF 		bl	RBI_GetRFOMaxPowerConfig
 2823              	.LVL188:
 2824 0028 0546     		mov	r5, r0
 2825              	.LVL189:
 682:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2826              		.loc 1 682 9 is_stmt 1 view .LVU715
ARM GAS  /tmp/cc1T7Vp8.s 			page 90


 682:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2827              		.loc 1 682 12 is_stmt 0 view .LVU716
 2828 002a 8442     		cmp	r4, r0
 2829 002c 00DD     		ble	.L167
 684:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2830              		.loc 1 684 13 is_stmt 1 view .LVU717
 684:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2831              		.loc 1 684 19 is_stmt 0 view .LVU718
 2832 002e 44B2     		sxtb	r4, r0
 2833              	.LVL190:
 2834              	.L167:
 686:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2835              		.loc 1 686 9 is_stmt 1 view .LVU719
 686:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2836              		.loc 1 686 12 is_stmt 0 view .LVU720
 2837 0030 142D     		cmp	r5, #20
 2838 0032 54D0     		beq	.L177
 691:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2839              		.loc 1 691 14 is_stmt 1 view .LVU721
 691:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2840              		.loc 1 691 17 is_stmt 0 view .LVU722
 2841 0034 112D     		cmp	r5, #17
 2842 0036 5CD0     		beq	.L178
 696:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2843              		.loc 1 696 14 is_stmt 1 view .LVU723
 696:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2844              		.loc 1 696 17 is_stmt 0 view .LVU724
 2845 0038 0E2D     		cmp	r5, #14
 2846 003a 64D0     		beq	.L179
 703:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 2847              		.loc 1 703 13 is_stmt 1 view .LVU725
 2848 003c 0123     		movs	r3, #1
 2849 003e 0022     		movs	r2, #0
 2850 0040 0721     		movs	r1, #7
 2851 0042 0420     		movs	r0, #4
 2852              	.LVL191:
 703:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 2853              		.loc 1 703 13 is_stmt 0 view .LVU726
 2854 0044 FFF7FEFF 		bl	SUBGRF_SetPaConfig
 2855              	.LVL192:
 704:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2856              		.loc 1 704 13 is_stmt 1 view .LVU727
 704:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2857              		.loc 1 704 26 is_stmt 0 view .LVU728
 2858 0048 641B     		subs	r4, r4, r5
 2859              	.LVL193:
 704:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2860              		.loc 1 704 26 view .LVU729
 2861 004a 1634     		adds	r4, r4, #22
 704:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2862              		.loc 1 704 19 view .LVU730
 2863 004c 64B2     		sxtb	r4, r4
 2864              	.LVL194:
 2865              	.L169:
 706:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2866              		.loc 1 706 9 is_stmt 1 view .LVU731
 706:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
ARM GAS  /tmp/cc1T7Vp8.s 			page 91


 2867              		.loc 1 706 12 is_stmt 0 view .LVU732
 2868 004e 14F1090F 		cmn	r4, #9
 2869 0052 01DA     		bge	.L172
 708:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2870              		.loc 1 708 19 view .LVU733
 2871 0054 6FF00804 		mvn	r4, #8
 2872              	.LVL195:
 2873              	.L172:
 710:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2874              		.loc 1 710 9 is_stmt 1 view .LVU734
 2875 0058 3821     		movs	r1, #56
 2876 005a 40F6E700 		movw	r0, #2279
 2877 005e FFF7FEFF 		bl	SUBGRF_WriteRegister
 2878              	.LVL196:
 2879              	.L166:
 712:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = (uint8_t)rampTime;
 2880              		.loc 1 712 5 view .LVU735
 712:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = (uint8_t)rampTime;
 2881              		.loc 1 712 12 is_stmt 0 view .LVU736
 2882 0062 8DF80440 		strb	r4, [sp, #4]
 713:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 2883              		.loc 1 713 5 is_stmt 1 view .LVU737
 713:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 2884              		.loc 1 713 12 is_stmt 0 view .LVU738
 2885 0066 8DF80560 		strb	r6, [sp, #5]
 714:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 2886              		.loc 1 714 5 is_stmt 1 view .LVU739
 2887 006a 0222     		movs	r2, #2
 2888 006c 01A9     		add	r1, sp, #4
 2889 006e 8E20     		movs	r0, #142
 2890 0070 FFF7FEFF 		bl	SUBGRF_WriteCommand
 2891              	.LVL197:
 715:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 2892              		.loc 1 715 1 is_stmt 0 view .LVU740
 2893 0074 02B0     		add	sp, sp, #8
 2894              	.LCFI105:
 2895              		.cfi_remember_state
 2896              		.cfi_def_cfa_offset 16
 2897              		@ sp needed
 2898 0076 70BD     		pop	{r4, r5, r6, pc}
 2899              	.LVL198:
 2900              	.L176:
 2901              	.LCFI106:
 2902              		.cfi_restore_state
 650:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power >  max_power)
 2903              		.loc 1 650 9 is_stmt 1 view .LVU741
 650:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power >  max_power)
 2904              		.loc 1 650 21 is_stmt 0 view .LVU742
 2905 0078 0020     		movs	r0, #0
 2906              	.LVL199:
 650:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power >  max_power)
 2907              		.loc 1 650 21 view .LVU743
 2908 007a FFF7FEFF 		bl	RBI_GetRFOMaxPowerConfig
 2909              	.LVL200:
 650:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if (power >  max_power)
 2910              		.loc 1 650 21 view .LVU744
 2911 007e 0546     		mov	r5, r0
ARM GAS  /tmp/cc1T7Vp8.s 			page 92


 2912              	.LVL201:
 651:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2913              		.loc 1 651 9 is_stmt 1 view .LVU745
 651:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2914              		.loc 1 651 12 is_stmt 0 view .LVU746
 2915 0080 8442     		cmp	r4, r0
 2916 0082 00DD     		ble	.L161
 653:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2917              		.loc 1 653 11 is_stmt 1 view .LVU747
 653:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2918              		.loc 1 653 17 is_stmt 0 view .LVU748
 2919 0084 44B2     		sxtb	r4, r0
 2920              	.LVL202:
 2921              	.L161:
 655:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2922              		.loc 1 655 9 is_stmt 1 view .LVU749
 655:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2923              		.loc 1 655 12 is_stmt 0 view .LVU750
 2924 0086 0E2D     		cmp	r5, #14
 2925 0088 15D0     		beq	.L180
 660:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2926              		.loc 1 660 14 is_stmt 1 view .LVU751
 660:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2927              		.loc 1 660 17 is_stmt 0 view .LVU752
 2928 008a 0A2D     		cmp	r5, #10
 2929 008c 1DD0     		beq	.L181
 667:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 2930              		.loc 1 667 13 is_stmt 1 view .LVU753
 2931 008e 0123     		movs	r3, #1
 2932 0090 1A46     		mov	r2, r3
 2933 0092 0021     		movs	r1, #0
 2934 0094 0620     		movs	r0, #6
 2935              	.LVL203:
 667:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 2936              		.loc 1 667 13 is_stmt 0 view .LVU754
 2937 0096 FFF7FEFF 		bl	SUBGRF_SetPaConfig
 2938              	.LVL204:
 668:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2939              		.loc 1 668 13 is_stmt 1 view .LVU755
 668:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2940              		.loc 1 668 26 is_stmt 0 view .LVU756
 2941 009a 641B     		subs	r4, r4, r5
 2942              	.LVL205:
 668:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2943              		.loc 1 668 26 view .LVU757
 2944 009c 0E34     		adds	r4, r4, #14
 668:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2945              		.loc 1 668 19 view .LVU758
 2946 009e 64B2     		sxtb	r4, r4
 2947              	.LVL206:
 2948              	.L163:
 670:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2949              		.loc 1 670 9 is_stmt 1 view .LVU759
 670:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 2950              		.loc 1 670 12 is_stmt 0 view .LVU760
 2951 00a0 14F1110F 		cmn	r4, #17
 2952 00a4 01DA     		bge	.L165
ARM GAS  /tmp/cc1T7Vp8.s 			page 93


 672:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2953              		.loc 1 672 19 view .LVU761
 2954 00a6 6FF01004 		mvn	r4, #16
 2955              	.LVL207:
 2956              	.L165:
 674:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 2957              		.loc 1 674 9 is_stmt 1 view .LVU762
 2958 00aa 1821     		movs	r1, #24
 2959 00ac 40F6E700 		movw	r0, #2279
 2960 00b0 FFF7FEFF 		bl	SUBGRF_WriteRegister
 2961              	.LVL208:
 2962 00b4 D5E7     		b	.L166
 2963              	.LVL209:
 2964              	.L180:
 657:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 2965              		.loc 1 657 13 view .LVU763
 2966 00b6 0123     		movs	r3, #1
 2967 00b8 1A46     		mov	r2, r3
 2968 00ba 0021     		movs	r1, #0
 2969 00bc 0420     		movs	r0, #4
 2970              	.LVL210:
 657:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 2971              		.loc 1 657 13 is_stmt 0 view .LVU764
 2972 00be FFF7FEFF 		bl	SUBGRF_SetPaConfig
 2973              	.LVL211:
 658:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2974              		.loc 1 658 13 is_stmt 1 view .LVU765
 658:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2975              		.loc 1 658 26 is_stmt 0 view .LVU766
 2976 00c2 641B     		subs	r4, r4, r5
 2977              	.LVL212:
 658:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2978              		.loc 1 658 26 view .LVU767
 2979 00c4 0E34     		adds	r4, r4, #14
 658:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2980              		.loc 1 658 19 view .LVU768
 2981 00c6 64B2     		sxtb	r4, r4
 2982              	.LVL213:
 658:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2983              		.loc 1 658 19 view .LVU769
 2984 00c8 EAE7     		b	.L163
 2985              	.LVL214:
 2986              	.L181:
 662:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0D - (max_power - power);
 2987              		.loc 1 662 13 is_stmt 1 view .LVU770
 2988 00ca 0123     		movs	r3, #1
 2989 00cc 1A46     		mov	r2, r3
 2990 00ce 0021     		movs	r1, #0
 2991 00d0 1846     		mov	r0, r3
 2992              	.LVL215:
 662:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0D - (max_power - power);
 2993              		.loc 1 662 13 is_stmt 0 view .LVU771
 2994 00d2 FFF7FEFF 		bl	SUBGRF_SetPaConfig
 2995              	.LVL216:
 663:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 2996              		.loc 1 663 13 is_stmt 1 view .LVU772
 663:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
ARM GAS  /tmp/cc1T7Vp8.s 			page 94


 2997              		.loc 1 663 26 is_stmt 0 view .LVU773
 2998 00d6 641B     		subs	r4, r4, r5
 2999              	.LVL217:
 663:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3000              		.loc 1 663 26 view .LVU774
 3001 00d8 0D34     		adds	r4, r4, #13
 663:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3002              		.loc 1 663 19 view .LVU775
 3003 00da 64B2     		sxtb	r4, r4
 3004              	.LVL218:
 663:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3005              		.loc 1 663 19 view .LVU776
 3006 00dc E0E7     		b	.L163
 3007              	.LVL219:
 3008              	.L177:
 688:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 3009              		.loc 1 688 13 is_stmt 1 view .LVU777
 3010 00de 0123     		movs	r3, #1
 3011 00e0 0022     		movs	r2, #0
 3012 00e2 0521     		movs	r1, #5
 3013 00e4 0320     		movs	r0, #3
 3014              	.LVL220:
 688:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 3015              		.loc 1 688 13 is_stmt 0 view .LVU778
 3016 00e6 FFF7FEFF 		bl	SUBGRF_SetPaConfig
 3017              	.LVL221:
 689:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3018              		.loc 1 689 13 is_stmt 1 view .LVU779
 689:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3019              		.loc 1 689 26 is_stmt 0 view .LVU780
 3020 00ea 641B     		subs	r4, r4, r5
 3021              	.LVL222:
 689:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3022              		.loc 1 689 26 view .LVU781
 3023 00ec 1634     		adds	r4, r4, #22
 689:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3024              		.loc 1 689 19 view .LVU782
 3025 00ee 64B2     		sxtb	r4, r4
 3026              	.LVL223:
 689:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3027              		.loc 1 689 19 view .LVU783
 3028 00f0 ADE7     		b	.L169
 3029              	.LVL224:
 3030              	.L178:
 693:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 3031              		.loc 1 693 13 is_stmt 1 view .LVU784
 3032 00f2 0123     		movs	r3, #1
 3033 00f4 0022     		movs	r2, #0
 3034 00f6 0321     		movs	r1, #3
 3035 00f8 0220     		movs	r0, #2
 3036              	.LVL225:
 693:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x16 - (max_power - power);
 3037              		.loc 1 693 13 is_stmt 0 view .LVU785
 3038 00fa FFF7FEFF 		bl	SUBGRF_SetPaConfig
 3039              	.LVL226:
 694:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3040              		.loc 1 694 13 is_stmt 1 view .LVU786
ARM GAS  /tmp/cc1T7Vp8.s 			page 95


 694:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3041              		.loc 1 694 26 is_stmt 0 view .LVU787
 3042 00fe 641B     		subs	r4, r4, r5
 3043              	.LVL227:
 694:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3044              		.loc 1 694 26 view .LVU788
 3045 0100 1634     		adds	r4, r4, #22
 694:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3046              		.loc 1 694 19 view .LVU789
 3047 0102 64B2     		sxtb	r4, r4
 3048              	.LVL228:
 694:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3049              		.loc 1 694 19 view .LVU790
 3050 0104 A3E7     		b	.L169
 3051              	.LVL229:
 3052              	.L179:
 698:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 3053              		.loc 1 698 13 is_stmt 1 view .LVU791
 3054 0106 0123     		movs	r3, #1
 3055 0108 0022     		movs	r2, #0
 3056 010a 0221     		movs	r1, #2
 3057 010c 0846     		mov	r0, r1
 3058              	.LVL230:
 698:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             power = 0x0E - (max_power - power);
 3059              		.loc 1 698 13 is_stmt 0 view .LVU792
 3060 010e FFF7FEFF 		bl	SUBGRF_SetPaConfig
 3061              	.LVL231:
 699:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3062              		.loc 1 699 13 is_stmt 1 view .LVU793
 699:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3063              		.loc 1 699 26 is_stmt 0 view .LVU794
 3064 0112 641B     		subs	r4, r4, r5
 3065              	.LVL232:
 699:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3066              		.loc 1 699 26 view .LVU795
 3067 0114 0E34     		adds	r4, r4, #14
 699:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3068              		.loc 1 699 19 view .LVU796
 3069 0116 64B2     		sxtb	r4, r4
 3070              	.LVL233:
 699:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3071              		.loc 1 699 19 view .LVU797
 3072 0118 99E7     		b	.L169
 3073              		.cfi_endproc
 3074              	.LFE1149:
 3076              		.section	.text.SUBGRF_GetRxBufferStatus,"ax",%progbits
 3077              		.align	1
 3078              		.global	SUBGRF_GetRxBufferStatus
 3079              		.syntax unified
 3080              		.thumb
 3081              		.thumb_func
 3082              		.fpu softvfp
 3084              	SUBGRF_GetRxBufferStatus:
 3085              	.LVL234:
 3086              	.LFB1156:
 895:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t status[2];
 3087              		.loc 1 895 1 is_stmt 1 view -0
ARM GAS  /tmp/cc1T7Vp8.s 			page 96


 3088              		.cfi_startproc
 3089              		@ args = 0, pretend = 0, frame = 8
 3090              		@ frame_needed = 0, uses_anonymous_args = 0
 895:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t status[2];
 3091              		.loc 1 895 1 is_stmt 0 view .LVU799
 3092 0000 30B5     		push	{r4, r5, lr}
 3093              	.LCFI107:
 3094              		.cfi_def_cfa_offset 12
 3095              		.cfi_offset 4, -12
 3096              		.cfi_offset 5, -8
 3097              		.cfi_offset 14, -4
 3098 0002 83B0     		sub	sp, sp, #12
 3099              	.LCFI108:
 3100              		.cfi_def_cfa_offset 24
 3101 0004 0546     		mov	r5, r0
 3102 0006 0C46     		mov	r4, r1
 896:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3103              		.loc 1 896 5 is_stmt 1 view .LVU800
 898:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3104              		.loc 1 898 5 view .LVU801
 3105 0008 0222     		movs	r2, #2
 3106 000a 01A9     		add	r1, sp, #4
 3107              	.LVL235:
 898:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3108              		.loc 1 898 5 is_stmt 0 view .LVU802
 3109 000c 1320     		movs	r0, #19
 3110              	.LVL236:
 898:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3111              		.loc 1 898 5 view .LVU803
 3112 000e FFF7FEFF 		bl	SUBGRF_ReadCommand
 3113              	.LVL237:
 902:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3114              		.loc 1 902 5 is_stmt 1 view .LVU804
 902:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3115              		.loc 1 902 11 is_stmt 0 view .LVU805
 3116 0012 FFF7FEFF 		bl	SUBGRF_GetPacketType
 3117              	.LVL238:
 902:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3118              		.loc 1 902 7 view .LVU806
 3119 0016 0128     		cmp	r0, #1
 3120 0018 07D0     		beq	.L186
 3121              	.L183:
 908:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3122              		.loc 1 908 9 is_stmt 1 view .LVU807
 908:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3123              		.loc 1 908 32 is_stmt 0 view .LVU808
 3124 001a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 908:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3125              		.loc 1 908 24 view .LVU809
 3126 001e 2B70     		strb	r3, [r5]
 3127              	.L184:
 910:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3128              		.loc 1 910 5 is_stmt 1 view .LVU810
 910:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3129              		.loc 1 910 35 is_stmt 0 view .LVU811
 3130 0020 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 910:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
ARM GAS  /tmp/cc1T7Vp8.s 			page 97


 3131              		.loc 1 910 27 view .LVU812
 3132 0024 2370     		strb	r3, [r4]
 911:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3133              		.loc 1 911 1 view .LVU813
 3134 0026 03B0     		add	sp, sp, #12
 3135              	.LCFI109:
 3136              		.cfi_remember_state
 3137              		.cfi_def_cfa_offset 12
 3138              		@ sp needed
 3139 0028 30BD     		pop	{r4, r5, pc}
 3140              	.LVL239:
 3141              	.L186:
 3142              	.LCFI110:
 3143              		.cfi_restore_state
 902:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3144              		.loc 1 902 77 discriminator 1 view .LVU814
 3145 002a 054B     		ldr	r3, .L187
 3146 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3147 002e DBB2     		uxtb	r3, r3
 902:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3148              		.loc 1 902 57 discriminator 1 view .LVU815
 3149 0030 012B     		cmp	r3, #1
 3150 0032 F2D1     		bne	.L183
 904:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3151              		.loc 1 904 9 is_stmt 1 view .LVU816
 904:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3152              		.loc 1 904 26 is_stmt 0 view .LVU817
 3153 0034 40F20270 		movw	r0, #1794
 3154 0038 FFF7FEFF 		bl	SUBGRF_ReadRegister
 3155              	.LVL240:
 904:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3156              		.loc 1 904 24 view .LVU818
 3157 003c 2870     		strb	r0, [r5]
 3158 003e EFE7     		b	.L184
 3159              	.L188:
 3160              		.align	2
 3161              	.L187:
 3162 0040 00000000 		.word	.LANCHOR6
 3163              		.cfi_endproc
 3164              	.LFE1156:
 3166              		.section	.text.SUBGRF_WriteRegisters,"ax",%progbits
 3167              		.align	1
 3168              		.global	SUBGRF_WriteRegisters
 3169              		.syntax unified
 3170              		.thumb
 3171              		.thumb_func
 3172              		.fpu softvfp
 3174              	SUBGRF_WriteRegisters:
 3175              	.LVL241:
 3176              	.LFB1163:
 992:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 3177              		.loc 1 992 1 is_stmt 1 view -0
 3178              		.cfi_startproc
 3179              		@ args = 0, pretend = 0, frame = 0
 3180              		@ frame_needed = 0, uses_anonymous_args = 0
 992:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 3181              		.loc 1 992 1 is_stmt 0 view .LVU820
ARM GAS  /tmp/cc1T7Vp8.s 			page 98


 3182 0000 10B5     		push	{r4, lr}
 3183              	.LCFI111:
 3184              		.cfi_def_cfa_offset 8
 3185              		.cfi_offset 4, -8
 3186              		.cfi_offset 14, -4
 3187 0002 1346     		mov	r3, r2
 993:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 3188              		.loc 1 993 5 is_stmt 1 view .LVU821
 3189              	.LBB53:
 3190              	.LBI53:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3191              		.loc 2 449 31 view .LVU822
 3192              	.LBB54:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3193              		.loc 2 451 3 view .LVU823
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3194              		.loc 2 453 3 view .LVU824
 3195              		.syntax unified
 3196              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3197 0004 EFF31084 		MRS r4, primask
 3198              	@ 0 "" 2
 3199              	.LVL242:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3200              		.loc 2 454 3 view .LVU825
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3201              		.loc 2 454 3 is_stmt 0 view .LVU826
 3202              		.thumb
 3203              		.syntax unified
 3204              	.LBE54:
 3205              	.LBE53:
 993:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 3206              		.loc 1 993 5 is_stmt 1 view .LVU827
 3207              	.LBB55:
 3208              	.LBI55:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3209              		.loc 2 207 27 view .LVU828
 3210              	.LBB56:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3211              		.loc 2 209 3 view .LVU829
 3212              		.syntax unified
 3213              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3214 0008 72B6     		cpsid i
 3215              	@ 0 "" 2
 3216              		.thumb
 3217              		.syntax unified
 3218              	.LBE56:
 3219              	.LBE55:
 994:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3220              		.loc 1 994 5 view .LVU830
 3221 000a 0A46     		mov	r2, r1
 3222              	.LVL243:
 994:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3223              		.loc 1 994 5 is_stmt 0 view .LVU831
 3224 000c 0146     		mov	r1, r0
 3225              	.LVL244:
 994:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3226              		.loc 1 994 5 view .LVU832
ARM GAS  /tmp/cc1T7Vp8.s 			page 99


 3227 000e 0348     		ldr	r0, .L191
 3228              	.LVL245:
 994:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3229              		.loc 1 994 5 view .LVU833
 3230 0010 FFF7FEFF 		bl	HAL_SUBGHZ_WriteRegisters
 3231              	.LVL246:
 995:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3232              		.loc 1 995 5 is_stmt 1 view .LVU834
 3233              	.LBB57:
 3234              	.LBI57:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3235              		.loc 2 479 27 view .LVU835
 3236              	.LBB58:
 3237              		.loc 2 481 3 view .LVU836
 3238              		.syntax unified
 3239              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3240 0014 84F31088 		MSR primask, r4
 3241              	@ 0 "" 2
 3242              	.LVL247:
 3243              		.loc 2 481 3 is_stmt 0 view .LVU837
 3244              		.thumb
 3245              		.syntax unified
 3246              	.LBE58:
 3247              	.LBE57:
 996:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3248              		.loc 1 996 1 view .LVU838
 3249 0018 10BD     		pop	{r4, pc}
 3250              	.LVL248:
 3251              	.L192:
 996:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3252              		.loc 1 996 1 view .LVU839
 3253 001a 00BF     		.align	2
 3254              	.L191:
 3255 001c 00000000 		.word	hsubghz
 3256              		.cfi_endproc
 3257              	.LFE1163:
 3259              		.section	.text.SUBGRF_SetSyncWord,"ax",%progbits
 3260              		.align	1
 3261              		.global	SUBGRF_SetSyncWord
 3262              		.syntax unified
 3263              		.thumb
 3264              		.thumb_func
 3265              		.fpu softvfp
 3267              	SUBGRF_SetSyncWord:
 3268              	.LVL249:
 3269              	.LFB1121:
 280:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 3270              		.loc 1 280 1 is_stmt 1 view -0
 3271              		.cfi_startproc
 3272              		@ args = 0, pretend = 0, frame = 0
 3273              		@ frame_needed = 0, uses_anonymous_args = 0
 280:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 3274              		.loc 1 280 1 is_stmt 0 view .LVU841
 3275 0000 08B5     		push	{r3, lr}
 3276              	.LCFI112:
 3277              		.cfi_def_cfa_offset 8
 3278              		.cfi_offset 3, -8
ARM GAS  /tmp/cc1T7Vp8.s 			page 100


 3279              		.cfi_offset 14, -4
 3280 0002 0146     		mov	r1, r0
 281:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return 0;
 3281              		.loc 1 281 5 is_stmt 1 view .LVU842
 3282 0004 0822     		movs	r2, #8
 3283 0006 4FF4D860 		mov	r0, #1728
 3284              	.LVL250:
 281:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return 0;
 3285              		.loc 1 281 5 is_stmt 0 view .LVU843
 3286 000a FFF7FEFF 		bl	SUBGRF_WriteRegisters
 3287              	.LVL251:
 282:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3288              		.loc 1 282 5 is_stmt 1 view .LVU844
 283:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3289              		.loc 1 283 1 is_stmt 0 view .LVU845
 3290 000e 0020     		movs	r0, #0
 3291 0010 08BD     		pop	{r3, pc}
 3292              		.cfi_endproc
 3293              	.LFE1121:
 3295              		.section	.text.SUBGRF_SetCrcSeed,"ax",%progbits
 3296              		.align	1
 3297              		.global	SUBGRF_SetCrcSeed
 3298              		.syntax unified
 3299              		.thumb
 3300              		.thumb_func
 3301              		.fpu softvfp
 3303              	SUBGRF_SetCrcSeed:
 3304              	.LVL252:
 3305              	.LFB1122:
 286:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 3306              		.loc 1 286 1 is_stmt 1 view -0
 3307              		.cfi_startproc
 3308              		@ args = 0, pretend = 0, frame = 8
 3309              		@ frame_needed = 0, uses_anonymous_args = 0
 286:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 3310              		.loc 1 286 1 is_stmt 0 view .LVU847
 3311 0000 00B5     		push	{lr}
 3312              	.LCFI113:
 3313              		.cfi_def_cfa_offset 4
 3314              		.cfi_offset 14, -4
 3315 0002 83B0     		sub	sp, sp, #12
 3316              	.LCFI114:
 3317              		.cfi_def_cfa_offset 16
 287:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3318              		.loc 1 287 5 is_stmt 1 view .LVU848
 289:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( seed & 0xFF );
 3319              		.loc 1 289 5 view .LVU849
 289:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( seed & 0xFF );
 3320              		.loc 1 289 14 is_stmt 0 view .LVU850
 3321 0004 030A     		lsrs	r3, r0, #8
 289:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( seed & 0xFF );
 3322              		.loc 1 289 12 view .LVU851
 3323 0006 8DF80430 		strb	r3, [sp, #4]
 290:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3324              		.loc 1 290 5 is_stmt 1 view .LVU852
 290:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3325              		.loc 1 290 12 is_stmt 0 view .LVU853
ARM GAS  /tmp/cc1T7Vp8.s 			page 101


 3326 000a 8DF80500 		strb	r0, [sp, #5]
 292:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3327              		.loc 1 292 5 is_stmt 1 view .LVU854
 292:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3328              		.loc 1 292 13 is_stmt 0 view .LVU855
 3329 000e FFF7FEFF 		bl	SUBGRF_GetPacketType
 3330              	.LVL253:
 292:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3331              		.loc 1 292 5 view .LVU856
 3332 0012 10B1     		cbz	r0, .L198
 3333              	.L195:
 301:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3334              		.loc 1 301 1 view .LVU857
 3335 0014 03B0     		add	sp, sp, #12
 3336              	.LCFI115:
 3337              		.cfi_remember_state
 3338              		.cfi_def_cfa_offset 4
 3339              		@ sp needed
 3340 0016 5DF804FB 		ldr	pc, [sp], #4
 3341              	.L198:
 3342              	.LCFI116:
 3343              		.cfi_restore_state
 295:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 3344              		.loc 1 295 13 is_stmt 1 view .LVU858
 3345 001a 0222     		movs	r2, #2
 3346 001c 01A9     		add	r1, sp, #4
 3347 001e 40F2BC60 		movw	r0, #1724
 3348 0022 FFF7FEFF 		bl	SUBGRF_WriteRegisters
 3349              	.LVL254:
 296:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3350              		.loc 1 296 13 view .LVU859
 301:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3351              		.loc 1 301 1 is_stmt 0 view .LVU860
 3352 0026 F5E7     		b	.L195
 3353              		.cfi_endproc
 3354              	.LFE1122:
 3356              		.section	.text.SUBGRF_SetCrcPolynomial,"ax",%progbits
 3357              		.align	1
 3358              		.global	SUBGRF_SetCrcPolynomial
 3359              		.syntax unified
 3360              		.thumb
 3361              		.thumb_func
 3362              		.fpu softvfp
 3364              	SUBGRF_SetCrcPolynomial:
 3365              	.LVL255:
 3366              	.LFB1123:
 304:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 3367              		.loc 1 304 1 is_stmt 1 view -0
 3368              		.cfi_startproc
 3369              		@ args = 0, pretend = 0, frame = 8
 3370              		@ frame_needed = 0, uses_anonymous_args = 0
 304:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[2];
 3371              		.loc 1 304 1 is_stmt 0 view .LVU862
 3372 0000 00B5     		push	{lr}
 3373              	.LCFI117:
 3374              		.cfi_def_cfa_offset 4
 3375              		.cfi_offset 14, -4
ARM GAS  /tmp/cc1T7Vp8.s 			page 102


 3376 0002 83B0     		sub	sp, sp, #12
 3377              	.LCFI118:
 3378              		.cfi_def_cfa_offset 16
 305:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3379              		.loc 1 305 5 is_stmt 1 view .LVU863
 307:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( polynomial & 0xFF );
 3380              		.loc 1 307 5 view .LVU864
 307:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( polynomial & 0xFF );
 3381              		.loc 1 307 14 is_stmt 0 view .LVU865
 3382 0004 030A     		lsrs	r3, r0, #8
 307:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     buf[1] = ( uint8_t )( polynomial & 0xFF );
 3383              		.loc 1 307 12 view .LVU866
 3384 0006 8DF80430 		strb	r3, [sp, #4]
 308:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3385              		.loc 1 308 5 is_stmt 1 view .LVU867
 308:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3386              		.loc 1 308 12 is_stmt 0 view .LVU868
 3387 000a 8DF80500 		strb	r0, [sp, #5]
 310:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3388              		.loc 1 310 5 is_stmt 1 view .LVU869
 310:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3389              		.loc 1 310 13 is_stmt 0 view .LVU870
 3390 000e FFF7FEFF 		bl	SUBGRF_GetPacketType
 3391              	.LVL256:
 310:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3392              		.loc 1 310 5 view .LVU871
 3393 0012 10B1     		cbz	r0, .L202
 3394              	.L199:
 319:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3395              		.loc 1 319 1 view .LVU872
 3396 0014 03B0     		add	sp, sp, #12
 3397              	.LCFI119:
 3398              		.cfi_remember_state
 3399              		.cfi_def_cfa_offset 4
 3400              		@ sp needed
 3401 0016 5DF804FB 		ldr	pc, [sp], #4
 3402              	.L202:
 3403              	.LCFI120:
 3404              		.cfi_restore_state
 313:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 3405              		.loc 1 313 13 is_stmt 1 view .LVU873
 3406 001a 0222     		movs	r2, #2
 3407 001c 01A9     		add	r1, sp, #4
 3408 001e 40F2BE60 		movw	r0, #1726
 3409 0022 FFF7FEFF 		bl	SUBGRF_WriteRegisters
 3410              	.LVL257:
 314:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3411              		.loc 1 314 13 view .LVU874
 319:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3412              		.loc 1 319 1 is_stmt 0 view .LVU875
 3413 0026 F5E7     		b	.L199
 3414              		.cfi_endproc
 3415              	.LFE1123:
 3417              		.section	.text.SUBGRF_SetPacketParams,"ax",%progbits
 3418              		.align	1
 3419              		.global	SUBGRF_SetPacketParams
 3420              		.syntax unified
ARM GAS  /tmp/cc1T7Vp8.s 			page 103


 3421              		.thumb
 3422              		.thumb_func
 3423              		.fpu softvfp
 3425              	SUBGRF_SetPacketParams:
 3426              	.LVL258:
 3427              	.LFB1151:
 784:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t n;
 3428              		.loc 1 784 1 is_stmt 1 view -0
 3429              		.cfi_startproc
 3430              		@ args = 0, pretend = 0, frame = 16
 3431              		@ frame_needed = 0, uses_anonymous_args = 0
 784:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t n;
 3432              		.loc 1 784 1 is_stmt 0 view .LVU877
 3433 0000 10B5     		push	{r4, lr}
 3434              	.LCFI121:
 3435              		.cfi_def_cfa_offset 8
 3436              		.cfi_offset 4, -8
 3437              		.cfi_offset 14, -4
 3438 0002 84B0     		sub	sp, sp, #16
 3439              	.LCFI122:
 3440              		.cfi_def_cfa_offset 24
 3441 0004 0446     		mov	r4, r0
 785:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t crcVal = 0;
 3442              		.loc 1 785 5 is_stmt 1 view .LVU878
 786:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 3443              		.loc 1 786 5 view .LVU879
 3444              	.LVL259:
 787:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3445              		.loc 1 787 5 view .LVU880
 787:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3446              		.loc 1 787 13 is_stmt 0 view .LVU881
 3447 0006 01AB     		add	r3, sp, #4
 3448 0008 334A     		ldr	r2, .L218
 3449 000a 07CA     		ldm	r2, {r0, r1, r2}
 3450              	.LVL260:
 787:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3451              		.loc 1 787 13 view .LVU882
 3452 000c 03C3     		stmia	r3!, {r0, r1}
 3453 000e 1A70     		strb	r2, [r3]
 791:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3454              		.loc 1 791 5 is_stmt 1 view .LVU883
 791:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3455              		.loc 1 791 35 is_stmt 0 view .LVU884
 3456 0010 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 791:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3457              		.loc 1 791 20 view .LVU885
 3458 0012 324B     		ldr	r3, .L218+4
 3459 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 791:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3460              		.loc 1 791 7 view .LVU886
 3461 0016 9842     		cmp	r0, r3
 3462 0018 06D1     		bne	.L215
 3463              	.L204:
 796:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3464              		.loc 1 796 5 is_stmt 1 view .LVU887
 796:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3465              		.loc 1 796 25 is_stmt 0 view .LVU888
ARM GAS  /tmp/cc1T7Vp8.s 			page 104


 3466 001a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 796:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 3467              		.loc 1 796 5 view .LVU889
 3468 001c 032B     		cmp	r3, #3
 3469 001e 2AD8     		bhi	.L203
 3470 0020 DFE803F0 		tbb	[pc, r3]
 3471              	.L207:
 3472 0024 05       		.byte	(.L206-.L207)/2
 3473 0025 44       		.byte	(.L209-.L207)/2
 3474 0026 3F       		.byte	(.L208-.L207)/2
 3475 0027 05       		.byte	(.L206-.L207)/2
 3476              		.p2align 1
 3477              	.L215:
 793:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 3478              		.loc 1 793 9 is_stmt 1 view .LVU890
 3479 0028 FFF7FEFF 		bl	SUBGRF_SetPacketType
 3480              	.LVL261:
 3481 002c F5E7     		b	.L204
 3482              	.L206:
 800:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 3483              		.loc 1 800 9 view .LVU891
 800:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 3484              		.loc 1 800 38 is_stmt 0 view .LVU892
 3485 002e 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 800:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 3486              		.loc 1 800 11 view .LVU893
 3487 0030 F12B     		cmp	r3, #241
 3488 0032 22D0     		beq	.L216
 806:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 3489              		.loc 1 806 14 is_stmt 1 view .LVU894
 806:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 3490              		.loc 1 806 16 is_stmt 0 view .LVU895
 3491 0034 F22B     		cmp	r3, #242
 3492 0036 2AD0     		beq	.L217
 3493              	.LVL262:
 3494              	.L211:
 816:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 3495              		.loc 1 816 9 is_stmt 1 view .LVU896
 817:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.Gfsk.PreambleLength;
 3496              		.loc 1 817 9 view .LVU897
 817:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.Gfsk.PreambleLength;
 3497              		.loc 1 817 45 is_stmt 0 view .LVU898
 3498 0038 6288     		ldrh	r2, [r4, #2]
 817:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.Gfsk.PreambleLength;
 3499              		.loc 1 817 16 view .LVU899
 3500 003a 110A     		lsrs	r1, r2, #8
 3501 003c 8DF80410 		strb	r1, [sp, #4]
 818:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 3502              		.loc 1 818 9 is_stmt 1 view .LVU900
 818:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 3503              		.loc 1 818 16 is_stmt 0 view .LVU901
 3504 0040 8DF80520 		strb	r2, [sp, #5]
 819:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 3505              		.loc 1 819 9 is_stmt 1 view .LVU902
 819:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 3506              		.loc 1 819 43 is_stmt 0 view .LVU903
 3507 0044 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
ARM GAS  /tmp/cc1T7Vp8.s 			page 105


 819:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 3508              		.loc 1 819 16 view .LVU904
 3509 0046 8DF80620 		strb	r2, [sp, #6]
 820:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.Gfsk.AddrComp;
 3510              		.loc 1 820 9 is_stmt 1 view .LVU905
 820:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.Gfsk.AddrComp;
 3511              		.loc 1 820 45 is_stmt 0 view .LVU906
 3512 004a 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 820:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.Gfsk.AddrComp;
 3513              		.loc 1 820 16 view .LVU907
 3514 004c 8DF80720 		strb	r2, [sp, #7]
 821:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.Gfsk.HeaderType;
 3515              		.loc 1 821 9 is_stmt 1 view .LVU908
 821:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.Gfsk.HeaderType;
 3516              		.loc 1 821 43 is_stmt 0 view .LVU909
 3517 0050 A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
 821:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.Gfsk.HeaderType;
 3518              		.loc 1 821 16 view .LVU910
 3519 0052 8DF80820 		strb	r2, [sp, #8]
 822:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = packetParams->Params.Gfsk.PayloadLength;
 3520              		.loc 1 822 9 is_stmt 1 view .LVU911
 822:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = packetParams->Params.Gfsk.PayloadLength;
 3521              		.loc 1 822 43 is_stmt 0 view .LVU912
 3522 0056 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 822:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[6] = packetParams->Params.Gfsk.PayloadLength;
 3523              		.loc 1 822 16 view .LVU913
 3524 0058 8DF80920 		strb	r2, [sp, #9]
 823:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = crcVal;
 3525              		.loc 1 823 9 is_stmt 1 view .LVU914
 823:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = crcVal;
 3526              		.loc 1 823 43 is_stmt 0 view .LVU915
 3527 005c 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 823:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[7] = crcVal;
 3528              		.loc 1 823 16 view .LVU916
 3529 005e 8DF80A20 		strb	r2, [sp, #10]
 824:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[8] = packetParams->Params.Gfsk.DcFree;
 3530              		.loc 1 824 9 is_stmt 1 view .LVU917
 824:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[8] = packetParams->Params.Gfsk.DcFree;
 3531              		.loc 1 824 16 is_stmt 0 view .LVU918
 3532 0062 8DF80B30 		strb	r3, [sp, #11]
 825:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3533              		.loc 1 825 9 is_stmt 1 view .LVU919
 825:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3534              		.loc 1 825 43 is_stmt 0 view .LVU920
 3535 0066 A37A     		ldrb	r3, [r4, #10]	@ zero_extendqisi2
 3536              	.LVL263:
 825:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3537              		.loc 1 825 16 view .LVU921
 3538 0068 8DF80C30 		strb	r3, [sp, #12]
 826:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_BPSK:
 3539              		.loc 1 826 9 is_stmt 1 view .LVU922
 816:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 3540              		.loc 1 816 11 is_stmt 0 view .LVU923
 3541 006c 0922     		movs	r2, #9
 3542              	.LVL264:
 3543              	.L212:
 844:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
ARM GAS  /tmp/cc1T7Vp8.s 			page 106


 3544              		.loc 1 844 5 is_stmt 1 view .LVU924
 3545 006e 01A9     		add	r1, sp, #4
 3546 0070 8C20     		movs	r0, #140
 3547 0072 FFF7FEFF 		bl	SUBGRF_WriteCommand
 3548              	.LVL265:
 3549              	.L203:
 845:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3550              		.loc 1 845 1 is_stmt 0 view .LVU925
 3551 0076 04B0     		add	sp, sp, #16
 3552              	.LCFI123:
 3553              		.cfi_remember_state
 3554              		.cfi_def_cfa_offset 8
 3555              		@ sp needed
 3556 0078 10BD     		pop	{r4, pc}
 3557              	.LVL266:
 3558              	.L216:
 3559              	.LCFI124:
 3560              		.cfi_restore_state
 802:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 3561              		.loc 1 802 13 is_stmt 1 view .LVU926
 3562 007a 4FF6FF70 		movw	r0, #65535
 3563 007e FFF7FEFF 		bl	SUBGRF_SetCrcSeed
 3564              	.LVL267:
 803:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             crcVal = RADIO_CRC_2_BYTES;
 3565              		.loc 1 803 13 view .LVU927
 3566 0082 48F20500 		movw	r0, #32773
 3567 0086 FFF7FEFF 		bl	SUBGRF_SetCrcPolynomial
 3568              	.LVL268:
 804:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3569              		.loc 1 804 13 view .LVU928
 804:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3570              		.loc 1 804 20 is_stmt 0 view .LVU929
 3571 008a 0223     		movs	r3, #2
 3572 008c D4E7     		b	.L211
 3573              	.LVL269:
 3574              	.L217:
 808:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 3575              		.loc 1 808 13 is_stmt 1 view .LVU930
 3576 008e 41F60F50 		movw	r0, #7439
 3577 0092 FFF7FEFF 		bl	SUBGRF_SetCrcSeed
 3578              	.LVL270:
 809:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             crcVal = RADIO_CRC_2_BYTES_INV;
 3579              		.loc 1 809 13 view .LVU931
 3580 0096 41F22100 		movw	r0, #4129
 3581 009a FFF7FEFF 		bl	SUBGRF_SetCrcPolynomial
 3582              	.LVL271:
 810:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3583              		.loc 1 810 13 view .LVU932
 810:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 3584              		.loc 1 810 20 is_stmt 0 view .LVU933
 3585 009e 0623     		movs	r3, #6
 3586 00a0 CAE7     		b	.L211
 3587              	.LVL272:
 3588              	.L208:
 828:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = packetParams->Params.Bpsk.PayloadLength;
 3589              		.loc 1 828 9 is_stmt 1 view .LVU934
 829:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
ARM GAS  /tmp/cc1T7Vp8.s 			page 107


 3590              		.loc 1 829 9 view .LVU935
 829:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3591              		.loc 1 829 43 is_stmt 0 view .LVU936
 3592 00a2 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 829:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3593              		.loc 1 829 16 view .LVU937
 3594 00a4 8DF80430 		strb	r3, [sp, #4]
 830:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_LORA:
 3595              		.loc 1 830 9 is_stmt 1 view .LVU938
 828:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = packetParams->Params.Bpsk.PayloadLength;
 3596              		.loc 1 828 11 is_stmt 0 view .LVU939
 3597 00a8 0122     		movs	r2, #1
 830:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     case PACKET_TYPE_LORA:
 3598              		.loc 1 830 9 view .LVU940
 3599 00aa E0E7     		b	.L212
 3600              	.LVL273:
 3601              	.L209:
 832:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 3602              		.loc 1 832 9 is_stmt 1 view .LVU941
 833:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.LoRa.PreambleLength;
 3603              		.loc 1 833 9 view .LVU942
 833:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.LoRa.PreambleLength;
 3604              		.loc 1 833 45 is_stmt 0 view .LVU943
 3605 00ac E389     		ldrh	r3, [r4, #14]
 833:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[1] = packetParams->Params.LoRa.PreambleLength;
 3606              		.loc 1 833 16 view .LVU944
 3607 00ae 1A0A     		lsrs	r2, r3, #8
 3608 00b0 8DF80420 		strb	r2, [sp, #4]
 834:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 3609              		.loc 1 834 9 is_stmt 1 view .LVU945
 834:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 3610              		.loc 1 834 16 is_stmt 0 view .LVU946
 3611 00b4 8DF80530 		strb	r3, [sp, #5]
 835:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = packetParams->Params.LoRa.PayloadLength;
 3612              		.loc 1 835 9 is_stmt 1 view .LVU947
 835:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = packetParams->Params.LoRa.PayloadLength;
 3613              		.loc 1 835 60 is_stmt 0 view .LVU948
 3614 00b8 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 835:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = packetParams->Params.LoRa.PayloadLength;
 3615              		.loc 1 835 33 view .LVU949
 3616 00ba 094A     		ldr	r2, .L218+8
 3617 00bc 1370     		strb	r3, [r2]
 835:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[3] = packetParams->Params.LoRa.PayloadLength;
 3618              		.loc 1 835 16 view .LVU950
 3619 00be 8DF80630 		strb	r3, [sp, #6]
 836:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.LoRa.CrcMode;
 3620              		.loc 1 836 9 is_stmt 1 view .LVU951
 836:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.LoRa.CrcMode;
 3621              		.loc 1 836 43 is_stmt 0 view .LVU952
 3622 00c2 637C     		ldrb	r3, [r4, #17]	@ zero_extendqisi2
 836:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[4] = packetParams->Params.LoRa.CrcMode;
 3623              		.loc 1 836 16 view .LVU953
 3624 00c4 8DF80730 		strb	r3, [sp, #7]
 837:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.LoRa.InvertIQ;
 3625              		.loc 1 837 9 is_stmt 1 view .LVU954
 837:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.LoRa.InvertIQ;
 3626              		.loc 1 837 43 is_stmt 0 view .LVU955
ARM GAS  /tmp/cc1T7Vp8.s 			page 108


 3627 00c8 A37C     		ldrb	r3, [r4, #18]	@ zero_extendqisi2
 837:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[5] = packetParams->Params.LoRa.InvertIQ;
 3628              		.loc 1 837 16 view .LVU956
 3629 00ca 8DF80830 		strb	r3, [sp, #8]
 838:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3630              		.loc 1 838 9 is_stmt 1 view .LVU957
 838:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3631              		.loc 1 838 43 is_stmt 0 view .LVU958
 3632 00ce E37C     		ldrb	r3, [r4, #19]	@ zero_extendqisi2
 838:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         break;
 3633              		.loc 1 838 16 view .LVU959
 3634 00d0 8DF80930 		strb	r3, [sp, #9]
 839:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     default:
 3635              		.loc 1 839 9 is_stmt 1 view .LVU960
 832:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 3636              		.loc 1 832 11 is_stmt 0 view .LVU961
 3637 00d4 0622     		movs	r2, #6
 839:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     default:
 3638              		.loc 1 839 9 view .LVU962
 3639 00d6 CAE7     		b	.L212
 3640              	.L219:
 3641              		.align	2
 3642              	.L218:
 3643 00d8 08000000 		.word	.LANCHOR4+8
 3644 00dc 00000000 		.word	.LANCHOR2
 3645 00e0 00000000 		.word	.LANCHOR6
 3646              		.cfi_endproc
 3647              	.LFE1151:
 3649              		.section	.text.SUBGRF_ReadRegisters,"ax",%progbits
 3650              		.align	1
 3651              		.global	SUBGRF_ReadRegisters
 3652              		.syntax unified
 3653              		.thumb
 3654              		.thumb_func
 3655              		.fpu softvfp
 3657              	SUBGRF_ReadRegisters:
 3658              	.LVL274:
 3659              	.LFB1164:
 999:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 3660              		.loc 1 999 1 is_stmt 1 view -0
 3661              		.cfi_startproc
 3662              		@ args = 0, pretend = 0, frame = 0
 3663              		@ frame_needed = 0, uses_anonymous_args = 0
 999:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 3664              		.loc 1 999 1 is_stmt 0 view .LVU964
 3665 0000 10B5     		push	{r4, lr}
 3666              	.LCFI125:
 3667              		.cfi_def_cfa_offset 8
 3668              		.cfi_offset 4, -8
 3669              		.cfi_offset 14, -4
 3670 0002 1346     		mov	r3, r2
1000:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 3671              		.loc 1 1000 5 is_stmt 1 view .LVU965
 3672              	.LBB59:
 3673              	.LBI59:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3674              		.loc 2 449 31 view .LVU966
ARM GAS  /tmp/cc1T7Vp8.s 			page 109


 3675              	.LBB60:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3676              		.loc 2 451 3 view .LVU967
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3677              		.loc 2 453 3 view .LVU968
 3678              		.syntax unified
 3679              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3680 0004 EFF31084 		MRS r4, primask
 3681              	@ 0 "" 2
 3682              	.LVL275:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3683              		.loc 2 454 3 view .LVU969
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3684              		.loc 2 454 3 is_stmt 0 view .LVU970
 3685              		.thumb
 3686              		.syntax unified
 3687              	.LBE60:
 3688              	.LBE59:
1000:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 3689              		.loc 1 1000 5 is_stmt 1 view .LVU971
 3690              	.LBB61:
 3691              	.LBI61:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3692              		.loc 2 207 27 view .LVU972
 3693              	.LBB62:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3694              		.loc 2 209 3 view .LVU973
 3695              		.syntax unified
 3696              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3697 0008 72B6     		cpsid i
 3698              	@ 0 "" 2
 3699              		.thumb
 3700              		.syntax unified
 3701              	.LBE62:
 3702              	.LBE61:
1001:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3703              		.loc 1 1001 5 view .LVU974
 3704 000a 0A46     		mov	r2, r1
 3705              	.LVL276:
1001:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3706              		.loc 1 1001 5 is_stmt 0 view .LVU975
 3707 000c 0146     		mov	r1, r0
 3708              	.LVL277:
1001:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3709              		.loc 1 1001 5 view .LVU976
 3710 000e 0348     		ldr	r0, .L222
 3711              	.LVL278:
1001:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3712              		.loc 1 1001 5 view .LVU977
 3713 0010 FFF7FEFF 		bl	HAL_SUBGHZ_ReadRegisters
 3714              	.LVL279:
1002:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3715              		.loc 1 1002 5 is_stmt 1 view .LVU978
 3716              	.LBB63:
 3717              	.LBI63:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3718              		.loc 2 479 27 view .LVU979
ARM GAS  /tmp/cc1T7Vp8.s 			page 110


 3719              	.LBB64:
 3720              		.loc 2 481 3 view .LVU980
 3721              		.syntax unified
 3722              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3723 0014 84F31088 		MSR primask, r4
 3724              	@ 0 "" 2
 3725              	.LVL280:
 3726              		.loc 2 481 3 is_stmt 0 view .LVU981
 3727              		.thumb
 3728              		.syntax unified
 3729              	.LBE64:
 3730              	.LBE63:
1003:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3731              		.loc 1 1003 1 view .LVU982
 3732 0018 10BD     		pop	{r4, pc}
 3733              	.LVL281:
 3734              	.L223:
1003:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3735              		.loc 1 1003 1 view .LVU983
 3736 001a 00BF     		.align	2
 3737              	.L222:
 3738 001c 00000000 		.word	hsubghz
 3739              		.cfi_endproc
 3740              	.LFE1164:
 3742              		.section	.text.SUBGRF_GetRandom,"ax",%progbits
 3743              		.align	1
 3744              		.global	SUBGRF_GetRandom
 3745              		.syntax unified
 3746              		.thumb
 3747              		.thumb_func
 3748              		.fpu softvfp
 3750              	SUBGRF_GetRandom:
 3751              	.LFB1125:
 340:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint32_t number = 0;
 3752              		.loc 1 340 1 is_stmt 1 view -0
 3753              		.cfi_startproc
 3754              		@ args = 0, pretend = 0, frame = 8
 3755              		@ frame_needed = 0, uses_anonymous_args = 0
 3756 0000 70B5     		push	{r4, r5, r6, lr}
 3757              	.LCFI126:
 3758              		.cfi_def_cfa_offset 16
 3759              		.cfi_offset 4, -16
 3760              		.cfi_offset 5, -12
 3761              		.cfi_offset 6, -8
 3762              		.cfi_offset 14, -4
 3763 0002 82B0     		sub	sp, sp, #8
 3764              	.LCFI127:
 3765              		.cfi_def_cfa_offset 24
 341:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regAnaLna = 0;
 3766              		.loc 1 341 5 view .LVU985
 341:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regAnaLna = 0;
 3767              		.loc 1 341 14 is_stmt 0 view .LVU986
 3768 0004 0026     		movs	r6, #0
 3769 0006 0196     		str	r6, [sp, #4]
 342:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t regAnaMixer = 0;
 3770              		.loc 1 342 5 is_stmt 1 view .LVU987
 3771              	.LVL282:
ARM GAS  /tmp/cc1T7Vp8.s 			page 111


 343:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3772              		.loc 1 343 5 view .LVU988
 345:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 3773              		.loc 1 345 5 view .LVU989
 345:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 3774              		.loc 1 345 17 is_stmt 0 view .LVU990
 3775 0008 40F6E200 		movw	r0, #2274
 3776 000c FFF7FEFF 		bl	SUBGRF_ReadRegister
 3777              	.LVL283:
 3778 0010 0546     		mov	r5, r0
 3779              	.LVL284:
 346:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3780              		.loc 1 346 5 is_stmt 1 view .LVU991
 3781 0012 00F0FE01 		and	r1, r0, #254
 3782 0016 40F6E200 		movw	r0, #2274
 3783              	.LVL285:
 346:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3784              		.loc 1 346 5 is_stmt 0 view .LVU992
 3785 001a FFF7FEFF 		bl	SUBGRF_WriteRegister
 3786              	.LVL286:
 348:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 3787              		.loc 1 348 5 is_stmt 1 view .LVU993
 348:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 3788              		.loc 1 348 19 is_stmt 0 view .LVU994
 3789 001e 40F6E500 		movw	r0, #2277
 3790 0022 FFF7FEFF 		bl	SUBGRF_ReadRegister
 3791              	.LVL287:
 3792 0026 0446     		mov	r4, r0
 3793              	.LVL288:
 349:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3794              		.loc 1 349 5 is_stmt 1 view .LVU995
 3795 0028 00F07F01 		and	r1, r0, #127
 3796 002c 40F6E500 		movw	r0, #2277
 3797              	.LVL289:
 349:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3798              		.loc 1 349 5 is_stmt 0 view .LVU996
 3799 0030 FFF7FEFF 		bl	SUBGRF_WriteRegister
 3800              	.LVL290:
 352:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3801              		.loc 1 352 5 is_stmt 1 view .LVU997
 3802 0034 6FF07F40 		mvn	r0, #-16777216
 3803 0038 FFF7FEFF 		bl	SUBGRF_SetRx
 3804              	.LVL291:
 354:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3805              		.loc 1 354 5 view .LVU998
 3806 003c 0422     		movs	r2, #4
 3807 003e 0DEB0201 		add	r1, sp, r2
 3808 0042 40F61900 		movw	r0, #2073
 3809 0046 FFF7FEFF 		bl	SUBGRF_ReadRegisters
 3810              	.LVL292:
 356:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3811              		.loc 1 356 5 view .LVU999
 3812 004a 3046     		mov	r0, r6
 3813 004c FFF7FEFF 		bl	SUBGRF_SetStandby
 3814              	.LVL293:
 358:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 3815              		.loc 1 358 5 view .LVU1000
ARM GAS  /tmp/cc1T7Vp8.s 			page 112


 3816 0050 2946     		mov	r1, r5
 3817 0052 40F6E200 		movw	r0, #2274
 3818 0056 FFF7FEFF 		bl	SUBGRF_WriteRegister
 3819              	.LVL294:
 359:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3820              		.loc 1 359 5 view .LVU1001
 3821 005a 2146     		mov	r1, r4
 3822 005c 40F6E500 		movw	r0, #2277
 3823 0060 FFF7FEFF 		bl	SUBGRF_WriteRegister
 3824              	.LVL295:
 361:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3825              		.loc 1 361 5 view .LVU1002
 362:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3826              		.loc 1 362 1 is_stmt 0 view .LVU1003
 3827 0064 0198     		ldr	r0, [sp, #4]
 3828 0066 02B0     		add	sp, sp, #8
 3829              	.LCFI128:
 3830              		.cfi_def_cfa_offset 16
 3831              		@ sp needed
 3832 0068 70BD     		pop	{r4, r5, r6, pc}
 3833              		.cfi_endproc
 3834              	.LFE1125:
 3836              		.section	.text.SUBGRF_WriteBuffer,"ax",%progbits
 3837              		.align	1
 3838              		.global	SUBGRF_WriteBuffer
 3839              		.syntax unified
 3840              		.thumb
 3841              		.thumb_func
 3842              		.fpu softvfp
 3844              	SUBGRF_WriteBuffer:
 3845              	.LVL296:
 3846              	.LFB1165:
1006:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 3847              		.loc 1 1006 1 is_stmt 1 view -0
 3848              		.cfi_startproc
 3849              		@ args = 0, pretend = 0, frame = 0
 3850              		@ frame_needed = 0, uses_anonymous_args = 0
1006:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 3851              		.loc 1 1006 1 is_stmt 0 view .LVU1005
 3852 0000 10B5     		push	{r4, lr}
 3853              	.LCFI129:
 3854              		.cfi_def_cfa_offset 8
 3855              		.cfi_offset 4, -8
 3856              		.cfi_offset 14, -4
 3857 0002 1346     		mov	r3, r2
1007:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 3858              		.loc 1 1007 5 is_stmt 1 view .LVU1006
 3859              	.LBB65:
 3860              	.LBI65:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3861              		.loc 2 449 31 view .LVU1007
 3862              	.LBB66:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3863              		.loc 2 451 3 view .LVU1008
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3864              		.loc 2 453 3 view .LVU1009
 3865              		.syntax unified
ARM GAS  /tmp/cc1T7Vp8.s 			page 113


 3866              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3867 0004 EFF31084 		MRS r4, primask
 3868              	@ 0 "" 2
 3869              	.LVL297:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3870              		.loc 2 454 3 view .LVU1010
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3871              		.loc 2 454 3 is_stmt 0 view .LVU1011
 3872              		.thumb
 3873              		.syntax unified
 3874              	.LBE66:
 3875              	.LBE65:
1007:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 3876              		.loc 1 1007 5 is_stmt 1 view .LVU1012
 3877              	.LBB67:
 3878              	.LBI67:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3879              		.loc 2 207 27 view .LVU1013
 3880              	.LBB68:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3881              		.loc 2 209 3 view .LVU1014
 3882              		.syntax unified
 3883              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3884 0008 72B6     		cpsid i
 3885              	@ 0 "" 2
 3886              		.thumb
 3887              		.syntax unified
 3888              	.LBE68:
 3889              	.LBE67:
1008:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3890              		.loc 1 1008 5 view .LVU1015
 3891 000a 0A46     		mov	r2, r1
 3892              	.LVL298:
1008:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3893              		.loc 1 1008 5 is_stmt 0 view .LVU1016
 3894 000c 0146     		mov	r1, r0
 3895              	.LVL299:
1008:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3896              		.loc 1 1008 5 view .LVU1017
 3897 000e 0348     		ldr	r0, .L228
 3898              	.LVL300:
1008:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 3899              		.loc 1 1008 5 view .LVU1018
 3900 0010 FFF7FEFF 		bl	HAL_SUBGHZ_WriteBuffer
 3901              	.LVL301:
1009:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3902              		.loc 1 1009 5 is_stmt 1 view .LVU1019
 3903              	.LBB69:
 3904              	.LBI69:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3905              		.loc 2 479 27 view .LVU1020
 3906              	.LBB70:
 3907              		.loc 2 481 3 view .LVU1021
 3908              		.syntax unified
 3909              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3910 0014 84F31088 		MSR primask, r4
 3911              	@ 0 "" 2
ARM GAS  /tmp/cc1T7Vp8.s 			page 114


 3912              	.LVL302:
 3913              		.loc 2 481 3 is_stmt 0 view .LVU1022
 3914              		.thumb
 3915              		.syntax unified
 3916              	.LBE70:
 3917              	.LBE69:
1010:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3918              		.loc 1 1010 1 view .LVU1023
 3919 0018 10BD     		pop	{r4, pc}
 3920              	.LVL303:
 3921              	.L229:
1010:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3922              		.loc 1 1010 1 view .LVU1024
 3923 001a 00BF     		.align	2
 3924              	.L228:
 3925 001c 00000000 		.word	hsubghz
 3926              		.cfi_endproc
 3927              	.LFE1165:
 3929              		.section	.text.SUBGRF_SetPayload,"ax",%progbits
 3930              		.align	1
 3931              		.global	SUBGRF_SetPayload
 3932              		.syntax unified
 3933              		.thumb
 3934              		.thumb_func
 3935              		.fpu softvfp
 3937              	SUBGRF_SetPayload:
 3938              	.LVL304:
 3939              	.LFB1118:
 255:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteBuffer( 0x00, payload, size );
 3940              		.loc 1 255 1 is_stmt 1 view -0
 3941              		.cfi_startproc
 3942              		@ args = 0, pretend = 0, frame = 0
 3943              		@ frame_needed = 0, uses_anonymous_args = 0
 255:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_WriteBuffer( 0x00, payload, size );
 3944              		.loc 1 255 1 is_stmt 0 view .LVU1026
 3945 0000 08B5     		push	{r3, lr}
 3946              	.LCFI130:
 3947              		.cfi_def_cfa_offset 8
 3948              		.cfi_offset 3, -8
 3949              		.cfi_offset 14, -4
 3950 0002 0A46     		mov	r2, r1
 256:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3951              		.loc 1 256 5 is_stmt 1 view .LVU1027
 3952 0004 0146     		mov	r1, r0
 3953              	.LVL305:
 256:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3954              		.loc 1 256 5 is_stmt 0 view .LVU1028
 3955 0006 0020     		movs	r0, #0
 3956              	.LVL306:
 256:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3957              		.loc 1 256 5 view .LVU1029
 3958 0008 FFF7FEFF 		bl	SUBGRF_WriteBuffer
 3959              	.LVL307:
 257:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3960              		.loc 1 257 1 view .LVU1030
 3961 000c 08BD     		pop	{r3, pc}
 3962              		.cfi_endproc
ARM GAS  /tmp/cc1T7Vp8.s 			page 115


 3963              	.LFE1118:
 3965              		.section	.text.SUBGRF_SendPayload,"ax",%progbits
 3966              		.align	1
 3967              		.global	SUBGRF_SendPayload
 3968              		.syntax unified
 3969              		.thumb
 3970              		.thumb_func
 3971              		.fpu softvfp
 3973              	SUBGRF_SendPayload:
 3974              	.LVL308:
 3975              	.LFB1120:
 274:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetPayload( payload, size );
 3976              		.loc 1 274 1 is_stmt 1 view -0
 3977              		.cfi_startproc
 3978              		@ args = 0, pretend = 0, frame = 0
 3979              		@ frame_needed = 0, uses_anonymous_args = 0
 274:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetPayload( payload, size );
 3980              		.loc 1 274 1 is_stmt 0 view .LVU1032
 3981 0000 10B5     		push	{r4, lr}
 3982              	.LCFI131:
 3983              		.cfi_def_cfa_offset 8
 3984              		.cfi_offset 4, -8
 3985              		.cfi_offset 14, -4
 3986 0002 1446     		mov	r4, r2
 275:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     SUBGRF_SetTx( timeout );
 3987              		.loc 1 275 5 is_stmt 1 view .LVU1033
 3988 0004 FFF7FEFF 		bl	SUBGRF_SetPayload
 3989              	.LVL309:
 276:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 3990              		.loc 1 276 5 view .LVU1034
 3991 0008 2046     		mov	r0, r4
 3992 000a FFF7FEFF 		bl	SUBGRF_SetTx
 3993              	.LVL310:
 277:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3994              		.loc 1 277 1 is_stmt 0 view .LVU1035
 3995 000e 10BD     		pop	{r4, pc}
 277:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 3996              		.loc 1 277 1 view .LVU1036
 3997              		.cfi_endproc
 3998              	.LFE1120:
 4000              		.section	.text.SUBGRF_ReadBuffer,"ax",%progbits
 4001              		.align	1
 4002              		.global	SUBGRF_ReadBuffer
 4003              		.syntax unified
 4004              		.thumb
 4005              		.thumb_func
 4006              		.fpu softvfp
 4008              	SUBGRF_ReadBuffer:
 4009              	.LVL311:
 4010              	.LFB1166:
1013:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 4011              		.loc 1 1013 1 is_stmt 1 view -0
 4012              		.cfi_startproc
 4013              		@ args = 0, pretend = 0, frame = 0
 4014              		@ frame_needed = 0, uses_anonymous_args = 0
1013:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_BEGIN();
 4015              		.loc 1 1013 1 is_stmt 0 view .LVU1038
ARM GAS  /tmp/cc1T7Vp8.s 			page 116


 4016 0000 10B5     		push	{r4, lr}
 4017              	.LCFI132:
 4018              		.cfi_def_cfa_offset 8
 4019              		.cfi_offset 4, -8
 4020              		.cfi_offset 14, -4
 4021 0002 1346     		mov	r3, r2
1014:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 4022              		.loc 1 1014 5 is_stmt 1 view .LVU1039
 4023              	.LBB71:
 4024              	.LBI71:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4025              		.loc 2 449 31 view .LVU1040
 4026              	.LBB72:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4027              		.loc 2 451 3 view .LVU1041
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 4028              		.loc 2 453 3 view .LVU1042
 4029              		.syntax unified
 4030              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4031 0004 EFF31084 		MRS r4, primask
 4032              	@ 0 "" 2
 4033              	.LVL312:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4034              		.loc 2 454 3 view .LVU1043
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4035              		.loc 2 454 3 is_stmt 0 view .LVU1044
 4036              		.thumb
 4037              		.syntax unified
 4038              	.LBE72:
 4039              	.LBE71:
1014:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 4040              		.loc 1 1014 5 is_stmt 1 view .LVU1045
 4041              	.LBB73:
 4042              	.LBI73:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4043              		.loc 2 207 27 view .LVU1046
 4044              	.LBB74:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4045              		.loc 2 209 3 view .LVU1047
 4046              		.syntax unified
 4047              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4048 0008 72B6     		cpsid i
 4049              	@ 0 "" 2
 4050              		.thumb
 4051              		.syntax unified
 4052              	.LBE74:
 4053              	.LBE73:
1015:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 4054              		.loc 1 1015 5 view .LVU1048
 4055 000a 0A46     		mov	r2, r1
 4056              	.LVL313:
1015:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 4057              		.loc 1 1015 5 is_stmt 0 view .LVU1049
 4058 000c 0146     		mov	r1, r0
 4059              	.LVL314:
1015:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 4060              		.loc 1 1015 5 view .LVU1050
ARM GAS  /tmp/cc1T7Vp8.s 			page 117


 4061 000e 0348     		ldr	r0, .L236
 4062              	.LVL315:
1015:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     CRITICAL_SECTION_END();
 4063              		.loc 1 1015 5 view .LVU1051
 4064 0010 FFF7FEFF 		bl	HAL_SUBGHZ_ReadBuffer
 4065              	.LVL316:
1016:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4066              		.loc 1 1016 5 is_stmt 1 view .LVU1052
 4067              	.LBB75:
 4068              	.LBI75:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4069              		.loc 2 479 27 view .LVU1053
 4070              	.LBB76:
 4071              		.loc 2 481 3 view .LVU1054
 4072              		.syntax unified
 4073              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4074 0014 84F31088 		MSR primask, r4
 4075              	@ 0 "" 2
 4076              	.LVL317:
 4077              		.loc 2 481 3 is_stmt 0 view .LVU1055
 4078              		.thumb
 4079              		.syntax unified
 4080              	.LBE76:
 4081              	.LBE75:
1017:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4082              		.loc 1 1017 1 view .LVU1056
 4083 0018 10BD     		pop	{r4, pc}
 4084              	.LVL318:
 4085              	.L237:
1017:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4086              		.loc 1 1017 1 view .LVU1057
 4087 001a 00BF     		.align	2
 4088              	.L236:
 4089 001c 00000000 		.word	hsubghz
 4090              		.cfi_endproc
 4091              	.LFE1166:
 4093              		.section	.text.SUBGRF_GetPayload,"ax",%progbits
 4094              		.align	1
 4095              		.global	SUBGRF_GetPayload
 4096              		.syntax unified
 4097              		.thumb
 4098              		.thumb_func
 4099              		.fpu softvfp
 4101              	SUBGRF_GetPayload:
 4102              	.LVL319:
 4103              	.LFB1119:
 260:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t offset = 0;
 4104              		.loc 1 260 1 is_stmt 1 view -0
 4105              		.cfi_startproc
 4106              		@ args = 0, pretend = 0, frame = 8
 4107              		@ frame_needed = 0, uses_anonymous_args = 0
 260:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t offset = 0;
 4108              		.loc 1 260 1 is_stmt 0 view .LVU1059
 4109 0000 70B5     		push	{r4, r5, r6, lr}
 4110              	.LCFI133:
 4111              		.cfi_def_cfa_offset 16
 4112              		.cfi_offset 4, -16
ARM GAS  /tmp/cc1T7Vp8.s 			page 118


 4113              		.cfi_offset 5, -12
 4114              		.cfi_offset 6, -8
 4115              		.cfi_offset 14, -4
 4116 0002 82B0     		sub	sp, sp, #8
 4117              	.LCFI134:
 4118              		.cfi_def_cfa_offset 24
 4119 0004 0646     		mov	r6, r0
 4120 0006 0C46     		mov	r4, r1
 4121 0008 1546     		mov	r5, r2
 261:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4122              		.loc 1 261 5 is_stmt 1 view .LVU1060
 261:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4123              		.loc 1 261 13 is_stmt 0 view .LVU1061
 4124 000a 0023     		movs	r3, #0
 4125 000c 8DF80730 		strb	r3, [sp, #7]
 263:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( *size > maxSize )
 4126              		.loc 1 263 5 is_stmt 1 view .LVU1062
 4127 0010 0DF10701 		add	r1, sp, #7
 4128              	.LVL320:
 263:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( *size > maxSize )
 4129              		.loc 1 263 5 is_stmt 0 view .LVU1063
 4130 0014 2046     		mov	r0, r4
 4131              	.LVL321:
 263:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( *size > maxSize )
 4132              		.loc 1 263 5 view .LVU1064
 4133 0016 FFF7FEFF 		bl	SUBGRF_GetRxBufferStatus
 4134              	.LVL322:
 264:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4135              		.loc 1 264 5 is_stmt 1 view .LVU1065
 264:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4136              		.loc 1 264 9 is_stmt 0 view .LVU1066
 4137 001a 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 264:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4138              		.loc 1 264 7 view .LVU1067
 4139 001c AA42     		cmp	r2, r5
 4140 001e 02D9     		bls	.L242
 266:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 4141              		.loc 1 266 16 view .LVU1068
 4142 0020 0120     		movs	r0, #1
 4143              	.L239:
 271:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4144              		.loc 1 271 1 view .LVU1069
 4145 0022 02B0     		add	sp, sp, #8
 4146              	.LCFI135:
 4147              		.cfi_remember_state
 4148              		.cfi_def_cfa_offset 16
 4149              		@ sp needed
 4150 0024 70BD     		pop	{r4, r5, r6, pc}
 4151              	.LVL323:
 4152              	.L242:
 4153              	.LCFI136:
 4154              		.cfi_restore_state
 268:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4155              		.loc 1 268 5 is_stmt 1 view .LVU1070
 4156 0026 3146     		mov	r1, r6
 4157 0028 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 4158 002c FFF7FEFF 		bl	SUBGRF_ReadBuffer
ARM GAS  /tmp/cc1T7Vp8.s 			page 119


 4159              	.LVL324:
 270:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4160              		.loc 1 270 5 view .LVU1071
 270:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4161              		.loc 1 270 12 is_stmt 0 view .LVU1072
 4162 0030 0020     		movs	r0, #0
 4163 0032 F6E7     		b	.L239
 4164              		.cfi_endproc
 4165              	.LFE1119:
 4167              		.section	.text.SUBGRF_SetSwitch,"ax",%progbits
 4168              		.align	1
 4169              		.global	SUBGRF_SetSwitch
 4170              		.syntax unified
 4171              		.thumb
 4172              		.thumb_func
 4173              		.fpu softvfp
 4175              	SUBGRF_SetSwitch:
 4176              	.LVL325:
 4177              	.LFB1169:
1036:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 4178              		.loc 1 1036 1 is_stmt 1 view -0
 4179              		.cfi_startproc
 4180              		@ args = 0, pretend = 0, frame = 0
 4181              		@ frame_needed = 0, uses_anonymous_args = 0
1036:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 4182              		.loc 1 1036 1 is_stmt 0 view .LVU1074
 4183 0000 10B5     		push	{r4, lr}
 4184              	.LCFI137:
 4185              		.cfi_def_cfa_offset 8
 4186              		.cfi_offset 4, -8
 4187              		.cfi_offset 14, -4
1037:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4188              		.loc 1 1037 5 is_stmt 1 view .LVU1075
 4189              	.LVL326:
1039:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4190              		.loc 1 1039 5 view .LVU1076
1039:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4191              		.loc 1 1039 8 is_stmt 0 view .LVU1077
 4192 0002 0129     		cmp	r1, #1
 4193 0004 03D0     		beq	.L249
1037:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4194              		.loc 1 1037 24 view .LVU1078
 4195 0006 0120     		movs	r0, #1
 4196              	.LVL327:
 4197              	.L244:
1058:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4198              		.loc 1 1058 5 is_stmt 1 view .LVU1079
 4199 0008 FFF7FEFF 		bl	RBI_ConfigRFSwitch
 4200              	.LVL328:
1059:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4201              		.loc 1 1059 1 is_stmt 0 view .LVU1080
 4202 000c 10BD     		pop	{r4, pc}
 4203              	.LVL329:
 4204              	.L249:
1059:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4205              		.loc 1 1059 1 view .LVU1081
 4206 000e 0446     		mov	r4, r0
ARM GAS  /tmp/cc1T7Vp8.s 			page 120


 4207 0010 0846     		mov	r0, r1
 4208              	.LVL330:
1041:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 4209              		.loc 1 1041 9 is_stmt 1 view .LVU1082
1041:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 4210              		.loc 1 1041 12 is_stmt 0 view .LVU1083
 4211 0012 012C     		cmp	r4, #1
 4212 0014 03D0     		beq	.L250
 4213              	.LVL331:
 4214              	.L245:
1046:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 4215              		.loc 1 1046 9 is_stmt 1 view .LVU1084
1046:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
 4216              		.loc 1 1046 12 is_stmt 0 view .LVU1085
 4217 0016 022C     		cmp	r4, #2
 4218 0018 F6D1     		bne	.L244
1048:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 4219              		.loc 1 1048 19 view .LVU1086
 4220 001a 0320     		movs	r0, #3
 4221              	.LVL332:
1048:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 4222              		.loc 1 1048 19 view .LVU1087
 4223 001c F4E7     		b	.L244
 4224              	.LVL333:
 4225              	.L250:
1043:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 4226              		.loc 1 1043 13 is_stmt 1 view .LVU1088
1044:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
 4227              		.loc 1 1044 13 view .LVU1089
 4228 001e 0420     		movs	r0, #4
 4229 0020 FFF7FEFF 		bl	Radio_SMPS_Set
 4230              	.LVL334:
1043:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 4231              		.loc 1 1043 19 is_stmt 0 view .LVU1090
 4232 0024 0220     		movs	r0, #2
 4233 0026 F6E7     		b	.L245
 4234              		.cfi_endproc
 4235              	.LFE1169:
 4237              		.section	.text.SUBGRF_SetRfTxPower,"ax",%progbits
 4238              		.align	1
 4239              		.global	SUBGRF_SetRfTxPower
 4240              		.syntax unified
 4241              		.thumb
 4242              		.thumb_func
 4243              		.fpu softvfp
 4245              	SUBGRF_SetRfTxPower:
 4246              	.LVL335:
 4247              	.LFB1170:
1062:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t paSelect= RFO_LP;
 4248              		.loc 1 1062 1 is_stmt 1 view -0
 4249              		.cfi_startproc
 4250              		@ args = 0, pretend = 0, frame = 0
 4251              		@ frame_needed = 0, uses_anonymous_args = 0
1062:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t paSelect= RFO_LP;
 4252              		.loc 1 1062 1 is_stmt 0 view .LVU1092
 4253 0000 38B5     		push	{r3, r4, r5, lr}
 4254              	.LCFI138:
ARM GAS  /tmp/cc1T7Vp8.s 			page 121


 4255              		.cfi_def_cfa_offset 16
 4256              		.cfi_offset 3, -16
 4257              		.cfi_offset 4, -12
 4258              		.cfi_offset 5, -8
 4259              		.cfi_offset 14, -4
 4260 0002 0446     		mov	r4, r0
1063:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4261              		.loc 1 1063 5 is_stmt 1 view .LVU1093
 4262              	.LVL336:
1065:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4263              		.loc 1 1065 5 view .LVU1094
1065:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4264              		.loc 1 1065 24 is_stmt 0 view .LVU1095
 4265 0004 FFF7FEFF 		bl	RBI_GetTxConfig
 4266              	.LVL337:
1067:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4267              		.loc 1 1067 5 is_stmt 1 view .LVU1096
 4268 0008 48B1     		cbz	r0, .L252
 4269 000a 0228     		cmp	r0, #2
 4270 000c 0DD1     		bne	.L254
1088:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 4271              		.loc 1 1088 22 is_stmt 0 view .LVU1097
 4272 000e 0225     		movs	r5, #2
 4273              	.L253:
 4274              	.LVL338:
1095:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4275              		.loc 1 1095 5 is_stmt 1 view .LVU1098
 4276 0010 0222     		movs	r2, #2
 4277 0012 2146     		mov	r1, r4
 4278 0014 2846     		mov	r0, r5
 4279              	.LVL339:
1095:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4280              		.loc 1 1095 5 is_stmt 0 view .LVU1099
 4281 0016 FFF7FEFF 		bl	SUBGRF_SetTxParams
 4282              	.LVL340:
1097:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4283              		.loc 1 1097 5 is_stmt 1 view .LVU1100
1098:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4284              		.loc 1 1098 1 is_stmt 0 view .LVU1101
 4285 001a 2846     		mov	r0, r5
 4286 001c 38BD     		pop	{r3, r4, r5, pc}
 4287              	.LVL341:
 4288              	.L252:
1071:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             {
 4289              		.loc 1 1071 13 is_stmt 1 view .LVU1102
1071:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             {
 4290              		.loc 1 1071 16 is_stmt 0 view .LVU1103
 4291 001e 0F2C     		cmp	r4, #15
 4292 0020 01DC     		bgt	.L257
1077:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             }
 4293              		.loc 1 1077 26 view .LVU1104
 4294 0022 0125     		movs	r5, #1
 4295 0024 F4E7     		b	.L253
 4296              	.L257:
1073:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             }
 4297              		.loc 1 1073 26 view .LVU1105
 4298 0026 0225     		movs	r5, #2
ARM GAS  /tmp/cc1T7Vp8.s 			page 122


 4299 0028 F2E7     		b	.L253
 4300              	.L254:
1067:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4301              		.loc 1 1067 5 view .LVU1106
 4302 002a 0125     		movs	r5, #1
 4303 002c F0E7     		b	.L253
 4304              		.cfi_endproc
 4305              	.LFE1170:
 4307              		.section	.text.SUBGRF_GetRadioWakeUpTime,"ax",%progbits
 4308              		.align	1
 4309              		.global	SUBGRF_GetRadioWakeUpTime
 4310              		.syntax unified
 4311              		.thumb
 4312              		.thumb_func
 4313              		.fpu softvfp
 4315              	SUBGRF_GetRadioWakeUpTime:
 4316              	.LFB1171:
1101:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     return RF_WAKEUP_TIME;
 4317              		.loc 1 1101 1 is_stmt 1 view -0
 4318              		.cfi_startproc
 4319              		@ args = 0, pretend = 0, frame = 0
 4320              		@ frame_needed = 0, uses_anonymous_args = 0
 4321              		@ link register save eliminated.
1102:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4322              		.loc 1 1102 5 view .LVU1108
1103:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4323              		.loc 1 1103 1 is_stmt 0 view .LVU1109
 4324 0000 0120     		movs	r0, #1
 4325 0002 7047     		bx	lr
 4326              		.cfi_endproc
 4327              	.LFE1171:
 4329              		.section	.text.HAL_SUBGHZ_TxCpltCallback,"ax",%progbits
 4330              		.align	1
 4331              		.global	HAL_SUBGHZ_TxCpltCallback
 4332              		.syntax unified
 4333              		.thumb
 4334              		.thumb_func
 4335              		.fpu softvfp
 4337              	HAL_SUBGHZ_TxCpltCallback:
 4338              	.LVL342:
 4339              	.LFB1172:
1107:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_TX_DONE );
 4340              		.loc 1 1107 1 is_stmt 1 view -0
 4341              		.cfi_startproc
 4342              		@ args = 0, pretend = 0, frame = 0
 4343              		@ frame_needed = 0, uses_anonymous_args = 0
1107:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_TX_DONE );
 4344              		.loc 1 1107 1 is_stmt 0 view .LVU1111
 4345 0000 08B5     		push	{r3, lr}
 4346              	.LCFI139:
 4347              		.cfi_def_cfa_offset 8
 4348              		.cfi_offset 3, -8
 4349              		.cfi_offset 14, -4
1108:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4350              		.loc 1 1108 5 is_stmt 1 view .LVU1112
 4351 0002 024B     		ldr	r3, .L261
 4352 0004 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc1T7Vp8.s 			page 123


 4353 0006 0120     		movs	r0, #1
 4354              	.LVL343:
1108:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4355              		.loc 1 1108 5 is_stmt 0 view .LVU1113
 4356 0008 9847     		blx	r3
 4357              	.LVL344:
1109:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4358              		.loc 1 1109 1 view .LVU1114
 4359 000a 08BD     		pop	{r3, pc}
 4360              	.L262:
 4361              		.align	2
 4362              	.L261:
 4363 000c 00000000 		.word	.LANCHOR5
 4364              		.cfi_endproc
 4365              	.LFE1172:
 4367              		.section	.text.HAL_SUBGHZ_RxCpltCallback,"ax",%progbits
 4368              		.align	1
 4369              		.global	HAL_SUBGHZ_RxCpltCallback
 4370              		.syntax unified
 4371              		.thumb
 4372              		.thumb_func
 4373              		.fpu softvfp
 4375              	HAL_SUBGHZ_RxCpltCallback:
 4376              	.LVL345:
 4377              	.LFB1173:
1112:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_RX_DONE );
 4378              		.loc 1 1112 1 is_stmt 1 view -0
 4379              		.cfi_startproc
 4380              		@ args = 0, pretend = 0, frame = 0
 4381              		@ frame_needed = 0, uses_anonymous_args = 0
1112:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_RX_DONE );
 4382              		.loc 1 1112 1 is_stmt 0 view .LVU1116
 4383 0000 08B5     		push	{r3, lr}
 4384              	.LCFI140:
 4385              		.cfi_def_cfa_offset 8
 4386              		.cfi_offset 3, -8
 4387              		.cfi_offset 14, -4
1113:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4388              		.loc 1 1113 5 is_stmt 1 view .LVU1117
 4389 0002 024B     		ldr	r3, .L265
 4390 0004 1B68     		ldr	r3, [r3]
 4391 0006 0220     		movs	r0, #2
 4392              	.LVL346:
1113:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4393              		.loc 1 1113 5 is_stmt 0 view .LVU1118
 4394 0008 9847     		blx	r3
 4395              	.LVL347:
1114:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4396              		.loc 1 1114 1 view .LVU1119
 4397 000a 08BD     		pop	{r3, pc}
 4398              	.L266:
 4399              		.align	2
 4400              	.L265:
 4401 000c 00000000 		.word	.LANCHOR5
 4402              		.cfi_endproc
 4403              	.LFE1173:
 4405              		.section	.text.HAL_SUBGHZ_CRCErrorCallback,"ax",%progbits
ARM GAS  /tmp/cc1T7Vp8.s 			page 124


 4406              		.align	1
 4407              		.global	HAL_SUBGHZ_CRCErrorCallback
 4408              		.syntax unified
 4409              		.thumb
 4410              		.thumb_func
 4411              		.fpu softvfp
 4413              	HAL_SUBGHZ_CRCErrorCallback:
 4414              	.LVL348:
 4415              	.LFB1174:
1117:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_CRC_ERROR);
 4416              		.loc 1 1117 1 is_stmt 1 view -0
 4417              		.cfi_startproc
 4418              		@ args = 0, pretend = 0, frame = 0
 4419              		@ frame_needed = 0, uses_anonymous_args = 0
1117:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_CRC_ERROR);
 4420              		.loc 1 1117 1 is_stmt 0 view .LVU1121
 4421 0000 08B5     		push	{r3, lr}
 4422              	.LCFI141:
 4423              		.cfi_def_cfa_offset 8
 4424              		.cfi_offset 3, -8
 4425              		.cfi_offset 14, -4
1118:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4426              		.loc 1 1118 5 is_stmt 1 view .LVU1122
 4427 0002 024B     		ldr	r3, .L269
 4428 0004 1B68     		ldr	r3, [r3]
 4429 0006 4020     		movs	r0, #64
 4430              	.LVL349:
1118:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4431              		.loc 1 1118 5 is_stmt 0 view .LVU1123
 4432 0008 9847     		blx	r3
 4433              	.LVL350:
1119:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4434              		.loc 1 1119 1 view .LVU1124
 4435 000a 08BD     		pop	{r3, pc}
 4436              	.L270:
 4437              		.align	2
 4438              	.L269:
 4439 000c 00000000 		.word	.LANCHOR5
 4440              		.cfi_endproc
 4441              	.LFE1174:
 4443              		.section	.text.HAL_SUBGHZ_CADStatusCallback,"ax",%progbits
 4444              		.align	1
 4445              		.global	HAL_SUBGHZ_CADStatusCallback
 4446              		.syntax unified
 4447              		.thumb
 4448              		.thumb_func
 4449              		.fpu softvfp
 4451              	HAL_SUBGHZ_CADStatusCallback:
 4452              	.LVL351:
 4453              	.LFB1175:
1122:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch (cadstatus)
 4454              		.loc 1 1122 1 is_stmt 1 view -0
 4455              		.cfi_startproc
 4456              		@ args = 0, pretend = 0, frame = 0
 4457              		@ frame_needed = 0, uses_anonymous_args = 0
1122:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     switch (cadstatus)
 4458              		.loc 1 1122 1 is_stmt 0 view .LVU1126
ARM GAS  /tmp/cc1T7Vp8.s 			page 125


 4459 0000 08B5     		push	{r3, lr}
 4460              	.LCFI142:
 4461              		.cfi_def_cfa_offset 8
 4462              		.cfi_offset 3, -8
 4463              		.cfi_offset 14, -4
1123:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4464              		.loc 1 1123 5 is_stmt 1 view .LVU1127
 4465 0002 11B1     		cbz	r1, .L272
 4466 0004 0129     		cmp	r1, #1
 4467 0006 05D0     		beq	.L273
 4468              	.LVL352:
 4469              	.L271:
1134:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4470              		.loc 1 1134 1 is_stmt 0 view .LVU1128
 4471 0008 08BD     		pop	{r3, pc}
 4472              	.LVL353:
 4473              	.L272:
1126:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 4474              		.loc 1 1126 13 is_stmt 1 view .LVU1129
 4475 000a 054B     		ldr	r3, .L276
 4476 000c 1B68     		ldr	r3, [r3]
 4477 000e 8020     		movs	r0, #128
 4478              	.LVL354:
1126:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 4479              		.loc 1 1126 13 is_stmt 0 view .LVU1130
 4480 0010 9847     		blx	r3
 4481              	.LVL355:
1127:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         case HAL_SUBGHZ_CAD_DETECTED:
 4482              		.loc 1 1127 13 is_stmt 1 view .LVU1131
 4483 0012 F9E7     		b	.L271
 4484              	.LVL356:
 4485              	.L273:
1129:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 4486              		.loc 1 1129 13 view .LVU1132
 4487 0014 024B     		ldr	r3, .L276
 4488 0016 1B68     		ldr	r3, [r3]
 4489 0018 4FF48070 		mov	r0, #256
 4490              	.LVL357:
1129:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             break;
 4491              		.loc 1 1129 13 is_stmt 0 view .LVU1133
 4492 001c 9847     		blx	r3
 4493              	.LVL358:
1130:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         default:
 4494              		.loc 1 1130 13 is_stmt 1 view .LVU1134
1134:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4495              		.loc 1 1134 1 is_stmt 0 view .LVU1135
 4496 001e F3E7     		b	.L271
 4497              	.L277:
 4498              		.align	2
 4499              	.L276:
 4500 0020 00000000 		.word	.LANCHOR5
 4501              		.cfi_endproc
 4502              	.LFE1175:
 4504              		.section	.text.HAL_SUBGHZ_RxTxTimeoutCallback,"ax",%progbits
 4505              		.align	1
 4506              		.global	HAL_SUBGHZ_RxTxTimeoutCallback
 4507              		.syntax unified
ARM GAS  /tmp/cc1T7Vp8.s 			page 126


 4508              		.thumb
 4509              		.thumb_func
 4510              		.fpu softvfp
 4512              	HAL_SUBGHZ_RxTxTimeoutCallback:
 4513              	.LVL359:
 4514              	.LFB1176:
1137:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 4515              		.loc 1 1137 1 is_stmt 1 view -0
 4516              		.cfi_startproc
 4517              		@ args = 0, pretend = 0, frame = 0
 4518              		@ frame_needed = 0, uses_anonymous_args = 0
1137:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 4519              		.loc 1 1137 1 is_stmt 0 view .LVU1137
 4520 0000 08B5     		push	{r3, lr}
 4521              	.LCFI143:
 4522              		.cfi_def_cfa_offset 8
 4523              		.cfi_offset 3, -8
 4524              		.cfi_offset 14, -4
1138:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4525              		.loc 1 1138 5 is_stmt 1 view .LVU1138
 4526 0002 034B     		ldr	r3, .L280
 4527 0004 1B68     		ldr	r3, [r3]
 4528 0006 4FF40070 		mov	r0, #512
 4529              	.LVL360:
1138:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4530              		.loc 1 1138 5 is_stmt 0 view .LVU1139
 4531 000a 9847     		blx	r3
 4532              	.LVL361:
1139:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4533              		.loc 1 1139 1 view .LVU1140
 4534 000c 08BD     		pop	{r3, pc}
 4535              	.L281:
 4536 000e 00BF     		.align	2
 4537              	.L280:
 4538 0010 00000000 		.word	.LANCHOR5
 4539              		.cfi_endproc
 4540              	.LFE1176:
 4542              		.section	.text.HAL_SUBGHZ_HeaderErrorCallback,"ax",%progbits
 4543              		.align	1
 4544              		.global	HAL_SUBGHZ_HeaderErrorCallback
 4545              		.syntax unified
 4546              		.thumb
 4547              		.thumb_func
 4548              		.fpu softvfp
 4550              	HAL_SUBGHZ_HeaderErrorCallback:
 4551              	.LVL362:
 4552              	.LFB1177:
1142:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 4553              		.loc 1 1142 1 is_stmt 1 view -0
 4554              		.cfi_startproc
 4555              		@ args = 0, pretend = 0, frame = 0
 4556              		@ frame_needed = 0, uses_anonymous_args = 0
1142:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 4557              		.loc 1 1142 1 is_stmt 0 view .LVU1142
 4558 0000 08B5     		push	{r3, lr}
 4559              	.LCFI144:
 4560              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc1T7Vp8.s 			page 127


 4561              		.cfi_offset 3, -8
 4562              		.cfi_offset 14, -4
1143:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4563              		.loc 1 1143 5 is_stmt 1 view .LVU1143
 4564 0002 024B     		ldr	r3, .L284
 4565 0004 1B68     		ldr	r3, [r3]
 4566 0006 2020     		movs	r0, #32
 4567              	.LVL363:
1143:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4568              		.loc 1 1143 5 is_stmt 0 view .LVU1144
 4569 0008 9847     		blx	r3
 4570              	.LVL364:
1144:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4571              		.loc 1 1144 1 view .LVU1145
 4572 000a 08BD     		pop	{r3, pc}
 4573              	.L285:
 4574              		.align	2
 4575              	.L284:
 4576 000c 00000000 		.word	.LANCHOR5
 4577              		.cfi_endproc
 4578              	.LFE1177:
 4580              		.section	.text.HAL_SUBGHZ_PreambleDetectedCallback,"ax",%progbits
 4581              		.align	1
 4582              		.global	HAL_SUBGHZ_PreambleDetectedCallback
 4583              		.syntax unified
 4584              		.thumb
 4585              		.thumb_func
 4586              		.fpu softvfp
 4588              	HAL_SUBGHZ_PreambleDetectedCallback:
 4589              	.LVL365:
 4590              	.LFB1178:
1147:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 4591              		.loc 1 1147 1 is_stmt 1 view -0
 4592              		.cfi_startproc
 4593              		@ args = 0, pretend = 0, frame = 0
 4594              		@ frame_needed = 0, uses_anonymous_args = 0
1147:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 4595              		.loc 1 1147 1 is_stmt 0 view .LVU1147
 4596 0000 08B5     		push	{r3, lr}
 4597              	.LCFI145:
 4598              		.cfi_def_cfa_offset 8
 4599              		.cfi_offset 3, -8
 4600              		.cfi_offset 14, -4
1148:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4601              		.loc 1 1148 5 is_stmt 1 view .LVU1148
 4602 0002 024B     		ldr	r3, .L288
 4603 0004 1B68     		ldr	r3, [r3]
 4604 0006 0420     		movs	r0, #4
 4605              	.LVL366:
1148:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4606              		.loc 1 1148 5 is_stmt 0 view .LVU1149
 4607 0008 9847     		blx	r3
 4608              	.LVL367:
1149:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4609              		.loc 1 1149 1 view .LVU1150
 4610 000a 08BD     		pop	{r3, pc}
 4611              	.L289:
ARM GAS  /tmp/cc1T7Vp8.s 			page 128


 4612              		.align	2
 4613              	.L288:
 4614 000c 00000000 		.word	.LANCHOR5
 4615              		.cfi_endproc
 4616              	.LFE1178:
 4618              		.section	.text.HAL_SUBGHZ_SyncWordValidCallback,"ax",%progbits
 4619              		.align	1
 4620              		.global	HAL_SUBGHZ_SyncWordValidCallback
 4621              		.syntax unified
 4622              		.thumb
 4623              		.thumb_func
 4624              		.fpu softvfp
 4626              	HAL_SUBGHZ_SyncWordValidCallback:
 4627              	.LVL368:
 4628              	.LFB1179:
1152:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 4629              		.loc 1 1152 1 is_stmt 1 view -0
 4630              		.cfi_startproc
 4631              		@ args = 0, pretend = 0, frame = 0
 4632              		@ frame_needed = 0, uses_anonymous_args = 0
1152:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 4633              		.loc 1 1152 1 is_stmt 0 view .LVU1152
 4634 0000 08B5     		push	{r3, lr}
 4635              	.LCFI146:
 4636              		.cfi_def_cfa_offset 8
 4637              		.cfi_offset 3, -8
 4638              		.cfi_offset 14, -4
1153:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4639              		.loc 1 1153 5 is_stmt 1 view .LVU1153
 4640 0002 024B     		ldr	r3, .L292
 4641 0004 1B68     		ldr	r3, [r3]
 4642 0006 0820     		movs	r0, #8
 4643              	.LVL369:
1153:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4644              		.loc 1 1153 5 is_stmt 0 view .LVU1154
 4645 0008 9847     		blx	r3
 4646              	.LVL370:
1154:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4647              		.loc 1 1154 1 view .LVU1155
 4648 000a 08BD     		pop	{r3, pc}
 4649              	.L293:
 4650              		.align	2
 4651              	.L292:
 4652 000c 00000000 		.word	.LANCHOR5
 4653              		.cfi_endproc
 4654              	.LFE1179:
 4656              		.section	.text.HAL_SUBGHZ_HeaderValidCallback,"ax",%progbits
 4657              		.align	1
 4658              		.global	HAL_SUBGHZ_HeaderValidCallback
 4659              		.syntax unified
 4660              		.thumb
 4661              		.thumb_func
 4662              		.fpu softvfp
 4664              	HAL_SUBGHZ_HeaderValidCallback:
 4665              	.LVL371:
 4666              	.LFB1180:
1157:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_HEADER_VALID );
ARM GAS  /tmp/cc1T7Vp8.s 			page 129


 4667              		.loc 1 1157 1 is_stmt 1 view -0
 4668              		.cfi_startproc
 4669              		@ args = 0, pretend = 0, frame = 0
 4670              		@ frame_needed = 0, uses_anonymous_args = 0
1157:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     RadioOnDioIrqCb( IRQ_HEADER_VALID );
 4671              		.loc 1 1157 1 is_stmt 0 view .LVU1157
 4672 0000 08B5     		push	{r3, lr}
 4673              	.LCFI147:
 4674              		.cfi_def_cfa_offset 8
 4675              		.cfi_offset 3, -8
 4676              		.cfi_offset 14, -4
1158:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4677              		.loc 1 1158 5 is_stmt 1 view .LVU1158
 4678 0002 024B     		ldr	r3, .L296
 4679 0004 1B68     		ldr	r3, [r3]
 4680 0006 1020     		movs	r0, #16
 4681              	.LVL372:
1158:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4682              		.loc 1 1158 5 is_stmt 0 view .LVU1159
 4683 0008 9847     		blx	r3
 4684              	.LVL373:
1159:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
 4685              		.loc 1 1159 1 view .LVU1160
 4686 000a 08BD     		pop	{r3, pc}
 4687              	.L297:
 4688              		.align	2
 4689              	.L296:
 4690 000c 00000000 		.word	.LANCHOR5
 4691              		.cfi_endproc
 4692              	.LFE1180:
 4694              		.section	.text.SUBGRF_GetFskBandwidthRegValue,"ax",%progbits
 4695              		.align	1
 4696              		.global	SUBGRF_GetFskBandwidthRegValue
 4697              		.syntax unified
 4698              		.thumb
 4699              		.thumb_func
 4700              		.fpu softvfp
 4702              	SUBGRF_GetFskBandwidthRegValue:
 4703              	.LVL374:
 4704              	.LFB1182:
1171:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1172:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
1173:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 4705              		.loc 1 1173 1 is_stmt 1 view -0
 4706              		.cfi_startproc
 4707              		@ args = 0, pretend = 0, frame = 0
 4708              		@ frame_needed = 0, uses_anonymous_args = 0
 4709              		@ link register save eliminated.
1174:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     uint8_t i;
 4710              		.loc 1 1174 5 view .LVU1162
1175:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1176:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     if( bandwidth == 0 )
 4711              		.loc 1 1176 5 view .LVU1163
 4712              		.loc 1 1176 7 is_stmt 0 view .LVU1164
 4713 0000 0146     		mov	r1, r0
 4714 0002 88B1     		cbz	r0, .L304
1177:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
ARM GAS  /tmp/cc1T7Vp8.s 			page 130


1178:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         return( 0x1F );
1179:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
1180:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** 
1181:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_BEGIN: Simplified loop */
1182:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 4715              		.loc 1 1182 12 view .LVU1165
 4716 0004 0023     		movs	r3, #0
 4717              	.LVL375:
 4718              	.L300:
 4719              		.loc 1 1182 17 is_stmt 1 discriminator 1 view .LVU1166
 4720              		.loc 1 1182 5 is_stmt 0 discriminator 1 view .LVU1167
 4721 0006 152B     		cmp	r3, #21
 4722 0008 0DD8     		bhi	.L303
1183:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
1184:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         if ( bandwidth < FskBandwidths[i].bandwidth )
 4723              		.loc 1 1184 9 is_stmt 1 view .LVU1168
 4724              		.loc 1 1184 42 is_stmt 0 view .LVU1169
 4725 000a 1846     		mov	r0, r3
 4726 000c 074A     		ldr	r2, .L306
 4727 000e 52F83320 		ldr	r2, [r2, r3, lsl #3]
 4728              		.loc 1 1184 12 view .LVU1170
 4729 0012 8A42     		cmp	r2, r1
 4730 0014 02D8     		bhi	.L305
1182:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4731              		.loc 1 1182 77 is_stmt 1 discriminator 2 view .LVU1171
1182:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4732              		.loc 1 1182 78 is_stmt 0 discriminator 2 view .LVU1172
 4733 0016 0133     		adds	r3, r3, #1
 4734              	.LVL376:
1182:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4735              		.loc 1 1182 78 discriminator 2 view .LVU1173
 4736 0018 DBB2     		uxtb	r3, r3
 4737              	.LVL377:
1182:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     {
 4738              		.loc 1 1182 78 discriminator 2 view .LVU1174
 4739 001a F4E7     		b	.L300
 4740              	.L305:
1185:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         {
1186:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****             return FskBandwidths[i].RegValue;
 4741              		.loc 1 1186 13 is_stmt 1 view .LVU1175
 4742              		.loc 1 1186 36 is_stmt 0 view .LVU1176
 4743 001c 034B     		ldr	r3, .L306
 4744              	.LVL378:
 4745              		.loc 1 1186 36 view .LVU1177
 4746 001e 03EBC000 		add	r0, r3, r0, lsl #3
 4747 0022 0079     		ldrb	r0, [r0, #4]	@ zero_extendqisi2
 4748 0024 7047     		bx	lr
 4749              	.LVL379:
 4750              	.L303:
1187:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****         }
1188:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
1189:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     /* ST_WORKAROUND_END */
1190:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     // ERROR: Value not found
1191:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     while( 1 );
 4751              		.loc 1 1191 5 is_stmt 1 discriminator 1 view .LVU1178
 4752              		.loc 1 1191 15 discriminator 1 view .LVU1179
 4753              		.loc 1 1191 10 discriminator 1 view .LVU1180
ARM GAS  /tmp/cc1T7Vp8.s 			page 131


 4754 0026 FEE7     		b	.L303
 4755              	.LVL380:
 4756              	.L304:
1178:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     }
 4757              		.loc 1 1178 15 is_stmt 0 view .LVU1181
 4758 0028 1F20     		movs	r0, #31
 4759              	.LVL381:
1192:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4760              		.loc 1 1192 1 view .LVU1182
 4761 002a 7047     		bx	lr
 4762              	.L307:
 4763              		.align	2
 4764              	.L306:
 4765 002c 00000000 		.word	.LANCHOR7
 4766              		.cfi_endproc
 4767              	.LFE1182:
 4769              		.section	.text.SUBGRF_GetCFO,"ax",%progbits
 4770              		.align	1
 4771              		.global	SUBGRF_GetCFO
 4772              		.syntax unified
 4773              		.thumb
 4774              		.thumb_func
 4775              		.fpu softvfp
 4777              	SUBGRF_GetCFO:
 4778              	.LVL382:
 4779              	.LFB1183:
1193:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
1194:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** {
 4780              		.loc 1 1194 1 is_stmt 1 view -0
 4781              		.cfi_startproc
 4782              		@ args = 0, pretend = 0, frame = 8
 4783              		@ frame_needed = 0, uses_anonymous_args = 0
 4784              		.loc 1 1194 1 is_stmt 0 view .LVU1184
 4785 0000 70B5     		push	{r4, r5, r6, lr}
 4786              	.LCFI148:
 4787              		.cfi_def_cfa_offset 16
 4788              		.cfi_offset 4, -16
 4789              		.cfi_offset 5, -12
 4790              		.cfi_offset 6, -8
 4791              		.cfi_offset 14, -4
 4792 0002 82B0     		sub	sp, sp, #8
 4793              	.LCFI149:
 4794              		.cfi_def_cfa_offset 24
 4795 0004 0646     		mov	r6, r0
 4796 0006 0C46     		mov	r4, r1
1195:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint8_t BwMant[] = {4, 8, 10, 12};
 4797              		.loc 1 1195 3 is_stmt 1 view .LVU1185
 4798              		.loc 1 1195 11 is_stmt 0 view .LVU1186
 4799 0008 1D4B     		ldr	r3, .L315
 4800 000a 0193     		str	r3, [sp, #4]
1196:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
1197:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 4801              		.loc 1 1197 3 is_stmt 1 view .LVU1187
 4802              		.loc 1 1197 18 is_stmt 0 view .LVU1188
 4803 000c 40F60700 		movw	r0, #2055
 4804              	.LVL383:
 4805              		.loc 1 1197 18 view .LVU1189
ARM GAS  /tmp/cc1T7Vp8.s 			page 132


 4806 0010 FFF7FEFF 		bl	SUBGRF_ReadRegister
 4807              	.LVL384:
1198:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 4808              		.loc 1 1198 3 is_stmt 1 view .LVU1190
 4809              		.loc 1 1198 48 is_stmt 0 view .LVU1191
 4810 0014 C0F3C103 		ubfx	r3, r0, #3, #2
 4811              		.loc 1 1198 11 view .LVU1192
 4812 0018 0833     		adds	r3, r3, #8
 4813 001a 6B44     		add	r3, sp, r3
 4814 001c 13F8045C 		ldrb	r5, [r3, #-4]	@ zero_extendqisi2
 4815              	.LVL385:
1199:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint8_t bandwidth_exp = reg & 0x7;
 4816              		.loc 1 1199 3 is_stmt 1 view .LVU1193
 4817              		.loc 1 1199 11 is_stmt 0 view .LVU1194
 4818 0020 00F00703 		and	r3, r0, #7
 4819              	.LVL386:
1200:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 4820              		.loc 1 1200 3 is_stmt 1 view .LVU1195
 4821              		.loc 1 1200 74 is_stmt 0 view .LVU1196
 4822 0024 013B     		subs	r3, r3, #1
 4823              	.LVL387:
 4824              		.loc 1 1200 49 view .LVU1197
 4825 0026 05FA03F3 		lsl	r3, r5, r3
 4826              	.LVL388:
 4827              		.loc 1 1200 12 view .LVU1198
 4828 002a 164D     		ldr	r5, .L315+4
 4829              	.LVL389:
 4830              		.loc 1 1200 12 view .LVU1199
 4831 002c B5FBF3F5 		udiv	r5, r5, r3
 4832              	.LVL390:
1201:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint32_t cf_osr = cf_fs / bitRate;
 4833              		.loc 1 1201 3 is_stmt 1 view .LVU1200
 4834              		.loc 1 1201 12 is_stmt 0 view .LVU1201
 4835 0030 B5FBF6F2 		udiv	r2, r5, r6
 4836              	.LVL391:
1202:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint8_t interp = 1;
 4837              		.loc 1 1202 3 is_stmt 1 view .LVU1202
1203:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* calculate demod interpolation factor */
1204:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   if (cf_osr * interp < 8)
 4838              		.loc 1 1204 3 view .LVU1203
 4839              		.loc 1 1204 6 is_stmt 0 view .LVU1204
 4840 0034 072A     		cmp	r2, #7
 4841 0036 21D9     		bls	.L312
1202:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint8_t interp = 1;
 4842              		.loc 1 1202 11 view .LVU1205
 4843 0038 0120     		movs	r0, #1
 4844              	.LVL392:
 4845              	.L309:
1205:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   {
1206:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     interp = 2;
1207:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
1208:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   if (cf_osr * interp < 4)
 4846              		.loc 1 1208 3 is_stmt 1 view .LVU1206
 4847              		.loc 1 1208 14 is_stmt 0 view .LVU1207
 4848 003a 00FB02F2 		mul	r2, r0, r2
 4849              	.LVL393:
 4850              		.loc 1 1208 6 view .LVU1208
ARM GAS  /tmp/cc1T7Vp8.s 			page 133


 4851 003e 032A     		cmp	r2, #3
 4852 0040 00D8     		bhi	.L310
1209:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   {
1210:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     interp = 4;
 4853              		.loc 1 1210 12 view .LVU1209
 4854 0042 0420     		movs	r0, #4
 4855              	.LVL394:
 4856              	.L310:
1211:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
1212:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* calculate demod sampling frequency */
1213:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   uint32_t fs = cf_fs* interp;
 4857              		.loc 1 1213 3 is_stmt 1 view .LVU1210
 4858              		.loc 1 1213 12 is_stmt 0 view .LVU1211
 4859 0044 00FB05F5 		mul	r5, r0, r5
 4860              	.LVL395:
1214:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* get the cfo registers */
1215:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 4861              		.loc 1 1215 3 is_stmt 1 view .LVU1212
 4862              		.loc 1 1215 23 is_stmt 0 view .LVU1213
 4863 0048 4FF4D660 		mov	r0, #1712
 4864              	.LVL396:
 4865              		.loc 1 1215 23 view .LVU1214
 4866 004c FFF7FEFF 		bl	SUBGRF_ReadRegister
 4867              	.LVL397:
 4868              		.loc 1 1215 68 view .LVU1215
 4869 0050 0002     		lsls	r0, r0, #8
 4870              		.loc 1 1215 11 view .LVU1216
 4871 0052 00F47066 		and	r6, r0, #3840
 4872              	.LVL398:
1216:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 4873              		.loc 1 1216 3 is_stmt 1 view .LVU1217
 4874              		.loc 1 1216 14 is_stmt 0 view .LVU1218
 4875 0056 40F2B160 		movw	r0, #1713
 4876 005a FFF7FEFF 		bl	SUBGRF_ReadRegister
 4877              	.LVL399:
 4878              		.loc 1 1216 11 view .LVU1219
 4879 005e 3043     		orrs	r0, r0, r6
 4880              	.LVL400:
1217:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* negate if 12 bits sign bit is 1 */
1218:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   if (( cfo_bin & 0x800 ) == 0x800 )
 4881              		.loc 1 1218 3 is_stmt 1 view .LVU1220
 4882              		.loc 1 1218 6 is_stmt 0 view .LVU1221
 4883 0060 10F4006F 		tst	r0, #2048
 4884 0064 03D0     		beq	.L311
1219:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   {
1220:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****     cfo_bin |= 0xFFFFF000;
 4885              		.loc 1 1220 5 is_stmt 1 view .LVU1222
 4886              		.loc 1 1220 13 is_stmt 0 view .LVU1223
 4887 0066 6FEA0050 		mvn	r0, r0, lsl #20
 4888              	.LVL401:
 4889              		.loc 1 1220 13 view .LVU1224
 4890 006a 6FEA1050 		mvn	r0, r0, lsr #20
 4891              	.LVL402:
 4892              	.L311:
1221:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
1222:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* calculate cfo in Hz */
1223:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   /* shift by 5 first to not saturate, cfo_bin on 12bits */
ARM GAS  /tmp/cc1T7Vp8.s 			page 134


1224:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 4893              		.loc 1 1224 3 is_stmt 1 view .LVU1225
 4894              		.loc 1 1224 37 is_stmt 0 view .LVU1226
 4895 006e 6D09     		lsrs	r5, r5, #5
 4896              	.LVL403:
 4897              		.loc 1 1224 30 view .LVU1227
 4898 0070 05FB00F0 		mul	r0, r5, r0
 4899              	.LVL404:
 4900              		.loc 1 1224 46 view .LVU1228
 4901 0074 C011     		asrs	r0, r0, #7
 4902              		.loc 1 1224 8 view .LVU1229
 4903 0076 2060     		str	r0, [r4]
1225:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c **** }
 4904              		.loc 1 1225 1 view .LVU1230
 4905 0078 02B0     		add	sp, sp, #8
 4906              	.LCFI150:
 4907              		.cfi_remember_state
 4908              		.cfi_def_cfa_offset 16
 4909              		@ sp needed
 4910 007a 70BD     		pop	{r4, r5, r6, pc}
 4911              	.LVL405:
 4912              	.L312:
 4913              	.LCFI151:
 4914              		.cfi_restore_state
1206:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
 4915              		.loc 1 1206 12 view .LVU1231
 4916 007c 0220     		movs	r0, #2
 4917              	.LVL406:
1206:Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.c ****   }
 4918              		.loc 1 1206 12 view .LVU1232
 4919 007e DCE7     		b	.L309
 4920              	.L316:
 4921              		.align	2
 4922              	.L315:
 4923 0080 04080A0C 		.word	201984004
 4924 0084 0048E801 		.word	32000000
 4925              		.cfi_endproc
 4926              	.LFE1183:
 4928              		.global	FrequencyError
 4929              		.section	.rodata
 4930              		.align	2
 4931              		.set	.LANCHOR4,. + 0
 4932              	.LC0:
 4933 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 4933      00000000 
 4934              	.LC1:
 4935 0008 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000"
 4935      00000000 
 4935      00
 4936              		.section	.bss.FrequencyError,"aw",%nobits
 4937              		.align	2
 4938              		.set	.LANCHOR3,. + 0
 4941              	FrequencyError:
 4942 0000 00000000 		.space	4
 4943              		.section	.bss.ImageCalibrated,"aw",%nobits
 4944              		.set	.LANCHOR1,. + 0
 4947              	ImageCalibrated:
ARM GAS  /tmp/cc1T7Vp8.s 			page 135


 4948 0000 00       		.space	1
 4949              		.section	.bss.LoRaHeaderType,"aw",%nobits
 4950              		.set	.LANCHOR6,. + 0
 4953              	LoRaHeaderType:
 4954 0000 00       		.space	1
 4955              		.section	.bss.OperatingMode,"aw",%nobits
 4956              		.set	.LANCHOR0,. + 0
 4959              	OperatingMode:
 4960 0000 00       		.space	1
 4961              		.section	.bss.PacketType,"aw",%nobits
 4962              		.set	.LANCHOR2,. + 0
 4965              	PacketType:
 4966 0000 00       		.space	1
 4967              		.section	.bss.RadioOnDioIrqCb,"aw",%nobits
 4968              		.align	2
 4969              		.set	.LANCHOR5,. + 0
 4972              	RadioOnDioIrqCb:
 4973 0000 00000000 		.space	4
 4974              		.section	.rodata.FskBandwidths,"a"
 4975              		.align	2
 4976              		.set	.LANCHOR7,. + 0
 4979              	FskBandwidths:
 4980 0000 C0120000 		.word	4800
 4981 0004 1F       		.byte	31
 4982 0005 000000   		.space	3
 4983 0008 A8160000 		.word	5800
 4984 000c 17       		.byte	23
 4985 000d 000000   		.space	3
 4986 0010 841C0000 		.word	7300
 4987 0014 0F       		.byte	15
 4988 0015 000000   		.space	3
 4989 0018 E4250000 		.word	9700
 4990 001c 1E       		.byte	30
 4991 001d 000000   		.space	3
 4992 0020 B42D0000 		.word	11700
 4993 0024 16       		.byte	22
 4994 0025 000000   		.space	3
 4995 0028 08390000 		.word	14600
 4996 002c 0E       		.byte	14
 4997 002d 000000   		.space	3
 4998 0030 2C4C0000 		.word	19500
 4999 0034 1D       		.byte	29
 5000 0035 000000   		.space	3
 5001 0038 685B0000 		.word	23400
 5002 003c 15       		.byte	21
 5003 003d 000000   		.space	3
 5004 0040 74720000 		.word	29300
 5005 0044 0D       		.byte	13
 5006 0045 000000   		.space	3
 5007 0048 58980000 		.word	39000
 5008 004c 1C       		.byte	28
 5009 004d 000000   		.space	3
 5010 0050 34B70000 		.word	46900
 5011 0054 14       		.byte	20
 5012 0055 000000   		.space	3
 5013 0058 E8E40000 		.word	58600
 5014 005c 0C       		.byte	12
ARM GAS  /tmp/cc1T7Vp8.s 			page 136


 5015 005d 000000   		.space	3
 5016 0060 78310100 		.word	78200
 5017 0064 1B       		.byte	27
 5018 0065 000000   		.space	3
 5019 0068 686E0100 		.word	93800
 5020 006c 13       		.byte	19
 5021 006d 000000   		.space	3
 5022 0070 34CA0100 		.word	117300
 5023 0074 0B       		.byte	11
 5024 0075 000000   		.space	3
 5025 0078 28620200 		.word	156200
 5026 007c 1A       		.byte	26
 5027 007d 000000   		.space	3
 5028 0080 40DB0200 		.word	187200
 5029 0084 12       		.byte	18
 5030 0085 000000   		.space	3
 5031 0088 3C930300 		.word	234300
 5032 008c 0A       		.byte	10
 5033 008d 000000   		.space	3
 5034 0090 C0C20400 		.word	312000
 5035 0094 19       		.byte	25
 5036 0095 000000   		.space	3
 5037 0098 60B30500 		.word	373600
 5038 009c 11       		.byte	17
 5039 009d 000000   		.space	3
 5040 00a0 38200700 		.word	467000
 5041 00a4 09       		.byte	9
 5042 00a5 000000   		.space	3
 5043 00a8 20A10700 		.word	500000
 5044 00ac 00       		.byte	0
 5045 00ad 000000   		.space	3
 5046              		.text
 5047              	.Letext0:
 5048              		.file 3 "/home/eatkinso/Downloads/gcc-arm-none-eabi-10.3-2021.07/gcc-arm-none-eabi-10.3-2021.07/ar
 5049              		.file 4 "/home/eatkinso/Downloads/gcc-arm-none-eabi-10.3-2021.07/gcc-arm-none-eabi-10.3-2021.07/ar
 5050              		.file 5 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_def.h"
 5051              		.file 6 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_subghz.h"
 5052              		.file 7 "SubGHz_Phy/Target/radio_board_if.h"
 5053              		.file 8 "Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.h"
 5054              		.file 9 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_dma.h"
 5055              		.file 10 "Core/Inc/subghz.h"
 5056              		.file 11 "Utilities/misc/stm32_mem.h"
ARM GAS  /tmp/cc1T7Vp8.s 			page 137


DEFINED SYMBOLS
                            *ABS*:0000000000000000 radio_driver.c
     /tmp/cc1T7Vp8.s:16     .text.SUBGRF_WriteCommand:0000000000000000 $t
     /tmp/cc1T7Vp8.s:23     .text.SUBGRF_WriteCommand:0000000000000000 SUBGRF_WriteCommand
     /tmp/cc1T7Vp8.s:106    .text.SUBGRF_WriteCommand:000000000000001c $d
     /tmp/cc1T7Vp8.s:111    .text.SUBGRF_ReadCommand:0000000000000000 $t
     /tmp/cc1T7Vp8.s:117    .text.SUBGRF_ReadCommand:0000000000000000 SUBGRF_ReadCommand
     /tmp/cc1T7Vp8.s:198    .text.SUBGRF_ReadCommand:000000000000001c $d
     /tmp/cc1T7Vp8.s:203    .text.SUBGRF_GetOperatingMode:0000000000000000 $t
     /tmp/cc1T7Vp8.s:210    .text.SUBGRF_GetOperatingMode:0000000000000000 SUBGRF_GetOperatingMode
     /tmp/cc1T7Vp8.s:225    .text.SUBGRF_GetOperatingMode:0000000000000008 $d
     /tmp/cc1T7Vp8.s:230    .text.SUBGRF_SetStandby:0000000000000000 $t
     /tmp/cc1T7Vp8.s:237    .text.SUBGRF_SetStandby:0000000000000000 SUBGRF_SetStandby
     /tmp/cc1T7Vp8.s:292    .text.SUBGRF_SetStandby:0000000000000030 $d
     /tmp/cc1T7Vp8.s:297    .text.SUBGRF_SetFs:0000000000000000 $t
     /tmp/cc1T7Vp8.s:304    .text.SUBGRF_SetFs:0000000000000000 SUBGRF_SetFs
     /tmp/cc1T7Vp8.s:331    .text.SUBGRF_SetFs:0000000000000014 $d
     /tmp/cc1T7Vp8.s:336    .text.SUBGRF_SetTx:0000000000000000 $t
     /tmp/cc1T7Vp8.s:343    .text.SUBGRF_SetTx:0000000000000000 SUBGRF_SetTx
     /tmp/cc1T7Vp8.s:394    .text.SUBGRF_SetTx:0000000000000030 $d
     /tmp/cc1T7Vp8.s:399    .text.SUBGRF_SetRx:0000000000000000 $t
     /tmp/cc1T7Vp8.s:406    .text.SUBGRF_SetRx:0000000000000000 SUBGRF_SetRx
     /tmp/cc1T7Vp8.s:457    .text.SUBGRF_SetRx:0000000000000030 $d
     /tmp/cc1T7Vp8.s:462    .text.SUBGRF_SetRxDutyCycle:0000000000000000 $t
     /tmp/cc1T7Vp8.s:469    .text.SUBGRF_SetRxDutyCycle:0000000000000000 SUBGRF_SetRxDutyCycle
     /tmp/cc1T7Vp8.s:535    .text.SUBGRF_SetRxDutyCycle:0000000000000044 $d
     /tmp/cc1T7Vp8.s:540    .text.SUBGRF_SetCad:0000000000000000 $t
     /tmp/cc1T7Vp8.s:547    .text.SUBGRF_SetCad:0000000000000000 SUBGRF_SetCad
     /tmp/cc1T7Vp8.s:574    .text.SUBGRF_SetCad:0000000000000014 $d
     /tmp/cc1T7Vp8.s:579    .text.SUBGRF_SetTxContinuousWave:0000000000000000 $t
     /tmp/cc1T7Vp8.s:586    .text.SUBGRF_SetTxContinuousWave:0000000000000000 SUBGRF_SetTxContinuousWave
     /tmp/cc1T7Vp8.s:609    .text.SUBGRF_SetTxInfinitePreamble:0000000000000000 $t
     /tmp/cc1T7Vp8.s:616    .text.SUBGRF_SetTxInfinitePreamble:0000000000000000 SUBGRF_SetTxInfinitePreamble
     /tmp/cc1T7Vp8.s:639    .text.SUBGRF_SetStopRxTimerOnPreambleDetect:0000000000000000 $t
     /tmp/cc1T7Vp8.s:646    .text.SUBGRF_SetStopRxTimerOnPreambleDetect:0000000000000000 SUBGRF_SetStopRxTimerOnPreambleDetect
     /tmp/cc1T7Vp8.s:680    .text.SUBGRF_SetRegulatorMode:0000000000000000 $t
     /tmp/cc1T7Vp8.s:687    .text.SUBGRF_SetRegulatorMode:0000000000000000 SUBGRF_SetRegulatorMode
     /tmp/cc1T7Vp8.s:738    .text.SUBGRF_Calibrate:0000000000000000 $t
     /tmp/cc1T7Vp8.s:745    .text.SUBGRF_Calibrate:0000000000000000 SUBGRF_Calibrate
     /tmp/cc1T7Vp8.s:806    .text.SUBGRF_CalibrateImage:0000000000000000 $t
     /tmp/cc1T7Vp8.s:813    .text.SUBGRF_CalibrateImage:0000000000000000 SUBGRF_CalibrateImage
     /tmp/cc1T7Vp8.s:924    .text.SUBGRF_CalibrateImage:0000000000000078 $d
     /tmp/cc1T7Vp8.s:933    .text.SUBGRF_SetPaConfig:0000000000000000 $t
     /tmp/cc1T7Vp8.s:940    .text.SUBGRF_SetPaConfig:0000000000000000 SUBGRF_SetPaConfig
     /tmp/cc1T7Vp8.s:990    .text.SUBGRF_SetRxTxFallbackMode:0000000000000000 $t
     /tmp/cc1T7Vp8.s:997    .text.SUBGRF_SetRxTxFallbackMode:0000000000000000 SUBGRF_SetRxTxFallbackMode
     /tmp/cc1T7Vp8.s:1031   .text.SUBGRF_SetDioIrqParams:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1038   .text.SUBGRF_SetDioIrqParams:0000000000000000 SUBGRF_SetDioIrqParams
     /tmp/cc1T7Vp8.s:1105   .text.SUBGRF_GetIrqStatus:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1112   .text.SUBGRF_GetIrqStatus:0000000000000000 SUBGRF_GetIrqStatus
     /tmp/cc1T7Vp8.s:1148   .text.SUBGRF_SetTcxoMode:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1155   .text.SUBGRF_SetTcxoMode:0000000000000000 SUBGRF_SetTcxoMode
     /tmp/cc1T7Vp8.s:1209   .text.SUBGRF_SetRfFrequency:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1216   .text.SUBGRF_SetRfFrequency:0000000000000000 SUBGRF_SetRfFrequency
     /tmp/cc1T7Vp8.s:1302   .text.SUBGRF_SetRfFrequency:0000000000000050 $d
     /tmp/cc1T7Vp8.s:1308   .text.SUBGRF_GetPacketType:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1315   .text.SUBGRF_GetPacketType:0000000000000000 SUBGRF_GetPacketType
ARM GAS  /tmp/cc1T7Vp8.s 			page 138


     /tmp/cc1T7Vp8.s:1330   .text.SUBGRF_GetPacketType:0000000000000008 $d
     /tmp/cc1T7Vp8.s:1335   .text.SUBGRF_SetCadParams:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1342   .text.SUBGRF_SetCadParams:0000000000000000 SUBGRF_SetCadParams
     /tmp/cc1T7Vp8.s:1414   .text.SUBGRF_SetCadParams:0000000000000040 $d
     /tmp/cc1T7Vp8.s:1419   .text.SUBGRF_SetBufferBaseAddress:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1426   .text.SUBGRF_SetBufferBaseAddress:0000000000000000 SUBGRF_SetBufferBaseAddress
     /tmp/cc1T7Vp8.s:1468   .text.SUBGRF_GetStatus:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1475   .text.SUBGRF_GetStatus:0000000000000000 SUBGRF_GetStatus
     /tmp/cc1T7Vp8.s:1525   .text.SUBGRF_GetRssiInst:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1532   .text.SUBGRF_GetRssiInst:0000000000000000 SUBGRF_GetRssiInst
     /tmp/cc1T7Vp8.s:1575   .text.SUBGRF_GetPacketStatus:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1582   .text.SUBGRF_GetPacketStatus:0000000000000000 SUBGRF_GetPacketStatus
     /tmp/cc1T7Vp8.s:1709   .text.SUBGRF_GetPacketStatus:0000000000000074 $d
     /tmp/cc1T7Vp8.s:1714   .text.SUBGRF_GetDeviceErrors:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1721   .text.SUBGRF_GetDeviceErrors:0000000000000000 SUBGRF_GetDeviceErrors
     /tmp/cc1T7Vp8.s:1800   .text.SUBGRF_ClearDeviceErrors:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1807   .text.SUBGRF_ClearDeviceErrors:0000000000000000 SUBGRF_ClearDeviceErrors
     /tmp/cc1T7Vp8.s:1840   .text.SUBGRF_ClearIrqStatus:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1847   .text.SUBGRF_ClearIrqStatus:0000000000000000 SUBGRF_ClearIrqStatus
     /tmp/cc1T7Vp8.s:1889   .text.SUBGRF_WriteRegister:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1896   .text.SUBGRF_WriteRegister:0000000000000000 SUBGRF_WriteRegister
     /tmp/cc1T7Vp8.s:1932   .text.SUBGRF_WriteRegister:000000000000001c $d
     /tmp/cc1T7Vp8.s:1937   .text.SUBGRF_SetRxBoosted:0000000000000000 $t
     /tmp/cc1T7Vp8.s:1944   .text.SUBGRF_SetRxBoosted:0000000000000000 SUBGRF_SetRxBoosted
     /tmp/cc1T7Vp8.s:2004   .text.SUBGRF_SetRxBoosted:0000000000000038 $d
     /tmp/cc1T7Vp8.s:2009   .text.SUBGRF_SetLoRaSymbNumTimeout:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2016   .text.SUBGRF_SetLoRaSymbNumTimeout:0000000000000000 SUBGRF_SetLoRaSymbNumTimeout
     /tmp/cc1T7Vp8.s:2099   .text.SUBGRF_SetPacketType:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2106   .text.SUBGRF_SetPacketType:0000000000000000 SUBGRF_SetPacketType
     /tmp/cc1T7Vp8.s:2161   .text.SUBGRF_SetPacketType:0000000000000030 $d
     /tmp/cc1T7Vp8.s:2166   .text.SUBGRF_SetModulationParams:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2173   .text.SUBGRF_SetModulationParams:0000000000000000 SUBGRF_SetModulationParams
     /tmp/cc1T7Vp8.s:2219   .text.SUBGRF_SetModulationParams:0000000000000026 $d
     /tmp/cc1T7Vp8.s:2223   .text.SUBGRF_SetModulationParams:000000000000002a $t
     /tmp/cc1T7Vp8.s:2421   .text.SUBGRF_SetModulationParams:0000000000000100 $d
     /tmp/cc1T7Vp8.s:2429   .text.SUBGRF_ReadRegister:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2436   .text.SUBGRF_ReadRegister:0000000000000000 SUBGRF_ReadRegister
     /tmp/cc1T7Vp8.s:2472   .text.SUBGRF_ReadRegister:000000000000001c $d
     /tmp/cc1T7Vp8.s:2477   .text.Radio_SMPS_Set:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2483   .text.Radio_SMPS_Set:0000000000000000 Radio_SMPS_Set
     /tmp/cc1T7Vp8.s:2535   .text.SUBGRF_Init:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2542   .text.SUBGRF_Init:0000000000000000 SUBGRF_Init
     /tmp/cc1T7Vp8.s:2628   .text.SUBGRF_Init:0000000000000060 $d
     /tmp/cc1T7Vp8.s:2635   .text.SUBGRF_SetSleep:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2642   .text.SUBGRF_SetSleep:0000000000000000 SUBGRF_SetSleep
     /tmp/cc1T7Vp8.s:2702   .text.SUBGRF_SetSleep:000000000000003c $d
     /tmp/cc1T7Vp8.s:2707   .text.SUBGRF_SetWhiteningSeed:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2714   .text.SUBGRF_SetWhiteningSeed:0000000000000000 SUBGRF_SetWhiteningSeed
     /tmp/cc1T7Vp8.s:2773   .text.SUBGRF_SetTxParams:0000000000000000 $t
     /tmp/cc1T7Vp8.s:2780   .text.SUBGRF_SetTxParams:0000000000000000 SUBGRF_SetTxParams
     /tmp/cc1T7Vp8.s:3077   .text.SUBGRF_GetRxBufferStatus:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3084   .text.SUBGRF_GetRxBufferStatus:0000000000000000 SUBGRF_GetRxBufferStatus
     /tmp/cc1T7Vp8.s:3162   .text.SUBGRF_GetRxBufferStatus:0000000000000040 $d
     /tmp/cc1T7Vp8.s:3167   .text.SUBGRF_WriteRegisters:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3174   .text.SUBGRF_WriteRegisters:0000000000000000 SUBGRF_WriteRegisters
     /tmp/cc1T7Vp8.s:3255   .text.SUBGRF_WriteRegisters:000000000000001c $d
     /tmp/cc1T7Vp8.s:3260   .text.SUBGRF_SetSyncWord:0000000000000000 $t
ARM GAS  /tmp/cc1T7Vp8.s 			page 139


     /tmp/cc1T7Vp8.s:3267   .text.SUBGRF_SetSyncWord:0000000000000000 SUBGRF_SetSyncWord
     /tmp/cc1T7Vp8.s:3296   .text.SUBGRF_SetCrcSeed:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3303   .text.SUBGRF_SetCrcSeed:0000000000000000 SUBGRF_SetCrcSeed
     /tmp/cc1T7Vp8.s:3357   .text.SUBGRF_SetCrcPolynomial:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3364   .text.SUBGRF_SetCrcPolynomial:0000000000000000 SUBGRF_SetCrcPolynomial
     /tmp/cc1T7Vp8.s:3418   .text.SUBGRF_SetPacketParams:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3425   .text.SUBGRF_SetPacketParams:0000000000000000 SUBGRF_SetPacketParams
     /tmp/cc1T7Vp8.s:3472   .text.SUBGRF_SetPacketParams:0000000000000024 $d
     /tmp/cc1T7Vp8.s:3476   .text.SUBGRF_SetPacketParams:0000000000000028 $t
     /tmp/cc1T7Vp8.s:3643   .text.SUBGRF_SetPacketParams:00000000000000d8 $d
     /tmp/cc1T7Vp8.s:3650   .text.SUBGRF_ReadRegisters:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3657   .text.SUBGRF_ReadRegisters:0000000000000000 SUBGRF_ReadRegisters
     /tmp/cc1T7Vp8.s:3738   .text.SUBGRF_ReadRegisters:000000000000001c $d
     /tmp/cc1T7Vp8.s:3743   .text.SUBGRF_GetRandom:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3750   .text.SUBGRF_GetRandom:0000000000000000 SUBGRF_GetRandom
     /tmp/cc1T7Vp8.s:3837   .text.SUBGRF_WriteBuffer:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3844   .text.SUBGRF_WriteBuffer:0000000000000000 SUBGRF_WriteBuffer
     /tmp/cc1T7Vp8.s:3925   .text.SUBGRF_WriteBuffer:000000000000001c $d
     /tmp/cc1T7Vp8.s:3930   .text.SUBGRF_SetPayload:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3937   .text.SUBGRF_SetPayload:0000000000000000 SUBGRF_SetPayload
     /tmp/cc1T7Vp8.s:3966   .text.SUBGRF_SendPayload:0000000000000000 $t
     /tmp/cc1T7Vp8.s:3973   .text.SUBGRF_SendPayload:0000000000000000 SUBGRF_SendPayload
     /tmp/cc1T7Vp8.s:4001   .text.SUBGRF_ReadBuffer:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4008   .text.SUBGRF_ReadBuffer:0000000000000000 SUBGRF_ReadBuffer
     /tmp/cc1T7Vp8.s:4089   .text.SUBGRF_ReadBuffer:000000000000001c $d
     /tmp/cc1T7Vp8.s:4094   .text.SUBGRF_GetPayload:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4101   .text.SUBGRF_GetPayload:0000000000000000 SUBGRF_GetPayload
     /tmp/cc1T7Vp8.s:4168   .text.SUBGRF_SetSwitch:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4175   .text.SUBGRF_SetSwitch:0000000000000000 SUBGRF_SetSwitch
     /tmp/cc1T7Vp8.s:4238   .text.SUBGRF_SetRfTxPower:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4245   .text.SUBGRF_SetRfTxPower:0000000000000000 SUBGRF_SetRfTxPower
     /tmp/cc1T7Vp8.s:4308   .text.SUBGRF_GetRadioWakeUpTime:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4315   .text.SUBGRF_GetRadioWakeUpTime:0000000000000000 SUBGRF_GetRadioWakeUpTime
     /tmp/cc1T7Vp8.s:4330   .text.HAL_SUBGHZ_TxCpltCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4337   .text.HAL_SUBGHZ_TxCpltCallback:0000000000000000 HAL_SUBGHZ_TxCpltCallback
     /tmp/cc1T7Vp8.s:4363   .text.HAL_SUBGHZ_TxCpltCallback:000000000000000c $d
     /tmp/cc1T7Vp8.s:4368   .text.HAL_SUBGHZ_RxCpltCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4375   .text.HAL_SUBGHZ_RxCpltCallback:0000000000000000 HAL_SUBGHZ_RxCpltCallback
     /tmp/cc1T7Vp8.s:4401   .text.HAL_SUBGHZ_RxCpltCallback:000000000000000c $d
     /tmp/cc1T7Vp8.s:4406   .text.HAL_SUBGHZ_CRCErrorCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4413   .text.HAL_SUBGHZ_CRCErrorCallback:0000000000000000 HAL_SUBGHZ_CRCErrorCallback
     /tmp/cc1T7Vp8.s:4439   .text.HAL_SUBGHZ_CRCErrorCallback:000000000000000c $d
     /tmp/cc1T7Vp8.s:4444   .text.HAL_SUBGHZ_CADStatusCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4451   .text.HAL_SUBGHZ_CADStatusCallback:0000000000000000 HAL_SUBGHZ_CADStatusCallback
     /tmp/cc1T7Vp8.s:4500   .text.HAL_SUBGHZ_CADStatusCallback:0000000000000020 $d
     /tmp/cc1T7Vp8.s:4505   .text.HAL_SUBGHZ_RxTxTimeoutCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4512   .text.HAL_SUBGHZ_RxTxTimeoutCallback:0000000000000000 HAL_SUBGHZ_RxTxTimeoutCallback
     /tmp/cc1T7Vp8.s:4538   .text.HAL_SUBGHZ_RxTxTimeoutCallback:0000000000000010 $d
     /tmp/cc1T7Vp8.s:4543   .text.HAL_SUBGHZ_HeaderErrorCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4550   .text.HAL_SUBGHZ_HeaderErrorCallback:0000000000000000 HAL_SUBGHZ_HeaderErrorCallback
     /tmp/cc1T7Vp8.s:4576   .text.HAL_SUBGHZ_HeaderErrorCallback:000000000000000c $d
     /tmp/cc1T7Vp8.s:4581   .text.HAL_SUBGHZ_PreambleDetectedCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4588   .text.HAL_SUBGHZ_PreambleDetectedCallback:0000000000000000 HAL_SUBGHZ_PreambleDetectedCallback
     /tmp/cc1T7Vp8.s:4614   .text.HAL_SUBGHZ_PreambleDetectedCallback:000000000000000c $d
     /tmp/cc1T7Vp8.s:4619   .text.HAL_SUBGHZ_SyncWordValidCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4626   .text.HAL_SUBGHZ_SyncWordValidCallback:0000000000000000 HAL_SUBGHZ_SyncWordValidCallback
     /tmp/cc1T7Vp8.s:4652   .text.HAL_SUBGHZ_SyncWordValidCallback:000000000000000c $d
ARM GAS  /tmp/cc1T7Vp8.s 			page 140


     /tmp/cc1T7Vp8.s:4657   .text.HAL_SUBGHZ_HeaderValidCallback:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4664   .text.HAL_SUBGHZ_HeaderValidCallback:0000000000000000 HAL_SUBGHZ_HeaderValidCallback
     /tmp/cc1T7Vp8.s:4690   .text.HAL_SUBGHZ_HeaderValidCallback:000000000000000c $d
     /tmp/cc1T7Vp8.s:4695   .text.SUBGRF_GetFskBandwidthRegValue:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4702   .text.SUBGRF_GetFskBandwidthRegValue:0000000000000000 SUBGRF_GetFskBandwidthRegValue
     /tmp/cc1T7Vp8.s:4765   .text.SUBGRF_GetFskBandwidthRegValue:000000000000002c $d
     /tmp/cc1T7Vp8.s:4770   .text.SUBGRF_GetCFO:0000000000000000 $t
     /tmp/cc1T7Vp8.s:4777   .text.SUBGRF_GetCFO:0000000000000000 SUBGRF_GetCFO
     /tmp/cc1T7Vp8.s:4923   .text.SUBGRF_GetCFO:0000000000000080 $d
     /tmp/cc1T7Vp8.s:4941   .bss.FrequencyError:0000000000000000 FrequencyError
     /tmp/cc1T7Vp8.s:4930   .rodata:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4937   .bss.FrequencyError:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4947   .bss.ImageCalibrated:0000000000000000 ImageCalibrated
     /tmp/cc1T7Vp8.s:4948   .bss.ImageCalibrated:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4953   .bss.LoRaHeaderType:0000000000000000 LoRaHeaderType
     /tmp/cc1T7Vp8.s:4954   .bss.LoRaHeaderType:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4959   .bss.OperatingMode:0000000000000000 OperatingMode
     /tmp/cc1T7Vp8.s:4960   .bss.OperatingMode:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4965   .bss.PacketType:0000000000000000 PacketType
     /tmp/cc1T7Vp8.s:4966   .bss.PacketType:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4968   .bss.RadioOnDioIrqCb:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4972   .bss.RadioOnDioIrqCb:0000000000000000 RadioOnDioIrqCb
     /tmp/cc1T7Vp8.s:4975   .rodata.FskBandwidths:0000000000000000 $d
     /tmp/cc1T7Vp8.s:4979   .rodata.FskBandwidths:0000000000000000 FskBandwidths

UNDEFINED SYMBOLS
HAL_SUBGHZ_ExecSetCmd
hsubghz
HAL_SUBGHZ_ExecGetCmd
RBI_IsDCDC
__aeabi_uldivmod
UTIL_MEM_set_8
HAL_SUBGHZ_WriteRegisters
HAL_SUBGHZ_ReadRegisters
MX_SUBGHZ_Init
RBI_IsTCXO
RBI_Init
RBI_ConfigRFSwitch
RBI_GetRFOMaxPowerConfig
HAL_SUBGHZ_WriteBuffer
HAL_SUBGHZ_ReadBuffer
RBI_GetTxConfig
