{"position": "CAD Engineer", "company": "Intel Corporation", "profiles": ["Experience Sr. CAD Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Sr. CAD Engineer Numonyx Inc August 2007  \u2013  June 2011  (3 years 11 months) Sr. CAD Engineer Intel Corporation January 2006  \u2013  July 2007  (1 year 7 months) Nand Products Group CAD Engineer Intel Corporation April 2001  \u2013  December 2005  (4 years 9 months) Flash Products Group \nLow Power Intel Architecture and Technologies Group Intern - Design and Automation Micron Technologies Inc. May 2000  \u2013  September 2000  (5 months) DRAM Memory Division, Boise, ID Sr. CAD Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Sr. CAD Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Sr. CAD Engineer Numonyx Inc August 2007  \u2013  June 2011  (3 years 11 months) Sr. CAD Engineer Numonyx Inc August 2007  \u2013  June 2011  (3 years 11 months) Sr. CAD Engineer Intel Corporation January 2006  \u2013  July 2007  (1 year 7 months) Nand Products Group Sr. CAD Engineer Intel Corporation January 2006  \u2013  July 2007  (1 year 7 months) Nand Products Group CAD Engineer Intel Corporation April 2001  \u2013  December 2005  (4 years 9 months) Flash Products Group \nLow Power Intel Architecture and Technologies Group CAD Engineer Intel Corporation April 2001  \u2013  December 2005  (4 years 9 months) Flash Products Group \nLow Power Intel Architecture and Technologies Group Intern - Design and Automation Micron Technologies Inc. May 2000  \u2013  September 2000  (5 months) DRAM Memory Division, Boise, ID Intern - Design and Automation Micron Technologies Inc. May 2000  \u2013  September 2000  (5 months) DRAM Memory Division, Boise, ID Skills VLSI Layout Automation Programming - Perl,... Process Migration Design Automation EDA TCL Perl VLSI Physical Verification SoC Semiconductors CMOS Debugging Skills  VLSI Layout Automation Programming - Perl,... Process Migration Design Automation EDA TCL Perl VLSI Physical Verification SoC Semiconductors CMOS Debugging VLSI Layout Automation Programming - Perl,... Process Migration Design Automation EDA TCL Perl VLSI Physical Verification SoC Semiconductors CMOS Debugging VLSI Layout Automation Programming - Perl,... Process Migration Design Automation EDA TCL Perl VLSI Physical Verification SoC Semiconductors CMOS Debugging Education University of California, Davis - Graduate School of Management MBA,  Marketing , General Management 2003  \u2013 2006 Clarkson University MS,  Electrical & Computer Engineering 1999  \u2013 2001 University of Madras B.E.,  Electrical Engineering 1995  \u2013 1999 University of California, Davis - Graduate School of Management MBA,  Marketing , General Management 2003  \u2013 2006 University of California, Davis - Graduate School of Management MBA,  Marketing , General Management 2003  \u2013 2006 University of California, Davis - Graduate School of Management MBA,  Marketing , General Management 2003  \u2013 2006 Clarkson University MS,  Electrical & Computer Engineering 1999  \u2013 2001 Clarkson University MS,  Electrical & Computer Engineering 1999  \u2013 2001 Clarkson University MS,  Electrical & Computer Engineering 1999  \u2013 2001 University of Madras B.E.,  Electrical Engineering 1995  \u2013 1999 University of Madras B.E.,  Electrical Engineering 1995  \u2013 1999 University of Madras B.E.,  Electrical Engineering 1995  \u2013 1999 ", "Summary Have very strong SW Engineering skill. Ability to lead and architect the new project from the definition to its deployment. Summary Have very strong SW Engineering skill. Ability to lead and architect the new project from the definition to its deployment. Have very strong SW Engineering skill. Ability to lead and architect the new project from the definition to its deployment. Have very strong SW Engineering skill. Ability to lead and architect the new project from the definition to its deployment. Experience Sr SW CAD Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Developer and tool owner of Logic Extraction Engine mainly used in FEV BE. Sr. SW Engeneer Intel Corporation August 2007  \u2013  December 2010  (3 years 5 months) Developer and tool owner of the PSC (PCI Stress Content) project in post-silicon validation department. \n Senior SW CAD Engineer Intel Corporation March 2000  \u2013  August 2007  (7 years 6 months) SW Architect of the new Dynamic Timing Simulator. SW CAD Engineer Intel Corporation August 1993  \u2013  March 2000  (6 years 8 months) Tool owner of the old generation of Dynamic Timing Simulator GUI. \nThen developed the new generation of Dynamic Timing Simulator. Sr SW CAD Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Developer and tool owner of Logic Extraction Engine mainly used in FEV BE. Sr SW CAD Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Developer and tool owner of Logic Extraction Engine mainly used in FEV BE. Sr. SW Engeneer Intel Corporation August 2007  \u2013  December 2010  (3 years 5 months) Developer and tool owner of the PSC (PCI Stress Content) project in post-silicon validation department. \n Sr. SW Engeneer Intel Corporation August 2007  \u2013  December 2010  (3 years 5 months) Developer and tool owner of the PSC (PCI Stress Content) project in post-silicon validation department. \n Senior SW CAD Engineer Intel Corporation March 2000  \u2013  August 2007  (7 years 6 months) SW Architect of the new Dynamic Timing Simulator. Senior SW CAD Engineer Intel Corporation March 2000  \u2013  August 2007  (7 years 6 months) SW Architect of the new Dynamic Timing Simulator. SW CAD Engineer Intel Corporation August 1993  \u2013  March 2000  (6 years 8 months) Tool owner of the old generation of Dynamic Timing Simulator GUI. \nThen developed the new generation of Dynamic Timing Simulator. SW CAD Engineer Intel Corporation August 1993  \u2013  March 2000  (6 years 8 months) Tool owner of the old generation of Dynamic Timing Simulator GUI. \nThen developed the new generation of Dynamic Timing Simulator. Languages English Russian Hebrew English Russian Hebrew English Russian Hebrew Skills Object Oriented Design OO Software Development Embedded Software Tcl-Tk x86 Assembly C++ Language C# 4.0 Debugging Software Design C Software Engineering Multithreading Software Development Skills  Object Oriented Design OO Software Development Embedded Software Tcl-Tk x86 Assembly C++ Language C# 4.0 Debugging Software Design C Software Engineering Multithreading Software Development Object Oriented Design OO Software Development Embedded Software Tcl-Tk x86 Assembly C++ Language C# 4.0 Debugging Software Design C Software Engineering Multithreading Software Development Object Oriented Design OO Software Development Embedded Software Tcl-Tk x86 Assembly C++ Language C# 4.0 Debugging Software Design C Software Engineering Multithreading Software Development Education Ben-Gurion University of the Negev MS,  Computer Science 1991  \u2013 1995 Ben-Gurion University of the Negev MS,  Computer Science 1991  \u2013 1995 Ben-Gurion University of the Negev MS,  Computer Science 1991  \u2013 1995 Ben-Gurion University of the Negev MS,  Computer Science 1991  \u2013 1995 ", "Summary Jen-Yi Wuu received his B.Sc. degree in Electrical Engineering from National Taiwan University, Taiwan in 2003. In 2005, he joined Prof. Malgorzata Marek-Sadowska's VLSI CAD Research Group at University of California, Santa Barbara. He received his PhD. degree in Electrical and Computer Engineering in December 2011. He is currently a backend/physical design CAD engineer at Intel Corporation. \n \nSpecialties: \n- VLSI Physical Design Automation \n- Design for Yield & Manufacturability \n- Algorithm Design & Analysis \n- Optimization Algorithms \n- Logic Synthesis \n- Machine Learning & Data Mining Summary Jen-Yi Wuu received his B.Sc. degree in Electrical Engineering from National Taiwan University, Taiwan in 2003. In 2005, he joined Prof. Malgorzata Marek-Sadowska's VLSI CAD Research Group at University of California, Santa Barbara. He received his PhD. degree in Electrical and Computer Engineering in December 2011. He is currently a backend/physical design CAD engineer at Intel Corporation. \n \nSpecialties: \n- VLSI Physical Design Automation \n- Design for Yield & Manufacturability \n- Algorithm Design & Analysis \n- Optimization Algorithms \n- Logic Synthesis \n- Machine Learning & Data Mining Jen-Yi Wuu received his B.Sc. degree in Electrical Engineering from National Taiwan University, Taiwan in 2003. In 2005, he joined Prof. Malgorzata Marek-Sadowska's VLSI CAD Research Group at University of California, Santa Barbara. He received his PhD. degree in Electrical and Computer Engineering in December 2011. He is currently a backend/physical design CAD engineer at Intel Corporation. \n \nSpecialties: \n- VLSI Physical Design Automation \n- Design for Yield & Manufacturability \n- Algorithm Design & Analysis \n- Optimization Algorithms \n- Logic Synthesis \n- Machine Learning & Data Mining Jen-Yi Wuu received his B.Sc. degree in Electrical Engineering from National Taiwan University, Taiwan in 2003. In 2005, he joined Prof. Malgorzata Marek-Sadowska's VLSI CAD Research Group at University of California, Santa Barbara. He received his PhD. degree in Electrical and Computer Engineering in December 2011. He is currently a backend/physical design CAD engineer at Intel Corporation. \n \nSpecialties: \n- VLSI Physical Design Automation \n- Design for Yield & Manufacturability \n- Algorithm Design & Analysis \n- Optimization Algorithms \n- Logic Synthesis \n- Machine Learning & Data Mining Experience CAD Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Santa Clara, California DFM/LFD Research Intern Mentor Graphics July 2009  \u2013  July 2011  (2 years 1 month) Researched and developed a prototype of an ultra-fast machine learning-based lithographic hotspot detection system for large-scale IC designs. This work is being adopted and integrated into Mentor Graphics products. \n \nUp to 97% hotspot detection accuracy with 130X speedup, comparing to full model-based lithography simulations. \n \nVerified on various 45nm and 32nm large IC designs with optical models and RET recipes certified by major foundries. DFM/LFD Research Intern Mentor Graphics July 2008  \u2013  September 2008  (3 months) Researched and developed an early prototype of a lithographic hotspot detection system using machine learning techniques (support vector machines). \n \nProposed a novel layout pattern representation method based on densities information that can be easily extracted from design. \n \nUp to 84% of hotspot detection accuracy rates were verified on the metal-1 layer of an industrial 45nm standard cell library. DFM/LFD Research Intern Mentor Graphics July 2007  \u2013  September 2007  (3 months) Researched and developed a methodology for deriving equivalent CMOS transistor SPICE model parameters for irregular-shaped transistors due to manufacturing process variation. This research work has been adopted into Mentor Graphics products. \n \nProposed method achieves average error of 1.6% for drive current and 7.5% for leakage current. \n \nConducted verification experiments using Synopsys Sentaurus, a 3-D TCAD process and device simulator. Teaching Assistant University of California, Santa Barbara January 2007  \u2013  March 2007  (3 months) Course: Fundamentals of Logic Design \nInstructor: Prof. Malgorzata Marek-Sadowska CAD Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Santa Clara, California CAD Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Santa Clara, California DFM/LFD Research Intern Mentor Graphics July 2009  \u2013  July 2011  (2 years 1 month) Researched and developed a prototype of an ultra-fast machine learning-based lithographic hotspot detection system for large-scale IC designs. This work is being adopted and integrated into Mentor Graphics products. \n \nUp to 97% hotspot detection accuracy with 130X speedup, comparing to full model-based lithography simulations. \n \nVerified on various 45nm and 32nm large IC designs with optical models and RET recipes certified by major foundries. DFM/LFD Research Intern Mentor Graphics July 2009  \u2013  July 2011  (2 years 1 month) Researched and developed a prototype of an ultra-fast machine learning-based lithographic hotspot detection system for large-scale IC designs. This work is being adopted and integrated into Mentor Graphics products. \n \nUp to 97% hotspot detection accuracy with 130X speedup, comparing to full model-based lithography simulations. \n \nVerified on various 45nm and 32nm large IC designs with optical models and RET recipes certified by major foundries. DFM/LFD Research Intern Mentor Graphics July 2008  \u2013  September 2008  (3 months) Researched and developed an early prototype of a lithographic hotspot detection system using machine learning techniques (support vector machines). \n \nProposed a novel layout pattern representation method based on densities information that can be easily extracted from design. \n \nUp to 84% of hotspot detection accuracy rates were verified on the metal-1 layer of an industrial 45nm standard cell library. DFM/LFD Research Intern Mentor Graphics July 2008  \u2013  September 2008  (3 months) Researched and developed an early prototype of a lithographic hotspot detection system using machine learning techniques (support vector machines). \n \nProposed a novel layout pattern representation method based on densities information that can be easily extracted from design. \n \nUp to 84% of hotspot detection accuracy rates were verified on the metal-1 layer of an industrial 45nm standard cell library. DFM/LFD Research Intern Mentor Graphics July 2007  \u2013  September 2007  (3 months) Researched and developed a methodology for deriving equivalent CMOS transistor SPICE model parameters for irregular-shaped transistors due to manufacturing process variation. This research work has been adopted into Mentor Graphics products. \n \nProposed method achieves average error of 1.6% for drive current and 7.5% for leakage current. \n \nConducted verification experiments using Synopsys Sentaurus, a 3-D TCAD process and device simulator. DFM/LFD Research Intern Mentor Graphics July 2007  \u2013  September 2007  (3 months) Researched and developed a methodology for deriving equivalent CMOS transistor SPICE model parameters for irregular-shaped transistors due to manufacturing process variation. This research work has been adopted into Mentor Graphics products. \n \nProposed method achieves average error of 1.6% for drive current and 7.5% for leakage current. \n \nConducted verification experiments using Synopsys Sentaurus, a 3-D TCAD process and device simulator. Teaching Assistant University of California, Santa Barbara January 2007  \u2013  March 2007  (3 months) Course: Fundamentals of Logic Design \nInstructor: Prof. Malgorzata Marek-Sadowska Teaching Assistant University of California, Santa Barbara January 2007  \u2013  March 2007  (3 months) Course: Fundamentals of Logic Design \nInstructor: Prof. Malgorzata Marek-Sadowska Languages English Full professional proficiency Mandarin Native or bilingual proficiency English Full professional proficiency Mandarin Native or bilingual proficiency English Full professional proficiency Mandarin Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills VLSI Algorithms Electrical Engineering Optimization CAD Place & Route Simulations CMOS SPICE Skills  VLSI Algorithms Electrical Engineering Optimization CAD Place & Route Simulations CMOS SPICE VLSI Algorithms Electrical Engineering Optimization CAD Place & Route Simulations CMOS SPICE VLSI Algorithms Electrical Engineering Optimization CAD Place & Route Simulations CMOS SPICE Education University of California, Santa Barbara PhD,  Electrical and Computer Engineering 2005  \u2013 2011 Thesis title: Design Methodologies for Optical Lithography Induced Systematic Variations University of California, Santa Barbara Master of Science (M.S.),  Electrical and Computer Engineering 2005  \u2013 2011 National Taiwan University BS,  Electrical Engineering 1999  \u2013 2003 Activities and Societies:\u00a0 National Taiwan University Collegiate Team: Men's Fastpitch Softball University of California, Santa Barbara PhD,  Electrical and Computer Engineering 2005  \u2013 2011 Thesis title: Design Methodologies for Optical Lithography Induced Systematic Variations University of California, Santa Barbara PhD,  Electrical and Computer Engineering 2005  \u2013 2011 Thesis title: Design Methodologies for Optical Lithography Induced Systematic Variations University of California, Santa Barbara PhD,  Electrical and Computer Engineering 2005  \u2013 2011 Thesis title: Design Methodologies for Optical Lithography Induced Systematic Variations University of California, Santa Barbara Master of Science (M.S.),  Electrical and Computer Engineering 2005  \u2013 2011 University of California, Santa Barbara Master of Science (M.S.),  Electrical and Computer Engineering 2005  \u2013 2011 University of California, Santa Barbara Master of Science (M.S.),  Electrical and Computer Engineering 2005  \u2013 2011 National Taiwan University BS,  Electrical Engineering 1999  \u2013 2003 Activities and Societies:\u00a0 National Taiwan University Collegiate Team: Men's Fastpitch Softball National Taiwan University BS,  Electrical Engineering 1999  \u2013 2003 Activities and Societies:\u00a0 National Taiwan University Collegiate Team: Men's Fastpitch Softball National Taiwan University BS,  Electrical Engineering 1999  \u2013 2003 Activities and Societies:\u00a0 National Taiwan University Collegiate Team: Men's Fastpitch Softball Honors & Awards Additional Honors & Awards Semiconductor Research Corporation (SRC) Fellowship, 2006-2009. \nGraduate Student Researcher Fellowship, UCSB, 2005-2009. \nDesignCon Paper Award Finalist, January 2011.  \nEEWeb Coverage, January 2011. http://goo.gl/RXcr9 Additional Honors & Awards Semiconductor Research Corporation (SRC) Fellowship, 2006-2009. \nGraduate Student Researcher Fellowship, UCSB, 2005-2009. \nDesignCon Paper Award Finalist, January 2011.  \nEEWeb Coverage, January 2011. http://goo.gl/RXcr9 Additional Honors & Awards Semiconductor Research Corporation (SRC) Fellowship, 2006-2009. \nGraduate Student Researcher Fellowship, UCSB, 2005-2009. \nDesignCon Paper Award Finalist, January 2011.  \nEEWeb Coverage, January 2011. http://goo.gl/RXcr9 Additional Honors & Awards Semiconductor Research Corporation (SRC) Fellowship, 2006-2009. \nGraduate Student Researcher Fellowship, UCSB, 2005-2009. \nDesignCon Paper Award Finalist, January 2011.  \nEEWeb Coverage, January 2011. http://goo.gl/RXcr9 ", "Summary CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ Summary CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ CAD and Design Engineer with 18 years of experience in all phases of microprocessor physical design.  \n\u2022\tExpert in STA and circuit quality checks. \n\u2022\tDemonstrated leadership skills organizing and mentoring small groups. \n\u2022\tExperienced at designing, implementing, and improving tools and flows. \n\u2022\tExcellent verbal and written communication skills. \n\u2022\tAccomplished circuit designer, having taken RTL to quality design using full custom, structured datapath, and RTL synthesis techniques. \n\u2022\tExpert at perl and tcl, experienced at MySQL, know python, javascript, java, c++ Experience Staff CAD Engineer Intel Corporation 2012  \u2013 Present (3 years) Santa Clara, CA Leading effort with engineers on four sites to enable a unified spec timing methodology for all server processers. Prioritizing and assigning work to ensure features are available when they are needed. \n\u2022 ERC team lead. Working with area experts and tool owners from three projects to ensure rules are in place to meet project specifications. Collecting issues from users and regressions. Prioritizing problems and drove fixes that resulted in 50% reduction in runtime and significantly fewer false violations. \n\u2022 Conducted a detailed effort and functionality analysis of Electrical Rule Checker (ERC) tool leading to a change in direction for the project, allowing for significant reduction in effort at a small cost to run time of the tool. \n\u2022 Designed a set of perl utilities for the ERC tool allowing for faster, more flexible, and simpler access to the embedded MySQL database storing the data. \n\u2022 Created bug tracker like tool, in perl, to simplify the tracking of design problems. Implemented an API allowing the tool to be used for Full Chip timing, Full Chip repeater checks, block level timing, and Full Chip noise. The tool automatically assigns issues, tracks action items, maintains a history of each issue, and generated indicators. Sr CAD Engineer Intel Corporation April 2004  \u2013  April 2012  (8 years 1 month) Santa Clara, CA Conceived of, and help to write, a flow to automatically insert realistic timing into the Full Chip timing flow for incomplete features and paths that cannot meet requirements. This enabled early detection of problems, reduced the fluctuations in constraints passed to RTL synthesis flow, and allowed for easy what-if analysis. \nIn charge of analyzing and dispositioning of Full Chip timing issues on three projects. Worked with the section and block owners to identify fixes and tracked progress. \nDesigned a tool to analyze clock grids inside of design blocks. Worked with the clock teams on three projects and two sites to define the rules that needed to be checked. \nCreated a perl package to allow distribution of jobs across forked processes, NetBatch, and ssh keeping track of job dependencies and resource constraints. Used in several flows on two projects to help automate and speed up flows by allowing parallelization of work. \nDesigned both RTL synthesis and datapath blocks for three projects. Used experience to make improvements to the Full Chip timing flow. Brought in to help with several critical bug fixes, suggesting alternate RTL fixes, identifying less critical features to allow for reuse of logic reducing the number of masks changed. \nOwned netlist flow for two projects. Wrote tools to help with checking and tracking the quality. Worked with unit owners to make sure issues were fixed. \nIn charge of updating to new versions of Full Chip Timing tools, evaluating new features and syncing local changes. SR HARDWARE ENGINEER Intel Corporation February 2001  \u2013  April 2004  (3 years 3 months) Santa Clara, CA Led team of six engineers responsible for physical implementation of routing unit for Itanium processor. Maintained schedule and provided technical guidance to team. \nContributed to global methodologies related to floorplan, circuits, and timing methodology. \nOwned an RTL synthesis block creating a flow to pseudo-manually place critical logic and pre-routing critical wires. Circuit Designer Compaq June 1998  \u2013  November 2001  (3 years 6 months) Compaq Led team doing physical implementation of the Floating point unit for EV8. \nTechnical liaison between MA and CA sites. Trained engineers on tools and methodologies used by the Alpha team. \nWorked on global issues related to floorplan and timing. Circuit Design Engineer Digital Equipment Corp January 1996  \u2013  August 1998  (2 years 8 months) Hudson, MA Transistor-level implementation of RTL for EV6. \nOwned global tasks related to section and fullchip timing and integration. \nDeveloped tool for repeater sizing optimization. \nLed team that designed the shrink of the integer execution unit for EV68. Staff CAD Engineer Intel Corporation 2012  \u2013 Present (3 years) Santa Clara, CA Leading effort with engineers on four sites to enable a unified spec timing methodology for all server processers. Prioritizing and assigning work to ensure features are available when they are needed. \n\u2022 ERC team lead. Working with area experts and tool owners from three projects to ensure rules are in place to meet project specifications. Collecting issues from users and regressions. Prioritizing problems and drove fixes that resulted in 50% reduction in runtime and significantly fewer false violations. \n\u2022 Conducted a detailed effort and functionality analysis of Electrical Rule Checker (ERC) tool leading to a change in direction for the project, allowing for significant reduction in effort at a small cost to run time of the tool. \n\u2022 Designed a set of perl utilities for the ERC tool allowing for faster, more flexible, and simpler access to the embedded MySQL database storing the data. \n\u2022 Created bug tracker like tool, in perl, to simplify the tracking of design problems. Implemented an API allowing the tool to be used for Full Chip timing, Full Chip repeater checks, block level timing, and Full Chip noise. The tool automatically assigns issues, tracks action items, maintains a history of each issue, and generated indicators. Staff CAD Engineer Intel Corporation 2012  \u2013 Present (3 years) Santa Clara, CA Leading effort with engineers on four sites to enable a unified spec timing methodology for all server processers. Prioritizing and assigning work to ensure features are available when they are needed. \n\u2022 ERC team lead. Working with area experts and tool owners from three projects to ensure rules are in place to meet project specifications. Collecting issues from users and regressions. Prioritizing problems and drove fixes that resulted in 50% reduction in runtime and significantly fewer false violations. \n\u2022 Conducted a detailed effort and functionality analysis of Electrical Rule Checker (ERC) tool leading to a change in direction for the project, allowing for significant reduction in effort at a small cost to run time of the tool. \n\u2022 Designed a set of perl utilities for the ERC tool allowing for faster, more flexible, and simpler access to the embedded MySQL database storing the data. \n\u2022 Created bug tracker like tool, in perl, to simplify the tracking of design problems. Implemented an API allowing the tool to be used for Full Chip timing, Full Chip repeater checks, block level timing, and Full Chip noise. The tool automatically assigns issues, tracks action items, maintains a history of each issue, and generated indicators. Sr CAD Engineer Intel Corporation April 2004  \u2013  April 2012  (8 years 1 month) Santa Clara, CA Conceived of, and help to write, a flow to automatically insert realistic timing into the Full Chip timing flow for incomplete features and paths that cannot meet requirements. This enabled early detection of problems, reduced the fluctuations in constraints passed to RTL synthesis flow, and allowed for easy what-if analysis. \nIn charge of analyzing and dispositioning of Full Chip timing issues on three projects. Worked with the section and block owners to identify fixes and tracked progress. \nDesigned a tool to analyze clock grids inside of design blocks. Worked with the clock teams on three projects and two sites to define the rules that needed to be checked. \nCreated a perl package to allow distribution of jobs across forked processes, NetBatch, and ssh keeping track of job dependencies and resource constraints. Used in several flows on two projects to help automate and speed up flows by allowing parallelization of work. \nDesigned both RTL synthesis and datapath blocks for three projects. Used experience to make improvements to the Full Chip timing flow. Brought in to help with several critical bug fixes, suggesting alternate RTL fixes, identifying less critical features to allow for reuse of logic reducing the number of masks changed. \nOwned netlist flow for two projects. Wrote tools to help with checking and tracking the quality. Worked with unit owners to make sure issues were fixed. \nIn charge of updating to new versions of Full Chip Timing tools, evaluating new features and syncing local changes. Sr CAD Engineer Intel Corporation April 2004  \u2013  April 2012  (8 years 1 month) Santa Clara, CA Conceived of, and help to write, a flow to automatically insert realistic timing into the Full Chip timing flow for incomplete features and paths that cannot meet requirements. This enabled early detection of problems, reduced the fluctuations in constraints passed to RTL synthesis flow, and allowed for easy what-if analysis. \nIn charge of analyzing and dispositioning of Full Chip timing issues on three projects. Worked with the section and block owners to identify fixes and tracked progress. \nDesigned a tool to analyze clock grids inside of design blocks. Worked with the clock teams on three projects and two sites to define the rules that needed to be checked. \nCreated a perl package to allow distribution of jobs across forked processes, NetBatch, and ssh keeping track of job dependencies and resource constraints. Used in several flows on two projects to help automate and speed up flows by allowing parallelization of work. \nDesigned both RTL synthesis and datapath blocks for three projects. Used experience to make improvements to the Full Chip timing flow. Brought in to help with several critical bug fixes, suggesting alternate RTL fixes, identifying less critical features to allow for reuse of logic reducing the number of masks changed. \nOwned netlist flow for two projects. Wrote tools to help with checking and tracking the quality. Worked with unit owners to make sure issues were fixed. \nIn charge of updating to new versions of Full Chip Timing tools, evaluating new features and syncing local changes. SR HARDWARE ENGINEER Intel Corporation February 2001  \u2013  April 2004  (3 years 3 months) Santa Clara, CA Led team of six engineers responsible for physical implementation of routing unit for Itanium processor. Maintained schedule and provided technical guidance to team. \nContributed to global methodologies related to floorplan, circuits, and timing methodology. \nOwned an RTL synthesis block creating a flow to pseudo-manually place critical logic and pre-routing critical wires. SR HARDWARE ENGINEER Intel Corporation February 2001  \u2013  April 2004  (3 years 3 months) Santa Clara, CA Led team of six engineers responsible for physical implementation of routing unit for Itanium processor. Maintained schedule and provided technical guidance to team. \nContributed to global methodologies related to floorplan, circuits, and timing methodology. \nOwned an RTL synthesis block creating a flow to pseudo-manually place critical logic and pre-routing critical wires. Circuit Designer Compaq June 1998  \u2013  November 2001  (3 years 6 months) Compaq Led team doing physical implementation of the Floating point unit for EV8. \nTechnical liaison between MA and CA sites. Trained engineers on tools and methodologies used by the Alpha team. \nWorked on global issues related to floorplan and timing. Circuit Designer Compaq June 1998  \u2013  November 2001  (3 years 6 months) Compaq Led team doing physical implementation of the Floating point unit for EV8. \nTechnical liaison between MA and CA sites. Trained engineers on tools and methodologies used by the Alpha team. \nWorked on global issues related to floorplan and timing. Circuit Design Engineer Digital Equipment Corp January 1996  \u2013  August 1998  (2 years 8 months) Hudson, MA Transistor-level implementation of RTL for EV6. \nOwned global tasks related to section and fullchip timing and integration. \nDeveloped tool for repeater sizing optimization. \nLed team that designed the shrink of the integer execution unit for EV68. Circuit Design Engineer Digital Equipment Corp January 1996  \u2013  August 1998  (2 years 8 months) Hudson, MA Transistor-level implementation of RTL for EV6. \nOwned global tasks related to section and fullchip timing and integration. \nDeveloped tool for repeater sizing optimization. \nLed team that designed the shrink of the integer execution unit for EV68. Languages Swedish Swedish Swedish Skills Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Skills  Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Physical Design Perl Logic Synthesis Microprocessors Embedded Systems Circuit Design Integration Timing Process Improvement Analysis MySQL Hardware Automation CAD Leadership Access ASIC SoC Semiconductors Verilog EDA VLSI Debugging See 8+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1991  \u2013 1996 ", "Experience CAD Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Hillsboro, Oregon Working on developing and integrating APR flows to support Advanced Design in Intel's Portland Technology Development group (PTD). \nAreas of expertise include DC, ICC, Primetime and APR methodolgies ranging from floorplanning to min-fixing. \nProven skill-set to work on a wide-array of design types and sizes and solving technically complex problems through tool optimization as well as custom scripting. CAD Engineer Intel Corporation July 2010  \u2013  February 2014  (3 years 8 months) Solving challenges in distributed processing of CAD algorithms and optimizing CAD tool performance. Creating CAD tools to enhance compute and human efficiency. Teaching Assistant University of Wisconsin-Madison 2009  \u2013  2009  (less than a year) CAD Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Hillsboro, Oregon Working on developing and integrating APR flows to support Advanced Design in Intel's Portland Technology Development group (PTD). \nAreas of expertise include DC, ICC, Primetime and APR methodolgies ranging from floorplanning to min-fixing. \nProven skill-set to work on a wide-array of design types and sizes and solving technically complex problems through tool optimization as well as custom scripting. CAD Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Hillsboro, Oregon Working on developing and integrating APR flows to support Advanced Design in Intel's Portland Technology Development group (PTD). \nAreas of expertise include DC, ICC, Primetime and APR methodolgies ranging from floorplanning to min-fixing. \nProven skill-set to work on a wide-array of design types and sizes and solving technically complex problems through tool optimization as well as custom scripting. CAD Engineer Intel Corporation July 2010  \u2013  February 2014  (3 years 8 months) Solving challenges in distributed processing of CAD algorithms and optimizing CAD tool performance. Creating CAD tools to enhance compute and human efficiency. CAD Engineer Intel Corporation July 2010  \u2013  February 2014  (3 years 8 months) Solving challenges in distributed processing of CAD algorithms and optimizing CAD tool performance. Creating CAD tools to enhance compute and human efficiency. Teaching Assistant University of Wisconsin-Madison 2009  \u2013  2009  (less than a year) Teaching Assistant University of Wisconsin-Madison 2009  \u2013  2009  (less than a year) Languages English Native or bilingual proficiency Marathi Native or bilingual proficiency Hindi Native or bilingual proficiency English Native or bilingual proficiency Marathi Native or bilingual proficiency Hindi Native or bilingual proficiency English Native or bilingual proficiency Marathi Native or bilingual proficiency Hindi Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Synopsys tools Synopsys Primetime TCL Ruby Perl Linux Matlab Verilog C++ C DC ICC Microsoft Office Microsoft Excel PowerPoint Microsoft Word Computer Hardware VHDL Teamwork Bash Computer Architecture See 6+ \u00a0 \u00a0 See less Skills  Synopsys tools Synopsys Primetime TCL Ruby Perl Linux Matlab Verilog C++ C DC ICC Microsoft Office Microsoft Excel PowerPoint Microsoft Word Computer Hardware VHDL Teamwork Bash Computer Architecture See 6+ \u00a0 \u00a0 See less Synopsys tools Synopsys Primetime TCL Ruby Perl Linux Matlab Verilog C++ C DC ICC Microsoft Office Microsoft Excel PowerPoint Microsoft Word Computer Hardware VHDL Teamwork Bash Computer Architecture See 6+ \u00a0 \u00a0 See less Synopsys tools Synopsys Primetime TCL Ruby Perl Linux Matlab Verilog C++ C DC ICC Microsoft Office Microsoft Excel PowerPoint Microsoft Word Computer Hardware VHDL Teamwork Bash Computer Architecture See 6+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering , 3.9/4.0 2008  \u2013 2010 University of Mumbai Bachelor of Engineering (BE),  Electrical and Electronics Engineering , 3.9/4.0 2004  \u2013 2008 University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering , 3.9/4.0 2008  \u2013 2010 University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering , 3.9/4.0 2008  \u2013 2010 University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering , 3.9/4.0 2008  \u2013 2010 University of Mumbai Bachelor of Engineering (BE),  Electrical and Electronics Engineering , 3.9/4.0 2004  \u2013 2008 University of Mumbai Bachelor of Engineering (BE),  Electrical and Electronics Engineering , 3.9/4.0 2004  \u2013 2008 University of Mumbai Bachelor of Engineering (BE),  Electrical and Electronics Engineering , 3.9/4.0 2004  \u2013 2008 ", "Skills CMOS Skills  CMOS CMOS CMOS ", "Languages Hebrew Native or bilingual proficiency French Professional working proficiency English Full professional proficiency Hebrew Native or bilingual proficiency French Professional working proficiency English Full professional proficiency Hebrew Native or bilingual proficiency French Professional working proficiency English Full professional proficiency Native or bilingual proficiency Professional working proficiency Full professional proficiency Skills Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less Skills  Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less ", "Summary Sr. level Cad Engineer. Summary Sr. level Cad Engineer. Sr. level Cad Engineer. Sr. level Cad Engineer. Experience Sr. Cad Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Hillsboro, Oregon Responsible all cad engineering for high speed integrity group. This includes design of printed circuit boards, creation of library parts, and checking of layouts for DFM compliance. Owner Logic Art PC Design 1992  \u2013 Present (23 years) Portland, Oregon Area Sr. Cad Engineer Serveron February 2011  \u2013  December 2011  (11 months) Sr. Cad Engineer Intel Corporation June 2010  \u2013  February 2011  (9 months) Sr. Cad Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Hillsboro, Oregon Responsible all cad engineering for high speed integrity group. This includes design of printed circuit boards, creation of library parts, and checking of layouts for DFM compliance. Sr. Cad Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Hillsboro, Oregon Responsible all cad engineering for high speed integrity group. This includes design of printed circuit boards, creation of library parts, and checking of layouts for DFM compliance. Owner Logic Art PC Design 1992  \u2013 Present (23 years) Portland, Oregon Area Owner Logic Art PC Design 1992  \u2013 Present (23 years) Portland, Oregon Area Sr. Cad Engineer Serveron February 2011  \u2013  December 2011  (11 months) Sr. Cad Engineer Serveron February 2011  \u2013  December 2011  (11 months) Sr. Cad Engineer Intel Corporation June 2010  \u2013  February 2011  (9 months) Sr. Cad Engineer Intel Corporation June 2010  \u2013  February 2011  (9 months) Languages English English English Skills Engineering Product Development Analog Project Management Electronics PCB design Cadence Allegro Cadence Concept Mentor Graphics Cad... Cadence Skill Cadence Design for Manufacturing Allegro FPGA Electrical Engineering Hardware Architecture Engineering Management Embedded Systems Debugging CAD PCB Design Semiconductors Simulations See 8+ \u00a0 \u00a0 See less Skills  Engineering Product Development Analog Project Management Electronics PCB design Cadence Allegro Cadence Concept Mentor Graphics Cad... Cadence Skill Cadence Design for Manufacturing Allegro FPGA Electrical Engineering Hardware Architecture Engineering Management Embedded Systems Debugging CAD PCB Design Semiconductors Simulations See 8+ \u00a0 \u00a0 See less Engineering Product Development Analog Project Management Electronics PCB design Cadence Allegro Cadence Concept Mentor Graphics Cad... Cadence Skill Cadence Design for Manufacturing Allegro FPGA Electrical Engineering Hardware Architecture Engineering Management Embedded Systems Debugging CAD PCB Design Semiconductors Simulations See 8+ \u00a0 \u00a0 See less Engineering Product Development Analog Project Management Electronics PCB design Cadence Allegro Cadence Concept Mentor Graphics Cad... Cadence Skill Cadence Design for Manufacturing Allegro FPGA Electrical Engineering Hardware Architecture Engineering Management Embedded Systems Debugging CAD PCB Design Semiconductors Simulations See 8+ \u00a0 \u00a0 See less Education National Radio Institute Graduate,  Electronics National Radio Institute Electrical and Electronics Engineering National Radio Institute Graduate,  Electronics National Radio Institute Graduate,  Electronics National Radio Institute Graduate,  Electronics National Radio Institute Electrical and Electronics Engineering National Radio Institute Electrical and Electronics Engineering National Radio Institute Electrical and Electronics Engineering ", "Languages Spanish English Spanish English Spanish English Skills EDA Physical Design SystemVerilog Physical Verification Mixed Signal ASIC SoC IC VLSI TCL LVS Cadence Virtuoso DRC CMOS Static Timing Analysis Semiconductors Verilog Perl Ruby Data Management Circuit Simulators Continuous Integration SKILL (tm) See 8+ \u00a0 \u00a0 See less Skills  EDA Physical Design SystemVerilog Physical Verification Mixed Signal ASIC SoC IC VLSI TCL LVS Cadence Virtuoso DRC CMOS Static Timing Analysis Semiconductors Verilog Perl Ruby Data Management Circuit Simulators Continuous Integration SKILL (tm) See 8+ \u00a0 \u00a0 See less EDA Physical Design SystemVerilog Physical Verification Mixed Signal ASIC SoC IC VLSI TCL LVS Cadence Virtuoso DRC CMOS Static Timing Analysis Semiconductors Verilog Perl Ruby Data Management Circuit Simulators Continuous Integration SKILL (tm) See 8+ \u00a0 \u00a0 See less EDA Physical Design SystemVerilog Physical Verification Mixed Signal ASIC SoC IC VLSI TCL LVS Cadence Virtuoso DRC CMOS Static Timing Analysis Semiconductors Verilog Perl Ruby Data Management Circuit Simulators Continuous Integration SKILL (tm) See 8+ \u00a0 \u00a0 See less ", "Languages English, French, Romanian, Hebrew English, French, Romanian, Hebrew English, French, Romanian, Hebrew Skills EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less Skills  EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less ", "Summary Four years research experience in computer aided design of 3D integrated circuits.  \n \nWorked on power delivery network (PDN) analysis and design, and through-silicon via (TSV) induced substrate noise for 3D integrated circuits (ICs).  \n \nFive years software development experience. Developed and managed web-based application for virtual communities for learning and care.  \n \nLecturer for undergraduate-level courses in electrical engineering and computer science.  \n \nResearch Interests \nIntegrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. \n \nTECHNICAL SKILLS \nComputer Aided Design Tools \nMatlab, Pspice, Cadence Design Environment, Ansoft Q3D Extractor, Ansoft HFSS, HotSpot, Xilinx Integrated Simulation Environment (ISE), Verilog Hardware Description Language (HDL), circuit solver for electrical analysis of power delivery network for integrated circuits,. \n \nProgramming Languages \nJava, C++, Perl, SQL, JavaScript, Coldfusion Markup Language (CFML). \n \nO.S : Linux, Unix, Windows Specialties:Integrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. Summary Four years research experience in computer aided design of 3D integrated circuits.  \n \nWorked on power delivery network (PDN) analysis and design, and through-silicon via (TSV) induced substrate noise for 3D integrated circuits (ICs).  \n \nFive years software development experience. Developed and managed web-based application for virtual communities for learning and care.  \n \nLecturer for undergraduate-level courses in electrical engineering and computer science.  \n \nResearch Interests \nIntegrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. \n \nTECHNICAL SKILLS \nComputer Aided Design Tools \nMatlab, Pspice, Cadence Design Environment, Ansoft Q3D Extractor, Ansoft HFSS, HotSpot, Xilinx Integrated Simulation Environment (ISE), Verilog Hardware Description Language (HDL), circuit solver for electrical analysis of power delivery network for integrated circuits,. \n \nProgramming Languages \nJava, C++, Perl, SQL, JavaScript, Coldfusion Markup Language (CFML). \n \nO.S : Linux, Unix, Windows Specialties:Integrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. Four years research experience in computer aided design of 3D integrated circuits.  \n \nWorked on power delivery network (PDN) analysis and design, and through-silicon via (TSV) induced substrate noise for 3D integrated circuits (ICs).  \n \nFive years software development experience. Developed and managed web-based application for virtual communities for learning and care.  \n \nLecturer for undergraduate-level courses in electrical engineering and computer science.  \n \nResearch Interests \nIntegrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. \n \nTECHNICAL SKILLS \nComputer Aided Design Tools \nMatlab, Pspice, Cadence Design Environment, Ansoft Q3D Extractor, Ansoft HFSS, HotSpot, Xilinx Integrated Simulation Environment (ISE), Verilog Hardware Description Language (HDL), circuit solver for electrical analysis of power delivery network for integrated circuits,. \n \nProgramming Languages \nJava, C++, Perl, SQL, JavaScript, Coldfusion Markup Language (CFML). \n \nO.S : Linux, Unix, Windows Specialties:Integrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. Four years research experience in computer aided design of 3D integrated circuits.  \n \nWorked on power delivery network (PDN) analysis and design, and through-silicon via (TSV) induced substrate noise for 3D integrated circuits (ICs).  \n \nFive years software development experience. Developed and managed web-based application for virtual communities for learning and care.  \n \nLecturer for undergraduate-level courses in electrical engineering and computer science.  \n \nResearch Interests \nIntegrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. \n \nTECHNICAL SKILLS \nComputer Aided Design Tools \nMatlab, Pspice, Cadence Design Environment, Ansoft Q3D Extractor, Ansoft HFSS, HotSpot, Xilinx Integrated Simulation Environment (ISE), Verilog Hardware Description Language (HDL), circuit solver for electrical analysis of power delivery network for integrated circuits,. \n \nProgramming Languages \nJava, C++, Perl, SQL, JavaScript, Coldfusion Markup Language (CFML). \n \nO.S : Linux, Unix, Windows Specialties:Integrated Circuits (IC) Packaging, Electronic Design Automation (EDA), 3D IC Design, Power Delivery Network (PDN) Design for 2D and 3D ICs, Very Large Scale Integrated (VLSI) Systems. Experience CAD Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Portland, Oregon Area Teaching Assistant, Computer Science Department, Tufts University September 2006  \u2013  August 2011  (5 years) Research Assistant Tufts University September 2006  \u2013  July 2011  (4 years 11 months) Instructor Tufts University May 2010  \u2013  August 2010  (4 months) Research Assistant, DevTech Research Group Tufts University June 2007  \u2013  December 2009  (2 years 7 months) Lecturer University of Engineering & Technology, Lahore Pakistan January 2004  \u2013  August 2006  (2 years 8 months) Software Engineer Techlogix April 2002  \u2013  May 2003  (1 year 2 months) CAD Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Portland, Oregon Area CAD Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Portland, Oregon Area Teaching Assistant, Computer Science Department, Tufts University September 2006  \u2013  August 2011  (5 years) Teaching Assistant, Computer Science Department, Tufts University September 2006  \u2013  August 2011  (5 years) Research Assistant Tufts University September 2006  \u2013  July 2011  (4 years 11 months) Research Assistant Tufts University September 2006  \u2013  July 2011  (4 years 11 months) Instructor Tufts University May 2010  \u2013  August 2010  (4 months) Instructor Tufts University May 2010  \u2013  August 2010  (4 months) Research Assistant, DevTech Research Group Tufts University June 2007  \u2013  December 2009  (2 years 7 months) Research Assistant, DevTech Research Group Tufts University June 2007  \u2013  December 2009  (2 years 7 months) Lecturer University of Engineering & Technology, Lahore Pakistan January 2004  \u2013  August 2006  (2 years 8 months) Lecturer University of Engineering & Technology, Lahore Pakistan January 2004  \u2013  August 2006  (2 years 8 months) Software Engineer Techlogix April 2002  \u2013  May 2003  (1 year 2 months) Software Engineer Techlogix April 2002  \u2013  May 2003  (1 year 2 months) Languages English Full professional proficiency Urdu Native or bilingual proficiency Punjabi Native or bilingual proficiency Saraiki Native or bilingual proficiency English Full professional proficiency Urdu Native or bilingual proficiency Punjabi Native or bilingual proficiency Saraiki Native or bilingual proficiency English Full professional proficiency Urdu Native or bilingual proficiency Punjabi Native or bilingual proficiency Saraiki Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills C++ EDA Java Perl Web Development Pspice Verilog Ansoft Designer ColdFusion JavaScript Matlab SPICE 3-D IC Design Simulations Integrated Circuit... IC See 1+ \u00a0 \u00a0 See less Skills  C++ EDA Java Perl Web Development Pspice Verilog Ansoft Designer ColdFusion JavaScript Matlab SPICE 3-D IC Design Simulations Integrated Circuit... IC See 1+ \u00a0 \u00a0 See less C++ EDA Java Perl Web Development Pspice Verilog Ansoft Designer ColdFusion JavaScript Matlab SPICE 3-D IC Design Simulations Integrated Circuit... IC See 1+ \u00a0 \u00a0 See less C++ EDA Java Perl Web Development Pspice Verilog Ansoft Designer ColdFusion JavaScript Matlab SPICE 3-D IC Design Simulations Integrated Circuit... IC See 1+ \u00a0 \u00a0 See less Education Tufts University Ph.D. 2006  \u2013 2010 University of Engineering and Technology, Lahore M.Sc. 2004  \u2013 2006 University of Engineering and Technology, Lahore B. Sc. 1998  \u2013 2002 Govt. College Multan Tufts University Ph.D. 2006  \u2013 2010 Tufts University Ph.D. 2006  \u2013 2010 Tufts University Ph.D. 2006  \u2013 2010 University of Engineering and Technology, Lahore M.Sc. 2004  \u2013 2006 University of Engineering and Technology, Lahore M.Sc. 2004  \u2013 2006 University of Engineering and Technology, Lahore M.Sc. 2004  \u2013 2006 University of Engineering and Technology, Lahore B. Sc. 1998  \u2013 2002 University of Engineering and Technology, Lahore B. Sc. 1998  \u2013 2002 University of Engineering and Technology, Lahore B. Sc. 1998  \u2013 2002 Govt. College Multan Govt. College Multan Govt. College Multan ", "Languages Perl Perl Perl Skills Mixed Signal C++ EDA VLSI SystemVerilog RTL design SoC Functional Verification Physical Design Analog Verilog IC ICC IC Validator StarRC DC Tech-file modeling Floorplanning Place & Route ASIC See 5+ \u00a0 \u00a0 See less Skills  Mixed Signal C++ EDA VLSI SystemVerilog RTL design SoC Functional Verification Physical Design Analog Verilog IC ICC IC Validator StarRC DC Tech-file modeling Floorplanning Place & Route ASIC See 5+ \u00a0 \u00a0 See less Mixed Signal C++ EDA VLSI SystemVerilog RTL design SoC Functional Verification Physical Design Analog Verilog IC ICC IC Validator StarRC DC Tech-file modeling Floorplanning Place & Route ASIC See 5+ \u00a0 \u00a0 See less Mixed Signal C++ EDA VLSI SystemVerilog RTL design SoC Functional Verification Physical Design Analog Verilog IC ICC IC Validator StarRC DC Tech-file modeling Floorplanning Place & Route ASIC See 5+ \u00a0 \u00a0 See less ", "Skills VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL Skills  VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL VLSI ASIC EDA Physical Design SoC Verilog Semiconductors IC Processors Analog Debugging TCL ", "Summary I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. Summary I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. Experience Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less Skills  EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less Education University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 ", "Summary Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Summary Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Over 16 years of experience in technical and managerial leadership in semiconductor industry. Adept at building diverse teams and driving industry leading state-of-art solutions for complex technical problems. Extensive hands-on technical experience and proven skills in cross-organization collaboration, project planning and managing teams in highly competitive environment. Experience Engineering Manager Intel Corporation March 2008  \u2013 Present (7 years 6 months) Santa Clara Responsible for leading a team of senior engineers on path-finding and development of new methods for design-for-test (DFT), automatic test generation (ATPG), product development engineering, test reuse, and silicon debug and characterization. The industry leading technology and solutions serve Intel wide CPU and SoC design teams, product development engineering, silicon fabs and debug labs, and product performance validation teams. Senior Staff CAD Engineer Intel Corporation 2007  \u2013  2008  (1 year) Santa Clara Senior technical lead and first-line manager responsible for driving development and path-finding activities to enable scan based testing and automatic test pattern generation for Intel\u2019s complex CPU designs. Staff CAD Engineer Intel Corporation 2004  \u2013  2006  (2 years) Santa Clara As a senior technical lead, responsible for architecture and development of next generation solutions for DFT and scan test content generation for Intel\u2019s microprocessors. Primarily drove the technical development with a small focused team while nurturing new team. Senior CAD Engineer Intel Corporation 2000  \u2013  2003  (3 years) Santa Clara Responsible for pioneering new functional fault grade methods within Intel. These methods have been standard within Intel for more than a decade now. Member of Technical Staff Duet Technologies 1998  \u2013  1999  (1 year) Responsible for development of wide array of EDA tools, including a comprehensive delay calculation system based on IEEE1481.1 standard, API layer for STIL (standard test interface language), IEEE1450.1 standard for standard tester interface, etc... Design Engineer STMicroelectronics 1996  \u2013  1997  (1 year) Responsible for path-finding activities for new FPGA architecture and associated EDA tooling. Engineering Manager Intel Corporation March 2008  \u2013 Present (7 years 6 months) Santa Clara Responsible for leading a team of senior engineers on path-finding and development of new methods for design-for-test (DFT), automatic test generation (ATPG), product development engineering, test reuse, and silicon debug and characterization. The industry leading technology and solutions serve Intel wide CPU and SoC design teams, product development engineering, silicon fabs and debug labs, and product performance validation teams. Engineering Manager Intel Corporation March 2008  \u2013 Present (7 years 6 months) Santa Clara Responsible for leading a team of senior engineers on path-finding and development of new methods for design-for-test (DFT), automatic test generation (ATPG), product development engineering, test reuse, and silicon debug and characterization. The industry leading technology and solutions serve Intel wide CPU and SoC design teams, product development engineering, silicon fabs and debug labs, and product performance validation teams. Senior Staff CAD Engineer Intel Corporation 2007  \u2013  2008  (1 year) Santa Clara Senior technical lead and first-line manager responsible for driving development and path-finding activities to enable scan based testing and automatic test pattern generation for Intel\u2019s complex CPU designs. Senior Staff CAD Engineer Intel Corporation 2007  \u2013  2008  (1 year) Santa Clara Senior technical lead and first-line manager responsible for driving development and path-finding activities to enable scan based testing and automatic test pattern generation for Intel\u2019s complex CPU designs. Staff CAD Engineer Intel Corporation 2004  \u2013  2006  (2 years) Santa Clara As a senior technical lead, responsible for architecture and development of next generation solutions for DFT and scan test content generation for Intel\u2019s microprocessors. Primarily drove the technical development with a small focused team while nurturing new team. Staff CAD Engineer Intel Corporation 2004  \u2013  2006  (2 years) Santa Clara As a senior technical lead, responsible for architecture and development of next generation solutions for DFT and scan test content generation for Intel\u2019s microprocessors. Primarily drove the technical development with a small focused team while nurturing new team. Senior CAD Engineer Intel Corporation 2000  \u2013  2003  (3 years) Santa Clara Responsible for pioneering new functional fault grade methods within Intel. These methods have been standard within Intel for more than a decade now. Senior CAD Engineer Intel Corporation 2000  \u2013  2003  (3 years) Santa Clara Responsible for pioneering new functional fault grade methods within Intel. These methods have been standard within Intel for more than a decade now. Member of Technical Staff Duet Technologies 1998  \u2013  1999  (1 year) Responsible for development of wide array of EDA tools, including a comprehensive delay calculation system based on IEEE1481.1 standard, API layer for STIL (standard test interface language), IEEE1450.1 standard for standard tester interface, etc... Member of Technical Staff Duet Technologies 1998  \u2013  1999  (1 year) Responsible for development of wide array of EDA tools, including a comprehensive delay calculation system based on IEEE1481.1 standard, API layer for STIL (standard test interface language), IEEE1450.1 standard for standard tester interface, etc... Design Engineer STMicroelectronics 1996  \u2013  1997  (1 year) Responsible for path-finding activities for new FPGA architecture and associated EDA tooling. Design Engineer STMicroelectronics 1996  \u2013  1997  (1 year) Responsible for path-finding activities for new FPGA architecture and associated EDA tooling. Skills Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Skills  Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Verilog VLSI ASIC TCL DFT SoC Semiconductors EDA Static Timing Analysis Computer Architecture Debugging Perl C++ Algorithms Project Management Agile Methodologies ATPG Scan Software Design Computer Hardware See 5+ \u00a0 \u00a0 See less Education Santa Clara University, California Master of Science,  VLSI Design National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications Santa Clara University, California Master of Science,  VLSI Design Santa Clara University, California Master of Science,  VLSI Design Santa Clara University, California Master of Science,  VLSI Design National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications National Institute of Technology, Hamirpur Bachelor of Science,  Electronics and Communications Honors & Awards Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Discoverers Award at Intel, Year 2000 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 National scholarship from government of India for excellence in academics from elementary schooling to college studies. Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded gold medal for bachelors degree, first in class at National Institute of Technology (NITH) Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Awarded distinguished masters degree for highest overall GPA in class at Santa Clara university Discoverers Award at Intel, Year 2000 Discoverers Award at Intel, Year 2000 Discoverers Award at Intel, Year 2000 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 Design and Test awards at Intel, years 2003, 2005, 2006,2009, 2011 National scholarship from government of India for excellence in academics from elementary schooling to college studies. National scholarship from government of India for excellence in academics from elementary schooling to college studies. National scholarship from government of India for excellence in academics from elementary schooling to college studies. ", "Summary Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Summary Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Experience Founder LIGHT MONEY SOFTWARE SERVICES 2015 September 2014  \u2013 Present (1 year) Senior CAD Engineer Intel Corporation March 2007  \u2013  August 2014  (7 years 6 months) Adjunct teacher - VLSI lab Technion - Israel Institute of Technology July 1999  \u2013  August 2014  (15 years 2 months) Haifa, Israel CAD Engineer Intel Corporation December 1996  \u2013  March 2007  (10 years 4 months) Israel Computer Operator IBM March 1992  \u2013  July 1993  (1 year 5 months) Founder LIGHT MONEY SOFTWARE SERVICES 2015 September 2014  \u2013 Present (1 year) Founder LIGHT MONEY SOFTWARE SERVICES 2015 September 2014  \u2013 Present (1 year) Senior CAD Engineer Intel Corporation March 2007  \u2013  August 2014  (7 years 6 months) Senior CAD Engineer Intel Corporation March 2007  \u2013  August 2014  (7 years 6 months) Adjunct teacher - VLSI lab Technion - Israel Institute of Technology July 1999  \u2013  August 2014  (15 years 2 months) Haifa, Israel Adjunct teacher - VLSI lab Technion - Israel Institute of Technology July 1999  \u2013  August 2014  (15 years 2 months) Haifa, Israel CAD Engineer Intel Corporation December 1996  \u2013  March 2007  (10 years 4 months) Israel CAD Engineer Intel Corporation December 1996  \u2013  March 2007  (10 years 4 months) Israel Computer Operator IBM March 1992  \u2013  July 1993  (1 year 5 months) Computer Operator IBM March 1992  \u2013  July 1993  (1 year 5 months) Languages English Native or bilingual proficiency Romanian Limited working proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Romanian Limited working proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Romanian Limited working proficiency Hebrew Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Native or bilingual proficiency Skills Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Skills  Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Education Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Bosmat Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Bosmat Bosmat Bosmat ", "Skills EDA Verilog ASIC Project Management SoC Perl SystemVerilog Functional Verification Static Timing Analysis VLSI Physical Design TCL RTL design Skills  EDA Verilog ASIC Project Management SoC Perl SystemVerilog Functional Verification Static Timing Analysis VLSI Physical Design TCL RTL design EDA Verilog ASIC Project Management SoC Perl SystemVerilog Functional Verification Static Timing Analysis VLSI Physical Design TCL RTL design EDA Verilog ASIC Project Management SoC Perl SystemVerilog Functional Verification Static Timing Analysis VLSI Physical Design TCL RTL design ", "Experience CAD Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Manager and Group Leader for a team of Physical Design and CAD Engineers who work on physical design automation of etest structures for industry-leading semiconductor logic process. CAD Engineer Intel Corporation 2003  \u2013  2012  (9 years) Hillsboro, Oregon Developed and maintained a VLSI physical design automation CAD tool which has been used for the development of etest structures for several generations of semiconductor processes starting with the 45nm process. This CAD system is described in US Patent Application # US20090241075 A1. \n \nResponsible for: 1) Full-chip floor-planning 2) Full-chip integration planning, execution and verification 3) specification, development and maintenance of full-custom CAD design and verification flows based on Cadence SKILL, Synopsys Hercules/ICV, Mentor CalibreDRV Racket/Scheme tools. \n \nIn addition, was also responsible for maintaining the department's Linux design environment. Specific responsibilities included: handling user escalation, interaction with IT engineers and management, monitoring environment performance, annual compute capacity planning/forecasting and managing purchases orders. Software Engineer Intel Corporation September 1999  \u2013  2003  (4 years) Hillsboro, Oregon Developed and maintained a corporate-wide IP Reuse system based on the Synchronicity IPGear platform. \n \nDesigned and developed (SQL Server) database and security middleware (Java) for enterprise-wide defect tracking database. Designed and developed a batch interface (Java) to the aforementioned system to enable access to the system from various OS/platforms. This system was used to record and track issues, bugs and change requests in various CPU/Chipset projects. System Engineer Intel Corporation August 1997  \u2013  September 1999  (2 years 2 months) Hillsboro, Oregon NT server administration and maintenance: responsible for maintaining (30-35) Windows NT servers. This work involved file server management, user account management and troubleshooting network problems, and OS problems.  \n \nVirus Scanning: Implemented a virus scanning solution for files in home/project directories in AFS file servers.  \n \nWeb content publishing system: Designed and implemented a content publishing system to publish \nnew content to production web-servers without manual intervention. I.T. Engineer Cisco August 1996  \u2013  July 1997  (1 year) San Jose, California Developed and implemented a web based system for submitting personnel requisition forms via the \nintranet. Interacted with HR customers to gather and documented the requirements; coordinated design of the web front-end with end users and graphic artists. Selected appropriate middleware and used that to implement the solution. Also leveraged Perl, Oracle, and Netscape Commerce Server for the solution. The solution reduced the time (from 21 to 5 days) it took for a requisition to be approved and posted on the web and eliminated the high cost associated with paper forms. \n \nWeb Training Registration System: Designed and implemented a class registration system on the \nintranet for employees to register for company sponsored training. CAD Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Manager and Group Leader for a team of Physical Design and CAD Engineers who work on physical design automation of etest structures for industry-leading semiconductor logic process. CAD Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Manager and Group Leader for a team of Physical Design and CAD Engineers who work on physical design automation of etest structures for industry-leading semiconductor logic process. CAD Engineer Intel Corporation 2003  \u2013  2012  (9 years) Hillsboro, Oregon Developed and maintained a VLSI physical design automation CAD tool which has been used for the development of etest structures for several generations of semiconductor processes starting with the 45nm process. This CAD system is described in US Patent Application # US20090241075 A1. \n \nResponsible for: 1) Full-chip floor-planning 2) Full-chip integration planning, execution and verification 3) specification, development and maintenance of full-custom CAD design and verification flows based on Cadence SKILL, Synopsys Hercules/ICV, Mentor CalibreDRV Racket/Scheme tools. \n \nIn addition, was also responsible for maintaining the department's Linux design environment. Specific responsibilities included: handling user escalation, interaction with IT engineers and management, monitoring environment performance, annual compute capacity planning/forecasting and managing purchases orders. CAD Engineer Intel Corporation 2003  \u2013  2012  (9 years) Hillsboro, Oregon Developed and maintained a VLSI physical design automation CAD tool which has been used for the development of etest structures for several generations of semiconductor processes starting with the 45nm process. This CAD system is described in US Patent Application # US20090241075 A1. \n \nResponsible for: 1) Full-chip floor-planning 2) Full-chip integration planning, execution and verification 3) specification, development and maintenance of full-custom CAD design and verification flows based on Cadence SKILL, Synopsys Hercules/ICV, Mentor CalibreDRV Racket/Scheme tools. \n \nIn addition, was also responsible for maintaining the department's Linux design environment. Specific responsibilities included: handling user escalation, interaction with IT engineers and management, monitoring environment performance, annual compute capacity planning/forecasting and managing purchases orders. Software Engineer Intel Corporation September 1999  \u2013  2003  (4 years) Hillsboro, Oregon Developed and maintained a corporate-wide IP Reuse system based on the Synchronicity IPGear platform. \n \nDesigned and developed (SQL Server) database and security middleware (Java) for enterprise-wide defect tracking database. Designed and developed a batch interface (Java) to the aforementioned system to enable access to the system from various OS/platforms. This system was used to record and track issues, bugs and change requests in various CPU/Chipset projects. Software Engineer Intel Corporation September 1999  \u2013  2003  (4 years) Hillsboro, Oregon Developed and maintained a corporate-wide IP Reuse system based on the Synchronicity IPGear platform. \n \nDesigned and developed (SQL Server) database and security middleware (Java) for enterprise-wide defect tracking database. Designed and developed a batch interface (Java) to the aforementioned system to enable access to the system from various OS/platforms. This system was used to record and track issues, bugs and change requests in various CPU/Chipset projects. System Engineer Intel Corporation August 1997  \u2013  September 1999  (2 years 2 months) Hillsboro, Oregon NT server administration and maintenance: responsible for maintaining (30-35) Windows NT servers. This work involved file server management, user account management and troubleshooting network problems, and OS problems.  \n \nVirus Scanning: Implemented a virus scanning solution for files in home/project directories in AFS file servers.  \n \nWeb content publishing system: Designed and implemented a content publishing system to publish \nnew content to production web-servers without manual intervention. System Engineer Intel Corporation August 1997  \u2013  September 1999  (2 years 2 months) Hillsboro, Oregon NT server administration and maintenance: responsible for maintaining (30-35) Windows NT servers. This work involved file server management, user account management and troubleshooting network problems, and OS problems.  \n \nVirus Scanning: Implemented a virus scanning solution for files in home/project directories in AFS file servers.  \n \nWeb content publishing system: Designed and implemented a content publishing system to publish \nnew content to production web-servers without manual intervention. I.T. Engineer Cisco August 1996  \u2013  July 1997  (1 year) San Jose, California Developed and implemented a web based system for submitting personnel requisition forms via the \nintranet. Interacted with HR customers to gather and documented the requirements; coordinated design of the web front-end with end users and graphic artists. Selected appropriate middleware and used that to implement the solution. Also leveraged Perl, Oracle, and Netscape Commerce Server for the solution. The solution reduced the time (from 21 to 5 days) it took for a requisition to be approved and posted on the web and eliminated the high cost associated with paper forms. \n \nWeb Training Registration System: Designed and implemented a class registration system on the \nintranet for employees to register for company sponsored training. I.T. Engineer Cisco August 1996  \u2013  July 1997  (1 year) San Jose, California Developed and implemented a web based system for submitting personnel requisition forms via the \nintranet. Interacted with HR customers to gather and documented the requirements; coordinated design of the web front-end with end users and graphic artists. Selected appropriate middleware and used that to implement the solution. Also leveraged Perl, Oracle, and Netscape Commerce Server for the solution. The solution reduced the time (from 21 to 5 days) it took for a requisition to be approved and posted on the web and eliminated the high cost associated with paper forms. \n \nWeb Training Registration System: Designed and implemented a class registration system on the \nintranet for employees to register for company sponsored training. Skills People Management Software Project... Cadence SKILL Racket DesignSync Cadence Virtuoso Layout... Shell Scripting Java Skills  People Management Software Project... Cadence SKILL Racket DesignSync Cadence Virtuoso Layout... Shell Scripting Java People Management Software Project... Cadence SKILL Racket DesignSync Cadence Virtuoso Layout... Shell Scripting Java People Management Software Project... Cadence SKILL Racket DesignSync Cadence Virtuoso Layout... Shell Scripting Java Education Oregon Health and Science University MS,  Computer Science 2006  \u2013 2008 Arizona State University MS,  Electrical Engineering 1994  \u2013 1996 Oregon Health and Science University MS,  Computer Science 2006  \u2013 2008 Oregon Health and Science University MS,  Computer Science 2006  \u2013 2008 Oregon Health and Science University MS,  Computer Science 2006  \u2013 2008 Arizona State University MS,  Electrical Engineering 1994  \u2013 1996 Arizona State University MS,  Electrical Engineering 1994  \u2013 1996 Arizona State University MS,  Electrical Engineering 1994  \u2013 1996 ", "Skills Intel CAD Verilog VLSI SoC ASIC EDA IC Computer Architecture RTL design Debugging Static Timing Analysis Semiconductors Perl FPGA Analog Circuit Design See 1+ \u00a0 \u00a0 See less Skills  Intel CAD Verilog VLSI SoC ASIC EDA IC Computer Architecture RTL design Debugging Static Timing Analysis Semiconductors Perl FPGA Analog Circuit Design See 1+ \u00a0 \u00a0 See less Intel CAD Verilog VLSI SoC ASIC EDA IC Computer Architecture RTL design Debugging Static Timing Analysis Semiconductors Perl FPGA Analog Circuit Design See 1+ \u00a0 \u00a0 See less Intel CAD Verilog VLSI SoC ASIC EDA IC Computer Architecture RTL design Debugging Static Timing Analysis Semiconductors Perl FPGA Analog Circuit Design See 1+ \u00a0 \u00a0 See less "]}