;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6.12.2018. 16:12:10
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x137D0000  	4989
0x0008	0x13610000  	4961
0x000C	0x13610000  	4961
0x0010	0x13610000  	4961
0x0014	0x13610000  	4961
0x0018	0x13610000  	4961
0x001C	0x13610000  	4961
0x0020	0x13610000  	4961
0x0024	0x13610000  	4961
0x0028	0x13610000  	4961
0x002C	0x13610000  	4961
0x0030	0x13610000  	4961
0x0034	0x13610000  	4961
0x0038	0x13610000  	4961
0x003C	0x13610000  	4961
0x0040	0x13610000  	4961
0x0044	0x13610000  	4961
0x0048	0x13610000  	4961
0x004C	0x13610000  	4961
0x0050	0x13610000  	4961
0x0054	0x13610000  	4961
0x0058	0x13610000  	4961
0x005C	0x13610000  	4961
0x0060	0x13610000  	4961
0x0064	0x13610000  	4961
0x0068	0x13610000  	4961
0x006C	0x13610000  	4961
0x0070	0x13610000  	4961
0x0074	0x13610000  	4961
0x0078	0x13610000  	4961
0x007C	0x13610000  	4961
0x0080	0x13610000  	4961
0x0084	0x13610000  	4961
0x0088	0x13610000  	4961
0x008C	0x13610000  	4961
0x0090	0x13610000  	4961
0x0094	0x13610000  	4961
0x0098	0x13610000  	4961
0x009C	0x13610000  	4961
0x00A0	0x13610000  	4961
0x00A4	0x13610000  	4961
0x00A8	0x13610000  	4961
0x00AC	0x13610000  	4961
0x00B0	0x13610000  	4961
0x00B4	0x13610000  	4961
0x00B8	0x13610000  	4961
0x00BC	0x13610000  	4961
0x00C0	0x13610000  	4961
0x00C4	0x13610000  	4961
0x00C8	0x13610000  	4961
0x00CC	0x13610000  	4961
0x00D0	0x13610000  	4961
0x00D4	0x13610000  	4961
0x00D8	0x13610000  	4961
0x00DC	0x13610000  	4961
0x00E0	0x13610000  	4961
0x00E4	0x13610000  	4961
0x00E8	0x13610000  	4961
0x00EC	0x13610000  	4961
0x00F0	0x13610000  	4961
0x00F4	0x13610000  	4961
0x00F8	0x13610000  	4961
0x00FC	0x13610000  	4961
0x0100	0x13610000  	4961
0x0104	0x13610000  	4961
0x0108	0x13610000  	4961
0x010C	0x13610000  	4961
0x0110	0x13610000  	4961
0x0114	0x13610000  	4961
0x0118	0x13610000  	4961
0x011C	0x13610000  	4961
0x0120	0x13610000  	4961
0x0124	0x13610000  	4961
0x0128	0x13610000  	4961
0x012C	0x13610000  	4961
0x0130	0x13610000  	4961
0x0134	0x13610000  	4961
0x0138	0x13610000  	4961
0x013C	0x13610000  	4961
0x0140	0x13610000  	4961
0x0144	0x13610000  	4961
0x0148	0x13610000  	4961
0x014C	0x13610000  	4961
; end of ____SysVT
_main:
;Click_AnalogKey_STM.c, 77 :: 		void main()
0x137C	0xF000F80E  BL	5020
0x1380	0xF000F9EA  BL	5976
0x1384	0xF7FFFFF0  BL	4968
0x1388	0xF000F9A6  BL	5848
;Click_AnalogKey_STM.c, 79 :: 		systemInit();
0x138C	0xF7FFFFAC  BL	_systemInit+0
;Click_AnalogKey_STM.c, 80 :: 		applicationInit();
0x1390	0xF7FFFF14  BL	_applicationInit+0
;Click_AnalogKey_STM.c, 82 :: 		while (1)
L_main6:
;Click_AnalogKey_STM.c, 84 :: 		applicationTask();
0x1394	0xF7FFFF64  BL	_applicationTask+0
;Click_AnalogKey_STM.c, 85 :: 		}
0x1398	0xE7FC    B	L_main6
;Click_AnalogKey_STM.c, 86 :: 		}
L_end_main:
L__main_end_loop:
0x139A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x134C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x134E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x1352	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x1356	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x135A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x135C	0xB001    ADD	SP, SP, #4
0x135E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x1310	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x1312	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x1316	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x131A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x131E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x1320	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x1324	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x1326	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x1328	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x132A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x132E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x1332	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x1334	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x1338	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x133A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x133C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x1340	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x1344	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x1346	0xB001    ADD	SP, SP, #4
0x1348	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_AnalogKey_STM.c, 31 :: 		void systemInit()
0x12E8	0xB081    SUB	SP, SP, #4
0x12EA	0xF8CDE000  STR	LR, [SP, #0]
;Click_AnalogKey_STM.c, 33 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x12EE	0xF2425180  MOVW	R1, #9600
0x12F2	0x2020    MOVS	R0, #32
0x12F4	0xF7FFFF06  BL	_mikrobus_logInit+0
;Click_AnalogKey_STM.c, 34 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x12F8	0x4804    LDR	R0, [PC, #16]
0x12FA	0x2102    MOVS	R1, #2
0x12FC	0xF7FFFF26  BL	_mikrobus_logWrite+0
;Click_AnalogKey_STM.c, 35 :: 		Delay_100ms();
0x1300	0xF7FFFEDE  BL	_Delay_100ms+0
;Click_AnalogKey_STM.c, 36 :: 		}
L_end_systemInit:
0x1304	0xF8DDE000  LDR	LR, [SP, #0]
0x1308	0xB001    ADD	SP, SP, #4
0x130A	0x4770    BX	LR
0x130C	0x00142000  	?lstr1_Click_AnalogKey_STM+0
; end of _systemInit
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1104	0xB081    SUB	SP, SP, #4
0x1106	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x110A	0xE011    B	L_mikrobus_logInit83
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit85:
0x110C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x110E	0xF7FFFD49  BL	easymx_v7_STM32F107VC__log_init1+0
0x1112	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit86:
; baud start address is: 4 (R1)
0x1114	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1116	0xF7FFFE99  BL	easymx_v7_STM32F107VC__log_init2+0
0x111A	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit87:
; baud start address is: 4 (R1)
0x111C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x111E	0xF7FFFE35  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x1122	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
0x1124	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1126	0xF7FFFE4D  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x112A	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit89:
0x112C	0x2001    MOVS	R0, #1
0x112E	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit83:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1130	0x2800    CMP	R0, #0
0x1132	0xD0EB    BEQ	L_mikrobus_logInit85
0x1134	0x2801    CMP	R0, #1
0x1136	0xD0ED    BEQ	L_mikrobus_logInit86
0x1138	0x2820    CMP	R0, #32
0x113A	0xD0EF    BEQ	L_mikrobus_logInit87
0x113C	0x2830    CMP	R0, #48
0x113E	0xD0F1    BEQ	L_mikrobus_logInit88
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1140	0xE7F4    B	L_mikrobus_logInit89
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x1142	0xF8DDE000  LDR	LR, [SP, #0]
0x1146	0xB001    ADD	SP, SP, #4
0x1148	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x0BA4	0xB081    SUB	SP, SP, #4
0x0BA6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x0BAA	0x4909    LDR	R1, [PC, #36]
0x0BAC	0xB402    PUSH	(R1)
0x0BAE	0xF2400300  MOVW	R3, #0
0x0BB2	0xF2400200  MOVW	R2, #0
0x0BB6	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0BBA	0xF7FFFFDF  BL	_UART3_Init_Advanced+0
0x0BBE	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x0BC0	0x4A04    LDR	R2, [PC, #16]
0x0BC2	0x4905    LDR	R1, [PC, #20]
0x0BC4	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x0BC6	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x0BC8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BCC	0xB001    ADD	SP, SP, #4
0x0BCE	0x4770    BX	LR
0x0BD0	0x154C0000  	__GPIO_MODULE_USART3_PD89+0
0x0BD4	0x09450000  	_UART3_Write+0
0x0BD8	0x00442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0B7C	0xB081    SUB	SP, SP, #4
0x0B7E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0B82	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x0B84	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0B86	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0B88	0xB408    PUSH	(R3)
0x0B8A	0xB293    UXTH	R3, R2
0x0B8C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0B8E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B90	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B92	0xF7FFFDB5  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0B96	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x0B98	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9C	0xB001    ADD	SP, SP, #4
0x0B9E	0x4770    BX	LR
0x0BA0	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0700	0xB089    SUB	SP, SP, #36
0x0702	0xF8CDE000  STR	LR, [SP, #0]
0x0706	0x4683    MOV	R11, R0
0x0708	0xB298    UXTH	R0, R3
0x070A	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x070C	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0710	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0712	0xAC04    ADD	R4, SP, #16
0x0714	0xF8AD1004  STRH	R1, [SP, #4]
0x0718	0xF8AD0008  STRH	R0, [SP, #8]
0x071C	0x4620    MOV	R0, R4
0x071E	0xF7FFFEA9  BL	_RCC_GetClocksFrequency+0
0x0722	0xF8BD0008  LDRH	R0, [SP, #8]
0x0726	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x072A	0x4C64    LDR	R4, [PC, #400]
0x072C	0x45A3    CMP	R11, R4
0x072E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0730	0x2501    MOVS	R5, #1
0x0732	0xB26D    SXTB	R5, R5
0x0734	0x4C62    LDR	R4, [PC, #392]
0x0736	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0738	0x4D62    LDR	R5, [PC, #392]
0x073A	0x4C63    LDR	R4, [PC, #396]
0x073C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x073E	0x4D63    LDR	R5, [PC, #396]
0x0740	0x4C63    LDR	R4, [PC, #396]
0x0742	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0744	0x4D63    LDR	R5, [PC, #396]
0x0746	0x4C64    LDR	R4, [PC, #400]
0x0748	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x074A	0x4D64    LDR	R5, [PC, #400]
0x074C	0x4C64    LDR	R4, [PC, #400]
0x074E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0750	0x9C07    LDR	R4, [SP, #28]
0x0752	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0754	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0756	0x4C63    LDR	R4, [PC, #396]
0x0758	0x45A3    CMP	R11, R4
0x075A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x075C	0x2501    MOVS	R5, #1
0x075E	0xB26D    SXTB	R5, R5
0x0760	0x4C61    LDR	R4, [PC, #388]
0x0762	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0764	0x4D61    LDR	R5, [PC, #388]
0x0766	0x4C58    LDR	R4, [PC, #352]
0x0768	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x076A	0x4D61    LDR	R5, [PC, #388]
0x076C	0x4C58    LDR	R4, [PC, #352]
0x076E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0770	0x4D60    LDR	R5, [PC, #384]
0x0772	0x4C59    LDR	R4, [PC, #356]
0x0774	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0776	0x4D60    LDR	R5, [PC, #384]
0x0778	0x4C59    LDR	R4, [PC, #356]
0x077A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x077C	0x9C06    LDR	R4, [SP, #24]
0x077E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0780	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0782	0x4C5E    LDR	R4, [PC, #376]
0x0784	0x45A3    CMP	R11, R4
0x0786	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0788	0x2501    MOVS	R5, #1
0x078A	0xB26D    SXTB	R5, R5
0x078C	0x4C5C    LDR	R4, [PC, #368]
0x078E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0790	0x4D5C    LDR	R5, [PC, #368]
0x0792	0x4C4D    LDR	R4, [PC, #308]
0x0794	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0796	0x4D5C    LDR	R5, [PC, #368]
0x0798	0x4C4D    LDR	R4, [PC, #308]
0x079A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x079C	0x4D5B    LDR	R5, [PC, #364]
0x079E	0x4C4E    LDR	R4, [PC, #312]
0x07A0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x07A2	0x4D5B    LDR	R5, [PC, #364]
0x07A4	0x4C4E    LDR	R4, [PC, #312]
0x07A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x07A8	0x9C06    LDR	R4, [SP, #24]
0x07AA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x07AC	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x07AE	0x4C59    LDR	R4, [PC, #356]
0x07B0	0x45A3    CMP	R11, R4
0x07B2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x07B4	0x2501    MOVS	R5, #1
0x07B6	0xB26D    SXTB	R5, R5
0x07B8	0x4C57    LDR	R4, [PC, #348]
0x07BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x07BC	0x4D57    LDR	R5, [PC, #348]
0x07BE	0x4C42    LDR	R4, [PC, #264]
0x07C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x07C2	0x4D57    LDR	R5, [PC, #348]
0x07C4	0x4C42    LDR	R4, [PC, #264]
0x07C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x07C8	0x4D56    LDR	R5, [PC, #344]
0x07CA	0x4C43    LDR	R4, [PC, #268]
0x07CC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x07CE	0x4D56    LDR	R5, [PC, #344]
0x07D0	0x4C43    LDR	R4, [PC, #268]
0x07D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x07D4	0x9C06    LDR	R4, [SP, #24]
0x07D6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x07D8	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x07DA	0x4C54    LDR	R4, [PC, #336]
0x07DC	0x45A3    CMP	R11, R4
0x07DE	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x07E0	0x2501    MOVS	R5, #1
0x07E2	0xB26D    SXTB	R5, R5
0x07E4	0x4C52    LDR	R4, [PC, #328]
0x07E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x07E8	0x4D52    LDR	R5, [PC, #328]
0x07EA	0x4C37    LDR	R4, [PC, #220]
0x07EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x07EE	0x4D52    LDR	R5, [PC, #328]
0x07F0	0x4C37    LDR	R4, [PC, #220]
0x07F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x07F4	0x4D51    LDR	R5, [PC, #324]
0x07F6	0x4C38    LDR	R4, [PC, #224]
0x07F8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x07FA	0x4D51    LDR	R5, [PC, #324]
0x07FC	0x4C38    LDR	R4, [PC, #224]
0x07FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0800	0x9C06    LDR	R4, [SP, #24]
0x0802	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0804	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0808	0xF8AD0008  STRH	R0, [SP, #8]
0x080C	0x4630    MOV	R0, R6
0x080E	0xF7FFFE85  BL	_GPIO_Alternate_Function_Enable+0
0x0812	0xF8BD0008  LDRH	R0, [SP, #8]
0x0816	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x081A	0xF10B0510  ADD	R5, R11, #16
0x081E	0x2400    MOVS	R4, #0
0x0820	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0822	0xF10B0510  ADD	R5, R11, #16
0x0826	0x682C    LDR	R4, [R5, #0]
0x0828	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x082A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x082C	0xF10B050C  ADD	R5, R11, #12
0x0830	0x2400    MOVS	R4, #0
0x0832	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0834	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0836	0xF4406080  ORR	R0, R0, #1024
0x083A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x083C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x083E	0xF10B050C  ADD	R5, R11, #12
0x0842	0x682C    LDR	R4, [R5, #0]
0x0844	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0846	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0848	0xF10B060C  ADD	R6, R11, #12
0x084C	0x2501    MOVS	R5, #1
0x084E	0x6834    LDR	R4, [R6, #0]
0x0850	0xF365344D  BFI	R4, R5, #13, #1
0x0854	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0856	0xF10B060C  ADD	R6, R11, #12
0x085A	0x2501    MOVS	R5, #1
0x085C	0x6834    LDR	R4, [R6, #0]
0x085E	0xF36504C3  BFI	R4, R5, #3, #1
0x0862	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0864	0xF10B060C  ADD	R6, R11, #12
0x0868	0x2501    MOVS	R5, #1
0x086A	0x6834    LDR	R4, [R6, #0]
0x086C	0xF3650482  BFI	R4, R5, #2, #1
0x0870	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0872	0xF10B0514  ADD	R5, R11, #20
0x0876	0x2400    MOVS	R4, #0
0x0878	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x087A	0x9D03    LDR	R5, [SP, #12]
0x087C	0x2419    MOVS	R4, #25
0x087E	0x4365    MULS	R5, R4, R5
0x0880	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0884	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0888	0x2464    MOVS	R4, #100
0x088A	0xFBB7F4F4  UDIV	R4, R7, R4
0x088E	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0890	0x0935    LSRS	R5, R6, #4
0x0892	0x2464    MOVS	R4, #100
0x0894	0x436C    MULS	R4, R5, R4
0x0896	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0898	0x0124    LSLS	R4, R4, #4
0x089A	0xF2040532  ADDW	R5, R4, #50
0x089E	0x2464    MOVS	R4, #100
0x08A0	0xFBB5F4F4  UDIV	R4, R5, R4
0x08A4	0xF004040F  AND	R4, R4, #15
0x08A8	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x08AC	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x08B0	0xB2A4    UXTH	R4, R4
0x08B2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x08B4	0xF8DDE000  LDR	LR, [SP, #0]
0x08B8	0xB009    ADD	SP, SP, #36
0x08BA	0x4770    BX	LR
0x08BC	0x38004001  	USART1_SR+0
0x08C0	0x03384242  	RCC_APB2ENR+0
0x08C4	0x09610000  	_UART1_Write+0
0x08C8	0x00502000  	_UART_Wr_Ptr+0
0x08CC	0xFFFFFFFF  	_UART1_Read+0
0x08D0	0x00542000  	_UART_Rd_Ptr+0
0x08D4	0xFFFFFFFF  	_UART1_Data_Ready+0
0x08D8	0x00582000  	_UART_Rdy_Ptr+0
0x08DC	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x08E0	0x005C2000  	_UART_Tx_Idle_Ptr+0
0x08E4	0x44004000  	USART2_SR+0
0x08E8	0x03C44242  	RCC_APB1ENR+0
0x08EC	0x097D0000  	_UART2_Write+0
0x08F0	0xFFFFFFFF  	_UART2_Read+0
0x08F4	0xFFFFFFFF  	_UART2_Data_Ready+0
0x08F8	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x08FC	0x48004000  	USART3_SR+0
0x0900	0x03C84242  	RCC_APB1ENR+0
0x0904	0x09450000  	_UART3_Write+0
0x0908	0xFFFFFFFF  	_UART3_Read+0
0x090C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0910	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0914	0x4C004000  	UART4_SR+0
0x0918	0x03CC4242  	RCC_APB1ENR+0
0x091C	0x09B50000  	_UART4_Write+0
0x0920	0xFFFFFFFF  	_UART4_Read+0
0x0924	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0928	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x092C	0x50004000  	UART5_SR+0
0x0930	0x03D04242  	RCC_APB1ENR+0
0x0934	0x09990000  	_UART5_Write+0
0x0938	0xFFFFFFFF  	_UART5_Read+0
0x093C	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0940	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0474	0xB082    SUB	SP, SP, #8
0x0476	0xF8CDE000  STR	LR, [SP, #0]
0x047A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x047C	0x4619    MOV	R1, R3
0x047E	0x9101    STR	R1, [SP, #4]
0x0480	0xF7FFFFA6  BL	_Get_Fosc_kHz+0
0x0484	0xF24031E8  MOVW	R1, #1000
0x0488	0xFB00F201  MUL	R2, R0, R1
0x048C	0x9901    LDR	R1, [SP, #4]
0x048E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0490	0x491F    LDR	R1, [PC, #124]
0x0492	0x7809    LDRB	R1, [R1, #0]
0x0494	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0498	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x049A	0x491E    LDR	R1, [PC, #120]
0x049C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x049E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04A0	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x04A2	0x1D1A    ADDS	R2, R3, #4
0x04A4	0x6819    LDR	R1, [R3, #0]
0x04A6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04A8	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x04AA	0x4919    LDR	R1, [PC, #100]
0x04AC	0x8809    LDRH	R1, [R1, #0]
0x04AE	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x04B2	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x04B4	0x4917    LDR	R1, [PC, #92]
0x04B6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04B8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04BA	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x04BC	0xF2030208  ADDW	R2, R3, #8
0x04C0	0x1D19    ADDS	R1, R3, #4
0x04C2	0x6809    LDR	R1, [R1, #0]
0x04C4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04C6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x04C8	0x4911    LDR	R1, [PC, #68]
0x04CA	0x8809    LDRH	R1, [R1, #0]
0x04CC	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x04D0	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x04D2	0x4910    LDR	R1, [PC, #64]
0x04D4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04D6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04D8	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x04DA	0xF203020C  ADDW	R2, R3, #12
0x04DE	0x1D19    ADDS	R1, R3, #4
0x04E0	0x6809    LDR	R1, [R1, #0]
0x04E2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04E4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x04E6	0x490A    LDR	R1, [PC, #40]
0x04E8	0x8809    LDRH	R1, [R1, #0]
0x04EA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x04EE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x04F0	0x4909    LDR	R1, [PC, #36]
0x04F2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04F4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x04F6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x04F8	0xF2030210  ADDW	R2, R3, #16
0x04FC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0500	0x6809    LDR	R1, [R1, #0]
0x0502	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0506	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0508	0xF8DDE000  LDR	LR, [SP, #0]
0x050C	0xB002    ADD	SP, SP, #8
0x050E	0x4770    BX	LR
0x0510	0x10044002  	RCC_CFGRbits+0
0x0514	0x16C50000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0518	0x062C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x03D0	0x4801    LDR	R0, [PC, #4]
0x03D2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x03D4	0x4770    BX	LR
0x03D6	0xBF00    NOP
0x03D8	0x004C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x051C	0xB081    SUB	SP, SP, #4
0x051E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0522	0x2201    MOVS	R2, #1
0x0524	0xB252    SXTB	R2, R2
0x0526	0x493E    LDR	R1, [PC, #248]
0x0528	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x052A	0xF2000168  ADDW	R1, R0, #104
0x052E	0x680B    LDR	R3, [R1, #0]
0x0530	0xF06F6100  MVN	R1, #134217728
0x0534	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0538	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x053A	0xF0036100  AND	R1, R3, #134217728
0x053E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0540	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0542	0xF0024100  AND	R1, R2, #-2147483648
0x0546	0xF1B14F00  CMP	R1, #-2147483648
0x054A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x054C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x054E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0550	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0552	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0554	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0556	0xF4042170  AND	R1, R4, #983040
0x055A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x055C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x055E	0xF64F71FF  MOVW	R1, #65535
0x0562	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0566	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0568	0xF4041140  AND	R1, R4, #3145728
0x056C	0xF5B11F40  CMP	R1, #3145728
0x0570	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0572	0xF06F6170  MVN	R1, #251658240
0x0576	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x057A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x057C	0x492A    LDR	R1, [PC, #168]
0x057E	0x680A    LDR	R2, [R1, #0]
0x0580	0xF06F6170  MVN	R1, #251658240
0x0584	0x400A    ANDS	R2, R1
0x0586	0x4928    LDR	R1, [PC, #160]
0x0588	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x058A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x058C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x058E	0xF4041180  AND	R1, R4, #1048576
0x0592	0xF5B11F80  CMP	R1, #1048576
0x0596	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0598	0xF04F0103  MOV	R1, #3
0x059C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x059E	0x43C9    MVN	R1, R1
0x05A0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x05A4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x05A8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x05AA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x05AC	0x0D61    LSRS	R1, R4, #21
0x05AE	0x0109    LSLS	R1, R1, #4
0x05B0	0xFA05F101  LSL	R1, R5, R1
0x05B4	0x43C9    MVN	R1, R1
0x05B6	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x05B8	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x05BC	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x05BE	0x0D61    LSRS	R1, R4, #21
0x05C0	0x0109    LSLS	R1, R1, #4
0x05C2	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x05C6	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x05C8	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x05CA	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x05CE	0xF1B14F00  CMP	R1, #-2147483648
0x05D2	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x05D4	0x4913    LDR	R1, [PC, #76]
0x05D6	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x05D8	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x05DA	0x4913    LDR	R1, [PC, #76]
0x05DC	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x05DE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x05E2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x05E4	0xEA4F018A  LSL	R1, R10, #2
0x05E8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x05EC	0x6809    LDR	R1, [R1, #0]
0x05EE	0xF1B13FFF  CMP	R1, #-1
0x05F2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x05F4	0xF1090134  ADD	R1, R9, #52
0x05F8	0xEA4F038A  LSL	R3, R10, #2
0x05FC	0x18C9    ADDS	R1, R1, R3
0x05FE	0x6809    LDR	R1, [R1, #0]
0x0600	0x460A    MOV	R2, R1
0x0602	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0606	0x6809    LDR	R1, [R1, #0]
0x0608	0x4608    MOV	R0, R1
0x060A	0x4611    MOV	R1, R2
0x060C	0xF7FFFEE6  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0610	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0614	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0616	0xF8DDE000  LDR	LR, [SP, #0]
0x061A	0xB001    ADD	SP, SP, #4
0x061C	0x4770    BX	LR
0x061E	0xBF00    NOP
0x0620	0x03004242  	RCC_APB2ENRbits+0
0x0624	0x001C4001  	AFIO_MAPR2+0
0x0628	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03DC	0xB083    SUB	SP, SP, #12
0x03DE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03E2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03E6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03E8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03EA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03EE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03F0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03F2	0x4A19    LDR	R2, [PC, #100]
0x03F4	0x9202    STR	R2, [SP, #8]
0x03F6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03F8	0x4A18    LDR	R2, [PC, #96]
0x03FA	0x9202    STR	R2, [SP, #8]
0x03FC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03FE	0x4A18    LDR	R2, [PC, #96]
0x0400	0x9202    STR	R2, [SP, #8]
0x0402	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0404	0x4A17    LDR	R2, [PC, #92]
0x0406	0x9202    STR	R2, [SP, #8]
0x0408	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x040A	0x4A17    LDR	R2, [PC, #92]
0x040C	0x9202    STR	R2, [SP, #8]
0x040E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0410	0x4A16    LDR	R2, [PC, #88]
0x0412	0x9202    STR	R2, [SP, #8]
0x0414	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0416	0x4A16    LDR	R2, [PC, #88]
0x0418	0x9202    STR	R2, [SP, #8]
0x041A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x041C	0x2800    CMP	R0, #0
0x041E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0420	0x2801    CMP	R0, #1
0x0422	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0424	0x2802    CMP	R0, #2
0x0426	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0428	0x2803    CMP	R0, #3
0x042A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x042C	0x2804    CMP	R0, #4
0x042E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0430	0x2805    CMP	R0, #5
0x0432	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0434	0x2806    CMP	R0, #6
0x0436	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0438	0x2201    MOVS	R2, #1
0x043A	0xB212    SXTH	R2, R2
0x043C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x043E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0442	0x9802    LDR	R0, [SP, #8]
0x0444	0x460A    MOV	R2, R1
0x0446	0xF8BD1004  LDRH	R1, [SP, #4]
0x044A	0xF7FFFEC7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x044E	0xF8DDE000  LDR	LR, [SP, #0]
0x0452	0xB003    ADD	SP, SP, #12
0x0454	0x4770    BX	LR
0x0456	0xBF00    NOP
0x0458	0x08004001  	#1073809408
0x045C	0x0C004001  	#1073810432
0x0460	0x10004001  	#1073811456
0x0464	0x14004001  	#1073812480
0x0468	0x18004001  	#1073813504
0x046C	0x1C004001  	#1073814528
0x0470	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x0E4C	0xB081    SUB	SP, SP, #4
0x0E4E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x0E52	0x4909    LDR	R1, [PC, #36]
0x0E54	0xB402    PUSH	(R1)
0x0E56	0xF2400300  MOVW	R3, #0
0x0E5A	0xF2400200  MOVW	R2, #0
0x0E5E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0E62	0xF7FFFE77  BL	_UART2_Init_Advanced+0
0x0E66	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x0E68	0x4A04    LDR	R2, [PC, #16]
0x0E6A	0x4905    LDR	R1, [PC, #20]
0x0E6C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x0E6E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x0E70	0xF8DDE000  LDR	LR, [SP, #0]
0x0E74	0xB001    ADD	SP, SP, #4
0x0E76	0x4770    BX	LR
0x0E78	0x14E00000  	__GPIO_MODULE_USART2_PD56+0
0x0E7C	0x097D0000  	_UART2_Write+0
0x0E80	0x00442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0B54	0xB081    SUB	SP, SP, #4
0x0B56	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0B5A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x0B5C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0B5E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0B60	0xB408    PUSH	(R3)
0x0B62	0xB293    UXTH	R3, R2
0x0B64	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0B66	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B68	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B6A	0xF7FFFDC9  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0B6E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x0B70	0xF8DDE000  LDR	LR, [SP, #0]
0x0B74	0xB001    ADD	SP, SP, #4
0x0B76	0x4770    BX	LR
0x0B78	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x0D8C	0xB081    SUB	SP, SP, #4
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x0D92	0x4909    LDR	R1, [PC, #36]
0x0D94	0xB402    PUSH	(R1)
0x0D96	0xF2400300  MOVW	R3, #0
0x0D9A	0xF2400200  MOVW	R2, #0
0x0D9E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0DA2	0xF7FFFEC3  BL	_UART1_Init_Advanced+0
0x0DA6	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x0DA8	0x4A04    LDR	R2, [PC, #16]
0x0DAA	0x4905    LDR	R1, [PC, #20]
0x0DAC	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x0DAE	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x0DB0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DB4	0xB001    ADD	SP, SP, #4
0x0DB6	0x4770    BX	LR
0x0DB8	0x15B80000  	__GPIO_MODULE_USART1_PA9_10+0
0x0DBC	0x09610000  	_UART1_Write+0
0x0DC0	0x00442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0B2C	0xB081    SUB	SP, SP, #4
0x0B2E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0B32	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0B34	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0B36	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0B38	0xB408    PUSH	(R3)
0x0B3A	0xB293    UXTH	R3, R2
0x0B3C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0B3E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B40	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B42	0xF7FFFDDD  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0B46	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0B48	0xF8DDE000  LDR	LR, [SP, #0]
0x0B4C	0xB001    ADD	SP, SP, #4
0x0B4E	0x4770    BX	LR
0x0B50	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x0DC4	0xB081    SUB	SP, SP, #4
0x0DC6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x0DCA	0x4909    LDR	R1, [PC, #36]
0x0DCC	0xB402    PUSH	(R1)
0x0DCE	0xF2400300  MOVW	R3, #0
0x0DD2	0xF2400200  MOVW	R2, #0
0x0DD6	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x0DDA	0xF7FFFEBB  BL	_UART2_Init_Advanced+0
0x0DDE	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x0DE0	0x4A04    LDR	R2, [PC, #16]
0x0DE2	0x4905    LDR	R1, [PC, #20]
0x0DE4	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x0DE6	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x0DE8	0xF8DDE000  LDR	LR, [SP, #0]
0x0DEC	0xB001    ADD	SP, SP, #4
0x0DEE	0x4770    BX	LR
0x0DF0	0x14E00000  	__GPIO_MODULE_USART2_PD56+0
0x0DF4	0x097D0000  	_UART2_Write+0
0x0DF8	0x00442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x114C	0xB083    SUB	SP, SP, #12
0x114E	0xF8CDE000  STR	LR, [SP, #0]
0x1152	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1154	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x1156	0x220D    MOVS	R2, #13
0x1158	0xF88D2008  STRB	R2, [SP, #8]
0x115C	0x220A    MOVS	R2, #10
0x115E	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x1162	0xE01F    B	L_mikrobus_logWrite90
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite92:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1164	0xF7FFFE02  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x1168	0xE023    B	L_mikrobus_logWrite91
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite93:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite94:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x116A	0x7802    LDRB	R2, [R0, #0]
0x116C	0xB12A    CBZ	R2, L_mikrobus_logWrite95
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x116E	0x9001    STR	R0, [SP, #4]
0x1170	0xF7FFFDFC  BL	easymx_v7_STM32F107VC__log_write+0
0x1174	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x1176	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x1178	0xE7F7    B	L_mikrobus_logWrite94
L_mikrobus_logWrite95:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x117A	0xE01A    B	L_mikrobus_logWrite91
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite97:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x117C	0x7802    LDRB	R2, [R0, #0]
0x117E	0xB12A    CBZ	R2, L_mikrobus_logWrite98
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x1180	0x9001    STR	R0, [SP, #4]
0x1182	0xF7FFFDF3  BL	easymx_v7_STM32F107VC__log_write+0
0x1186	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x1188	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x118A	0xE7F7    B	L_mikrobus_logWrite97
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x118C	0xAA02    ADD	R2, SP, #8
0x118E	0x4610    MOV	R0, R2
0x1190	0xF7FFFDEC  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x1194	0xF10D0209  ADD	R2, SP, #9
0x1198	0x4610    MOV	R0, R2
0x119A	0xF7FFFDE7  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x119E	0xE008    B	L_mikrobus_logWrite91
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite99:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x11A0	0x2006    MOVS	R0, #6
0x11A2	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite90:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x11A4	0x2900    CMP	R1, #0
0x11A6	0xD0DD    BEQ	L_mikrobus_logWrite92
0x11A8	0x2901    CMP	R1, #1
0x11AA	0xD0DE    BEQ	L_mikrobus_logWrite93
0x11AC	0x2902    CMP	R1, #2
0x11AE	0xD0E5    BEQ	L_mikrobus_logWrite96
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x11B0	0xE7F6    B	L_mikrobus_logWrite99
L_mikrobus_logWrite91:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x11B2	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x11B4	0xF8DDE000  LDR	LR, [SP, #0]
0x11B8	0xB003    ADD	SP, SP, #12
0x11BA	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x0D6C	0xB081    SUB	SP, SP, #4
0x0D6E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x0D72	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x0D74	0xB2CC    UXTB	R4, R1
0x0D76	0xB2A0    UXTH	R0, R4
0x0D78	0x4C03    LDR	R4, [PC, #12]
0x0D7A	0x6824    LDR	R4, [R4, #0]
0x0D7C	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x0D7E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x0D80	0xF8DDE000  LDR	LR, [SP, #0]
0x0D84	0xB001    ADD	SP, SP, #4
0x0D86	0x4770    BX	LR
0x0D88	0x00442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0960	0xB081    SUB	SP, SP, #4
0x0962	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0966	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0968	0x4803    LDR	R0, [PC, #12]
0x096A	0xF7FFFE6D  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x096E	0xF8DDE000  LDR	LR, [SP, #0]
0x0972	0xB001    ADD	SP, SP, #4
0x0974	0x4770    BX	LR
0x0976	0xBF00    NOP
0x0978	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0648	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x064A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x064E	0x4601    MOV	R1, R0
0x0650	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0654	0x680B    LDR	R3, [R1, #0]
0x0656	0xF3C312C0  UBFX	R2, R3, #7, #1
0x065A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x065C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x065E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0660	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0662	0xB001    ADD	SP, SP, #4
0x0664	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x097C	0xB081    SUB	SP, SP, #4
0x097E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x0982	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0984	0x4803    LDR	R0, [PC, #12]
0x0986	0xF7FFFE5F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x098A	0xF8DDE000  LDR	LR, [SP, #0]
0x098E	0xB001    ADD	SP, SP, #4
0x0990	0x4770    BX	LR
0x0992	0xBF00    NOP
0x0994	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x0944	0xB081    SUB	SP, SP, #4
0x0946	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x094A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x094C	0x4803    LDR	R0, [PC, #12]
0x094E	0xF7FFFE7B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x0952	0xF8DDE000  LDR	LR, [SP, #0]
0x0956	0xB001    ADD	SP, SP, #4
0x0958	0x4770    BX	LR
0x095A	0xBF00    NOP
0x095C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x09B4	0xB081    SUB	SP, SP, #4
0x09B6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x09BA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x09BC	0x4803    LDR	R0, [PC, #12]
0x09BE	0xF7FFFE43  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x09C2	0xF8DDE000  LDR	LR, [SP, #0]
0x09C6	0xB001    ADD	SP, SP, #4
0x09C8	0x4770    BX	LR
0x09CA	0xBF00    NOP
0x09CC	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x0998	0xB081    SUB	SP, SP, #4
0x099A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x099E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x09A0	0x4803    LDR	R0, [PC, #12]
0x09A2	0xF7FFFE51  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x09A6	0xF8DDE000  LDR	LR, [SP, #0]
0x09AA	0xB001    ADD	SP, SP, #4
0x09AC	0x4770    BX	LR
0x09AE	0xBF00    NOP
0x09B0	0x50004000  	UART5_SR+0
; end of _UART5_Write
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x10C0	0xF644777F  MOVW	R7, #20351
0x10C4	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x10C8	0x1E7F    SUBS	R7, R7, #1
0x10CA	0xD1FD    BNE	L_Delay_100ms20
0x10CC	0xBF00    NOP
0x10CE	0xBF00    NOP
0x10D0	0xBF00    NOP
0x10D2	0xBF00    NOP
0x10D4	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x10D6	0x4770    BX	LR
; end of _Delay_100ms
_applicationInit:
;Click_AnalogKey_STM.c, 38 :: 		void applicationInit()
0x11BC	0xB081    SUB	SP, SP, #4
0x11BE	0xF8CDE000  STR	LR, [SP, #0]
;Click_AnalogKey_STM.c, 41 :: 		analogkey_gpioDriverInit( (T_ANALOGKEY_P)&_MIKROBUS1_GPIO );
0x11C2	0x480A    LDR	R0, [PC, #40]
0x11C4	0xF7FFFF88  BL	_analogkey_gpioDriverInit+0
;Click_AnalogKey_STM.c, 42 :: 		analogkey_setResolution(_ANALOGKEY_ADC_RESOLUTION_12bit);
0x11C8	0x2002    MOVS	R0, __ANALOGKEY_ADC_RESOLUTION_12bit
0x11CA	0xF7FFFF61  BL	_analogkey_setResolution+0
;Click_AnalogKey_STM.c, 44 :: 		analogkey_adcSetInputChannel();
0x11CE	0xF7FFFF8D  BL	_analogkey_adcSetInputChannel+0
;Click_AnalogKey_STM.c, 45 :: 		analogkey_adcInit();
0x11D2	0xF7FFFF53  BL	_analogkey_adcInit+0
;Click_AnalogKey_STM.c, 46 :: 		Delay_100ms();
0x11D6	0xF7FFFF73  BL	_Delay_100ms+0
;Click_AnalogKey_STM.c, 48 :: 		mikrobus_logWrite("Press the button :D", _LOG_LINE);
0x11DA	0x4805    LDR	R0, [PC, #20]
0x11DC	0x2102    MOVS	R1, #2
0x11DE	0xF7FFFFB5  BL	_mikrobus_logWrite+0
;Click_AnalogKey_STM.c, 49 :: 		}
L_end_applicationInit:
0x11E2	0xF8DDE000  LDR	LR, [SP, #0]
0x11E6	0xB001    ADD	SP, SP, #4
0x11E8	0x4770    BX	LR
0x11EA	0xBF00    NOP
0x11EC	0x16240000  	__MIKROBUS1_GPIO+0
0x11F0	0x00002000  	?lstr2_Click_AnalogKey_STM+0
; end of _applicationInit
_analogkey_gpioDriverInit:
;__analogkey_driver.c, 78 :: 		void analogkey_gpioDriverInit(T_ANALOGKEY_P gpioObj)
; gpioObj start address is: 0 (R0)
0x10D8	0xB081    SUB	SP, SP, #4
0x10DA	0xF8CDE000  STR	LR, [SP, #0]
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__analogkey_driver.c, 80 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x10DE	0xF7FFFE43  BL	__analogkey_driver_hal_gpioMap+0
;__analogkey_driver.c, 81 :: 		}
L_end_analogkey_gpioDriverInit:
0x10E2	0xF8DDE000  LDR	LR, [SP, #0]
0x10E6	0xB001    ADD	SP, SP, #4
0x10E8	0x4770    BX	LR
; end of _analogkey_gpioDriverInit
__analogkey_driver_hal_gpioMap:
;__analogkey_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__analogkey_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x0D68	0x4770    BX	LR
; end of __analogkey_driver_hal_gpioMap
_analogkey_setResolution:
;__analogkey_driver.c, 114 :: 		void analogkey_setResolution(uint8_t resolution)
; resolution start address is: 0 (R0)
; resolution end address is: 0 (R0)
; resolution start address is: 0 (R0)
;__analogkey_driver.c, 116 :: 		if(resolution == _ANALOGKEY_ADC_RESOLUTION_10bit)
0x1090	0x2801    CMP	R0, #1
0x1092	0xD107    BNE	L_analogkey_setResolution23
; resolution end address is: 0 (R0)
;__analogkey_driver.c, 118 :: 		_maxADC = 1023;
0x1094	0xF24032FF  MOVW	R2, #1023
0x1098	0x4906    LDR	R1, [PC, #24]
0x109A	0x800A    STRH	R2, [R1, #0]
;__analogkey_driver.c, 119 :: 		_prec = 51;
0x109C	0x2233    MOVS	R2, #51
0x109E	0x4906    LDR	R1, [PC, #24]
0x10A0	0x700A    STRB	R2, [R1, #0]
;__analogkey_driver.c, 120 :: 		}
0x10A2	0xE006    B	L_analogkey_setResolution24
L_analogkey_setResolution23:
;__analogkey_driver.c, 123 :: 		_maxADC = 4095;
0x10A4	0xF64072FF  MOVW	R2, #4095
0x10A8	0x4902    LDR	R1, [PC, #8]
0x10AA	0x800A    STRH	R2, [R1, #0]
;__analogkey_driver.c, 124 :: 		_prec = 205;
0x10AC	0x22CD    MOVS	R2, #205
0x10AE	0x4902    LDR	R1, [PC, #8]
0x10B0	0x700A    STRB	R2, [R1, #0]
;__analogkey_driver.c, 125 :: 		}
L_analogkey_setResolution24:
;__analogkey_driver.c, 126 :: 		}
L_end_analogkey_setResolution:
0x10B2	0x4770    BX	LR
0x10B4	0x003E2000  	__analogkey_driver__maxADC+0
0x10B8	0x00402000  	__analogkey_driver__prec+0
; end of _analogkey_setResolution
_analogkey_adcSetInputChannel:
;click_analogkey_adc.h, 9 :: 		void analogkey_adcSetInputChannel()
0x10EC	0xB081    SUB	SP, SP, #4
0x10EE	0xF8CDE000  STR	LR, [SP, #0]
;click_analogkey_adc.h, 11 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_4);
0x10F2	0xF2400010  MOVW	R0, #16
0x10F6	0xF7FFFD8B  BL	_ADC_Set_Input_Channel+0
;click_analogkey_adc.h, 12 :: 		}
L_end_analogkey_adcSetInputChannel:
0x10FA	0xF8DDE000  LDR	LR, [SP, #0]
0x10FE	0xB001    ADD	SP, SP, #4
0x1100	0x4770    BX	LR
; end of _analogkey_adcSetInputChannel
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x0C10	0xB081    SUB	SP, SP, #4
0x0C12	0xF8CDE000  STR	LR, [SP, #0]
0x0C16	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x0C1A	0xF3C90100  UBFX	R1, R9, #0, #1
0x0C1E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x0C20	0xF2400101  MOVW	R1, #1
0x0C24	0x483F    LDR	R0, [PC, #252]
0x0C26	0xF7FFFED3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x0C2A	0xF3C90140  UBFX	R1, R9, #1, #1
0x0C2E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x0C30	0xF2400102  MOVW	R1, #2
0x0C34	0x483B    LDR	R0, [PC, #236]
0x0C36	0xF7FFFECB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x0C3A	0xF3C90180  UBFX	R1, R9, #2, #1
0x0C3E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x0C40	0xF2400104  MOVW	R1, #4
0x0C44	0x4837    LDR	R0, [PC, #220]
0x0C46	0xF7FFFEC3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x0C4A	0xF3C901C0  UBFX	R1, R9, #3, #1
0x0C4E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x0C50	0xF2400108  MOVW	R1, #8
0x0C54	0x4833    LDR	R0, [PC, #204]
0x0C56	0xF7FFFEBB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x0C5A	0xF3C91100  UBFX	R1, R9, #4, #1
0x0C5E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x0C60	0xF2400110  MOVW	R1, #16
0x0C64	0x482F    LDR	R0, [PC, #188]
0x0C66	0xF7FFFEB3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x0C6A	0xF3C91140  UBFX	R1, R9, #5, #1
0x0C6E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x0C70	0xF2400120  MOVW	R1, #32
0x0C74	0x482B    LDR	R0, [PC, #172]
0x0C76	0xF7FFFEAB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x0C7A	0xF3C91180  UBFX	R1, R9, #6, #1
0x0C7E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x0C80	0xF2400140  MOVW	R1, #64
0x0C84	0x4827    LDR	R0, [PC, #156]
0x0C86	0xF7FFFEA3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x0C8A	0xF3C911C0  UBFX	R1, R9, #7, #1
0x0C8E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x0C90	0xF2400180  MOVW	R1, #128
0x0C94	0x4823    LDR	R0, [PC, #140]
0x0C96	0xF7FFFE9B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x0C9A	0xF3C92100  UBFX	R1, R9, #8, #1
0x0C9E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x0CA0	0xF2400101  MOVW	R1, #1
0x0CA4	0x4820    LDR	R0, [PC, #128]
0x0CA6	0xF7FFFE93  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x0CAA	0xF3C92140  UBFX	R1, R9, #9, #1
0x0CAE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x0CB0	0xF2400102  MOVW	R1, #2
0x0CB4	0x481C    LDR	R0, [PC, #112]
0x0CB6	0xF7FFFE8B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x0CBA	0xF3C92180  UBFX	R1, R9, #10, #1
0x0CBE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x0CC0	0xF2400101  MOVW	R1, #1
0x0CC4	0x4819    LDR	R0, [PC, #100]
0x0CC6	0xF7FFFE83  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x0CCA	0xF3C921C0  UBFX	R1, R9, #11, #1
0x0CCE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x0CD0	0xF2400102  MOVW	R1, #2
0x0CD4	0x4815    LDR	R0, [PC, #84]
0x0CD6	0xF7FFFE7B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x0CDA	0xF3C93100  UBFX	R1, R9, #12, #1
0x0CDE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x0CE0	0xF2400104  MOVW	R1, #4
0x0CE4	0x4811    LDR	R0, [PC, #68]
0x0CE6	0xF7FFFE73  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x0CEA	0xF3C93140  UBFX	R1, R9, #13, #1
0x0CEE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x0CF0	0xF2400108  MOVW	R1, #8
0x0CF4	0x480D    LDR	R0, [PC, #52]
0x0CF6	0xF7FFFE6B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x0CFA	0xF3C93180  UBFX	R1, R9, #14, #1
0x0CFE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x0D00	0xF2400110  MOVW	R1, #16
0x0D04	0x4809    LDR	R0, [PC, #36]
0x0D06	0xF7FFFE63  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x0D0A	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x0D0E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x0D10	0xF2400120  MOVW	R1, #32
0x0D14	0x4805    LDR	R0, [PC, #20]
0x0D16	0xF7FFFE5B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x0D1A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D1E	0xB001    ADD	SP, SP, #4
0x0D20	0x4770    BX	LR
0x0D22	0xBF00    NOP
0x0D24	0x08004001  	GPIOA_BASE+0
0x0D28	0x0C004001  	GPIOB_BASE+0
0x0D2C	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x09D0	0xB081    SUB	SP, SP, #4
0x09D2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x09D6	0xF04F0201  MOV	R2, #1
0x09DA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x09DC	0xF7FFFBFE  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x09E0	0xF8DDE000  LDR	LR, [SP, #0]
0x09E4	0xB001    ADD	SP, SP, #4
0x09E6	0x4770    BX	LR
; end of _GPIO_Analog_Input
_analogkey_adcInit:
;click_analogkey_adc.h, 4 :: 		void analogkey_adcInit()
0x107C	0xB081    SUB	SP, SP, #4
0x107E	0xF8CDE000  STR	LR, [SP, #0]
;click_analogkey_adc.h, 6 :: 		ADC1_Init();
0x1082	0xF7FFFDAB  BL	_ADC1_Init+0
;click_analogkey_adc.h, 7 :: 		}
L_end_analogkey_adcInit:
0x1086	0xF8DDE000  LDR	LR, [SP, #0]
0x108A	0xB001    ADD	SP, SP, #4
0x108C	0x4770    BX	LR
; end of _analogkey_adcInit
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x0BDC	0xB081    SUB	SP, SP, #4
0x0BDE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x0BE2	0x4907    LDR	R1, [PC, #28]
0x0BE4	0x4807    LDR	R0, [PC, #28]
0x0BE6	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x0BE8	0x2101    MOVS	R1, #1
0x0BEA	0xB249    SXTB	R1, R1
0x0BEC	0x4806    LDR	R0, [PC, #24]
0x0BEE	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x0BF0	0x4806    LDR	R0, [PC, #24]
0x0BF2	0xF7FFFF07  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x0BF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFA	0xB001    ADD	SP, SP, #4
0x0BFC	0x4770    BX	LR
0x0BFE	0xBF00    NOP
0x0C00	0x09E90000  	_ADC1_Get_Sample+0
0x0C04	0x00482000  	_ADC_Get_Sample_Ptr+0
0x0C08	0x03244242  	RCC_APB2ENRbits+0
0x0C0C	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x0A04	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x0A06	0x1D03    ADDS	R3, R0, #4
0x0A08	0x681A    LDR	R2, [R3, #0]
0x0A0A	0x4946    LDR	R1, [PC, #280]
0x0A0C	0xEA020101  AND	R1, R2, R1, LSL #0
0x0A10	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x0A12	0xF2000308  ADDW	R3, R0, #8
0x0A16	0x681A    LDR	R2, [R3, #0]
0x0A18	0x4943    LDR	R1, [PC, #268]
0x0A1A	0xEA020101  AND	R1, R2, R1, LSL #0
0x0A1E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x0A20	0x1D03    ADDS	R3, R0, #4
0x0A22	0x2200    MOVS	R2, #0
0x0A24	0x6819    LDR	R1, [R3, #0]
0x0A26	0xF3624110  BFI	R1, R2, #16, #1
0x0A2A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x0A2C	0x1D03    ADDS	R3, R0, #4
0x0A2E	0x2200    MOVS	R2, #0
0x0A30	0x6819    LDR	R1, [R3, #0]
0x0A32	0xF3624151  BFI	R1, R2, #17, #1
0x0A36	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x0A38	0x1D03    ADDS	R3, R0, #4
0x0A3A	0x2200    MOVS	R2, #0
0x0A3C	0x6819    LDR	R1, [R3, #0]
0x0A3E	0xF3624192  BFI	R1, R2, #18, #1
0x0A42	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x0A44	0x1D03    ADDS	R3, R0, #4
0x0A46	0x2200    MOVS	R2, #0
0x0A48	0x6819    LDR	R1, [R3, #0]
0x0A4A	0xF36241D3  BFI	R1, R2, #19, #1
0x0A4E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x0A50	0x1D03    ADDS	R3, R0, #4
0x0A52	0x2200    MOVS	R2, #0
0x0A54	0x6819    LDR	R1, [R3, #0]
0x0A56	0xF3622108  BFI	R1, R2, #8, #1
0x0A5A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x0A5C	0xF2000308  ADDW	R3, R0, #8
0x0A60	0x2200    MOVS	R2, #0
0x0A62	0x6819    LDR	R1, [R3, #0]
0x0A64	0xF3620141  BFI	R1, R2, #1, #1
0x0A68	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x0A6A	0xF2000308  ADDW	R3, R0, #8
0x0A6E	0x2200    MOVS	R2, #0
0x0A70	0x6819    LDR	R1, [R3, #0]
0x0A72	0xF36221CB  BFI	R1, R2, #11, #1
0x0A76	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x0A78	0xF2000308  ADDW	R3, R0, #8
0x0A7C	0x2201    MOVS	R2, #1
0x0A7E	0x6819    LDR	R1, [R3, #0]
0x0A80	0xF3624151  BFI	R1, R2, #17, #1
0x0A84	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x0A86	0xF2000308  ADDW	R3, R0, #8
0x0A8A	0x2201    MOVS	R2, #1
0x0A8C	0x6819    LDR	R1, [R3, #0]
0x0A8E	0xF3624192  BFI	R1, R2, #18, #1
0x0A92	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x0A94	0xF2000308  ADDW	R3, R0, #8
0x0A98	0x2201    MOVS	R2, #1
0x0A9A	0x6819    LDR	R1, [R3, #0]
0x0A9C	0xF36241D3  BFI	R1, R2, #19, #1
0x0AA0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x0AA2	0xF200032C  ADDW	R3, R0, #44
0x0AA6	0x2200    MOVS	R2, #0
0x0AA8	0x6819    LDR	R1, [R3, #0]
0x0AAA	0xF3625114  BFI	R1, R2, #20, #1
0x0AAE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x0AB0	0xF200032C  ADDW	R3, R0, #44
0x0AB4	0x2200    MOVS	R2, #0
0x0AB6	0x6819    LDR	R1, [R3, #0]
0x0AB8	0xF3625155  BFI	R1, R2, #21, #1
0x0ABC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x0ABE	0xF200032C  ADDW	R3, R0, #44
0x0AC2	0x2200    MOVS	R2, #0
0x0AC4	0x6819    LDR	R1, [R3, #0]
0x0AC6	0xF3625196  BFI	R1, R2, #22, #1
0x0ACA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x0ACC	0xF200032C  ADDW	R3, R0, #44
0x0AD0	0x2200    MOVS	R2, #0
0x0AD2	0x6819    LDR	R1, [R3, #0]
0x0AD4	0xF36251D7  BFI	R1, R2, #23, #1
0x0AD8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x0ADA	0xF2000308  ADDW	R3, R0, #8
0x0ADE	0x2201    MOVS	R2, #1
0x0AE0	0x6819    LDR	R1, [R3, #0]
0x0AE2	0xF3620100  BFI	R1, R2, #0, #1
0x0AE6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x0AE8	0xF2000308  ADDW	R3, R0, #8
0x0AEC	0x2201    MOVS	R2, #1
0x0AEE	0x6819    LDR	R1, [R3, #0]
0x0AF0	0xF36201C3  BFI	R1, R2, #3, #1
0x0AF4	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x0AF6	0xF2000108  ADDW	R1, R0, #8
0x0AFA	0x680A    LDR	R2, [R1, #0]
0x0AFC	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0B00	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x0B02	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x0B04	0xF2000308  ADDW	R3, R0, #8
0x0B08	0x2201    MOVS	R2, #1
0x0B0A	0x6819    LDR	R1, [R3, #0]
0x0B0C	0xF3620182  BFI	R1, R2, #2, #1
0x0B10	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x0B12	0xF2000108  ADDW	R1, R0, #8
0x0B16	0x680A    LDR	R2, [R1, #0]
0x0B18	0xF3C20180  UBFX	R1, R2, #2, #1
0x0B1C	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x0B1E	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x0B20	0xB001    ADD	SP, SP, #4
0x0B22	0x4770    BX	LR
0x0B24	0xFEFFFFF0  	#-983297
0x0B28	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_applicationTask:
;Click_AnalogKey_STM.c, 51 :: 		void applicationTask()
0x1260	0xB08F    SUB	SP, SP, #60
0x1262	0xF8CDE000  STR	LR, [SP, #0]
;Click_AnalogKey_STM.c, 57 :: 		uint16_t sumValue = 0;
; sumValue start address is: 4 (R1)
0x1266	0xF2400100  MOVW	R1, #0
;Click_AnalogKey_STM.c, 59 :: 		for(cnt = 0; cnt < 5; cnt++)
; cnt start address is: 44 (R11)
0x126A	0xF2400B00  MOVW	R11, #0
; sumValue end address is: 4 (R1)
; cnt end address is: 44 (R11)
L_applicationTask0:
; cnt start address is: 44 (R11)
; sumValue start address is: 4 (R1)
0x126E	0xF1BB0F05  CMP	R11, #5
0x1272	0xD20F    BCS	L_applicationTask1
;Click_AnalogKey_STM.c, 61 :: 		ADC_value = analogkey_adcRead();
0x1274	0xF8AD1004  STRH	R1, [SP, #4]
0x1278	0xF7FFFE3C  BL	_analogkey_adcRead+0
0x127C	0xF8BD1004  LDRH	R1, [SP, #4]
;Click_AnalogKey_STM.c, 62 :: 		sumValue += ADC_value;
0x1280	0xB280    UXTH	R0, R0
0x1282	0x1809    ADDS	R1, R1, R0
0x1284	0xB289    UXTH	R1, R1
;Click_AnalogKey_STM.c, 63 :: 		Delay_10ms();
0x1286	0xF7FFFE3F  BL	_Delay_10ms+0
;Click_AnalogKey_STM.c, 59 :: 		for(cnt = 0; cnt < 5; cnt++)
0x128A	0xF10B0B01  ADD	R11, R11, #1
0x128E	0xFA5FFB8B  UXTB	R11, R11
;Click_AnalogKey_STM.c, 64 :: 		}
; cnt end address is: 44 (R11)
0x1292	0xE7EC    B	L_applicationTask0
L_applicationTask1:
;Click_AnalogKey_STM.c, 65 :: 		ADC_value = sumValue / 5;
0x1294	0x2005    MOVS	R0, #5
0x1296	0xFBB1F0F0  UDIV	R0, R1, R0
; sumValue end address is: 4 (R1)
;Click_AnalogKey_STM.c, 66 :: 		isKey = analogkey_getKey(ADC_value);
0x129A	0xF7FFFE41  BL	_analogkey_getKey+0
; isKey start address is: 4 (R1)
0x129E	0xB2C1    UXTB	R1, R0
;Click_AnalogKey_STM.c, 68 :: 		if(isKey != _ANALOGKEY_NO_TOUCH)
0x12A0	0x2800    CMP	R0, __ANALOGKEY_NO_TOUCH
0x12A2	0xD00F    BEQ	L_applicationTask3
;Click_AnalogKey_STM.c, 70 :: 		IntToStr(isKey, demoText);
0x12A4	0xA802    ADD	R0, SP, #8
0x12A6	0xF8AD1004  STRH	R1, [SP, #4]
0x12AA	0x4601    MOV	R1, R0
0x12AC	0xF9BD0004  LDRSH	R0, [SP, #4]
; isKey end address is: 4 (R1)
0x12B0	0xF7FFFDE8  BL	_IntToStr+0
;Click_AnalogKey_STM.c, 71 :: 		mikrobus_logWrite("Pressed the button : ", _LOG_TEXT);
0x12B4	0x480B    LDR	R0, [PC, #44]
0x12B6	0x2101    MOVS	R1, #1
0x12B8	0xF7FFFF48  BL	_mikrobus_logWrite+0
;Click_AnalogKey_STM.c, 72 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x12BC	0xA802    ADD	R0, SP, #8
0x12BE	0x2102    MOVS	R1, #2
0x12C0	0xF7FFFF44  BL	_mikrobus_logWrite+0
;Click_AnalogKey_STM.c, 73 :: 		}
L_applicationTask3:
;Click_AnalogKey_STM.c, 74 :: 		Delay_ms( 300 );
0x12C4	0xF64E677F  MOVW	R7, #61055
0x12C8	0xF2C00736  MOVT	R7, #54
0x12CC	0xBF00    NOP
0x12CE	0xBF00    NOP
L_applicationTask4:
0x12D0	0x1E7F    SUBS	R7, R7, #1
0x12D2	0xD1FD    BNE	L_applicationTask4
0x12D4	0xBF00    NOP
0x12D6	0xBF00    NOP
0x12D8	0xBF00    NOP
;Click_AnalogKey_STM.c, 75 :: 		}
L_end_applicationTask:
0x12DA	0xF8DDE000  LDR	LR, [SP, #0]
0x12DE	0xB00F    ADD	SP, SP, #60
0x12E0	0x4770    BX	LR
0x12E2	0xBF00    NOP
0x12E4	0x00282000  	?lstr3_Click_AnalogKey_STM+0
; end of _applicationTask
_analogkey_adcRead:
;click_analogkey_adc.h, 14 :: 		uint32_t analogkey_adcRead()
0x0EF4	0xB081    SUB	SP, SP, #4
0x0EF6	0xF8CDE000  STR	LR, [SP, #0]
;click_analogkey_adc.h, 18 :: 		adcData = ADC1_Read(4);
0x0EFA	0x2004    MOVS	R0, #4
0x0EFC	0xF7FFFF18  BL	_ADC1_Read+0
; adcData start address is: 0 (R0)
;click_analogkey_adc.h, 19 :: 		return adcData;
; adcData end address is: 0 (R0)
;click_analogkey_adc.h, 20 :: 		}
L_end_analogkey_adcRead:
0x0F00	0xF8DDE000  LDR	LR, [SP, #0]
0x0F04	0xB001    ADD	SP, SP, #4
0x0F06	0x4770    BX	LR
; end of _analogkey_adcRead
_ADC1_Read:
;__Lib_ADC_12_32F10x_16ch.c, 202 :: 		
; channel start address is: 0 (R0)
0x0D30	0xB081    SUB	SP, SP, #4
0x0D32	0xF8CDE000  STR	LR, [SP, #0]
0x0D36	0xFA1FFA80  UXTH	R10, R0
; channel end address is: 0 (R0)
; channel start address is: 40 (R10)
;__Lib_ADC_12_32F10x_16ch.c, 206 :: 		
0x0D3A	0x2101    MOVS	R1, #1
0x0D3C	0xB209    SXTH	R1, R1
0x0D3E	0xFA01F10A  LSL	R1, R1, R10
;__Lib_ADC_12_32F10x_16ch.c, 207 :: 		
0x0D42	0xB288    UXTH	R0, R1
0x0D44	0xF7FFFF64  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_12_32F10x_16ch.c, 208 :: 		
0x0D48	0xF7FFFF48  BL	_ADC1_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 209 :: 		
0x0D4C	0xFA1FF08A  UXTH	R0, R10
; channel end address is: 40 (R10)
0x0D50	0xF7FFFE4A  BL	_ADC1_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 211 :: 		
0x0D54	0x2201    MOVS	R2, #1
0x0D56	0xB252    SXTB	R2, R2
0x0D58	0x4902    LDR	R1, [PC, #8]
0x0D5A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_12_32F10x_16ch.c, 212 :: 		
;__Lib_ADC_12_32F10x_16ch.c, 213 :: 		
L_end_ADC1_Read:
0x0D5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D60	0xB001    ADD	SP, SP, #4
0x0D62	0x4770    BX	LR
0x0D64	0x81004224  	ADC1_CR2bits+0
; end of _ADC1_Read
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 136 :: 		
; channel start address is: 0 (R0)
0x09E8	0xB081    SUB	SP, SP, #4
0x09EA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 137 :: 		
0x09EE	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x09F0	0x4803    LDR	R0, [PC, #12]
0x09F2	0xF7FFFE39  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x09F6	0xF8DDE000  LDR	LR, [SP, #0]
0x09FA	0xB001    ADD	SP, SP, #4
0x09FC	0x4770    BX	LR
0x09FE	0xBF00    NOP
0x0A00	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0668	0xB081    SUB	SP, SP, #4
0x066A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_16ch.c, 123 :: 		
0x066E	0xF2000434  ADDW	R4, R0, #52
0x0672	0x090A    LSRS	R2, R1, #4
0x0674	0xB292    UXTH	R2, R2
0x0676	0xB293    UXTH	R3, R2
0x0678	0x6822    LDR	R2, [R4, #0]
0x067A	0xF3631204  BFI	R2, R3, #4, #1
0x067E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 124 :: 		
0x0680	0xF2000434  ADDW	R4, R0, #52
0x0684	0x08CA    LSRS	R2, R1, #3
0x0686	0xB292    UXTH	R2, R2
0x0688	0xB293    UXTH	R3, R2
0x068A	0x6822    LDR	R2, [R4, #0]
0x068C	0xF36302C3  BFI	R2, R3, #3, #1
0x0690	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 125 :: 		
0x0692	0xF2000434  ADDW	R4, R0, #52
0x0696	0x088A    LSRS	R2, R1, #2
0x0698	0xB292    UXTH	R2, R2
0x069A	0xB293    UXTH	R3, R2
0x069C	0x6822    LDR	R2, [R4, #0]
0x069E	0xF3630282  BFI	R2, R3, #2, #1
0x06A2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 126 :: 		
0x06A4	0xF2000434  ADDW	R4, R0, #52
0x06A8	0x084A    LSRS	R2, R1, #1
0x06AA	0xB292    UXTH	R2, R2
0x06AC	0xB293    UXTH	R3, R2
0x06AE	0x6822    LDR	R2, [R4, #0]
0x06B0	0xF3630241  BFI	R2, R3, #1, #1
0x06B4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 127 :: 		
0x06B6	0xF2000434  ADDW	R4, R0, #52
0x06BA	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x06BC	0x6822    LDR	R2, [R4, #0]
0x06BE	0xF3630200  BFI	R2, R3, #0, #1
0x06C2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 128 :: 		
0x06C4	0xF2000408  ADDW	R4, R0, #8
0x06C8	0x2301    MOVS	R3, #1
0x06CA	0x6822    LDR	R2, [R4, #0]
0x06CC	0xF3630200  BFI	R2, R3, #0, #1
0x06D0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 129 :: 		
0x06D2	0xF2000408  ADDW	R4, R0, #8
0x06D6	0x2301    MOVS	R3, #1
0x06D8	0x6822    LDR	R2, [R4, #0]
0x06DA	0xF3635296  BFI	R2, R3, #22, #1
0x06DE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 130 :: 		
0x06E0	0xF7FFFFA6  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20:
; base start address is: 0 (R0)
0x06E4	0x6803    LDR	R3, [R0, #0]
0x06E6	0xF3C30240  UBFX	R2, R3, #1, #1
0x06EA	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21
0x06EC	0xE7FA    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_12_32F10x_16ch.c, 132 :: 		
0x06EE	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x06F2	0x6812    LDR	R2, [R2, #0]
0x06F4	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x06F6	0xF8DDE000  LDR	LR, [SP, #0]
0x06FA	0xB001    ADD	SP, SP, #4
0x06FC	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0630	0xF240070B  MOVW	R7, #11
0x0634	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0638	0x1E7F    SUBS	R7, R7, #1
0x063A	0xD1FD    BNE	L_Delay_1us0
0x063C	0xBF00    NOP
0x063E	0xBF00    NOP
0x0640	0xBF00    NOP
0x0642	0xBF00    NOP
0x0644	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0646	0x4770    BX	LR
; end of _Delay_1us
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0F08	0xF24D47BF  MOVW	R7, #54463
0x0F0C	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x0F10	0x1E7F    SUBS	R7, R7, #1
0x0F12	0xD1FD    BNE	L_Delay_10ms22
0x0F14	0xBF00    NOP
0x0F16	0xBF00    NOP
0x0F18	0xBF00    NOP
0x0F1A	0xBF00    NOP
0x0F1C	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0F1E	0x4770    BX	LR
; end of _Delay_10ms
_analogkey_getKey:
;__analogkey_driver.c, 85 :: 		uint8_t analogkey_getKey(uint16_t adcValue)
; adcValue start address is: 0 (R0)
; adcValue end address is: 0 (R0)
; adcValue start address is: 0 (R0)
;__analogkey_driver.c, 87 :: 		if(adcValue >= (_maxADC/6 - _prec) && adcValue <= (_maxADC/6 + _prec))
0x0F20	0x4954    LDR	R1, [PC, #336]
0x0F22	0x880A    LDRH	R2, [R1, #0]
0x0F24	0x2106    MOVS	R1, #6
0x0F26	0xFBB2F2F1  UDIV	R2, R2, R1
0x0F2A	0xB292    UXTH	R2, R2
0x0F2C	0x4952    LDR	R1, [PC, #328]
0x0F2E	0x7809    LDRB	R1, [R1, #0]
0x0F30	0x1A51    SUB	R1, R2, R1
0x0F32	0xB289    UXTH	R1, R1
0x0F34	0x4288    CMP	R0, R1
0x0F36	0xD30D    BCC	L__analogkey_getKey32
0x0F38	0x494E    LDR	R1, [PC, #312]
0x0F3A	0x880A    LDRH	R2, [R1, #0]
0x0F3C	0x2106    MOVS	R1, #6
0x0F3E	0xFBB2F2F1  UDIV	R2, R2, R1
0x0F42	0xB292    UXTH	R2, R2
0x0F44	0x494C    LDR	R1, [PC, #304]
0x0F46	0x7809    LDRB	R1, [R1, #0]
0x0F48	0x1851    ADDS	R1, R2, R1
0x0F4A	0xB289    UXTH	R1, R1
0x0F4C	0x4288    CMP	R0, R1
0x0F4E	0xD801    BHI	L__analogkey_getKey31
; adcValue end address is: 0 (R0)
L__analogkey_getKey30:
;__analogkey_driver.c, 89 :: 		return _ANALOGKEY_TOUCH_KEY_6;
0x0F50	0x2006    MOVS	R0, #6
0x0F52	0xE08E    B	L_end_analogkey_getKey
;__analogkey_driver.c, 87 :: 		if(adcValue >= (_maxADC/6 - _prec) && adcValue <= (_maxADC/6 + _prec))
L__analogkey_getKey32:
; adcValue start address is: 0 (R0)
L__analogkey_getKey31:
;__analogkey_driver.c, 91 :: 		else if(adcValue >= (_maxADC/6 * 2 - _prec) && adcValue <= (_maxADC/6 * 2 + _prec))
0x0F54	0x4947    LDR	R1, [PC, #284]
0x0F56	0x880A    LDRH	R2, [R1, #0]
0x0F58	0x2106    MOVS	R1, #6
0x0F5A	0xFBB2F1F1  UDIV	R1, R2, R1
0x0F5E	0xB289    UXTH	R1, R1
0x0F60	0x004A    LSLS	R2, R1, #1
0x0F62	0xB292    UXTH	R2, R2
0x0F64	0x4944    LDR	R1, [PC, #272]
0x0F66	0x7809    LDRB	R1, [R1, #0]
0x0F68	0x1A51    SUB	R1, R2, R1
0x0F6A	0xB289    UXTH	R1, R1
0x0F6C	0x4288    CMP	R0, R1
0x0F6E	0xD30F    BCC	L__analogkey_getKey34
0x0F70	0x4940    LDR	R1, [PC, #256]
0x0F72	0x880A    LDRH	R2, [R1, #0]
0x0F74	0x2106    MOVS	R1, #6
0x0F76	0xFBB2F1F1  UDIV	R1, R2, R1
0x0F7A	0xB289    UXTH	R1, R1
0x0F7C	0x004A    LSLS	R2, R1, #1
0x0F7E	0xB292    UXTH	R2, R2
0x0F80	0x493D    LDR	R1, [PC, #244]
0x0F82	0x7809    LDRB	R1, [R1, #0]
0x0F84	0x1851    ADDS	R1, R2, R1
0x0F86	0xB289    UXTH	R1, R1
0x0F88	0x4288    CMP	R0, R1
0x0F8A	0xD801    BHI	L__analogkey_getKey33
; adcValue end address is: 0 (R0)
L__analogkey_getKey29:
;__analogkey_driver.c, 93 :: 		return _ANALOGKEY_TOUCH_KEY_5;
0x0F8C	0x2005    MOVS	R0, #5
0x0F8E	0xE070    B	L_end_analogkey_getKey
;__analogkey_driver.c, 91 :: 		else if(adcValue >= (_maxADC/6 * 2 - _prec) && adcValue <= (_maxADC/6 * 2 + _prec))
L__analogkey_getKey34:
; adcValue start address is: 0 (R0)
L__analogkey_getKey33:
;__analogkey_driver.c, 95 :: 		else if(adcValue >= (_maxADC/6 * 3 - _prec) && adcValue <= (_maxADC/6 * 3 + _prec))
0x0F90	0x4938    LDR	R1, [PC, #224]
0x0F92	0x880A    LDRH	R2, [R1, #0]
0x0F94	0x2106    MOVS	R1, #6
0x0F96	0xFBB2F2F1  UDIV	R2, R2, R1
0x0F9A	0xB292    UXTH	R2, R2
0x0F9C	0x2103    MOVS	R1, #3
0x0F9E	0x434A    MULS	R2, R1, R2
0x0FA0	0xB292    UXTH	R2, R2
0x0FA2	0x4935    LDR	R1, [PC, #212]
0x0FA4	0x7809    LDRB	R1, [R1, #0]
0x0FA6	0x1A51    SUB	R1, R2, R1
0x0FA8	0xB289    UXTH	R1, R1
0x0FAA	0x4288    CMP	R0, R1
0x0FAC	0xD310    BCC	L__analogkey_getKey36
0x0FAE	0x4931    LDR	R1, [PC, #196]
0x0FB0	0x880A    LDRH	R2, [R1, #0]
0x0FB2	0x2106    MOVS	R1, #6
0x0FB4	0xFBB2F2F1  UDIV	R2, R2, R1
0x0FB8	0xB292    UXTH	R2, R2
0x0FBA	0x2103    MOVS	R1, #3
0x0FBC	0x434A    MULS	R2, R1, R2
0x0FBE	0xB292    UXTH	R2, R2
0x0FC0	0x492D    LDR	R1, [PC, #180]
0x0FC2	0x7809    LDRB	R1, [R1, #0]
0x0FC4	0x1851    ADDS	R1, R2, R1
0x0FC6	0xB289    UXTH	R1, R1
0x0FC8	0x4288    CMP	R0, R1
0x0FCA	0xD801    BHI	L__analogkey_getKey35
; adcValue end address is: 0 (R0)
L__analogkey_getKey28:
;__analogkey_driver.c, 97 :: 		return _ANALOGKEY_TOUCH_KEY_4;
0x0FCC	0x2004    MOVS	R0, #4
0x0FCE	0xE050    B	L_end_analogkey_getKey
;__analogkey_driver.c, 95 :: 		else if(adcValue >= (_maxADC/6 * 3 - _prec) && adcValue <= (_maxADC/6 * 3 + _prec))
L__analogkey_getKey36:
; adcValue start address is: 0 (R0)
L__analogkey_getKey35:
;__analogkey_driver.c, 99 :: 		else if(adcValue >= (_maxADC/6 * 4 - _prec) && adcValue <= (_maxADC/6 * 4 + _prec))
0x0FD0	0x4928    LDR	R1, [PC, #160]
0x0FD2	0x880A    LDRH	R2, [R1, #0]
0x0FD4	0x2106    MOVS	R1, #6
0x0FD6	0xFBB2F1F1  UDIV	R1, R2, R1
0x0FDA	0xB289    UXTH	R1, R1
0x0FDC	0x008A    LSLS	R2, R1, #2
0x0FDE	0xB292    UXTH	R2, R2
0x0FE0	0x4925    LDR	R1, [PC, #148]
0x0FE2	0x7809    LDRB	R1, [R1, #0]
0x0FE4	0x1A51    SUB	R1, R2, R1
0x0FE6	0xB289    UXTH	R1, R1
0x0FE8	0x4288    CMP	R0, R1
0x0FEA	0xD30F    BCC	L__analogkey_getKey38
0x0FEC	0x4921    LDR	R1, [PC, #132]
0x0FEE	0x880A    LDRH	R2, [R1, #0]
0x0FF0	0x2106    MOVS	R1, #6
0x0FF2	0xFBB2F1F1  UDIV	R1, R2, R1
0x0FF6	0xB289    UXTH	R1, R1
0x0FF8	0x008A    LSLS	R2, R1, #2
0x0FFA	0xB292    UXTH	R2, R2
0x0FFC	0x491E    LDR	R1, [PC, #120]
0x0FFE	0x7809    LDRB	R1, [R1, #0]
0x1000	0x1851    ADDS	R1, R2, R1
0x1002	0xB289    UXTH	R1, R1
0x1004	0x4288    CMP	R0, R1
0x1006	0xD801    BHI	L__analogkey_getKey37
; adcValue end address is: 0 (R0)
L__analogkey_getKey27:
;__analogkey_driver.c, 101 :: 		return _ANALOGKEY_TOUCH_KEY_3;
0x1008	0x2003    MOVS	R0, #3
0x100A	0xE032    B	L_end_analogkey_getKey
;__analogkey_driver.c, 99 :: 		else if(adcValue >= (_maxADC/6 * 4 - _prec) && adcValue <= (_maxADC/6 * 4 + _prec))
L__analogkey_getKey38:
; adcValue start address is: 0 (R0)
L__analogkey_getKey37:
;__analogkey_driver.c, 103 :: 		else if(adcValue >= (_maxADC/6 * 5 - _prec) && adcValue <= (_maxADC/6 * 5 + _prec))
0x100C	0x4919    LDR	R1, [PC, #100]
0x100E	0x880A    LDRH	R2, [R1, #0]
0x1010	0x2106    MOVS	R1, #6
0x1012	0xFBB2F2F1  UDIV	R2, R2, R1
0x1016	0xB292    UXTH	R2, R2
0x1018	0x2105    MOVS	R1, #5
0x101A	0x434A    MULS	R2, R1, R2
0x101C	0xB292    UXTH	R2, R2
0x101E	0x4916    LDR	R1, [PC, #88]
0x1020	0x7809    LDRB	R1, [R1, #0]
0x1022	0x1A51    SUB	R1, R2, R1
0x1024	0xB289    UXTH	R1, R1
0x1026	0x4288    CMP	R0, R1
0x1028	0xD310    BCC	L__analogkey_getKey40
0x102A	0x4912    LDR	R1, [PC, #72]
0x102C	0x880A    LDRH	R2, [R1, #0]
0x102E	0x2106    MOVS	R1, #6
0x1030	0xFBB2F2F1  UDIV	R2, R2, R1
0x1034	0xB292    UXTH	R2, R2
0x1036	0x2105    MOVS	R1, #5
0x1038	0x434A    MULS	R2, R1, R2
0x103A	0xB292    UXTH	R2, R2
0x103C	0x490E    LDR	R1, [PC, #56]
0x103E	0x7809    LDRB	R1, [R1, #0]
0x1040	0x1851    ADDS	R1, R2, R1
0x1042	0xB289    UXTH	R1, R1
0x1044	0x4288    CMP	R0, R1
0x1046	0xD801    BHI	L__analogkey_getKey39
; adcValue end address is: 0 (R0)
L__analogkey_getKey26:
;__analogkey_driver.c, 105 :: 		return _ANALOGKEY_TOUCH_KEY_2;
0x1048	0x2002    MOVS	R0, #2
0x104A	0xE012    B	L_end_analogkey_getKey
;__analogkey_driver.c, 103 :: 		else if(adcValue >= (_maxADC/6 * 5 - _prec) && adcValue <= (_maxADC/6 * 5 + _prec))
L__analogkey_getKey40:
; adcValue start address is: 0 (R0)
L__analogkey_getKey39:
;__analogkey_driver.c, 107 :: 		else if(adcValue >= (_maxADC - _prec) && adcValue <= (_maxADC + _prec))
0x104C	0x490A    LDR	R1, [PC, #40]
0x104E	0x780A    LDRB	R2, [R1, #0]
0x1050	0x4908    LDR	R1, [PC, #32]
0x1052	0x8809    LDRH	R1, [R1, #0]
0x1054	0x1A89    SUB	R1, R1, R2
0x1056	0xB289    UXTH	R1, R1
0x1058	0x4288    CMP	R0, R1
0x105A	0xD309    BCC	L__analogkey_getKey42
0x105C	0x4906    LDR	R1, [PC, #24]
0x105E	0x780A    LDRB	R2, [R1, #0]
0x1060	0x4904    LDR	R1, [PC, #16]
0x1062	0x8809    LDRH	R1, [R1, #0]
0x1064	0x1889    ADDS	R1, R1, R2
0x1066	0xB289    UXTH	R1, R1
0x1068	0x4288    CMP	R0, R1
0x106A	0xD801    BHI	L__analogkey_getKey41
; adcValue end address is: 0 (R0)
L__analogkey_getKey25:
;__analogkey_driver.c, 109 :: 		return _ANALOGKEY_TOUCH_KEY_1;
0x106C	0x2001    MOVS	R0, #1
0x106E	0xE000    B	L_end_analogkey_getKey
;__analogkey_driver.c, 107 :: 		else if(adcValue >= (_maxADC - _prec) && adcValue <= (_maxADC + _prec))
L__analogkey_getKey42:
L__analogkey_getKey41:
;__analogkey_driver.c, 111 :: 		return _ANALOGKEY_NO_TOUCH;
0x1070	0x2000    MOVS	R0, #0
;__analogkey_driver.c, 112 :: 		}
L_end_analogkey_getKey:
0x1072	0x4770    BX	LR
0x1074	0x003E2000  	__analogkey_driver__maxADC+0
0x1078	0x00402000  	__analogkey_driver__prec+0
; end of _analogkey_getKey
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0E84	0xB081    SUB	SP, SP, #4
0x0E86	0xF8CDE000  STR	LR, [SP, #0]
0x0E8A	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0E8C	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0E8E	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0E90	0x2800    CMP	R0, #0
0x0E92	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x0E94	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x0E96	0x4240    RSBS	R0, R0, #0
0x0E98	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0E9A	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0E9C	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0E9E	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0EA0	0xB298    UXTH	R0, R3
0x0EA2	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x0EA4	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x0EA6	0xF7FFFFA9  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x0EAA	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0EAC	0x4634    MOV	R4, R6
0x0EAE	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0EB0	0x2900    CMP	R1, #0
0x0EB2	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x0EB4	0x1863    ADDS	R3, R4, R1
0x0EB6	0x1E4A    SUBS	R2, R1, #1
0x0EB8	0xB292    UXTH	R2, R2
0x0EBA	0x18A2    ADDS	R2, R4, R2
0x0EBC	0x7812    LDRB	R2, [R2, #0]
0x0EBE	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0EC0	0x1E49    SUBS	R1, R1, #1
0x0EC2	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x0EC4	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x0EC6	0x2220    MOVS	R2, #32
0x0EC8	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x0ECA	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0ECC	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0ECE	0xB281    UXTH	R1, R0
0x0ED0	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x0ED2	0x1842    ADDS	R2, R0, R1
0x0ED4	0x7812    LDRB	R2, [R2, #0]
0x0ED6	0x2A20    CMP	R2, #32
0x0ED8	0xD102    BNE	L_IntToStr42
0x0EDA	0x1C49    ADDS	R1, R1, #1
0x0EDC	0xB289    UXTH	R1, R1
0x0EDE	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0EE0	0x1E4A    SUBS	R2, R1, #1
0x0EE2	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x0EE4	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x0EE6	0x222D    MOVS	R2, #45
0x0EE8	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x0EEA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EEE	0xB001    ADD	SP, SP, #4
0x0EF0	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0DFC	0xB081    SUB	SP, SP, #4
0x0DFE	0x460A    MOV	R2, R1
0x0E00	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0E02	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0E04	0xB28D    UXTH	R5, R1
0x0E06	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0E08	0x2805    CMP	R0, #5
0x0E0A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0E0C	0x180B    ADDS	R3, R1, R0
0x0E0E	0x2220    MOVS	R2, #32
0x0E10	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0E12	0x1C40    ADDS	R0, R0, #1
0x0E14	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0E16	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0E18	0x180B    ADDS	R3, R1, R0
0x0E1A	0x2200    MOVS	R2, #0
0x0E1C	0x701A    STRB	R2, [R3, #0]
0x0E1E	0x1E40    SUBS	R0, R0, #1
0x0E20	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0E22	0x180C    ADDS	R4, R1, R0
0x0E24	0x230A    MOVS	R3, #10
0x0E26	0xFBB5F2F3  UDIV	R2, R5, R3
0x0E2A	0xFB035212  MLS	R2, R3, R2, R5
0x0E2E	0xB292    UXTH	R2, R2
0x0E30	0x3230    ADDS	R2, #48
0x0E32	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0E34	0x220A    MOVS	R2, #10
0x0E36	0xFBB5F2F2  UDIV	R2, R5, R2
0x0E3A	0xB292    UXTH	R2, R2
0x0E3C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0E3E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0E40	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0E42	0x1E40    SUBS	R0, R0, #1
0x0E44	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0E46	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0E48	0xB001    ADD	SP, SP, #4
0x0E4A	0x4770    BX	LR
; end of _WordToStr
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x139C	0xB081    SUB	SP, SP, #4
0x139E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x13A2	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x13A4	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x13A6	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13A8	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x13AA	0xF64B3080  MOVW	R0, #48000
0x13AE	0x4281    CMP	R1, R0
0x13B0	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x13B2	0x4846    LDR	R0, [PC, #280]
0x13B4	0x6800    LDR	R0, [R0, #0]
0x13B6	0xF0400102  ORR	R1, R0, #2
0x13BA	0x4844    LDR	R0, [PC, #272]
0x13BC	0x6001    STR	R1, [R0, #0]
0x13BE	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13C0	0xF64550C0  MOVW	R0, #24000
0x13C4	0x4281    CMP	R1, R0
0x13C6	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x13C8	0x4840    LDR	R0, [PC, #256]
0x13CA	0x6800    LDR	R0, [R0, #0]
0x13CC	0xF0400101  ORR	R1, R0, #1
0x13D0	0x483E    LDR	R0, [PC, #248]
0x13D2	0x6001    STR	R1, [R0, #0]
0x13D4	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x13D6	0x483D    LDR	R0, [PC, #244]
0x13D8	0x6801    LDR	R1, [R0, #0]
0x13DA	0xF06F0007  MVN	R0, #7
0x13DE	0x4001    ANDS	R1, R0
0x13E0	0x483A    LDR	R0, [PC, #232]
0x13E2	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x13E4	0xF7FFFF06  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x13E8	0x4839    LDR	R0, [PC, #228]
0x13EA	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x13EC	0x4839    LDR	R0, [PC, #228]
0x13EE	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x13F0	0x4839    LDR	R0, [PC, #228]
0x13F2	0xEA020100  AND	R1, R2, R0, LSL #0
0x13F6	0x4839    LDR	R0, [PC, #228]
0x13F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x13FA	0xF0020001  AND	R0, R2, #1
0x13FE	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1400	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1402	0x4836    LDR	R0, [PC, #216]
0x1404	0x6800    LDR	R0, [R0, #0]
0x1406	0xF0000002  AND	R0, R0, #2
0x140A	0x2800    CMP	R0, #0
0x140C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x140E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1410	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x1412	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1414	0xF4023080  AND	R0, R2, #65536
0x1418	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x141A	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x141C	0x482F    LDR	R0, [PC, #188]
0x141E	0x6800    LDR	R0, [R0, #0]
0x1420	0xF4003000  AND	R0, R0, #131072
0x1424	0x2800    CMP	R0, #0
0x1426	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x1428	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x142A	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x142C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x142E	0xF0025080  AND	R0, R2, #268435456
0x1432	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x1434	0x4829    LDR	R0, [PC, #164]
0x1436	0x6800    LDR	R0, [R0, #0]
0x1438	0xF0405180  ORR	R1, R0, #268435456
0x143C	0x4827    LDR	R0, [PC, #156]
0x143E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1440	0x4826    LDR	R0, [PC, #152]
0x1442	0x6800    LDR	R0, [R0, #0]
0x1444	0xF0005000  AND	R0, R0, #536870912
0x1448	0x2800    CMP	R0, #0
0x144A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x144C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x144E	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1450	0xF0026080  AND	R0, R2, #67108864
0x1454	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x1456	0x4821    LDR	R0, [PC, #132]
0x1458	0x6800    LDR	R0, [R0, #0]
0x145A	0xF0406180  ORR	R1, R0, #67108864
0x145E	0x481F    LDR	R0, [PC, #124]
0x1460	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1462	0x4611    MOV	R1, R2
0x1464	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1466	0x481D    LDR	R0, [PC, #116]
0x1468	0x6800    LDR	R0, [R0, #0]
0x146A	0xF0006000  AND	R0, R0, #134217728
0x146E	0x2800    CMP	R0, #0
0x1470	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x1472	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1474	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x1476	0x4611    MOV	R1, R2
0x1478	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x147A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x147E	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x1480	0x4816    LDR	R0, [PC, #88]
0x1482	0x6800    LDR	R0, [R0, #0]
0x1484	0xF0407180  ORR	R1, R0, #16777216
0x1488	0x4814    LDR	R0, [PC, #80]
0x148A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x148C	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x148E	0x4813    LDR	R0, [PC, #76]
0x1490	0x6800    LDR	R0, [R0, #0]
0x1492	0xF0007000  AND	R0, R0, #33554432
0x1496	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x1498	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x149A	0x460A    MOV	R2, R1
0x149C	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x149E	0x480C    LDR	R0, [PC, #48]
0x14A0	0x6800    LDR	R0, [R0, #0]
0x14A2	0xF000010C  AND	R1, R0, #12
0x14A6	0x0090    LSLS	R0, R2, #2
0x14A8	0xF000000C  AND	R0, R0, #12
0x14AC	0x4281    CMP	R1, R0
0x14AE	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x14B0	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x14B2	0xF8DDE000  LDR	LR, [SP, #0]
0x14B6	0xB001    ADD	SP, SP, #4
0x14B8	0x4770    BX	LR
0x14BA	0xBF00    NOP
0x14BC	0x00810501  	#83951745
0x14C0	0x8402001D  	#1934338
0x14C4	0x06440001  	#67140
0x14C8	0x19400001  	#72000
0x14CC	0x20004002  	FLASH_ACR+0
0x14D0	0x10044002  	RCC_CFGR+0
0x14D4	0x102C4002  	RCC_CFGR2+0
0x14D8	0xFFFF000F  	#1048575
0x14DC	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x11F4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x11F6	0x4815    LDR	R0, [PC, #84]
0x11F8	0x6800    LDR	R0, [R0, #0]
0x11FA	0xF0400101  ORR	R1, R0, #1
0x11FE	0x4813    LDR	R0, [PC, #76]
0x1200	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x1202	0x4913    LDR	R1, [PC, #76]
0x1204	0x4813    LDR	R0, [PC, #76]
0x1206	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x1208	0x4810    LDR	R0, [PC, #64]
0x120A	0x6801    LDR	R1, [R0, #0]
0x120C	0x4812    LDR	R0, [PC, #72]
0x120E	0x4001    ANDS	R1, R0
0x1210	0x480E    LDR	R0, [PC, #56]
0x1212	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x1214	0x480D    LDR	R0, [PC, #52]
0x1216	0x6801    LDR	R1, [R0, #0]
0x1218	0xF46F2080  MVN	R0, #262144
0x121C	0x4001    ANDS	R1, R0
0x121E	0x480B    LDR	R0, [PC, #44]
0x1220	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x1222	0x480C    LDR	R0, [PC, #48]
0x1224	0x6801    LDR	R1, [R0, #0]
0x1226	0xF46F00FE  MVN	R0, #8323072
0x122A	0x4001    ANDS	R1, R0
0x122C	0x4809    LDR	R0, [PC, #36]
0x122E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x1230	0x4806    LDR	R0, [PC, #24]
0x1232	0x6801    LDR	R1, [R0, #0]
0x1234	0xF06F50A0  MVN	R0, #335544320
0x1238	0x4001    ANDS	R1, R0
0x123A	0x4804    LDR	R0, [PC, #16]
0x123C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x123E	0xF04F0100  MOV	R1, #0
0x1242	0x4806    LDR	R0, [PC, #24]
0x1244	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x1246	0xB001    ADD	SP, SP, #4
0x1248	0x4770    BX	LR
0x124A	0xBF00    NOP
0x124C	0x10004002  	RCC_CR+0
0x1250	0x0000F0FF  	#-251723776
0x1254	0x10044002  	RCC_CFGR+0
0x1258	0xFFFFFEF6  	#-17367041
0x125C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x1368	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x136A	0x4902    LDR	R1, [PC, #8]
0x136C	0x4802    LDR	R0, [PC, #8]
0x136E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x1370	0xB001    ADD	SP, SP, #4
0x1372	0x4770    BX	LR
0x1374	0x19400001  	#72000
0x1378	0x004C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x1360	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x1362	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x1364	0xB001    ADD	SP, SP, #4
0x1366	0x4770    BX	LR
; end of ___GenExcept
0x16D8	0xB500    PUSH	(R14)
0x16DA	0xF8DFB014  LDR	R11, [PC, #20]
0x16DE	0xF8DFA014  LDR	R10, [PC, #20]
0x16E2	0xF8DFC014  LDR	R12, [PC, #20]
0x16E6	0xF7FFFE31  BL	4940
0x16EA	0xBD00    POP	(R15)
0x16EC	0x4770    BX	LR
0x16EE	0xBF00    NOP
0x16F0	0x00002000  	#536870912
0x16F4	0x00412000  	#536870977
0x16F8	0x16840000  	#5764
0x1758	0xB500    PUSH	(R14)
0x175A	0xF8DFB010  LDR	R11, [PC, #16]
0x175E	0xF8DFA010  LDR	R10, [PC, #16]
0x1762	0xF7FFFDD5  BL	4880
0x1766	0xBD00    POP	(R15)
0x1768	0x4770    BX	LR
0x176A	0xBF00    NOP
0x176C	0x00002000  	#536870912
0x1770	0x00602000  	#536871008
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x062C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x14E0	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x14E4	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x14E8	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x14EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x14F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x14F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x14F8	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x14FC	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x1500	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x1504	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x1508	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x150C	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x1510	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x1514	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x1518	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x151C	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x1520	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x1524	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x1528	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x152C	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x1530	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x1534	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x1538	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x153C	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x1540	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x1544	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x1548	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x154C	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x1550	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x1554	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x1558	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x155C	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x1560	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x1564	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x1568	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x156C	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x1570	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x1574	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x1578	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x157C	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x1580	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x1584	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x1588	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x158C	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x1590	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x1594	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x1598	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x159C	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x15A0	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x15A4	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x15A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x15AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x15B0	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x15B4	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x15B8	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x15BC	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x15C0	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x15C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x15C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x15CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x15D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x15D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x15D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x15DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x15E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x15E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x15E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x15EC	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x15F0	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x15F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x15F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x15FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1600	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1604	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1608	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x160C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1610	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1614	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1618	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x161C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1620	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x1624	0xFFFFFFFF ;__MIKROBUS1_GPIO+0
0x1628	0xFFFFFFFF ;__MIKROBUS1_GPIO+4
0x162C	0xFFFFFFFF ;__MIKROBUS1_GPIO+8
0x1630	0xFFFFFFFF ;__MIKROBUS1_GPIO+12
0x1634	0xFFFFFFFF ;__MIKROBUS1_GPIO+16
0x1638	0xFFFFFFFF ;__MIKROBUS1_GPIO+20
0x163C	0xFFFFFFFF ;__MIKROBUS1_GPIO+24
0x1640	0xFFFFFFFF ;__MIKROBUS1_GPIO+28
0x1644	0xFFFFFFFF ;__MIKROBUS1_GPIO+32
0x1648	0xFFFFFFFF ;__MIKROBUS1_GPIO+36
0x164C	0xFFFFFFFF ;__MIKROBUS1_GPIO+40
0x1650	0xFFFFFFFF ;__MIKROBUS1_GPIO+44
0x1654	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1658	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x165C	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1660	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1664	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1668	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x166C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1670	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1674	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1678	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x167C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1680	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_AnalogKey_STM.c,0 :: ?ICS?lstr2_Click_AnalogKey_STM [20]
0x1684	0x73657250 ;?ICS?lstr2_Click_AnalogKey_STM+0
0x1688	0x68742073 ;?ICS?lstr2_Click_AnalogKey_STM+4
0x168C	0x75622065 ;?ICS?lstr2_Click_AnalogKey_STM+8
0x1690	0x6E6F7474 ;?ICS?lstr2_Click_AnalogKey_STM+12
0x1694	0x00443A20 ;?ICS?lstr2_Click_AnalogKey_STM+16
; end of ?ICS?lstr2_Click_AnalogKey_STM
;Click_AnalogKey_STM.c,0 :: ?ICS?lstr1_Click_AnalogKey_STM [20]
0x1698	0x202D2D2D ;?ICS?lstr1_Click_AnalogKey_STM+0
0x169C	0x74737953 ;?ICS?lstr1_Click_AnalogKey_STM+4
0x16A0	0x49206D65 ;?ICS?lstr1_Click_AnalogKey_STM+8
0x16A4	0x2074696E ;?ICS?lstr1_Click_AnalogKey_STM+12
0x16A8	0x002D2D2D ;?ICS?lstr1_Click_AnalogKey_STM+16
; end of ?ICS?lstr1_Click_AnalogKey_STM
;Click_AnalogKey_STM.c,0 :: ?ICS?lstr3_Click_AnalogKey_STM [22]
0x16AC	0x73657250 ;?ICS?lstr3_Click_AnalogKey_STM+0
0x16B0	0x20646573 ;?ICS?lstr3_Click_AnalogKey_STM+4
0x16B4	0x20656874 ;?ICS?lstr3_Click_AnalogKey_STM+8
0x16B8	0x74747562 ;?ICS?lstr3_Click_AnalogKey_STM+12
0x16BC	0x3A206E6F ;?ICS?lstr3_Click_AnalogKey_STM+16
0x16C0	0x0020 ;?ICS?lstr3_Click_AnalogKey_STM+20
; end of ?ICS?lstr3_Click_AnalogKey_STM
;__analogkey_driver.c,0 :: ?ICS__analogkey_driver__maxADC [2]
0x16C2	0x0400 ;?ICS__analogkey_driver__maxADC+0
; end of ?ICS__analogkey_driver__maxADC
;,0 :: _initBlock_9 [17]
; Containing: ?ICS__analogkey_driver__prec [1]
;             APBAHBPrescTable [16]
0x16C4	0x00000033 ;_initBlock_9+0 : ?ICS__analogkey_driver__prec at 0x16C4 : APBAHBPrescTable at 0x16C5
0x16C8	0x03020100 ;_initBlock_9+4
0x16CC	0x03020104 ;_initBlock_9+8
0x16D0	0x08070604 ;_initBlock_9+12
0x16D4	0x09 ;_initBlock_9+16
; end of _initBlock_9
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [12]    _Get_Fosc_kHz
0x03DC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0474     [168]    _RCC_GetClocksFrequency
0x051C     [272]    _GPIO_Alternate_Function_Enable
0x0630      [24]    _Delay_1us
0x0648      [30]    __Lib_UART_123_45_UARTx_Write
0x0668     [150]    __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
0x0700     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0944      [28]    _UART3_Write
0x0960      [28]    _UART1_Write
0x097C      [28]    _UART2_Write
0x0998      [28]    _UART5_Write
0x09B4      [28]    _UART4_Write
0x09D0      [24]    _GPIO_Analog_Input
0x09E8      [28]    _ADC1_Get_Sample
0x0A04     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x0B2C      [40]    _UART1_Init_Advanced
0x0B54      [40]    _UART2_Init_Advanced
0x0B7C      [40]    _UART3_Init_Advanced
0x0BA4      [56]    easymx_v7_STM32F107VC__log_init1
0x0BDC      [52]    _ADC1_Init
0x0C10     [288]    _ADC_Set_Input_Channel
0x0D30      [56]    _ADC1_Read
0x0D68       [2]    __analogkey_driver_hal_gpioMap
0x0D6C      [32]    easymx_v7_STM32F107VC__log_write
0x0D8C      [56]    easymx_v7_STM32F107VC__log_initUartA
0x0DC4      [56]    easymx_v7_STM32F107VC__log_initUartB
0x0DFC      [80]    _WordToStr
0x0E4C      [56]    easymx_v7_STM32F107VC__log_init2
0x0E84     [110]    _IntToStr
0x0EF4      [20]    _analogkey_adcRead
0x0F08      [24]    _Delay_10ms
0x0F20     [348]    _analogkey_getKey
0x107C      [18]    _analogkey_adcInit
0x1090      [44]    _analogkey_setResolution
0x10C0      [24]    _Delay_100ms
0x10D8      [18]    _analogkey_gpioDriverInit
0x10EC      [22]    _analogkey_adcSetInputChannel
0x1104      [70]    _mikrobus_logInit
0x114C     [112]    _mikrobus_logWrite
0x11BC      [56]    _applicationInit
0x11F4     [108]    __Lib_System_105_107_SystemClockSetDefault
0x1260     [136]    _applicationTask
0x12E8      [40]    _systemInit
0x1310      [58]    ___FillZeros
0x134C      [20]    ___CC2DW
0x1360       [8]    ___GenExcept
0x1368      [20]    __Lib_System_105_107_InitialSetUpFosc
0x137C      [32]    _main
0x139C     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [20]    ?lstr2_Click_AnalogKey_STM
0x20000014      [20]    ?lstr1_Click_AnalogKey_STM
0x20000028      [22]    ?lstr3_Click_AnalogKey_STM
0x2000003E       [2]    __analogkey_driver__maxADC
0x20000040       [1]    __analogkey_driver__prec
0x20000044       [4]    _logger
0x20000048       [4]    _ADC_Get_Sample_Ptr
0x2000004C       [4]    ___System_CLOCK_IN_KHZ
0x20000050       [4]    _UART_Wr_Ptr
0x20000054       [4]    _UART_Rd_Ptr
0x20000058       [4]    _UART_Rdy_Ptr
0x2000005C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x062C       [4]    __Lib_System_105_107_ADCPrescTable
0x14E0     [108]    __GPIO_MODULE_USART2_PD56
0x154C     [108]    __GPIO_MODULE_USART3_PD89
0x15B8     [108]    __GPIO_MODULE_USART1_PA9_10
0x1624      [96]    __MIKROBUS1_GPIO
0x1684      [20]    ?ICS?lstr2_Click_AnalogKey_STM
0x1698      [20]    ?ICS?lstr1_Click_AnalogKey_STM
0x16AC      [22]    ?ICS?lstr3_Click_AnalogKey_STM
0x16C2       [2]    ?ICS__analogkey_driver__maxADC
0x16C4       [1]    ?ICS__analogkey_driver__prec
0x16C5      [16]    __Lib_System_105_107_APBAHBPrescTable
