{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "f7e32c973768d9ab3e4ab53a101462104633975c36bad0b0e9eafcee174c4836de7026d385983b9ee35f66ab60790453c1f4da5b2ea153d9cb7ebd0bd653147c",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_CgraTemplateRTL",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNSIGNED",
        "UNOPTFLAT",
        "WIDTH",
        "WIDTHCONCAT",
        "ALWCOMBORDER",
        "CMPCONST"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}