// Seed: 3701080278
module module_0 (
    output uwire id_0,
    output wand  id_1
);
endmodule
module module_1 #(
    parameter id_11 = 32'd78,
    parameter id_17 = 32'd97
) (
    output uwire id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    output wand id_6,
    input supply0 id_7,
    output tri id_8,
    output wor id_9,
    output supply1 id_10,
    input supply1 _id_11,
    input wand id_12,
    output supply0 id_13,
    output tri0 id_14,
    input supply0 id_15
);
  assign id_13 = -1'b0;
  logic _id_17, id_18 = id_1;
  logic id_19;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  assign modCall_1.id_0 = 0;
  wire [id_17 : id_11] id_20;
endmodule
