// Seed: 3952552050
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wire id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    output uwire id_11
);
  assign id_6 = 1 & 1;
  assign id_5 = 1;
  module_0 modCall_1 ();
endprogram
module module_2 (
    id_1
);
  input wire id_1;
  final begin : LABEL_0
    return id_1 ? 1 && -1 : 1;
  end
  module_0 modCall_1 ();
endmodule
