# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 89
attribute \src "dut.sv:1.1-38.10"
attribute \top 1
module \gen_test1
  wire $auto$rtlil.cc:2964:ReduceXor$66
  wire $auto$rtlil.cc:2964:ReduceXor$68
  wire $auto$rtlil.cc:2964:ReduceXor$70
  wire $auto$rtlil.cc:2964:ReduceXor$72
  wire $auto$rtlil.cc:2964:ReduceXor$74
  wire $auto$rtlil.cc:2964:ReduceXor$76
  wire $auto$rtlil.cc:2964:ReduceXor$78
  wire $auto$rtlil.cc:2964:ReduceXor$80
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  wire \gen1[0].and_wire
  wire \gen1[0].or_wire
  wire \gen1[1].and_wire
  wire \gen1[1].or_wire
  wire \gen1[2].and_wire
  wire \gen1[2].or_wire
  wire \gen1[3].and_wire
  wire \gen1[3].or_wire
  wire \gen1[4].and_wire
  wire \gen1[4].or_wire
  wire \gen1[5].and_wire
  wire \gen1[5].or_wire
  wire \gen1[6].and_wire
  wire \gen1[6].or_wire
  wire \gen1[7].and_wire
  wire \gen1[7].or_wire
  wire \gen3[0].gen4[0].tmpbuf
  wire \gen3[0].gen4[1].tmpbuf
  wire \gen3[0].gen4[2].tmpbuf
  wire \gen3[0].gen4[3].tmpbuf
  wire \gen3[0].gen4[4].tmpbuf
  wire width 5 \gen3[0].tmp2
  wire \gen3[1].gen4[0].tmpbuf
  wire \gen3[1].gen4[1].tmpbuf
  wire \gen3[1].gen4[2].tmpbuf
  wire \gen3[1].gen4[3].tmpbuf
  wire \gen3[1].gen4[4].tmpbuf
  wire width 5 \gen3[1].tmp2
  wire \gen3[2].gen4[0].tmpbuf
  wire \gen3[2].gen4[1].tmpbuf
  wire \gen3[2].gen4[2].tmpbuf
  wire \gen3[2].gen4[3].tmpbuf
  wire \gen3[2].gen4[4].tmpbuf
  wire width 5 \gen3[2].tmp2
  wire \gen3[3].gen4[0].tmpbuf
  wire \gen3[3].gen4[1].tmpbuf
  wire \gen3[3].gen4[2].tmpbuf
  wire \gen3[3].gen4[3].tmpbuf
  wire \gen3[3].gen4[4].tmpbuf
  wire width 5 \gen3[3].tmp2
  wire \gen3[4].gen4[0].tmpbuf
  wire \gen3[4].gen4[1].tmpbuf
  wire \gen3[4].gen4[2].tmpbuf
  wire \gen3[4].gen4[3].tmpbuf
  wire \gen3[4].gen4[4].tmpbuf
  wire width 5 \gen3[4].tmp2
  wire \gen3[5].gen4[0].tmpbuf
  wire \gen3[5].gen4[1].tmpbuf
  wire \gen3[5].gen4[2].tmpbuf
  wire \gen3[5].gen4[3].tmpbuf
  wire \gen3[5].gen4[4].tmpbuf
  wire width 5 \gen3[5].tmp2
  wire \gen3[6].gen4[0].tmpbuf
  wire \gen3[6].gen4[1].tmpbuf
  wire \gen3[6].gen4[2].tmpbuf
  wire \gen3[6].gen4[3].tmpbuf
  wire \gen3[6].gen4[4].tmpbuf
  wire width 5 \gen3[6].tmp2
  wire \gen3[7].gen4[0].tmpbuf
  wire \gen3[7].gen4[1].tmpbuf
  wire \gen3[7].gen4[2].tmpbuf
  wire \gen3[7].gen4[3].tmpbuf
  wire \gen3[7].gen4[4].tmpbuf
  wire width 5 \gen3[7].tmp2
  attribute \src "dut.sv:8.13-8.17"
  wire width 16 \tmp1
  attribute \src "dut.sv:1.29-1.30"
  wire width 8 output 4 \y
  cell $and $auto$expression.cpp:502:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y \gen1[0].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y \gen1[2].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y \gen1[3].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y \gen1[4].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y \gen1[5].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y \gen1[6].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y \gen1[7].and_wire
  end
  cell $and $auto$expression.cpp:502:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y \gen1[1].and_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y \gen1[1].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y \gen1[2].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y \gen1[3].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y \gen1[0].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y \gen1[4].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y \gen1[5].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y \gen1[6].or_wire
  end
  cell $or $auto$expression.cpp:506:import_operation$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y \gen1[7].or_wire
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire \gen1[0].and_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$66
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire \gen1[1].or_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$68
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$70
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$72
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$74
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$76
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[6].or_wire \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$78
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[7].and_wire \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$80
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$81
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$66
    connect \Q \y [0]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$82
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$68
    connect \Q \y [1]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$83
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$70
    connect \Q \y [2]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$84
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$72
    connect \Q \y [3]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$85
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$74
    connect \Q \y [4]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$86
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$76
    connect \Q \y [5]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$87
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$78
    connect \Q \y [6]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$88
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2964:ReduceXor$80
    connect \Q \y [7]
  end
  connect \gen3[0].gen4[0].tmpbuf \gen1[0].and_wire
  connect \gen3[0].gen4[1].tmpbuf \gen1[2].and_wire
  connect \gen3[0].gen4[2].tmpbuf \gen1[4].and_wire
  connect \gen3[0].gen4[3].tmpbuf \gen1[6].and_wire
  connect \gen3[0].gen4[4].tmpbuf \gen1[0].or_wire
  connect \gen3[0].tmp2 { \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire \gen1[0].and_wire }
  connect \gen3[1].gen4[0].tmpbuf \gen1[1].or_wire
  connect \gen3[1].gen4[1].tmpbuf \gen1[3].or_wire
  connect \gen3[1].gen4[2].tmpbuf \gen1[5].or_wire
  connect \gen3[1].gen4[3].tmpbuf \gen1[7].or_wire
  connect \gen3[1].gen4[4].tmpbuf \gen1[1].and_wire
  connect \gen3[1].tmp2 { \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire \gen1[1].or_wire }
  connect \gen3[2].gen4[0].tmpbuf \gen1[2].and_wire
  connect \gen3[2].gen4[1].tmpbuf \gen1[4].and_wire
  connect \gen3[2].gen4[2].tmpbuf \gen1[6].and_wire
  connect \gen3[2].gen4[3].tmpbuf \gen1[0].or_wire
  connect \gen3[2].gen4[4].tmpbuf \gen1[2].or_wire
  connect \gen3[2].tmp2 { \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire }
  connect \gen3[3].gen4[0].tmpbuf \gen1[3].or_wire
  connect \gen3[3].gen4[1].tmpbuf \gen1[5].or_wire
  connect \gen3[3].gen4[2].tmpbuf \gen1[7].or_wire
  connect \gen3[3].gen4[3].tmpbuf \gen1[1].and_wire
  connect \gen3[3].gen4[4].tmpbuf \gen1[3].and_wire
  connect \gen3[3].tmp2 { \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire }
  connect \gen3[4].gen4[0].tmpbuf \gen1[4].and_wire
  connect \gen3[4].gen4[1].tmpbuf \gen1[6].and_wire
  connect \gen3[4].gen4[2].tmpbuf \gen1[0].or_wire
  connect \gen3[4].gen4[3].tmpbuf \gen1[2].or_wire
  connect \gen3[4].gen4[4].tmpbuf \gen1[4].or_wire
  connect \gen3[4].tmp2 { \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire }
  connect \gen3[5].gen4[0].tmpbuf \gen1[5].or_wire
  connect \gen3[5].gen4[1].tmpbuf \gen1[7].or_wire
  connect \gen3[5].gen4[2].tmpbuf \gen1[1].and_wire
  connect \gen3[5].gen4[3].tmpbuf \gen1[3].and_wire
  connect \gen3[5].gen4[4].tmpbuf \gen1[5].and_wire
  connect \gen3[5].tmp2 { \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire }
  connect \gen3[6].gen4[0].tmpbuf \gen1[6].and_wire
  connect \gen3[6].gen4[1].tmpbuf \gen1[0].or_wire
  connect \gen3[6].gen4[2].tmpbuf \gen1[2].or_wire
  connect \gen3[6].gen4[3].tmpbuf \gen1[4].or_wire
  connect \gen3[6].gen4[4].tmpbuf \gen1[6].or_wire
  connect \gen3[6].tmp2 { \gen1[6].or_wire \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire }
  connect \gen3[7].gen4[0].tmpbuf \gen1[7].or_wire
  connect \gen3[7].gen4[1].tmpbuf \gen1[1].and_wire
  connect \gen3[7].gen4[2].tmpbuf \gen1[3].and_wire
  connect \gen3[7].gen4[3].tmpbuf \gen1[5].and_wire
  connect \gen3[7].gen4[4].tmpbuf \gen1[7].and_wire
  connect \gen3[7].tmp2 { \gen1[7].and_wire \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire }
  connect \tmp1 { \gen1[7].and_wire \gen1[6].or_wire \gen1[5].and_wire \gen1[4].or_wire \gen1[3].and_wire \gen1[2].or_wire \gen1[1].and_wire \gen1[0].or_wire \gen1[7].or_wire \gen1[6].and_wire \gen1[5].or_wire \gen1[4].and_wire \gen1[3].or_wire \gen1[2].and_wire \gen1[1].or_wire \gen1[0].and_wire }
end
