#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 09 18:41:32 2017
# Process ID: 212
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.runs/desig1_ilmb_bram_if_cntlr_0_synth_1
# Command line: vivado.exe -log desig1_ilmb_bram_if_cntlr_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source desig1_ilmb_bram_if_cntlr_0.tcl
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.runs/desig1_ilmb_bram_if_cntlr_0_synth_1/desig1_ilmb_bram_if_cntlr_0.vds
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.runs/desig1_ilmb_bram_if_cntlr_0_synth_1\vivado.jou
#-----------------------------------------------------------
source desig1_ilmb_bram_if_cntlr_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 291.910 ; gain = 81.762
INFO: [Synth 8-638] synthesizing module 'desig1_ilmb_bram_if_cntlr_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_ilmb_bram_if_cntlr_0/synth/desig1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'desig1_ilmb_bram_if_cntlr_0' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_ilmb_bram_if_cntlr_0/synth/desig1_ilmb_bram_if_cntlr_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 331.242 ; gain = 121.094
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 331.242 ; gain = 121.094
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 613.059 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 613.059 ; gain = 402.910
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 625.074 ; gain = 409.734
