============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:13:18 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (232 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P1[63]
          Clock: (R) VCLK
       Endpoint: (F) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     402                  
             Slack:=     232                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_64_1 
  output_delay             133             counter.sdc_line_14      

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[63]         -       -     R     (arrival)      1  0.3     0     0     533    (-,-) 
  g59921__5953/Y -       A->Y  F     XNOR2X1        1  0.5     8    42     576    (-,-) 
  g59916__2391/Y -       B->Y  R     XNOR2X1        1  0.7     9    36     611    (-,-) 
  g59654__1474/S -       CI->S F     ADDFX1         2  0.5    10    60     671    (-,-) 
  g59401__5019/Y -       B->Y  R     XNOR2X1        1  0.6     8    35     707    (-,-) 
  g59396__5795/Y -       B->Y  F     XNOR2X1        1  1.0    11    32     739    (-,-) 
  g59263__2900/S -       B->S  R     ADDFX1         2  0.6    10    66     805    (-,-) 
  g59137__7114/Y -       B->Y  F     XNOR2X1        1  0.5     8    31     836    (-,-) 
  g59134__1786/Y -       B->Y  R     XNOR2X1        1  1.1    11    37     873    (-,-) 
  g59062__8780/S -       B->S  F     ADDFX1         1  0.0     7    62     935    (-,-) 
  SUM[63]        -       -     F     (port)         -    -     -     0     935    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (246 ps) Late External Delay Assertion at pin SUM[2]
          Group: I2O
     Startpoint: (F) P1[2]
          Clock: (R) VCLK
       Endpoint: (R) SUM[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     387                  
             Slack:=     246                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_125_1  
  output_delay             133             counter.sdc_line_14_3002_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[2]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g59862__1474/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g59556__7344/S -       CI->S F     ADDFX1         2  1.0    14    62     660    (-,-) 
  g59281__6083/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g59153__3772/S -       CI->S F     ADDFX1         2  1.0    14    62     789    (-,-) 
  g59083__4547/S -       B->S  R     ADDFX1         2  0.9    12    68     856    (-,-) 
  g59070__2683/Y -       B->Y  F     XNOR2X1        1  0.5     8    31     888    (-,-) 
  g59061__9682/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     920    (-,-) 
  SUM[2]         -       -     R     (port)         -    -     -     0     920    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (251 ps) Late External Delay Assertion at pin SUM[3]
          Group: I2O
     Startpoint: (R) P4[3]
          Clock: (R) VCLK
       Endpoint: (R) SUM[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_316_1  
  output_delay             133             counter.sdc_line_14_3001_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[3]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59687__1840/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59588__2250/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59372__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59229__4296/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59082__5019/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59025__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[3]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (251 ps) Late External Delay Assertion at pin SUM[4]
          Group: I2O
     Startpoint: (R) P4[4]
          Clock: (R) VCLK
       Endpoint: (R) SUM[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_315_1  
  output_delay             133             counter.sdc_line_14_3000_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[4]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59785__7675/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59550__4296/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59356__5795/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59225__7344/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59115__1474/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59060__6877/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[4]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (251 ps) Late External Delay Assertion at pin SUM[5]
          Group: I2O
     Startpoint: (R) P8[5]
          Clock: (R) VCLK
       Endpoint: (R) SUM[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_570_1  
  output_delay             133             counter.sdc_line_14_2999_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[5]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59669__1309/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59438__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59358__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59228__8780/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59132__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59068__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[5]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (251 ps) Late External Delay Assertion at pin SUM[6]
          Group: I2O
     Startpoint: (R) P8[6]
          Clock: (R) VCLK
       Endpoint: (R) SUM[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_569_1  
  output_delay             133             counter.sdc_line_14_2998_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[6]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59737__1474/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59541__4547/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59354__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59223__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59131__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59069__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[6]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (251 ps) Late External Delay Assertion at pin SUM[7]
          Group: I2O
     Startpoint: (R) P4[7]
          Clock: (R) VCLK
       Endpoint: (R) SUM[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_312_1  
  output_delay             133             counter.sdc_line_14_2997_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[7]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59784__2703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59530__2683/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59343__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59215__6877/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59113__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59059__4296/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[7]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (251 ps) Late External Delay Assertion at pin SUM[8]
          Group: I2O
     Startpoint: (R) P4[8]
          Clock: (R) VCLK
       Endpoint: (R) SUM[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_311_1  
  output_delay             133             counter.sdc_line_14_2996_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[8]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59825__1309/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59523__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59344__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59210__4296/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59112__9906/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59058__8780/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[8]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (251 ps) Late External Delay Assertion at pin SUM[9]
          Group: I2O
     Startpoint: (R) P8[9]
          Clock: (R) VCLK
       Endpoint: (R) SUM[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_566_1  
  output_delay             133             counter.sdc_line_14_2995_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[9]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59732__3772/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59520__7118/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59346__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59214__1309/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59130__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59067__9906/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[9]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (251 ps) Late External Delay Assertion at pin SUM[10]
          Group: I2O
     Startpoint: (R) P8[10]
          Clock: (R) VCLK
       Endpoint: (R) SUM[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_565_1  
  output_delay             133             counter.sdc_line_14_2994_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[10]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59813__7114/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59513__2250/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59342__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59208__1857/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59110__5795/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59057__1857/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[10]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (251 ps) Late External Delay Assertion at pin SUM[11]
          Group: I2O
     Startpoint: (R) P8[11]
          Clock: (R) VCLK
       Endpoint: (R) SUM[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_564_1  
  output_delay             133             counter.sdc_line_14_2993_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[11]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59852__1786/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59506__2703/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59337__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59205__2703/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59107__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59056__5019/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[11]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (251 ps) Late External Delay Assertion at pin SUM[12]
          Group: I2O
     Startpoint: (R) P8[12]
          Clock: (R) VCLK
       Endpoint: (R) SUM[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_563_1  
  output_delay             133             counter.sdc_line_14_2992_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[12]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59707__1840/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59499__4296/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59336__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59202__4296/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59106__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59055__5703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[12]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (251 ps) Late External Delay Assertion at pin SUM[13]
          Group: I2O
     Startpoint: (R) P0[13]
          Clock: (R) VCLK
       Endpoint: (R) SUM[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_2991_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[13]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59782__8780/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59477__6877/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59274__8757/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59146__2900/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59081__7114/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59024__1840/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[13]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (251 ps) Late External Delay Assertion at pin SUM[14]
          Group: I2O
     Startpoint: (R) P8[14]
          Clock: (R) VCLK
       Endpoint: (R) SUM[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_561_1  
  output_delay             133             counter.sdc_line_14_2990_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[14]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59756__1840/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59480__7118/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59328__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59196__2703/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59103__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59054__7344/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[14]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (251 ps) Late External Delay Assertion at pin SUM[15]
          Group: I2O
     Startpoint: (R) P4[15]
          Clock: (R) VCLK
       Endpoint: (R) SUM[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_304_1  
  output_delay             133             counter.sdc_line_14_2989_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[15]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59762__8757/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59466__1857/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59324__3772/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59190__5953/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59080__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59023__5795/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[15]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (251 ps) Late External Delay Assertion at pin SUM[16]
          Group: I2O
     Startpoint: (R) P0[16]
          Clock: (R) VCLK
       Endpoint: (R) SUM[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_47_1   
  output_delay             133             counter.sdc_line_14_2988_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[16]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59823__1857/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59452__6877/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59270__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59143__8780/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59079__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59022__6083/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[16]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (251 ps) Late External Delay Assertion at pin SUM[17]
          Group: I2O
     Startpoint: (R) P8[17]
          Clock: (R) VCLK
       Endpoint: (R) SUM[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_558_1  
  output_delay             133             counter.sdc_line_14_2987_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[17]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59767__4547/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59455__8757/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59322__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59189__1786/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59100__3772/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59053__2703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[17]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (251 ps) Late External Delay Assertion at pin SUM[18]
          Group: I2O
     Startpoint: (R) P0[18]
          Clock: (R) VCLK
       Endpoint: (R) SUM[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_45_1   
  output_delay             133             counter.sdc_line_14_2986_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[18]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59792__1857/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59436__5266/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59269__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59142__5019/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59078__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59021__6083/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[18]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (251 ps) Late External Delay Assertion at pin SUM[19]
          Group: I2O
     Startpoint: (R) P4[19]
          Clock: (R) VCLK
       Endpoint: (R) SUM[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_300_1  
  output_delay             133             counter.sdc_line_14_2985_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[19]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59806__2703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59435__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59310__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59177__8780/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59077__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59020__2250/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[19]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (251 ps) Late External Delay Assertion at pin SUM[20]
          Group: I2O
     Startpoint: (R) P4[20]
          Clock: (R) VCLK
       Endpoint: (R) SUM[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_299_1  
  output_delay             133             counter.sdc_line_14_2984_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[20]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59676__1786/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59426__6877/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59304__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59172__7344/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59097__7114/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59051__1840/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[20]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (251 ps) Late External Delay Assertion at pin SUM[21]
          Group: I2O
     Startpoint: (R) P4[21]
          Clock: (R) VCLK
       Endpoint: (R) SUM[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_298_1  
  output_delay             133             counter.sdc_line_14_2983_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[21]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59700__2703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59417__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59300__1474/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59170__2703/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59095__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59052__5266/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[21]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (251 ps) Late External Delay Assertion at pin SUM[22]
          Group: I2O
     Startpoint: (R) P8[22]
          Clock: (R) VCLK
       Endpoint: (R) SUM[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_553_1  
  output_delay             133             counter.sdc_line_14_2982_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[22]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59808__5703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59413__5953/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59301__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59171__5795/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59128__1474/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59066__7114/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[22]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (251 ps) Late External Delay Assertion at pin SUM[23]
          Group: I2O
     Startpoint: (R) P8[23]
          Clock: (R) VCLK
       Endpoint: (R) SUM[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_552_1  
  output_delay             133             counter.sdc_line_14_2981_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[23]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59910__2391/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59403__1474/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59298__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59169__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59127__9906/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59065__5703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[23]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (251 ps) Late External Delay Assertion at pin SUM[24]
          Group: I2O
     Startpoint: (R) P4[24]
          Clock: (R) VCLK
       Endpoint: (R) SUM[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_295_1  
  output_delay             133             counter.sdc_line_14_2980_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[24]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59897__1309/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59640__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59389__4296/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59259__5266/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59093__4296/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59050__5953/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[24]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (251 ps) Late External Delay Assertion at pin SUM[25]
          Group: I2O
     Startpoint: (R) P0[25]
          Clock: (R) VCLK
       Endpoint: (R) SUM[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_38_1   
  output_delay             133             counter.sdc_line_14_2979_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[25]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59877__7118/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59626__4296/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59290__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59160__7344/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59076__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59019__1786/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[25]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (251 ps) Late External Delay Assertion at pin SUM[26]
          Group: I2O
     Startpoint: (R) P4[26]
          Clock: (R) VCLK
       Endpoint: (R) SUM[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_293_1  
  output_delay             133             counter.sdc_line_14_2978_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[26]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59739__8780/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59624__8780/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59383__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59253__2900/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59091__2703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59018__8757/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[26]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (251 ps) Late External Delay Assertion at pin SUM[27]
          Group: I2O
     Startpoint: (R) P8[27]
          Clock: (R) VCLK
       Endpoint: (R) SUM[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_548_1  
  output_delay             133             counter.sdc_line_14_2977_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[27]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59871__5953/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59619__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59384__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59255__7118/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59125__5019/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59049__7118/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[27]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (251 ps) Late External Delay Assertion at pin SUM[28]
          Group: I2O
     Startpoint: (R) P4[28]
          Clock: (R) VCLK
       Endpoint: (R) SUM[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_291_1  
  output_delay             133             counter.sdc_line_14_2976_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[28]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59771__7114/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59607__4547/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59378__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59249__1474/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59090__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59017__7675/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[28]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (251 ps) Late External Delay Assertion at pin SUM[29]
          Group: I2O
     Startpoint: (R) P0[29]
          Clock: (R) VCLK
       Endpoint: (R) SUM[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2975_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[29]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59860__5266/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59587__5953/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59285__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59155__6877/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59089__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59016__2391/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[29]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (251 ps) Late External Delay Assertion at pin SUM[30]
          Group: I2O
     Startpoint: (R) P8[30]
          Clock: (R) VCLK
       Endpoint: (R) SUM[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_545_1  
  output_delay             133             counter.sdc_line_14_2974_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[30]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59733__2683/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59591__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59376__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59248__3772/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59122__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59048__2900/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[30]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (251 ps) Late External Delay Assertion at pin SUM[31]
          Group: I2O
     Startpoint: (R) P8[31]
          Clock: (R) VCLK
       Endpoint: (R) SUM[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_544_1  
  output_delay             133             counter.sdc_line_14_2973_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[31]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59772__2703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59580__9906/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59374__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59246__9906/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59120__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59047__6877/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[31]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (251 ps) Late External Delay Assertion at pin SUM[32]
          Group: I2O
     Startpoint: (R) P4[32]
          Clock: (R) VCLK
       Endpoint: (R) SUM[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_287_1  
  output_delay             133             counter.sdc_line_14_2972_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[32]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59666__9906/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59560__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59364__4547/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59236__7118/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59087__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59015__1309/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[32]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (251 ps) Late External Delay Assertion at pin SUM[33]
          Group: I2O
     Startpoint: (R) P8[33]
          Clock: (R) VCLK
       Endpoint: (R) SUM[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_542_1  
  output_delay             133             counter.sdc_line_14_2971_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[33]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59769__9682/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59584__7118/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59367__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59240__5266/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59119__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59045__2683/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[33]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (251 ps) Late External Delay Assertion at pin SUM[34]
          Group: I2O
     Startpoint: (R) P8[34]
          Clock: (R) VCLK
       Endpoint: (R) SUM[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_541_1  
  output_delay             133             counter.sdc_line_14_2970_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[34]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59888__1474/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59544__1309/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59360__9906/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59233__1309/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59117__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59043__9682/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[34]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (251 ps) Late External Delay Assertion at pin SUM[35]
          Group: I2O
     Startpoint: (R) P0[35]
          Clock: (R) VCLK
       Endpoint: (R) SUM[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_28_1   
  output_delay             133             counter.sdc_line_14_2969_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[35]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59861__5795/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59512__5019/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59279__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59151__1840/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59084__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59014__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[35]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (251 ps) Late External Delay Assertion at pin SUM[36]
          Group: I2O
     Startpoint: (R) P8[36]
          Clock: (R) VCLK
       Endpoint: (R) SUM[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_539_1  
  output_delay             133             counter.sdc_line_14_2968_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[36]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59777__6083/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59517__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59348__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59219__1786/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59111__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59044__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[36]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (251 ps) Late External Delay Assertion at pin SUM[37]
          Group: I2O
     Startpoint: (R) P4[37]
          Clock: (R) VCLK
       Endpoint: (R) SUM[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_282_1  
  output_delay             133             counter.sdc_line_14_2967_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[37]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59795__9682/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59492__7344/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59331__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59201__9906/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59109__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59042__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[37]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (251 ps) Late External Delay Assertion at pin SUM[38]
          Group: I2O
     Startpoint: (R) P8[38]
          Clock: (R) VCLK
       Endpoint: (R) SUM[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_537_1  
  output_delay             133             counter.sdc_line_14_2966_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[38]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59781__1857/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59485__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59333__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59204__6083/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59105__8757/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59041__4296/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[38]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (251 ps) Late External Delay Assertion at pin SUM[39]
          Group: I2O
     Startpoint: (R) P8[39]
          Clock: (R) VCLK
       Endpoint: (R) SUM[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_536_1  
  output_delay             133             counter.sdc_line_14_2965_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[39]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59768__2683/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59467__9906/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59329__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59198__7344/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59102__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59046__8780/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[39]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (251 ps) Late External Delay Assertion at pin SUM[40]
          Group: I2O
     Startpoint: (R) P8[40]
          Clock: (R) VCLK
       Endpoint: (R) SUM[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_535_1  
  output_delay             133             counter.sdc_line_14_2964_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[40]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59724__3772/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59450__2683/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59323__4296/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59192__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59101__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59040__9906/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[40]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (251 ps) Late External Delay Assertion at pin SUM[41]
          Group: I2O
     Startpoint: (R) P4[41]
          Clock: (R) VCLK
       Endpoint: (R) SUM[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_278_1  
  output_delay             133             counter.sdc_line_14_2963_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[41]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59738__7675/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59425__1309/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59306__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59176__9906/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59099__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59039__1857/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[41]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (251 ps) Late External Delay Assertion at pin SUM[42]
          Group: I2O
     Startpoint: (R) P8[42]
          Clock: (R) VCLK
       Endpoint: (R) SUM[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_533_1  
  output_delay             133             counter.sdc_line_14_2962_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[42]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59671__1857/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59419__1840/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59309__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59179__3772/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59098__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59038__5019/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[42]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (251 ps) Late External Delay Assertion at pin SUM[43]
          Group: I2O
     Startpoint: (R) P0[43]
          Clock: (R) VCLK
       Endpoint: (R) SUM[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_20_1   
  output_delay             133             counter.sdc_line_14_2961_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[43]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59811__5266/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59628__1474/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59291__4296/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59139__8780/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59075__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59013__7344/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[43]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (251 ps) Late External Delay Assertion at pin SUM[44]
          Group: I2O
     Startpoint: (R) P8[44]
          Clock: (R) VCLK
       Endpoint: (R) SUM[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_531_1  
  output_delay             133             counter.sdc_line_14_2960_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[44]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59713__2900/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59631__2683/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59394__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59168__2250/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59092__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59036__5795/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[44]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (251 ps) Late External Delay Assertion at pin SUM[45]
          Group: I2O
     Startpoint: (R) P0[45]
          Clock: (R) VCLK
       Endpoint: (R) SUM[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1   
  output_delay             133             counter.sdc_line_14_2959_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[45]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59896__2250/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59590__7114/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59287__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59157__1786/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59074__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59012__2703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[45]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (251 ps) Late External Delay Assertion at pin SUM[46]
          Group: I2O
     Startpoint: (R) P0[46]
          Clock: (R) VCLK
       Endpoint: (R) SUM[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_17_1   
  output_delay             133             counter.sdc_line_14_2958_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[46]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59858__9906/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59561__2703/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59283__5795/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59156__7675/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59088__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59011__2250/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[46]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 47: MET (251 ps) Late External Delay Assertion at pin SUM[47]
          Group: I2O
     Startpoint: (R) P8[47]
          Clock: (R) VCLK
       Endpoint: (R) SUM[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_528_1  
  output_delay             133             counter.sdc_line_14_2957_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[47]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59849__1786/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59574__9682/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59375__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59251__2683/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59121__8757/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59035__5266/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[47]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (251 ps) Late External Delay Assertion at pin SUM[48]
          Group: I2O
     Startpoint: (R) P8[48]
          Clock: (R) VCLK
       Endpoint: (R) SUM[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_527_1  
  output_delay             133             counter.sdc_line_14_2956_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[48]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59799__2391/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59551__8757/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59370__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59245__5019/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59133__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59064__7114/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[48]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 49: MET (251 ps) Late External Delay Assertion at pin SUM[49]
          Group: I2O
     Startpoint: (R) P8[49]
          Clock: (R) VCLK
       Endpoint: (R) SUM[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_526_1  
  output_delay             133             counter.sdc_line_14_2955_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[49]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59884__6877/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59527__1309/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59359__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59239__5703/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59116__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59032__5953/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[49]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 50: MET (251 ps) Late External Delay Assertion at pin SUM[50]
          Group: I2O
     Startpoint: (R) P8[50]
          Clock: (R) VCLK
       Endpoint: (R) SUM[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_525_1  
  output_delay             133             counter.sdc_line_14_2954_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[50]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59663__2703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59495__5019/S -       CI->S R     ADDFX1         2  1.1    13    64     661    (-,-) 
  g59345__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59224__5795/S -       CI->S R     ADDFX1         2  1.1    13    64     790    (-,-) 
  g59114__3772/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59031__1786/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[50]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------

