INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/csi2_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi2_parser'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/lane_align.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lane_align'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/lane_merge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lane_merge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/csi_to_axis_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi_to_axis_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/sim/csi_to_axis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi_to_axis_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/phy_clock_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phy_clock_system'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/line_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'line_if'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.ip_user_files/ipstatic/hdl/csi2_d_phy_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi2_d_phy_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/sim/csi2_d_phy_rx_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'csi2_d_phy_rx_0'
