{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624729695642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729695642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:18:15 2021 " "Processing started: Sat Jun 26 22:18:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729695642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729695642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPMULT2 -c FPMULT2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729695642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624729695939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624729695939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saeed/desktop/logiccircuitdesign/projects/project6/fpmult2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saeed/desktop/logiccircuitdesign/projects/project6/fpmult2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPMULT2 " "Found entity 1: FPMULT2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624729701845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPMULT2 " "Elaborating entity \"FPMULT2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624729701881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(79) " "Verilog HDL assignment warning at FPMULT2.v(79): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(80) " "Verilog HDL assignment warning at FPMULT2.v(80): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(130) " "Verilog HDL assignment warning at FPMULT2.v(130): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(136) " "Verilog HDL assignment warning at FPMULT2.v(136): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(150) " "Verilog HDL assignment warning at FPMULT2.v(150): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(159) " "Verilog HDL assignment warning at FPMULT2.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(165) " "Verilog HDL assignment warning at FPMULT2.v(165): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(180) " "Verilog HDL assignment warning at FPMULT2.v(180): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(192) " "Verilog HDL assignment warning at FPMULT2.v(192): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FPMULT2.v(203) " "Verilog HDL assignment warning at FPMULT2.v(203): truncated value with size 32 to match size of target (24)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(205) " "Verilog HDL assignment warning at FPMULT2.v(205): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPMULT2.v(213) " "Verilog HDL assignment warning at FPMULT2.v(213): truncated value with size 32 to match size of target (8)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FPMULT2.v(60) " "Verilog HDL Case Statement warning at FPMULT2.v(60): incomplete case statement has no default case item" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FPMULT2.v(60) " "Verilog HDL Case Statement information at FPMULT2.v(60): all case item expressions in this case statement are onehot" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Areg FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"Areg\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Breg FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_m FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"a_m\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_m FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"b_m\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701884 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_e FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"a_e\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_e FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"b_e\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_s FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"a_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_s FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"b_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_s FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_e FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z_e\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "product FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"product\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_m FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z_m\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guard FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"guard\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "round_bit FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"round_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sticky FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"sticky\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_output_z FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"s_output_z\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[0\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[1\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[2\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[3\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[4\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[5\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[6\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[7\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[8\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[9\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[10\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[11\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[12\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[13\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[14\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[15\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[16\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[17\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[18\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[19\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701885 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[20\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[21\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[22\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[23\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[24\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[25\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[26\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[27\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[28\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[29\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[30\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[31\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sticky FPMULT2.v(59) " "Inferred latch for \"sticky\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "round_bit FPMULT2.v(59) " "Inferred latch for \"round_bit\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guard FPMULT2.v(59) " "Inferred latch for \"guard\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[0\] FPMULT2.v(59) " "Inferred latch for \"z_m\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[1\] FPMULT2.v(59) " "Inferred latch for \"z_m\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[2\] FPMULT2.v(59) " "Inferred latch for \"z_m\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[3\] FPMULT2.v(59) " "Inferred latch for \"z_m\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[4\] FPMULT2.v(59) " "Inferred latch for \"z_m\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[5\] FPMULT2.v(59) " "Inferred latch for \"z_m\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[6\] FPMULT2.v(59) " "Inferred latch for \"z_m\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[7\] FPMULT2.v(59) " "Inferred latch for \"z_m\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[8\] FPMULT2.v(59) " "Inferred latch for \"z_m\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[9\] FPMULT2.v(59) " "Inferred latch for \"z_m\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[10\] FPMULT2.v(59) " "Inferred latch for \"z_m\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[11\] FPMULT2.v(59) " "Inferred latch for \"z_m\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[12\] FPMULT2.v(59) " "Inferred latch for \"z_m\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[13\] FPMULT2.v(59) " "Inferred latch for \"z_m\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[14\] FPMULT2.v(59) " "Inferred latch for \"z_m\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[15\] FPMULT2.v(59) " "Inferred latch for \"z_m\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[16\] FPMULT2.v(59) " "Inferred latch for \"z_m\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[17\] FPMULT2.v(59) " "Inferred latch for \"z_m\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[18\] FPMULT2.v(59) " "Inferred latch for \"z_m\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[19\] FPMULT2.v(59) " "Inferred latch for \"z_m\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[20\] FPMULT2.v(59) " "Inferred latch for \"z_m\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[21\] FPMULT2.v(59) " "Inferred latch for \"z_m\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701886 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[22\] FPMULT2.v(59) " "Inferred latch for \"z_m\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[23\] FPMULT2.v(59) " "Inferred latch for \"z_m\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[0\] FPMULT2.v(59) " "Inferred latch for \"product\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[1\] FPMULT2.v(59) " "Inferred latch for \"product\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[2\] FPMULT2.v(59) " "Inferred latch for \"product\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[3\] FPMULT2.v(59) " "Inferred latch for \"product\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[4\] FPMULT2.v(59) " "Inferred latch for \"product\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[5\] FPMULT2.v(59) " "Inferred latch for \"product\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[6\] FPMULT2.v(59) " "Inferred latch for \"product\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[7\] FPMULT2.v(59) " "Inferred latch for \"product\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[8\] FPMULT2.v(59) " "Inferred latch for \"product\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[9\] FPMULT2.v(59) " "Inferred latch for \"product\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[10\] FPMULT2.v(59) " "Inferred latch for \"product\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[11\] FPMULT2.v(59) " "Inferred latch for \"product\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[12\] FPMULT2.v(59) " "Inferred latch for \"product\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[13\] FPMULT2.v(59) " "Inferred latch for \"product\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[14\] FPMULT2.v(59) " "Inferred latch for \"product\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[15\] FPMULT2.v(59) " "Inferred latch for \"product\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[16\] FPMULT2.v(59) " "Inferred latch for \"product\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[17\] FPMULT2.v(59) " "Inferred latch for \"product\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[18\] FPMULT2.v(59) " "Inferred latch for \"product\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[19\] FPMULT2.v(59) " "Inferred latch for \"product\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[20\] FPMULT2.v(59) " "Inferred latch for \"product\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[21\] FPMULT2.v(59) " "Inferred latch for \"product\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[22\] FPMULT2.v(59) " "Inferred latch for \"product\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[23\] FPMULT2.v(59) " "Inferred latch for \"product\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[24\] FPMULT2.v(59) " "Inferred latch for \"product\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[25\] FPMULT2.v(59) " "Inferred latch for \"product\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[26\] FPMULT2.v(59) " "Inferred latch for \"product\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[27\] FPMULT2.v(59) " "Inferred latch for \"product\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[28\] FPMULT2.v(59) " "Inferred latch for \"product\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[29\] FPMULT2.v(59) " "Inferred latch for \"product\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[30\] FPMULT2.v(59) " "Inferred latch for \"product\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[31\] FPMULT2.v(59) " "Inferred latch for \"product\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[32\] FPMULT2.v(59) " "Inferred latch for \"product\[32\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[33\] FPMULT2.v(59) " "Inferred latch for \"product\[33\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[34\] FPMULT2.v(59) " "Inferred latch for \"product\[34\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[35\] FPMULT2.v(59) " "Inferred latch for \"product\[35\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701887 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[36\] FPMULT2.v(59) " "Inferred latch for \"product\[36\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[37\] FPMULT2.v(59) " "Inferred latch for \"product\[37\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[38\] FPMULT2.v(59) " "Inferred latch for \"product\[38\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[39\] FPMULT2.v(59) " "Inferred latch for \"product\[39\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[40\] FPMULT2.v(59) " "Inferred latch for \"product\[40\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[41\] FPMULT2.v(59) " "Inferred latch for \"product\[41\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[42\] FPMULT2.v(59) " "Inferred latch for \"product\[42\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[43\] FPMULT2.v(59) " "Inferred latch for \"product\[43\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[44\] FPMULT2.v(59) " "Inferred latch for \"product\[44\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[45\] FPMULT2.v(59) " "Inferred latch for \"product\[45\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[46\] FPMULT2.v(59) " "Inferred latch for \"product\[46\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[47\] FPMULT2.v(59) " "Inferred latch for \"product\[47\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[0\] FPMULT2.v(59) " "Inferred latch for \"z_e\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[1\] FPMULT2.v(59) " "Inferred latch for \"z_e\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[2\] FPMULT2.v(59) " "Inferred latch for \"z_e\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[3\] FPMULT2.v(59) " "Inferred latch for \"z_e\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[4\] FPMULT2.v(59) " "Inferred latch for \"z_e\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[5\] FPMULT2.v(59) " "Inferred latch for \"z_e\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[6\] FPMULT2.v(59) " "Inferred latch for \"z_e\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[7\] FPMULT2.v(59) " "Inferred latch for \"z_e\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[8\] FPMULT2.v(59) " "Inferred latch for \"z_e\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[9\] FPMULT2.v(59) " "Inferred latch for \"z_e\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_s FPMULT2.v(59) " "Inferred latch for \"z_s\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] FPMULT2.v(59) " "Inferred latch for \"z\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] FPMULT2.v(59) " "Inferred latch for \"z\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] FPMULT2.v(59) " "Inferred latch for \"z\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] FPMULT2.v(59) " "Inferred latch for \"z\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] FPMULT2.v(59) " "Inferred latch for \"z\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] FPMULT2.v(59) " "Inferred latch for \"z\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] FPMULT2.v(59) " "Inferred latch for \"z\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] FPMULT2.v(59) " "Inferred latch for \"z\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] FPMULT2.v(59) " "Inferred latch for \"z\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] FPMULT2.v(59) " "Inferred latch for \"z\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] FPMULT2.v(59) " "Inferred latch for \"z\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] FPMULT2.v(59) " "Inferred latch for \"z\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] FPMULT2.v(59) " "Inferred latch for \"z\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] FPMULT2.v(59) " "Inferred latch for \"z\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] FPMULT2.v(59) " "Inferred latch for \"z\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] FPMULT2.v(59) " "Inferred latch for \"z\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[16\] FPMULT2.v(59) " "Inferred latch for \"z\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[17\] FPMULT2.v(59) " "Inferred latch for \"z\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[18\] FPMULT2.v(59) " "Inferred latch for \"z\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[19\] FPMULT2.v(59) " "Inferred latch for \"z\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701888 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[20\] FPMULT2.v(59) " "Inferred latch for \"z\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[21\] FPMULT2.v(59) " "Inferred latch for \"z\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[22\] FPMULT2.v(59) " "Inferred latch for \"z\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[23\] FPMULT2.v(59) " "Inferred latch for \"z\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[24\] FPMULT2.v(59) " "Inferred latch for \"z\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[25\] FPMULT2.v(59) " "Inferred latch for \"z\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[26\] FPMULT2.v(59) " "Inferred latch for \"z\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[27\] FPMULT2.v(59) " "Inferred latch for \"z\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[28\] FPMULT2.v(59) " "Inferred latch for \"z\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[29\] FPMULT2.v(59) " "Inferred latch for \"z\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[30\] FPMULT2.v(59) " "Inferred latch for \"z\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[31\] FPMULT2.v(59) " "Inferred latch for \"z\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_s FPMULT2.v(59) " "Inferred latch for \"b_s\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_s FPMULT2.v(59) " "Inferred latch for \"a_s\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[0\] FPMULT2.v(59) " "Inferred latch for \"b_e\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[1\] FPMULT2.v(59) " "Inferred latch for \"b_e\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[2\] FPMULT2.v(59) " "Inferred latch for \"b_e\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[3\] FPMULT2.v(59) " "Inferred latch for \"b_e\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[4\] FPMULT2.v(59) " "Inferred latch for \"b_e\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[5\] FPMULT2.v(59) " "Inferred latch for \"b_e\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[6\] FPMULT2.v(59) " "Inferred latch for \"b_e\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[7\] FPMULT2.v(59) " "Inferred latch for \"b_e\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[8\] FPMULT2.v(59) " "Inferred latch for \"b_e\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[9\] FPMULT2.v(59) " "Inferred latch for \"b_e\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[0\] FPMULT2.v(59) " "Inferred latch for \"a_e\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[1\] FPMULT2.v(59) " "Inferred latch for \"a_e\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[2\] FPMULT2.v(59) " "Inferred latch for \"a_e\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[3\] FPMULT2.v(59) " "Inferred latch for \"a_e\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[4\] FPMULT2.v(59) " "Inferred latch for \"a_e\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[5\] FPMULT2.v(59) " "Inferred latch for \"a_e\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[6\] FPMULT2.v(59) " "Inferred latch for \"a_e\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[7\] FPMULT2.v(59) " "Inferred latch for \"a_e\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[8\] FPMULT2.v(59) " "Inferred latch for \"a_e\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[9\] FPMULT2.v(59) " "Inferred latch for \"a_e\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[0\] FPMULT2.v(59) " "Inferred latch for \"b_m\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[1\] FPMULT2.v(59) " "Inferred latch for \"b_m\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[2\] FPMULT2.v(59) " "Inferred latch for \"b_m\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[3\] FPMULT2.v(59) " "Inferred latch for \"b_m\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[4\] FPMULT2.v(59) " "Inferred latch for \"b_m\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[5\] FPMULT2.v(59) " "Inferred latch for \"b_m\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[6\] FPMULT2.v(59) " "Inferred latch for \"b_m\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[7\] FPMULT2.v(59) " "Inferred latch for \"b_m\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[8\] FPMULT2.v(59) " "Inferred latch for \"b_m\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[9\] FPMULT2.v(59) " "Inferred latch for \"b_m\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701889 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[10\] FPMULT2.v(59) " "Inferred latch for \"b_m\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[11\] FPMULT2.v(59) " "Inferred latch for \"b_m\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[12\] FPMULT2.v(59) " "Inferred latch for \"b_m\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[13\] FPMULT2.v(59) " "Inferred latch for \"b_m\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[14\] FPMULT2.v(59) " "Inferred latch for \"b_m\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[15\] FPMULT2.v(59) " "Inferred latch for \"b_m\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[16\] FPMULT2.v(59) " "Inferred latch for \"b_m\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[17\] FPMULT2.v(59) " "Inferred latch for \"b_m\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[18\] FPMULT2.v(59) " "Inferred latch for \"b_m\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[19\] FPMULT2.v(59) " "Inferred latch for \"b_m\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[20\] FPMULT2.v(59) " "Inferred latch for \"b_m\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[21\] FPMULT2.v(59) " "Inferred latch for \"b_m\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[22\] FPMULT2.v(59) " "Inferred latch for \"b_m\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[23\] FPMULT2.v(59) " "Inferred latch for \"b_m\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[0\] FPMULT2.v(59) " "Inferred latch for \"a_m\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[1\] FPMULT2.v(59) " "Inferred latch for \"a_m\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[2\] FPMULT2.v(59) " "Inferred latch for \"a_m\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[3\] FPMULT2.v(59) " "Inferred latch for \"a_m\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[4\] FPMULT2.v(59) " "Inferred latch for \"a_m\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[5\] FPMULT2.v(59) " "Inferred latch for \"a_m\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[6\] FPMULT2.v(59) " "Inferred latch for \"a_m\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[7\] FPMULT2.v(59) " "Inferred latch for \"a_m\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[8\] FPMULT2.v(59) " "Inferred latch for \"a_m\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[9\] FPMULT2.v(59) " "Inferred latch for \"a_m\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[10\] FPMULT2.v(59) " "Inferred latch for \"a_m\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[11\] FPMULT2.v(59) " "Inferred latch for \"a_m\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[12\] FPMULT2.v(59) " "Inferred latch for \"a_m\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[13\] FPMULT2.v(59) " "Inferred latch for \"a_m\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[14\] FPMULT2.v(59) " "Inferred latch for \"a_m\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[15\] FPMULT2.v(59) " "Inferred latch for \"a_m\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[16\] FPMULT2.v(59) " "Inferred latch for \"a_m\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[17\] FPMULT2.v(59) " "Inferred latch for \"a_m\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[18\] FPMULT2.v(59) " "Inferred latch for \"a_m\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[19\] FPMULT2.v(59) " "Inferred latch for \"a_m\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[20\] FPMULT2.v(59) " "Inferred latch for \"a_m\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[21\] FPMULT2.v(59) " "Inferred latch for \"a_m\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[22\] FPMULT2.v(59) " "Inferred latch for \"a_m\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[23\] FPMULT2.v(59) " "Inferred latch for \"a_m\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[0\] FPMULT2.v(59) " "Inferred latch for \"Breg\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[1\] FPMULT2.v(59) " "Inferred latch for \"Breg\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[2\] FPMULT2.v(59) " "Inferred latch for \"Breg\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[3\] FPMULT2.v(59) " "Inferred latch for \"Breg\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[4\] FPMULT2.v(59) " "Inferred latch for \"Breg\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[5\] FPMULT2.v(59) " "Inferred latch for \"Breg\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701890 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[6\] FPMULT2.v(59) " "Inferred latch for \"Breg\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[7\] FPMULT2.v(59) " "Inferred latch for \"Breg\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[8\] FPMULT2.v(59) " "Inferred latch for \"Breg\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[9\] FPMULT2.v(59) " "Inferred latch for \"Breg\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[10\] FPMULT2.v(59) " "Inferred latch for \"Breg\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[11\] FPMULT2.v(59) " "Inferred latch for \"Breg\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[12\] FPMULT2.v(59) " "Inferred latch for \"Breg\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[13\] FPMULT2.v(59) " "Inferred latch for \"Breg\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[14\] FPMULT2.v(59) " "Inferred latch for \"Breg\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[15\] FPMULT2.v(59) " "Inferred latch for \"Breg\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[16\] FPMULT2.v(59) " "Inferred latch for \"Breg\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[17\] FPMULT2.v(59) " "Inferred latch for \"Breg\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[18\] FPMULT2.v(59) " "Inferred latch for \"Breg\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[19\] FPMULT2.v(59) " "Inferred latch for \"Breg\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[20\] FPMULT2.v(59) " "Inferred latch for \"Breg\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[21\] FPMULT2.v(59) " "Inferred latch for \"Breg\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[22\] FPMULT2.v(59) " "Inferred latch for \"Breg\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[23\] FPMULT2.v(59) " "Inferred latch for \"Breg\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[24\] FPMULT2.v(59) " "Inferred latch for \"Breg\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[25\] FPMULT2.v(59) " "Inferred latch for \"Breg\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[26\] FPMULT2.v(59) " "Inferred latch for \"Breg\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[27\] FPMULT2.v(59) " "Inferred latch for \"Breg\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[28\] FPMULT2.v(59) " "Inferred latch for \"Breg\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[29\] FPMULT2.v(59) " "Inferred latch for \"Breg\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[30\] FPMULT2.v(59) " "Inferred latch for \"Breg\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[31\] FPMULT2.v(59) " "Inferred latch for \"Breg\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[0\] FPMULT2.v(59) " "Inferred latch for \"Areg\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[1\] FPMULT2.v(59) " "Inferred latch for \"Areg\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[2\] FPMULT2.v(59) " "Inferred latch for \"Areg\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[3\] FPMULT2.v(59) " "Inferred latch for \"Areg\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[4\] FPMULT2.v(59) " "Inferred latch for \"Areg\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[5\] FPMULT2.v(59) " "Inferred latch for \"Areg\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[6\] FPMULT2.v(59) " "Inferred latch for \"Areg\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[7\] FPMULT2.v(59) " "Inferred latch for \"Areg\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[8\] FPMULT2.v(59) " "Inferred latch for \"Areg\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[9\] FPMULT2.v(59) " "Inferred latch for \"Areg\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[10\] FPMULT2.v(59) " "Inferred latch for \"Areg\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[11\] FPMULT2.v(59) " "Inferred latch for \"Areg\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[12\] FPMULT2.v(59) " "Inferred latch for \"Areg\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[13\] FPMULT2.v(59) " "Inferred latch for \"Areg\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[14\] FPMULT2.v(59) " "Inferred latch for \"Areg\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[15\] FPMULT2.v(59) " "Inferred latch for \"Areg\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[16\] FPMULT2.v(59) " "Inferred latch for \"Areg\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701891 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[17\] FPMULT2.v(59) " "Inferred latch for \"Areg\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[18\] FPMULT2.v(59) " "Inferred latch for \"Areg\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[19\] FPMULT2.v(59) " "Inferred latch for \"Areg\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[20\] FPMULT2.v(59) " "Inferred latch for \"Areg\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[21\] FPMULT2.v(59) " "Inferred latch for \"Areg\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[22\] FPMULT2.v(59) " "Inferred latch for \"Areg\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[23\] FPMULT2.v(59) " "Inferred latch for \"Areg\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[24\] FPMULT2.v(59) " "Inferred latch for \"Areg\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[25\] FPMULT2.v(59) " "Inferred latch for \"Areg\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[26\] FPMULT2.v(59) " "Inferred latch for \"Areg\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[27\] FPMULT2.v(59) " "Inferred latch for \"Areg\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[28\] FPMULT2.v(59) " "Inferred latch for \"Areg\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[29\] FPMULT2.v(59) " "Inferred latch for \"Areg\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[30\] FPMULT2.v(59) " "Inferred latch for \"Areg\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[31\] FPMULT2.v(59) " "Inferred latch for \"Areg\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729701892 "|FPMULT2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../FPMULT2.v" "Mult0" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 166 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624729702166 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624729702166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624729702199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729702199 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624729702199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624729702234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729702234 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1624729702390 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1624729702390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[0\] " "Latch z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[1\] " "Latch z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[2\] " "Latch z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[3\] " "Latch z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[4\] " "Latch z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[5\] " "Latch z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[6\] " "Latch z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[7\] " "Latch z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[8\] " "Latch z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[9\] " "Latch z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[10\] " "Latch z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[11\] " "Latch z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702392 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[12\] " "Latch z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[13\] " "Latch z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[14\] " "Latch z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[15\] " "Latch z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[16\] " "Latch z\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[17\] " "Latch z\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[18\] " "Latch z\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[19\] " "Latch z\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[20\] " "Latch z\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[21\] " "Latch z\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[22\] " "Latch z\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[23\] " "Latch z\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[24\] " "Latch z\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[25\] " "Latch z\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[26\] " "Latch z\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[27\] " "Latch z\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702393 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[28\] " "Latch z\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[29\] " "Latch z\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[30\] " "Latch z\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[31\] " "Latch z\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[23\] " "Latch a_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.special_cases " "Ports D and ENA on the latch are fed by the same signal ps.special_cases" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[0\] " "Latch a_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[1\] " "Latch a_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[2\] " "Latch a_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[3\] " "Latch a_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[4\] " "Latch a_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[5\] " "Latch a_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[6\] " "Latch a_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[7\] " "Latch a_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[8\] " "Latch a_e\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[9\] " "Latch a_e\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[0\] " "Latch a_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702394 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[1\] " "Latch a_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[2\] " "Latch a_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[3\] " "Latch a_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[4\] " "Latch a_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[5\] " "Latch a_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[6\] " "Latch a_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[7\] " "Latch a_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[8\] " "Latch a_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[9\] " "Latch a_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[10\] " "Latch a_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[11\] " "Latch a_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[12\] " "Latch a_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[13\] " "Latch a_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[14\] " "Latch a_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[15\] " "Latch a_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[16\] " "Latch a_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[17\] " "Latch a_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702395 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[18\] " "Latch a_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[19\] " "Latch a_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[20\] " "Latch a_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[21\] " "Latch a_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[22\] " "Latch a_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[0\] " "Latch b_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[1\] " "Latch b_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[2\] " "Latch b_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[3\] " "Latch b_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[4\] " "Latch b_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[5\] " "Latch b_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[6\] " "Latch b_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[7\] " "Latch b_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[8\] " "Latch b_e\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[9\] " "Latch b_e\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[0\] " "Latch b_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[1\] " "Latch b_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[2\] " "Latch b_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702396 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[3\] " "Latch b_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[4\] " "Latch b_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[5\] " "Latch b_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[6\] " "Latch b_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[7\] " "Latch b_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[8\] " "Latch b_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[9\] " "Latch b_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[10\] " "Latch b_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[11\] " "Latch b_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[12\] " "Latch b_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[13\] " "Latch b_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[14\] " "Latch b_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[15\] " "Latch b_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[16\] " "Latch b_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[17\] " "Latch b_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[18\] " "Latch b_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[19\] " "Latch b_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702397 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[20\] " "Latch b_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[21\] " "Latch b_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[22\] " "Latch b_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[23\] " "Latch b_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.special_cases " "Ports D and ENA on the latch are fed by the same signal ps.special_cases" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[0\] " "Latch z_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[1\] " "Latch z_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z_m\[0\] " "Ports D and ENA on the latch are fed by the same signal z_m\[0\]" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[2\] " "Latch z_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[3\] " "Latch z_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[4\] " "Latch z_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[5\] " "Latch z_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[6\] " "Latch z_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[7\] " "Latch z_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[8\] " "Latch z_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[9\] " "Latch z_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[10\] " "Latch z_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[11\] " "Latch z_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[12\] " "Latch z_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702398 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[13\] " "Latch z_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[14\] " "Latch z_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[15\] " "Latch z_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[16\] " "Latch z_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[17\] " "Latch z_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[18\] " "Latch z_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[19\] " "Latch z_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[20\] " "Latch z_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[21\] " "Latch z_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[22\] " "Latch z_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z_m\[23\] " "Ports D and ENA on the latch are fed by the same signal z_m\[23\]" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[23\] " "Latch z_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guard " "Latch guard has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "round_bit " "Latch round_bit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702399 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sticky " "Latch sticky has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729702400 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729702400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624729702565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624729702948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624729703089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624729703089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624729703138 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624729703138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624729703138 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624729703138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624729703138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729703168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:18:23 2021 " "Processing ended: Sat Jun 26 22:18:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729703168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729703168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729703168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729703168 ""}
