<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3294" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3294{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3294{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3294{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3294{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t5_3294{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_3294{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_3294{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t8_3294{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3294{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#ta_3294{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3294{left:69px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_3294{left:69px;bottom:928px;}
#td_3294{left:95px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#te_3294{left:356px;bottom:932px;letter-spacing:-0.35px;word-spacing:-0.27px;}
#tf_3294{left:95px;bottom:915px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tg_3294{left:419px;bottom:922px;}
#th_3294{left:426px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3294{left:769px;bottom:922px;}
#tj_3294{left:776px;bottom:915px;}
#tk_3294{left:69px;bottom:889px;}
#tl_3294{left:95px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3294{left:393px;bottom:892px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#tn_3294{left:69px;bottom:868px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#to_3294{left:69px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tp_3294{left:556px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_3294{left:69px;bottom:834px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#tr_3294{left:69px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#ts_3294{left:69px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_3294{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3294{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3294{left:589px;bottom:766px;}
#tw_3294{left:69px;bottom:733px;}
#tx_3294{left:95px;bottom:736px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_3294{left:450px;bottom:736px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_3294{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-1px;}
#t10_3294{left:69px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_3294{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_3294{left:69px;bottom:644px;}
#t13_3294{left:95px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t14_3294{left:95px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t15_3294{left:95px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3294{left:95px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3294{left:95px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3294{left:69px;bottom:554px;}
#t19_3294{left:95px;bottom:558px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#t1a_3294{left:95px;bottom:541px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t1b_3294{left:95px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1c_3294{left:95px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_3294{left:95px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t1e_3294{left:95px;bottom:474px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1f_3294{left:95px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1g_3294{left:95px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1h_3294{left:69px;bottom:414px;}
#t1i_3294{left:95px;bottom:417px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t1j_3294{left:95px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_3294{left:95px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_3294{left:95px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1m_3294{left:95px;bottom:350px;letter-spacing:-0.14px;}
#t1n_3294{left:69px;bottom:323px;}
#t1o_3294{left:95px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_3294{left:95px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1q_3294{left:95px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1r_3294{left:69px;bottom:226px;letter-spacing:-0.14px;}
#t1s_3294{left:91px;bottom:226px;letter-spacing:-0.11px;}
#t1t_3294{left:69px;bottom:204px;letter-spacing:-0.13px;}
#t1u_3294{left:91px;bottom:204px;letter-spacing:-0.12px;}
#t1v_3294{left:91px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1w_3294{left:91px;bottom:171px;letter-spacing:-0.13px;}
#t1x_3294{left:91px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_3294{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1z_3294{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t20_3294{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3294{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3294{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3294{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3294{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3294{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3294{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3294{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3294" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3294Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3294" style="-webkit-user-select: none;"><object width="935" height="1210" data="3294/3294.svg" type="image/svg+xml" id="pdf3294" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3294" class="t s1_3294">9-18 </span><span id="t2_3294" class="t s1_3294">Vol. 3A </span>
<span id="t3_3294" class="t s2_3294">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3294" class="t s3_3294">that all operations that were started while the processor was in real-address mode are completed before the switch </span>
<span id="t5_3294" class="t s3_3294">to protected mode is made. </span>
<span id="t6_3294" class="t s3_3294">The concept of serializing instructions was introduced into the IA-32 architecture with the Pentium processor to </span>
<span id="t7_3294" class="t s3_3294">support parallel instruction execution. Serializing instructions have no meaning for the Intel486 and earlier proces- </span>
<span id="t8_3294" class="t s3_3294">sors that do not implement parallel instruction execution. </span>
<span id="t9_3294" class="t s3_3294">It is important to note that executing of serializing instructions on P6 and more recent processor families constrain </span>
<span id="ta_3294" class="t s3_3294">speculative execution because the results of speculatively executed instructions are discarded. The following </span>
<span id="tb_3294" class="t s3_3294">instructions are serializing instructions: </span>
<span id="tc_3294" class="t s4_3294">• </span><span id="td_3294" class="t s5_3294">Privileged serializing instructions </span><span id="te_3294" class="t s3_3294">— INVD, INVEPT, INVLPG, INVVPID, LGDT, LIDT, LLDT, LTR, MOV (to </span>
<span id="tf_3294" class="t s3_3294">control register, with the exception of MOV CR8 </span>
<span id="tg_3294" class="t s6_3294">5 </span>
<span id="th_3294" class="t s3_3294">), MOV (to debug register), WBINVD, and WRMSR </span>
<span id="ti_3294" class="t s6_3294">6 </span>
<span id="tj_3294" class="t s3_3294">. </span>
<span id="tk_3294" class="t s4_3294">• </span><span id="tl_3294" class="t s5_3294">Non-privileged serializing instructions </span><span id="tm_3294" class="t s3_3294">— CPUID, IRET, RSM, and SERIALIZE. </span>
<span id="tn_3294" class="t s3_3294">When the processor serializes instruction execution, it ensures that all pending memory transactions are completed </span>
<span id="to_3294" class="t s3_3294">(including writes stored in its store buffer) before it executes the next </span><span id="tp_3294" class="t s3_3294">instruction. Nothing can pass a serializing </span>
<span id="tq_3294" class="t s3_3294">instruction and a serializing instruction cannot pass any other instruction (read, write, instruction fetch, or I/O). For </span>
<span id="tr_3294" class="t s3_3294">example, CPUID can be executed at any privilege level to serialize instruction execution with no effect on program </span>
<span id="ts_3294" class="t s3_3294">flow, except that the EAX, EBX, ECX, and EDX registers are modified. </span>
<span id="tt_3294" class="t s3_3294">The following instructions are memory-ordering instructions, not serializing instructions. These drain the data </span>
<span id="tu_3294" class="t s3_3294">memory subsystem. They do not serialize the instruction execution stream: </span>
<span id="tv_3294" class="t s6_3294">7 </span>
<span id="tw_3294" class="t s4_3294">• </span><span id="tx_3294" class="t s5_3294">Non-privileged memory-ordering instructions </span><span id="ty_3294" class="t s3_3294">— SFENCE, LFENCE, and MFENCE. </span>
<span id="tz_3294" class="t s3_3294">The SFENCE, LFENCE, and MFENCE instructions provide more granularity in controlling the serialization of memory </span>
<span id="t10_3294" class="t s3_3294">loads and stores (see Section 9.2.5, “Strengthening or Weakening the Memory-Ordering Model”). </span>
<span id="t11_3294" class="t s3_3294">The following additional information is worth noting regarding serializing instructions: </span>
<span id="t12_3294" class="t s4_3294">• </span><span id="t13_3294" class="t s3_3294">The processor does not write back the contents of modified data in its data cache to external memory when it </span>
<span id="t14_3294" class="t s3_3294">serializes instruction execution. Software can force modified data to be written back by executing the WBINVD </span>
<span id="t15_3294" class="t s3_3294">instruction, which is a serializing instruction. The amount of time or cycles for WBINVD to complete will vary </span>
<span id="t16_3294" class="t s3_3294">due to the size of different cache hierarchies and other factors. As a consequence, the use of the WBINVD </span>
<span id="t17_3294" class="t s3_3294">instruction can have an impact on interrupt/event response time. </span>
<span id="t18_3294" class="t s4_3294">• </span><span id="t19_3294" class="t s3_3294">When an instruction is executed that enables or disables paging (that is, changes the PG flag in control register </span>
<span id="t1a_3294" class="t s3_3294">CR0), the instruction should be followed by a jump instruction. The target instruction of the jump instruction is </span>
<span id="t1b_3294" class="t s3_3294">fetched with the new setting of the PG flag (that is, paging is enabled or disabled), but the jump instruction </span>
<span id="t1c_3294" class="t s3_3294">itself is fetched with the previous setting. The Pentium 4, Intel Xeon, and P6 family processors do not require </span>
<span id="t1d_3294" class="t s3_3294">the jump operation following the move to register CR0 (because any use of the MOV instruction in a Pentium 4, </span>
<span id="t1e_3294" class="t s3_3294">Intel Xeon, or P6 family processor to write to CR0 is completely serializing). However, to maintain backwards </span>
<span id="t1f_3294" class="t s3_3294">and forward compatibility with code written to run on other IA-32 processors, it is recommended that the jump </span>
<span id="t1g_3294" class="t s3_3294">operation be performed. </span>
<span id="t1h_3294" class="t s4_3294">• </span><span id="t1i_3294" class="t s3_3294">Whenever an instruction is executed to change the contents of CR3 while paging is enabled, the next instruction </span>
<span id="t1j_3294" class="t s3_3294">is fetched using the translation tables that correspond to the new value of CR3. Therefore the next instruction </span>
<span id="t1k_3294" class="t s3_3294">and the sequentially following instructions should have a mapping based upon the new value of CR3. (Global </span>
<span id="t1l_3294" class="t s3_3294">entries in the TLBs are not invalidated, see Section 4.10.4, “Invalidation of TLBs and Paging-Structure </span>
<span id="t1m_3294" class="t s3_3294">Caches.”) </span>
<span id="t1n_3294" class="t s4_3294">• </span><span id="t1o_3294" class="t s3_3294">The Pentium processor and more recent processor families use branch-prediction techniques to improve </span>
<span id="t1p_3294" class="t s3_3294">performance by prefetching the destination of a branch instruction before the branch instruction is executed. </span>
<span id="t1q_3294" class="t s3_3294">Consequently, instruction execution is not deterministically serialized when a branch instruction is executed. </span>
<span id="t1r_3294" class="t s7_3294">5. </span><span id="t1s_3294" class="t s7_3294">MOV CR8 is not defined architecturally as a serializing instruction. </span>
<span id="t1t_3294" class="t s7_3294">6. </span><span id="t1u_3294" class="t s7_3294">An execution of WRMSR to any non-serializing MSR is not serializing. Non-serializing MSRs include the following: IA32_SPEC_CTRL </span>
<span id="t1v_3294" class="t s7_3294">MSR (MSR index 48H), IA32_PRED_CMD MSR (MSR index 49H), IA32_TSX_CTRL MSR (MSR index 122H), IA32_TSC_DEADLINE MSR </span>
<span id="t1w_3294" class="t s7_3294">(MSR index 6E0H), IA32_PKRS MSR (MSR index 6E1H), IA32_HWP_REQUEST MSR (MSR index 774H), or any of the x2APIC MSRs </span>
<span id="t1x_3294" class="t s7_3294">(MSR indices 802H to 83FH). </span>
<span id="t1y_3294" class="t s7_3294">7. </span><span id="t1z_3294" class="t s7_3294">LFENCE does provide some guarantees on instruction ordering. It does not execute until all prior instructions have completed locally, </span>
<span id="t20_3294" class="t s7_3294">and no later instruction begins execution until LFENCE completes. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
