
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034861                       # Number of seconds simulated
sim_ticks                                 34860607860                       # Number of ticks simulated
final_tick                               561164657868                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140526                       # Simulator instruction rate (inst/s)
host_op_rate                                   177218                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2231807                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895512                       # Number of bytes of host memory used
host_seconds                                 15619.90                       # Real time elapsed on the host
sim_insts                                  2195007110                       # Number of instructions simulated
sim_ops                                    2768121860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       360064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       827136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1191040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       841728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            841728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2813                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6462                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9305                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6576                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6576                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10328678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23726953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34165784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             110153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24145534                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24145534                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24145534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10328678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23726953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58311318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83598581                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31519022                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25715669                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101939                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13438076                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12438675                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3259952                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92585                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32659198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171244051                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31519022                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15698627                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37134198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10966437                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4678606                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15898881                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807437                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83319143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46184945     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3032692      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4575734      5.49%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3163974      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2220425      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2170932      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309244      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796463      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17864734     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83319143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048409                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33592803                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4906484                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35455752                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517216                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8846880                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309329                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205071332                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8846880                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35459321                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489545                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1714480                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34068646                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740265                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198988283                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929049                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279059711                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926285226                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926285226                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107069279                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35906                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8136153                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18246195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112534                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2677393                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185516799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148252483                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294865                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61785033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189018687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83319143                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779333                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918854                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29666700     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16746099     20.10%     55.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12013900     14.42%     70.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8005928      9.61%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8099443      9.72%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3892603      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3450318      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       655111      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       789041      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83319143                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808817     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160103     14.05%     85.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       170219     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    123996852     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872249      1.26%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14569411      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7796884      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148252483                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773385                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1139139                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007684                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381258105                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247336462                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144154700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149391622                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465790                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7070385                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236851                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8846880                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         253098                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48605                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185551044                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       641581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18246195                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343874                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41367                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424463                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145531729                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13619428                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2720746                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21223766                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690988                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7604338                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740840                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144216847                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144154700                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93404596                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265350979                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724368                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352004                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62287064                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118876                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74472263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.177196                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28342918     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21394962     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8090554     10.86%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4529177      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3824974      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710306      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1632954      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119943      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3826475      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74472263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3826475                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256197004                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379955010                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.835986                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.835986                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196193                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196193                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653619716                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200488733                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188534901                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83598581                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30482729                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24793761                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2037766                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13018791                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12014955                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3132740                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89925                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33723667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166495345                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30482729                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15147695                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34975322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10453142                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5206060                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16477836                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       807107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82285670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47310348     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1878983      2.28%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2441065      2.97%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3712489      4.51%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3598245      4.37%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2742231      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1629096      1.98%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2448561      2.98%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16524652     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82285670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364632                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991605                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34844462                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5091801                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33705794                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       263236                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8380376                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5172665                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199168101                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8380376                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36676949                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1000097                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1407648                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32093529                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2727064                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193392089                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          717                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1178435                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       857201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    269452921                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900659148                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900659148                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167594152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101858751                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41107                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23212                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7712136                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17918882                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9507498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       183366                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2911368                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179763306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39053                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144852820                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271472                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58436370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177572342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82285670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898926                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28544135     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18094546     21.99%     56.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11632298     14.14%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7992261      9.71%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7491428      9.10%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3981632      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2935520      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       880897      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       732953      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82285670                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         712367     69.03%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146917     14.24%     83.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172666     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120523386     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2045785      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16361      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14293270      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7974018      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144852820                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732719                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1031955                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007124                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    373294734                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238239533                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140771485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145884775                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       490083                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6858984                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2054                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          841                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2418260                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          238                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8380376                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         584384                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96475                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179802359                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1169819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17918882                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9507498                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22691                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          841                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1247199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2395234                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142059371                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13454044                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793446                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21241534                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19895754                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7787490                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699304                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140808748                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140771485                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90429925                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253940807                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683898                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98152930                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120633854                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59168787                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2071449                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73905294                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632276                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28425175     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21257472     28.76%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7846250     10.62%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4490963      6.08%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3737946      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1813690      2.45%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1847649      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       784327      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3701822      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73905294                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98152930                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120633854                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18149129                       # Number of memory references committed
system.switch_cpus1.commit.loads             11059891                       # Number of loads committed
system.switch_cpus1.commit.membars              16362                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17301408                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108735348                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2461429                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3701822                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250006113                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          367990126                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1312911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98152930                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120633854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98152930                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851718                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851718                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174098                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174098                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639275875                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194415723                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      183987376                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32724                       # number of misc regfile writes
system.l20.replacements                          2829                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          357174                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19213                       # Sample count of references to valid blocks.
system.l20.avg_refs                         18.590225                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1319.399273                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.996121                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1391.736354                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            15.651588                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         13641.216664                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.080530                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000976                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.084945                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000955                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.832594                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30243                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30243                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9839                       # number of Writeback hits
system.l20.Writeback_hits::total                 9839                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30243                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30243                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30243                       # number of overall hits
system.l20.overall_hits::total                  30243                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2813                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2829                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2813                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2829                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2813                       # number of overall misses
system.l20.overall_misses::total                 2829                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1611654                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    265943222                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      267554876                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1611654                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    265943222                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       267554876                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1611654                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    265943222                       # number of overall miss cycles
system.l20.overall_miss_latency::total      267554876                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33056                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33072                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9839                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9839                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33056                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33072                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33056                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33072                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.085098                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.085541                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.085098                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.085541                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.085098                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.085541                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100728.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 94540.782794                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94575.778013                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100728.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 94540.782794                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94575.778013                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100728.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 94540.782794                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94575.778013                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2041                       # number of writebacks
system.l20.writebacks::total                     2041                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2813                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2829                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2813                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2829                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2813                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2829                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1493360                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    244922778                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    246416138                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1493360                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    244922778                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    246416138                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1493360                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    244922778                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    246416138                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.085098                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.085541                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.085098                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.085541                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.085098                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.085541                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        93335                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87068.175613                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87103.618947                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        93335                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87068.175613                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87103.618947                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        93335                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87068.175613                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87103.618947                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6476                       # number of replacements
system.l21.tagsinuse                     16383.988717                       # Cycle average of tags in use
system.l21.total_refs                          644160                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22860                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.178478                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2192.362328                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.873141                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3255.533387                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         10922.219861                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.133811                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000847                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.198702                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.666639                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44944                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44944                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25996                       # number of Writeback hits
system.l21.Writeback_hits::total                25996                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44944                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44944                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44944                       # number of overall hits
system.l21.overall_hits::total                  44944                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6459                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6473                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6462                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6476                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6462                       # number of overall misses
system.l21.overall_misses::total                 6476                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1047367                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    589296768                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      590344135                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       219191                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       219191                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1047367                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    589515959                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       590563326                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1047367                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    589515959                       # number of overall miss cycles
system.l21.overall_miss_latency::total      590563326                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51403                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51417                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25996                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25996                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51406                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51420                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51406                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51420                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125654                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125892                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125705                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125943                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125705                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125943                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74811.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91236.533209                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91201.009578                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 73063.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 73063.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74811.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91228.096410                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91192.607474                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74811.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91228.096410                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91192.607474                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4535                       # number of writebacks
system.l21.writebacks::total                     4535                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6459                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6473                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6462                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6476                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6462                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6476                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       938596                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    539064823                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    540003419                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       196243                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       196243                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       938596                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    539261066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    540199662                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       938596                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    539261066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    540199662                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125654                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125892                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125705                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125943                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125705                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125943                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67042.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83459.486453                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83423.979453                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 65414.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 65414.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 67042.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83451.108945                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83415.636504                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 67042.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83451.108945                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83415.636504                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996117                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015906512                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198931.844156                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996117                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15898860                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15898860                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15898860                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15898860                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15898860                       # number of overall hits
system.cpu0.icache.overall_hits::total       15898860                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1957301                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1957301                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1957301                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1957301                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1957301                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1957301                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15898881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15898881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15898881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15898881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15898881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15898881                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 93204.809524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 93204.809524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 93204.809524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 93204.809524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 93204.809524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 93204.809524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1643695                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1643695                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1643695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1643695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1643695                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1643695                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102730.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 102730.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33056                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163647135                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33312                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4912.558087                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.413913                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.586087                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10366525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10366525                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17439374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17439374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17439374                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17439374                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66509                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66509                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66509                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1794641140                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1794641140                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1794641140                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1794641140                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1794641140                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1794641140                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10433034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10433034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17505883                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17505883                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17505883                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17505883                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006375                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006375                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003799                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003799                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003799                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003799                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26983.432919                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26983.432919                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26983.432919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26983.432919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26983.432919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26983.432919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9839                       # number of writebacks
system.cpu0.dcache.writebacks::total             9839                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33453                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33453                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33453                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33453                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33056                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33056                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33056                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33056                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    506300311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    506300311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    506300311                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    506300311                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    506300311                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    506300311                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15316.442129                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15316.442129                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15316.442129                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15316.442129                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15316.442129                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15316.442129                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997471                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013339614                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2038912.704225                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997471                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16477819                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16477819                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16477819                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16477819                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16477819                       # number of overall hits
system.cpu1.icache.overall_hits::total       16477819                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1382286                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1382286                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1382286                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1382286                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1382286                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1382286                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16477836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16477836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16477836                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16477836                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16477836                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16477836                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 81310.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81310.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 81310.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81310.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 81310.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81310.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066396                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1066396                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1066396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1066396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1066396                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1066396                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76171.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76171.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51406                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172809206                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51662                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3344.996438                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.269483                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.730517                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911209                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088791                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10235927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10235927                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7051806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7051806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17303                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16362                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16362                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17287733                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17287733                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17287733                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17287733                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130343                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130343                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3700                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3700                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134043                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134043                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134043                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134043                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4670137635                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4670137635                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    329618612                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    329618612                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4999756247                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4999756247                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4999756247                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4999756247                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10366270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10366270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7055506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7055506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17421776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17421776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17421776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17421776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012574                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007694                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35829.600631                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35829.600631                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89086.111351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89086.111351                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37299.644495                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37299.644495                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37299.644495                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37299.644495                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1030716                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 68714.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25996                       # number of writebacks
system.cpu1.dcache.writebacks::total            25996                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78940                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78940                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3697                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3697                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82637                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82637                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82637                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82637                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51403                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51406                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51406                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    965258785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    965258785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       222191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       222191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    965480976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    965480976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    965480976                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    965480976                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18778.257787                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18778.257787                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74063.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74063.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18781.484185                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18781.484185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18781.484185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18781.484185                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
