// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/10/2020 20:56:24"

// 
// Device: Altera EP4CE115F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module final01 (
	clk,
	Opcode,
	Data,
	R0,
	R1,
	R2,
	R3,
	R4,
	R5,
	R6,
	R7,
	PC,
	control,
	instruction);
input 	clk;
output 	[6:0] Opcode;
output 	[7:0] Data;
output 	[7:0] R0;
output 	[7:0] R1;
output 	[7:0] R2;
output 	[7:0] R3;
output 	[7:0] R4;
output 	[7:0] R5;
output 	[7:0] R6;
output 	[7:0] R7;
output 	[7:0] PC;
output 	[19:0] control;
input 	[15:0] instruction;

// Design Ports Information
// Opcode[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Opcode[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Opcode[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Opcode[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Opcode[4]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Opcode[5]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Opcode[6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[0]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[5]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R0[7]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[1]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[5]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[0]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[3]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R3[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[2]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[5]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R4[7]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[0]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[2]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[5]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[6]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R5[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[0]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[3]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[5]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R6[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[0]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[2]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[5]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R7[7]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[1]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[3]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[5]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[6]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[7]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[8]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[9]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[10]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[11]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[12]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[13]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[14]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[15]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[17]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[18]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[19]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Opcode[0]~output_o ;
wire \Opcode[1]~output_o ;
wire \Opcode[2]~output_o ;
wire \Opcode[3]~output_o ;
wire \Opcode[4]~output_o ;
wire \Opcode[5]~output_o ;
wire \Opcode[6]~output_o ;
wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \R0[0]~output_o ;
wire \R0[1]~output_o ;
wire \R0[2]~output_o ;
wire \R0[3]~output_o ;
wire \R0[4]~output_o ;
wire \R0[5]~output_o ;
wire \R0[6]~output_o ;
wire \R0[7]~output_o ;
wire \R1[0]~output_o ;
wire \R1[1]~output_o ;
wire \R1[2]~output_o ;
wire \R1[3]~output_o ;
wire \R1[4]~output_o ;
wire \R1[5]~output_o ;
wire \R1[6]~output_o ;
wire \R1[7]~output_o ;
wire \R2[0]~output_o ;
wire \R2[1]~output_o ;
wire \R2[2]~output_o ;
wire \R2[3]~output_o ;
wire \R2[4]~output_o ;
wire \R2[5]~output_o ;
wire \R2[6]~output_o ;
wire \R2[7]~output_o ;
wire \R3[0]~output_o ;
wire \R3[1]~output_o ;
wire \R3[2]~output_o ;
wire \R3[3]~output_o ;
wire \R3[4]~output_o ;
wire \R3[5]~output_o ;
wire \R3[6]~output_o ;
wire \R3[7]~output_o ;
wire \R4[0]~output_o ;
wire \R4[1]~output_o ;
wire \R4[2]~output_o ;
wire \R4[3]~output_o ;
wire \R4[4]~output_o ;
wire \R4[5]~output_o ;
wire \R4[6]~output_o ;
wire \R4[7]~output_o ;
wire \R5[0]~output_o ;
wire \R5[1]~output_o ;
wire \R5[2]~output_o ;
wire \R5[3]~output_o ;
wire \R5[4]~output_o ;
wire \R5[5]~output_o ;
wire \R5[6]~output_o ;
wire \R5[7]~output_o ;
wire \R6[0]~output_o ;
wire \R6[1]~output_o ;
wire \R6[2]~output_o ;
wire \R6[3]~output_o ;
wire \R6[4]~output_o ;
wire \R6[5]~output_o ;
wire \R6[6]~output_o ;
wire \R6[7]~output_o ;
wire \R7[0]~output_o ;
wire \R7[1]~output_o ;
wire \R7[2]~output_o ;
wire \R7[3]~output_o ;
wire \R7[4]~output_o ;
wire \R7[5]~output_o ;
wire \R7[6]~output_o ;
wire \R7[7]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \control[0]~output_o ;
wire \control[1]~output_o ;
wire \control[2]~output_o ;
wire \control[3]~output_o ;
wire \control[4]~output_o ;
wire \control[5]~output_o ;
wire \control[6]~output_o ;
wire \control[7]~output_o ;
wire \control[8]~output_o ;
wire \control[9]~output_o ;
wire \control[10]~output_o ;
wire \control[11]~output_o ;
wire \control[12]~output_o ;
wire \control[13]~output_o ;
wire \control[14]~output_o ;
wire \control[15]~output_o ;
wire \control[16]~output_o ;
wire \control[17]~output_o ;
wire \control[18]~output_o ;
wire \control[19]~output_o ;
wire \instruction[9]~input_o ;
wire \instruction[10]~input_o ;
wire \instruction[11]~input_o ;
wire \instruction[12]~input_o ;
wire \instruction[13]~input_o ;
wire \instruction[14]~input_o ;
wire \instruction[15]~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \instruction[3]~input_o ;
wire \instruction[4]~input_o ;
wire \dmem|Data_memory_rtl_0_bypass[18]~feeder_combout ;
wire \instruction[0]~input_o ;
wire \instruction[1]~input_o ;
wire \instruction[7]~input_o ;
wire \instruction[6]~input_o ;
wire \DPath|Decoder0~2_combout ;
wire \DPath|Decoder0~3_combout ;
wire \DPath|Decoder0~0_combout ;
wire \DPath|Mux15~0_combout ;
wire \DPath|Mux15~1_combout ;
wire \DPath|Mux15~2_combout ;
wire \DPath|Decoder0~1_combout ;
wire \DPath|Mux11~0_combout ;
wire \DPath|Mux11~1_combout ;
wire \DPath|Mux11~2_combout ;
wire \DPath|regG~8_combout ;
wire \DPath|regG[6]~2_combout ;
wire \DPath|regG[6]~0_combout ;
wire \DPath|Mux4~0_combout ;
wire \DPath|Mux4~1_combout ;
wire \DPath|regG~7_combout ;
wire \instruction[2]~input_o ;
wire \DPath|regR1[2]~feeder_combout ;
wire \DPath|Mux5~0_combout ;
wire \DPath|Mux5~1_combout ;
wire \DPath|regG~6_combout ;
wire \DPath|Mux6~0_combout ;
wire \DPath|regR1[1]~feeder_combout ;
wire \DPath|Mux6~1_combout ;
wire \DPath|regG~1_combout ;
wire \DPath|Mux22~0_combout ;
wire \DPath|Mux22~1_combout ;
wire \DPath|Mux22~2_combout ;
wire \DPath|Mux22~3_combout ;
wire \DPath|Add3~1 ;
wire \DPath|Add3~2_combout ;
wire \DPath|Add0~30_combout ;
wire \DPath|Add1~1 ;
wire \DPath|Add1~2_combout ;
wire \DPath|regG[6]~3_combout ;
wire \DPath|Add0~25_combout ;
wire \DPath|Add0~62_combout ;
wire \DPath|Add0~31_combout ;
wire \DPath|Add0~27_combout ;
wire \DPath|Add1~0_combout ;
wire \DPath|Add3~0_combout ;
wire \DPath|Add0~24_combout ;
wire \DPath|Add0~26_combout ;
wire \DPath|Add0~29 ;
wire \DPath|Add0~32_combout ;
wire \DPath|regG[6]~4_combout ;
wire \DPath|Mux22~4_combout ;
wire \DPath|Mux22~5_combout ;
wire \DPath|Mux22~6_combout ;
wire \DPath|regG[6]~5_combout ;
wire \dmem|Data_memory_rtl_0_bypass[20]~feeder_combout ;
wire \DPath|regR1[6]~feeder_combout ;
wire \DPath|Mux1~0_combout ;
wire \DPath|Mux1~1_combout ;
wire \DPath|regG~10_combout ;
wire \DPath|Mux0~0_combout ;
wire \DPath|Mux0~1_combout ;
wire \DPath|Mux16~4_combout ;
wire \DPath|Mux16~3_combout ;
wire \DPath|Add0~43_combout ;
wire \DPath|Add0~72_combout ;
wire \DPath|Mux10~0_combout ;
wire \DPath|Mux10~1_combout ;
wire \DPath|Mux10~2_combout ;
wire \DPath|Add1~3 ;
wire \DPath|Add1~5 ;
wire \DPath|Add1~7 ;
wire \DPath|Add1~9 ;
wire \DPath|Add1~11 ;
wire \DPath|Add1~13 ;
wire \DPath|Add1~14_combout ;
wire \DPath|Add0~71_combout ;
wire \DPath|Add3~3 ;
wire \DPath|Add3~5 ;
wire \DPath|Add3~7 ;
wire \DPath|Add3~9 ;
wire \DPath|Add3~11 ;
wire \DPath|Add3~13 ;
wire \DPath|Add3~14_combout ;
wire \DPath|Add0~59_combout ;
wire \DPath|Add0~70_combout ;
wire \DPath|Add1~12_combout ;
wire \DPath|Add0~69_combout ;
wire \DPath|Add3~12_combout ;
wire \DPath|Add0~52_combout ;
wire \DPath|Add0~68_combout ;
wire \DPath|Add3~10_combout ;
wire \DPath|Add1~10_combout ;
wire \DPath|Add0~67_combout ;
wire \DPath|Add0~48_combout ;
wire \DPath|Add3~8_combout ;
wire \DPath|Add0~66_combout ;
wire \DPath|Add1~8_combout ;
wire \DPath|Add0~65_combout ;
wire \DPath|Add0~44_combout ;
wire \DPath|Add0~64_combout ;
wire \DPath|Add1~6_combout ;
wire \DPath|Add3~6_combout ;
wire \DPath|Add0~39_combout ;
wire \DPath|Add0~63_combout ;
wire \DPath|Add1~4_combout ;
wire \DPath|Add3~4_combout ;
wire \DPath|Add0~35_combout ;
wire \DPath|Add0~33 ;
wire \DPath|Add0~37 ;
wire \DPath|Add0~41 ;
wire \DPath|Add0~46 ;
wire \DPath|Add0~50 ;
wire \DPath|Add0~54 ;
wire \DPath|Add0~60_combout ;
wire \DPath|Mux16~2_combout ;
wire \DPath|Mux16~5_combout ;
wire \DPath|Add0~55_combout ;
wire \DPath|Add0~56_combout ;
wire \DPath|Add0~57_combout ;
wire \DPath|Mux16~0_combout ;
wire \DPath|Add0~58_combout ;
wire \DPath|Mux16~1_combout ;
wire \DPath|Mux16~6_combout ;
wire \dmem|Data_memory_rtl_0_bypass[32]~feeder_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a7 ;
wire \DPath|regR0~14_combout ;
wire \DPath|regR0~15_combout ;
wire \DPath|Mux8~0_combout ;
wire \DPath|Mux8~1_combout ;
wire \DPath|Mux8~2_combout ;
wire \DPath|Mux17~0_combout ;
wire \DPath|Mux17~1_combout ;
wire \DPath|Mux17~2_combout ;
wire \DPath|Mux17~3_combout ;
wire \DPath|Add0~51_combout ;
wire \DPath|Add0~53_combout ;
wire \DPath|Mux17~4_combout ;
wire \DPath|Mux17~5_combout ;
wire \DPath|Mux17~6_combout ;
wire \dmem|Data_memory_rtl_0_bypass[30]~feeder_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a6 ;
wire \DPath|regR0~12_combout ;
wire \DPath|regR0~13_combout ;
wire \DPath|Mux9~0_combout ;
wire \DPath|Mux9~1_combout ;
wire \DPath|Mux9~2_combout ;
wire \DPath|regG~9_combout ;
wire \DPath|Mux18~0_combout ;
wire \DPath|Mux18~1_combout ;
wire \DPath|Mux18~2_combout ;
wire \DPath|Mux18~3_combout ;
wire \DPath|Add0~47_combout ;
wire \DPath|Add0~49_combout ;
wire \DPath|Mux18~4_combout ;
wire \DPath|Mux18~5_combout ;
wire \DPath|Mux18~6_combout ;
wire \dmem|Data_memory_rtl_0_bypass[28]~feeder_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a5 ;
wire \DPath|regR0~10_combout ;
wire \DPath|regR0~11_combout ;
wire \DPath|Mux2~0_combout ;
wire \DPath|Mux2~1_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a1 ;
wire \DPath|regR0~2_combout ;
wire \DPath|regR0~3_combout ;
wire \DPath|Mux14~0_combout ;
wire \DPath|Mux14~1_combout ;
wire \DPath|Mux14~2_combout ;
wire \DPath|Mux21~0_combout ;
wire \DPath|Mux21~1_combout ;
wire \DPath|Mux21~2_combout ;
wire \DPath|Mux21~3_combout ;
wire \DPath|Add0~34_combout ;
wire \DPath|Add0~36_combout ;
wire \DPath|Mux21~4_combout ;
wire \DPath|Mux21~5_combout ;
wire \DPath|Mux21~6_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|Data_memory_rtl_0_bypass[22]~feeder_combout ;
wire \DPath|regR0~4_combout ;
wire \DPath|regR0~5_combout ;
wire \DPath|Mux13~0_combout ;
wire \DPath|Mux13~1_combout ;
wire \DPath|Mux13~2_combout ;
wire \DPath|Mux20~0_combout ;
wire \DPath|Mux20~1_combout ;
wire \DPath|Mux20~2_combout ;
wire \DPath|Mux20~3_combout ;
wire \DPath|Add0~38_combout ;
wire \DPath|Add0~40_combout ;
wire \DPath|Mux20~4_combout ;
wire \DPath|Mux20~5_combout ;
wire \DPath|Mux20~6_combout ;
wire \dmem|Data_memory_rtl_0_bypass[24]~feeder_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a3 ;
wire \DPath|regR0~6_combout ;
wire \DPath|regR0~7_combout ;
wire \DPath|Mux12~0_combout ;
wire \DPath|Mux12~1_combout ;
wire \DPath|Mux12~2_combout ;
wire \DPath|Mux19~0_combout ;
wire \DPath|Mux19~1_combout ;
wire \DPath|Mux19~2_combout ;
wire \DPath|Mux19~3_combout ;
wire \DPath|Add0~42_combout ;
wire \DPath|Add0~45_combout ;
wire \DPath|Mux19~4_combout ;
wire \DPath|Mux19~5_combout ;
wire \DPath|Mux19~6_combout ;
wire \dmem|Data_memory_rtl_0_bypass[26]~feeder_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a4 ;
wire \DPath|regR0~8_combout ;
wire \DPath|regR0~9_combout ;
wire \DPath|Mux3~0_combout ;
wire \DPath|Mux3~1_combout ;
wire \dmem|Data_memory~3_combout ;
wire \dmem|Data_memory~4_combout ;
wire \dmem|Data_memory~1_combout ;
wire \dmem|Data_memory_rtl_0_bypass[3]~feeder_combout ;
wire \dmem|Data_memory_rtl_0_bypass[4]~feeder_combout ;
wire \dmem|Data_memory_rtl_0_bypass[2]~feeder_combout ;
wire \dmem|Data_memory~0_combout ;
wire \dmem|Data_memory~2_combout ;
wire \dmem|Data_memory~5_combout ;
wire \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DPath|regR0~0_combout ;
wire \DPath|regR0~1_combout ;
wire \DPath|Mux7~0_combout ;
wire \DPath|Mux7~1_combout ;
wire \DPath|Add0~22_combout ;
wire \DPath|Mux23~0_combout ;
wire \DPath|Mux23~1_combout ;
wire \DPath|Add0~23_combout ;
wire \DPath|Mux23~2_combout ;
wire \DPath|Mux23~5_combout ;
wire \DPath|Mux23~4_combout ;
wire \DPath|Mux23~3_combout ;
wire \DPath|Add0~28_combout ;
wire \DPath|Mux23~6_combout ;
wire \DPath|Mux23~7_combout ;
wire \instruction[5]~input_o ;
wire \instruction[8]~input_o ;
wire [7:0] \DPath|regG ;
wire [19:0] \indecoder|control ;
wire [7:0] \DPath|regR0 ;
wire [7:0] \DPath|regR1 ;
wire [7:0] \DPath|regR2 ;
wire [7:0] \DPath|regR3 ;
wire [7:0] \DPath|regA ;
wire [7:0] \DPath|regB ;
wire [0:32] \dmem|Data_memory_rtl_0_bypass ;

wire [35:0] \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a1  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a2  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a3  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a4  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a5  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a6  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dmem|Data_memory_rtl_0|auto_generated|ram_block1a7  = \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \Opcode[0]~output (
	.i(\instruction[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[0]~output .bus_hold = "false";
defparam \Opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Opcode[1]~output (
	.i(\instruction[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[1]~output .bus_hold = "false";
defparam \Opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \Opcode[2]~output (
	.i(\instruction[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[2]~output .bus_hold = "false";
defparam \Opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \Opcode[3]~output (
	.i(\instruction[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[3]~output .bus_hold = "false";
defparam \Opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Opcode[4]~output (
	.i(\instruction[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[4]~output .bus_hold = "false";
defparam \Opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \Opcode[5]~output (
	.i(\instruction[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[5]~output .bus_hold = "false";
defparam \Opcode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \Opcode[6]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Opcode[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Opcode[6]~output .bus_hold = "false";
defparam \Opcode[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \Data[0]~output (
	.i(\DPath|regG [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \Data[1]~output (
	.i(\DPath|regG [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \Data[2]~output (
	.i(\DPath|regG [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Data[3]~output (
	.i(\DPath|regG [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \Data[4]~output (
	.i(\DPath|regG [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\DPath|regG [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\DPath|regG [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \Data[7]~output (
	.i(\DPath|regG [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \R0[0]~output (
	.i(\DPath|regR0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[0]~output .bus_hold = "false";
defparam \R0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \R0[1]~output (
	.i(\DPath|regR0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[1]~output .bus_hold = "false";
defparam \R0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \R0[2]~output (
	.i(\DPath|regR0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[2]~output .bus_hold = "false";
defparam \R0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \R0[3]~output (
	.i(\DPath|regR0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[3]~output .bus_hold = "false";
defparam \R0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \R0[4]~output (
	.i(\DPath|regR0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[4]~output .bus_hold = "false";
defparam \R0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \R0[5]~output (
	.i(\DPath|regR0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[5]~output .bus_hold = "false";
defparam \R0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \R0[6]~output (
	.i(\DPath|regR0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[6]~output .bus_hold = "false";
defparam \R0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \R0[7]~output (
	.i(\DPath|regR0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[7]~output .bus_hold = "false";
defparam \R0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \R1[0]~output (
	.i(\DPath|regR1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[0]~output .bus_hold = "false";
defparam \R1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \R1[1]~output (
	.i(\DPath|regR1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[1]~output .bus_hold = "false";
defparam \R1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \R1[2]~output (
	.i(\DPath|regR1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[2]~output .bus_hold = "false";
defparam \R1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \R1[3]~output (
	.i(\DPath|regR1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[3]~output .bus_hold = "false";
defparam \R1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \R1[4]~output (
	.i(\DPath|regR1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[4]~output .bus_hold = "false";
defparam \R1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \R1[5]~output (
	.i(\DPath|regR1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[5]~output .bus_hold = "false";
defparam \R1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \R1[6]~output (
	.i(\DPath|regR1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[6]~output .bus_hold = "false";
defparam \R1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \R1[7]~output (
	.i(\DPath|regR1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[7]~output .bus_hold = "false";
defparam \R1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \R2[0]~output (
	.i(\DPath|regR2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[0]~output .bus_hold = "false";
defparam \R2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \R2[1]~output (
	.i(\DPath|regR2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[1]~output .bus_hold = "false";
defparam \R2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \R2[2]~output (
	.i(\DPath|regR2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[2]~output .bus_hold = "false";
defparam \R2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \R2[3]~output (
	.i(\DPath|regR2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[3]~output .bus_hold = "false";
defparam \R2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \R2[4]~output (
	.i(\DPath|regR2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[4]~output .bus_hold = "false";
defparam \R2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \R2[5]~output (
	.i(\DPath|regR2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[5]~output .bus_hold = "false";
defparam \R2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \R2[6]~output (
	.i(\DPath|regR2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[6]~output .bus_hold = "false";
defparam \R2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \R2[7]~output (
	.i(\DPath|regR2 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[7]~output .bus_hold = "false";
defparam \R2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \R3[0]~output (
	.i(\DPath|regR3 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[0]~output .bus_hold = "false";
defparam \R3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \R3[1]~output (
	.i(\DPath|regR3 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[1]~output .bus_hold = "false";
defparam \R3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \R3[2]~output (
	.i(\DPath|regR3 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[2]~output .bus_hold = "false";
defparam \R3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \R3[3]~output (
	.i(\DPath|regR3 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[3]~output .bus_hold = "false";
defparam \R3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \R3[4]~output (
	.i(\DPath|regR3 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[4]~output .bus_hold = "false";
defparam \R3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \R3[5]~output (
	.i(\DPath|regR3 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[5]~output .bus_hold = "false";
defparam \R3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \R3[6]~output (
	.i(\DPath|regR3 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[6]~output .bus_hold = "false";
defparam \R3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \R3[7]~output (
	.i(\DPath|regR3 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R3[7]~output .bus_hold = "false";
defparam \R3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \R4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[0]~output .bus_hold = "false";
defparam \R4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \R4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[1]~output .bus_hold = "false";
defparam \R4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \R4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[2]~output .bus_hold = "false";
defparam \R4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \R4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[3]~output .bus_hold = "false";
defparam \R4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \R4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[4]~output .bus_hold = "false";
defparam \R4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \R4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[5]~output .bus_hold = "false";
defparam \R4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \R4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[6]~output .bus_hold = "false";
defparam \R4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \R4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R4[7]~output .bus_hold = "false";
defparam \R4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \R5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[0]~output .bus_hold = "false";
defparam \R5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \R5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[1]~output .bus_hold = "false";
defparam \R5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \R5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[2]~output .bus_hold = "false";
defparam \R5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \R5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[3]~output .bus_hold = "false";
defparam \R5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \R5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[4]~output .bus_hold = "false";
defparam \R5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \R5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[5]~output .bus_hold = "false";
defparam \R5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \R5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[6]~output .bus_hold = "false";
defparam \R5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \R5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R5[7]~output .bus_hold = "false";
defparam \R5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \R6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[0]~output .bus_hold = "false";
defparam \R6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \R6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[1]~output .bus_hold = "false";
defparam \R6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \R6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[2]~output .bus_hold = "false";
defparam \R6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \R6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[3]~output .bus_hold = "false";
defparam \R6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \R6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[4]~output .bus_hold = "false";
defparam \R6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \R6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[5]~output .bus_hold = "false";
defparam \R6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \R6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[6]~output .bus_hold = "false";
defparam \R6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \R6[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R6[7]~output .bus_hold = "false";
defparam \R6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \R7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[0]~output .bus_hold = "false";
defparam \R7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \R7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[1]~output .bus_hold = "false";
defparam \R7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \R7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[2]~output .bus_hold = "false";
defparam \R7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \R7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[3]~output .bus_hold = "false";
defparam \R7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \R7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[4]~output .bus_hold = "false";
defparam \R7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \R7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[5]~output .bus_hold = "false";
defparam \R7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \R7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[6]~output .bus_hold = "false";
defparam \R7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \R7[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R7[7]~output .bus_hold = "false";
defparam \R7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \PC[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \PC[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \PC[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \PC[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \PC[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \PC[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \control[0]~output (
	.i(\instruction[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[0]~output .bus_hold = "false";
defparam \control[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \control[1]~output (
	.i(\instruction[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[1]~output .bus_hold = "false";
defparam \control[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \control[2]~output (
	.i(\indecoder|control [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[2]~output .bus_hold = "false";
defparam \control[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \control[3]~output (
	.i(\indecoder|control [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[3]~output .bus_hold = "false";
defparam \control[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \control[4]~output (
	.i(!\instruction[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[4]~output .bus_hold = "false";
defparam \control[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \control[5]~output (
	.i(\instruction[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[5]~output .bus_hold = "false";
defparam \control[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \control[6]~output (
	.i(!\indecoder|control [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[6]~output .bus_hold = "false";
defparam \control[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \control[7]~output (
	.i(\instruction[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[7]~output .bus_hold = "false";
defparam \control[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \control[8]~output (
	.i(\instruction[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[8]~output .bus_hold = "false";
defparam \control[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \control[9]~output (
	.i(\instruction[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[9]~output .bus_hold = "false";
defparam \control[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \control[10]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[10]~output .bus_hold = "false";
defparam \control[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \control[11]~output (
	.i(\instruction[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[11]~output .bus_hold = "false";
defparam \control[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \control[12]~output (
	.i(\instruction[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[12]~output .bus_hold = "false";
defparam \control[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \control[13]~output (
	.i(\instruction[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[13]~output .bus_hold = "false";
defparam \control[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \control[14]~output (
	.i(\instruction[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[14]~output .bus_hold = "false";
defparam \control[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \control[15]~output (
	.i(\instruction[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[15]~output .bus_hold = "false";
defparam \control[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \control[16]~output (
	.i(\instruction[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[16]~output .bus_hold = "false";
defparam \control[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \control[17]~output (
	.i(\instruction[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[17]~output .bus_hold = "false";
defparam \control[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \control[18]~output (
	.i(\instruction[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[18]~output .bus_hold = "false";
defparam \control[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \control[19]~output (
	.i(\instruction[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[19]~output .bus_hold = "false";
defparam \control[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \instruction[9]~input (
	.i(instruction[9]),
	.ibar(gnd),
	.o(\instruction[9]~input_o ));
// synopsys translate_off
defparam \instruction[9]~input .bus_hold = "false";
defparam \instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \instruction[10]~input (
	.i(instruction[10]),
	.ibar(gnd),
	.o(\instruction[10]~input_o ));
// synopsys translate_off
defparam \instruction[10]~input .bus_hold = "false";
defparam \instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \instruction[11]~input (
	.i(instruction[11]),
	.ibar(gnd),
	.o(\instruction[11]~input_o ));
// synopsys translate_off
defparam \instruction[11]~input .bus_hold = "false";
defparam \instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \instruction[12]~input (
	.i(instruction[12]),
	.ibar(gnd),
	.o(\instruction[12]~input_o ));
// synopsys translate_off
defparam \instruction[12]~input .bus_hold = "false";
defparam \instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \instruction[13]~input (
	.i(instruction[13]),
	.ibar(gnd),
	.o(\instruction[13]~input_o ));
// synopsys translate_off
defparam \instruction[13]~input .bus_hold = "false";
defparam \instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \instruction[14]~input (
	.i(instruction[14]),
	.ibar(gnd),
	.o(\instruction[14]~input_o ));
// synopsys translate_off
defparam \instruction[14]~input .bus_hold = "false";
defparam \instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \instruction[15]~input (
	.i(instruction[15]),
	.ibar(gnd),
	.o(\instruction[15]~input_o ));
// synopsys translate_off
defparam \instruction[15]~input .bus_hold = "false";
defparam \instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \instruction[3]~input (
	.i(instruction[3]),
	.ibar(gnd),
	.o(\instruction[3]~input_o ));
// synopsys translate_off
defparam \instruction[3]~input .bus_hold = "false";
defparam \instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \instruction[4]~input (
	.i(instruction[4]),
	.ibar(gnd),
	.o(\instruction[4]~input_o ));
// synopsys translate_off
defparam \instruction[4]~input .bus_hold = "false";
defparam \instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N4
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[18]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N5
dffeas \dmem|Data_memory_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \instruction[0]~input (
	.i(instruction[0]),
	.ibar(gnd),
	.o(\instruction[0]~input_o ));
// synopsys translate_off
defparam \instruction[0]~input .bus_hold = "false";
defparam \instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \instruction[1]~input (
	.i(instruction[1]),
	.ibar(gnd),
	.o(\instruction[1]~input_o ));
// synopsys translate_off
defparam \instruction[1]~input .bus_hold = "false";
defparam \instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \instruction[7]~input (
	.i(instruction[7]),
	.ibar(gnd),
	.o(\instruction[7]~input_o ));
// synopsys translate_off
defparam \instruction[7]~input .bus_hold = "false";
defparam \instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \instruction[6]~input (
	.i(instruction[6]),
	.ibar(gnd),
	.o(\instruction[6]~input_o ));
// synopsys translate_off
defparam \instruction[6]~input .bus_hold = "false";
defparam \instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N4
cycloneive_lcell_comb \DPath|Decoder0~2 (
// Equation(s):
// \DPath|Decoder0~2_combout  = (!\instruction[14]~input_o  & (\instruction[7]~input_o  & !\instruction[6]~input_o ))

	.dataa(\instruction[14]~input_o ),
	.datab(gnd),
	.datac(\instruction[7]~input_o ),
	.datad(\instruction[6]~input_o ),
	.cin(gnd),
	.combout(\DPath|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Decoder0~2 .lut_mask = 16'h0050;
defparam \DPath|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N31
dffeas \DPath|regR2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[0] .is_wysiwyg = "true";
defparam \DPath|regR2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N6
cycloneive_lcell_comb \DPath|Decoder0~3 (
// Equation(s):
// \DPath|Decoder0~3_combout  = (!\instruction[14]~input_o  & (\instruction[7]~input_o  & \instruction[6]~input_o ))

	.dataa(\instruction[14]~input_o ),
	.datab(gnd),
	.datac(\instruction[7]~input_o ),
	.datad(\instruction[6]~input_o ),
	.cin(gnd),
	.combout(\DPath|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Decoder0~3 .lut_mask = 16'h5000;
defparam \DPath|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N21
dffeas \DPath|regR3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[0] .is_wysiwyg = "true";
defparam \DPath|regR3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N8
cycloneive_lcell_comb \DPath|Decoder0~0 (
// Equation(s):
// \DPath|Decoder0~0_combout  = (!\instruction[14]~input_o  & (!\instruction[7]~input_o  & !\instruction[6]~input_o ))

	.dataa(\instruction[14]~input_o ),
	.datab(gnd),
	.datac(\instruction[7]~input_o ),
	.datad(\instruction[6]~input_o ),
	.cin(gnd),
	.combout(\DPath|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Decoder0~0 .lut_mask = 16'h0005;
defparam \DPath|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N5
dffeas \DPath|regR0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[0] .is_wysiwyg = "true";
defparam \DPath|regR0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N4
cycloneive_lcell_comb \DPath|Mux15~0 (
// Equation(s):
// \DPath|Mux15~0_combout  = (\instruction[1]~input_o  & (\instruction[0]~input_o )) # (!\instruction[1]~input_o  & ((\instruction[0]~input_o  & ((\DPath|regR1 [0]))) # (!\instruction[0]~input_o  & (\DPath|regR0 [0]))))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [0]),
	.datad(\DPath|regR1 [0]),
	.cin(gnd),
	.combout(\DPath|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux15~0 .lut_mask = 16'hDC98;
defparam \DPath|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N18
cycloneive_lcell_comb \DPath|Mux15~1 (
// Equation(s):
// \DPath|Mux15~1_combout  = (\instruction[1]~input_o  & ((\DPath|Mux15~0_combout  & ((\DPath|regR3 [0]))) # (!\DPath|Mux15~0_combout  & (\DPath|regR2 [0])))) # (!\instruction[1]~input_o  & (((\DPath|Mux15~0_combout ))))

	.dataa(\instruction[1]~input_o ),
	.datab(\DPath|regR2 [0]),
	.datac(\DPath|regR3 [0]),
	.datad(\DPath|Mux15~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux15~1 .lut_mask = 16'hF588;
defparam \DPath|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N2
cycloneive_lcell_comb \DPath|Mux15~2 (
// Equation(s):
// \DPath|Mux15~2_combout  = (\instruction[15]~input_o  & (\instruction[0]~input_o )) # (!\instruction[15]~input_o  & ((\DPath|Mux15~1_combout )))

	.dataa(\instruction[15]~input_o ),
	.datab(gnd),
	.datac(\instruction[0]~input_o ),
	.datad(\DPath|Mux15~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux15~2 .lut_mask = 16'hF5A0;
defparam \DPath|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N9
dffeas \DPath|regB[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[0] .is_wysiwyg = "true";
defparam \DPath|regB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N9
dffeas \dmem|Data_memory_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N27
dffeas \DPath|regR3[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[4] .is_wysiwyg = "true";
defparam \DPath|regR3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N29
dffeas \DPath|regR0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[4] .is_wysiwyg = "true";
defparam \DPath|regR0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N14
cycloneive_lcell_comb \DPath|Decoder0~1 (
// Equation(s):
// \DPath|Decoder0~1_combout  = (!\instruction[14]~input_o  & (!\instruction[7]~input_o  & \instruction[6]~input_o ))

	.dataa(\instruction[14]~input_o ),
	.datab(gnd),
	.datac(\instruction[7]~input_o ),
	.datad(\instruction[6]~input_o ),
	.cin(gnd),
	.combout(\DPath|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Decoder0~1 .lut_mask = 16'h0500;
defparam \DPath|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N29
dffeas \DPath|regR1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[4] .is_wysiwyg = "true";
defparam \DPath|regR1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N28
cycloneive_lcell_comb \DPath|Mux11~0 (
// Equation(s):
// \DPath|Mux11~0_combout  = (\instruction[1]~input_o  & (\instruction[0]~input_o )) # (!\instruction[1]~input_o  & ((\instruction[0]~input_o  & ((\DPath|regR1 [4]))) # (!\instruction[0]~input_o  & (\DPath|regR0 [4]))))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [4]),
	.datad(\DPath|regR1 [4]),
	.cin(gnd),
	.combout(\DPath|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux11~0 .lut_mask = 16'hDC98;
defparam \DPath|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N14
cycloneive_lcell_comb \DPath|Mux11~1 (
// Equation(s):
// \DPath|Mux11~1_combout  = (\instruction[1]~input_o  & ((\DPath|Mux11~0_combout  & (\DPath|regR3 [4])) # (!\DPath|Mux11~0_combout  & ((\DPath|regR2 [4]))))) # (!\instruction[1]~input_o  & (((\DPath|Mux11~0_combout ))))

	.dataa(\instruction[1]~input_o ),
	.datab(\DPath|regR3 [4]),
	.datac(\DPath|regR2 [4]),
	.datad(\DPath|Mux11~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux11~1 .lut_mask = 16'hDDA0;
defparam \DPath|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N2
cycloneive_lcell_comb \DPath|Mux11~2 (
// Equation(s):
// \DPath|Mux11~2_combout  = (!\instruction[15]~input_o  & \DPath|Mux11~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction[15]~input_o ),
	.datad(\DPath|Mux11~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux11~2 .lut_mask = 16'h0F00;
defparam \DPath|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N29
dffeas \DPath|regB[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[4] .is_wysiwyg = "true";
defparam \DPath|regB[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N27
dffeas \DPath|regA[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[4] .is_wysiwyg = "true";
defparam \DPath|regA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N12
cycloneive_lcell_comb \DPath|regG~8 (
// Equation(s):
// \DPath|regG~8_combout  = \DPath|regB [4] $ (\DPath|regA [4])

	.dataa(gnd),
	.datab(\DPath|regB [4]),
	.datac(gnd),
	.datad(\DPath|regA [4]),
	.cin(gnd),
	.combout(\DPath|regG~8_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG~8 .lut_mask = 16'h33CC;
defparam \DPath|regG~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N28
cycloneive_lcell_comb \DPath|regG[6]~2 (
// Equation(s):
// \DPath|regG[6]~2_combout  = (\instruction[10]~input_o  & (((\instruction[14]~input_o  & \instruction[15]~input_o )) # (!\instruction[9]~input_o )))

	.dataa(\instruction[14]~input_o ),
	.datab(\instruction[15]~input_o ),
	.datac(\instruction[10]~input_o ),
	.datad(\instruction[9]~input_o ),
	.cin(gnd),
	.combout(\DPath|regG[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG[6]~2 .lut_mask = 16'h80F0;
defparam \DPath|regG[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N4
cycloneive_lcell_comb \indecoder|control[6] (
// Equation(s):
// \indecoder|control [6] = ((\instruction[14]~input_o  & \instruction[15]~input_o )) # (!\instruction[9]~input_o )

	.dataa(\instruction[14]~input_o ),
	.datab(\instruction[15]~input_o ),
	.datac(\instruction[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\indecoder|control [6]),
	.cout());
// synopsys translate_off
defparam \indecoder|control[6] .lut_mask = 16'h8F8F;
defparam \indecoder|control[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N16
cycloneive_lcell_comb \DPath|regG[6]~0 (
// Equation(s):
// \DPath|regG[6]~0_combout  = (\instruction[10]~input_o  & ((\instruction[11]~input_o ) # (!\indecoder|control [6])))

	.dataa(gnd),
	.datab(\indecoder|control [6]),
	.datac(\instruction[10]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|regG[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG[6]~0 .lut_mask = 16'hF030;
defparam \DPath|regG[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N31
dffeas \DPath|regR1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[3] .is_wysiwyg = "true";
defparam \DPath|regR1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N1
dffeas \DPath|regR3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[3] .is_wysiwyg = "true";
defparam \DPath|regR3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N13
dffeas \DPath|regR2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[3] .is_wysiwyg = "true";
defparam \DPath|regR2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N12
cycloneive_lcell_comb \DPath|Mux4~0 (
// Equation(s):
// \DPath|Mux4~0_combout  = (\instruction[4]~input_o  & ((\instruction[3]~input_o ) # ((\DPath|regR2 [3])))) # (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & ((\DPath|regR0 [3]))))

	.dataa(\instruction[4]~input_o ),
	.datab(\instruction[3]~input_o ),
	.datac(\DPath|regR2 [3]),
	.datad(\DPath|regR0 [3]),
	.cin(gnd),
	.combout(\DPath|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux4~0 .lut_mask = 16'hB9A8;
defparam \DPath|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N6
cycloneive_lcell_comb \DPath|Mux4~1 (
// Equation(s):
// \DPath|Mux4~1_combout  = (\DPath|Mux4~0_combout  & (((\DPath|regR3 [3]) # (!\instruction[3]~input_o )))) # (!\DPath|Mux4~0_combout  & (\DPath|regR1 [3] & ((\instruction[3]~input_o ))))

	.dataa(\DPath|regR1 [3]),
	.datab(\DPath|regR3 [3]),
	.datac(\DPath|Mux4~0_combout ),
	.datad(\instruction[3]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux4~1 .lut_mask = 16'hCAF0;
defparam \DPath|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N3
dffeas \DPath|regA[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[3] .is_wysiwyg = "true";
defparam \DPath|regA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N30
cycloneive_lcell_comb \DPath|regG~7 (
// Equation(s):
// \DPath|regG~7_combout  = \DPath|regA [3] $ (\DPath|regB [3])

	.dataa(\DPath|regA [3]),
	.datab(gnd),
	.datac(\DPath|regB [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DPath|regG~7_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG~7 .lut_mask = 16'h5A5A;
defparam \DPath|regG~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \instruction[2]~input (
	.i(instruction[2]),
	.ibar(gnd),
	.o(\instruction[2]~input_o ));
// synopsys translate_off
defparam \instruction[2]~input .bus_hold = "false";
defparam \instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N23
dffeas \DPath|regR2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[2] .is_wysiwyg = "true";
defparam \DPath|regR2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N9
dffeas \DPath|regR0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[2] .is_wysiwyg = "true";
defparam \DPath|regR0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N24
cycloneive_lcell_comb \DPath|regR1[2]~feeder (
// Equation(s):
// \DPath|regR1[2]~feeder_combout  = \DPath|regR0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|regR0~5_combout ),
	.cin(gnd),
	.combout(\DPath|regR1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR1[2]~feeder .lut_mask = 16'hFF00;
defparam \DPath|regR1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N25
dffeas \DPath|regR1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[2] .is_wysiwyg = "true";
defparam \DPath|regR1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N20
cycloneive_lcell_comb \DPath|Mux5~0 (
// Equation(s):
// \DPath|Mux5~0_combout  = (\instruction[4]~input_o  & (\instruction[3]~input_o )) # (!\instruction[4]~input_o  & ((\instruction[3]~input_o  & ((\DPath|regR1 [2]))) # (!\instruction[3]~input_o  & (\DPath|regR0 [2]))))

	.dataa(\instruction[4]~input_o ),
	.datab(\instruction[3]~input_o ),
	.datac(\DPath|regR0 [2]),
	.datad(\DPath|regR1 [2]),
	.cin(gnd),
	.combout(\DPath|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux5~0 .lut_mask = 16'hDC98;
defparam \DPath|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N26
cycloneive_lcell_comb \DPath|Mux5~1 (
// Equation(s):
// \DPath|Mux5~1_combout  = (\DPath|Mux5~0_combout  & ((\DPath|regR3 [2]) # ((!\instruction[4]~input_o )))) # (!\DPath|Mux5~0_combout  & (((\DPath|regR2 [2] & \instruction[4]~input_o ))))

	.dataa(\DPath|regR3 [2]),
	.datab(\DPath|regR2 [2]),
	.datac(\DPath|Mux5~0_combout ),
	.datad(\instruction[4]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux5~1 .lut_mask = 16'hACF0;
defparam \DPath|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N21
dffeas \DPath|regA[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[2] .is_wysiwyg = "true";
defparam \DPath|regA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N28
cycloneive_lcell_comb \DPath|regG~6 (
// Equation(s):
// \DPath|regG~6_combout  = \DPath|regB [2] $ (\DPath|regA [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DPath|regB [2]),
	.datad(\DPath|regA [2]),
	.cin(gnd),
	.combout(\DPath|regG~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG~6 .lut_mask = 16'h0FF0;
defparam \DPath|regG~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N17
dffeas \DPath|regR2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[1] .is_wysiwyg = "true";
defparam \DPath|regR2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N11
dffeas \DPath|regR0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[1] .is_wysiwyg = "true";
defparam \DPath|regR0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N16
cycloneive_lcell_comb \DPath|Mux6~0 (
// Equation(s):
// \DPath|Mux6~0_combout  = (\instruction[4]~input_o  & ((\instruction[3]~input_o ) # ((\DPath|regR2 [1])))) # (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & ((\DPath|regR0 [1]))))

	.dataa(\instruction[4]~input_o ),
	.datab(\instruction[3]~input_o ),
	.datac(\DPath|regR2 [1]),
	.datad(\DPath|regR0 [1]),
	.cin(gnd),
	.combout(\DPath|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux6~0 .lut_mask = 16'hB9A8;
defparam \DPath|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N2
cycloneive_lcell_comb \DPath|regR1[1]~feeder (
// Equation(s):
// \DPath|regR1[1]~feeder_combout  = \DPath|regR0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DPath|regR0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DPath|regR1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR1[1]~feeder .lut_mask = 16'hF0F0;
defparam \DPath|regR1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N3
dffeas \DPath|regR1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[1] .is_wysiwyg = "true";
defparam \DPath|regR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N14
cycloneive_lcell_comb \DPath|Mux6~1 (
// Equation(s):
// \DPath|Mux6~1_combout  = (\instruction[3]~input_o  & ((\DPath|Mux6~0_combout  & (\DPath|regR3 [1])) # (!\DPath|Mux6~0_combout  & ((\DPath|regR1 [1]))))) # (!\instruction[3]~input_o  & (((\DPath|Mux6~0_combout ))))

	.dataa(\instruction[3]~input_o ),
	.datab(\DPath|regR3 [1]),
	.datac(\DPath|Mux6~0_combout ),
	.datad(\DPath|regR1 [1]),
	.cin(gnd),
	.combout(\DPath|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux6~1 .lut_mask = 16'hDAD0;
defparam \DPath|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N1
dffeas \DPath|regA[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[1] .is_wysiwyg = "true";
defparam \DPath|regA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N22
cycloneive_lcell_comb \DPath|regG~1 (
// Equation(s):
// \DPath|regG~1_combout  = \DPath|regA [1] $ (\DPath|regB [1])

	.dataa(\DPath|regA [1]),
	.datab(gnd),
	.datac(\DPath|regB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DPath|regG~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG~1 .lut_mask = 16'h5A5A;
defparam \DPath|regG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N0
cycloneive_lcell_comb \DPath|Mux22~0 (
// Equation(s):
// \DPath|Mux22~0_combout  = (\instruction[11]~input_o  & ((\DPath|regB [0]))) # (!\instruction[11]~input_o  & (\DPath|regA [1]))

	.dataa(\DPath|regA [1]),
	.datab(gnd),
	.datac(\DPath|regB [0]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~0 .lut_mask = 16'hF0AA;
defparam \DPath|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N18
cycloneive_lcell_comb \DPath|Mux22~1 (
// Equation(s):
// \DPath|Mux22~1_combout  = (\DPath|regB [1] & ((\DPath|Mux22~0_combout ) # (\instruction[11]~input_o  $ (!\indecoder|control [6])))) # (!\DPath|regB [1] & (((!\indecoder|control [6] & \DPath|Mux22~0_combout ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\indecoder|control [6]),
	.datac(\DPath|regB [1]),
	.datad(\DPath|Mux22~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~1 .lut_mask = 16'hF390;
defparam \DPath|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N20
cycloneive_lcell_comb \DPath|Mux22~2 (
// Equation(s):
// \DPath|Mux22~2_combout  = (\DPath|regG[6]~2_combout  & ((\DPath|regG[6]~0_combout ) # ((\DPath|regG~1_combout )))) # (!\DPath|regG[6]~2_combout  & (!\DPath|regG[6]~0_combout  & ((\DPath|Mux22~1_combout ))))

	.dataa(\DPath|regG[6]~2_combout ),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|regG~1_combout ),
	.datad(\DPath|Mux22~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~2 .lut_mask = 16'hB9A8;
defparam \DPath|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N26
cycloneive_lcell_comb \DPath|Mux22~3 (
// Equation(s):
// \DPath|Mux22~3_combout  = (\DPath|regG[6]~0_combout  & ((\DPath|Mux22~2_combout  & (\DPath|regB [2])) # (!\DPath|Mux22~2_combout  & ((!\DPath|regA [1]))))) # (!\DPath|regG[6]~0_combout  & (((\DPath|Mux22~2_combout ))))

	.dataa(\DPath|regB [2]),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|regA [1]),
	.datad(\DPath|Mux22~2_combout ),
	.cin(gnd),
	.combout(\DPath|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~3 .lut_mask = 16'hBB0C;
defparam \DPath|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N12
cycloneive_lcell_comb \DPath|Add3~0 (
// Equation(s):
// \DPath|Add3~0_combout  = (\DPath|regA [0] & (\DPath|regB [0] $ (GND))) # (!\DPath|regA [0] & (!\DPath|regB [0] & VCC))
// \DPath|Add3~1  = CARRY((\DPath|regA [0] & !\DPath|regB [0]))

	.dataa(\DPath|regA [0]),
	.datab(\DPath|regB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DPath|Add3~0_combout ),
	.cout(\DPath|Add3~1 ));
// synopsys translate_off
defparam \DPath|Add3~0 .lut_mask = 16'h9922;
defparam \DPath|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N14
cycloneive_lcell_comb \DPath|Add3~2 (
// Equation(s):
// \DPath|Add3~2_combout  = (\DPath|regA [1] & ((\DPath|regB [1] & (!\DPath|Add3~1 )) # (!\DPath|regB [1] & (\DPath|Add3~1  & VCC)))) # (!\DPath|regA [1] & ((\DPath|regB [1] & ((\DPath|Add3~1 ) # (GND))) # (!\DPath|regB [1] & (!\DPath|Add3~1 ))))
// \DPath|Add3~3  = CARRY((\DPath|regA [1] & (\DPath|regB [1] & !\DPath|Add3~1 )) # (!\DPath|regA [1] & ((\DPath|regB [1]) # (!\DPath|Add3~1 ))))

	.dataa(\DPath|regA [1]),
	.datab(\DPath|regB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add3~1 ),
	.combout(\DPath|Add3~2_combout ),
	.cout(\DPath|Add3~3 ));
// synopsys translate_off
defparam \DPath|Add3~2 .lut_mask = 16'h694D;
defparam \DPath|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N2
cycloneive_lcell_comb \DPath|Add0~30 (
// Equation(s):
// \DPath|Add0~30_combout  = (\instruction[11]~input_o  & ((\DPath|Add3~2_combout ))) # (!\instruction[11]~input_o  & (\DPath|regA [1]))

	.dataa(\instruction[11]~input_o ),
	.datab(gnd),
	.datac(\DPath|regA [1]),
	.datad(\DPath|Add3~2_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~30 .lut_mask = 16'hFA50;
defparam \DPath|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N4
cycloneive_lcell_comb \DPath|Add1~0 (
// Equation(s):
// \DPath|Add1~0_combout  = (\DPath|regB [0] & (\DPath|regA [0] $ (VCC))) # (!\DPath|regB [0] & (\DPath|regA [0] & VCC))
// \DPath|Add1~1  = CARRY((\DPath|regB [0] & \DPath|regA [0]))

	.dataa(\DPath|regB [0]),
	.datab(\DPath|regA [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DPath|Add1~0_combout ),
	.cout(\DPath|Add1~1 ));
// synopsys translate_off
defparam \DPath|Add1~0 .lut_mask = 16'h6688;
defparam \DPath|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N6
cycloneive_lcell_comb \DPath|Add1~2 (
// Equation(s):
// \DPath|Add1~2_combout  = (\DPath|regB [1] & ((\DPath|regA [1] & (\DPath|Add1~1  & VCC)) # (!\DPath|regA [1] & (!\DPath|Add1~1 )))) # (!\DPath|regB [1] & ((\DPath|regA [1] & (!\DPath|Add1~1 )) # (!\DPath|regA [1] & ((\DPath|Add1~1 ) # (GND)))))
// \DPath|Add1~3  = CARRY((\DPath|regB [1] & (!\DPath|regA [1] & !\DPath|Add1~1 )) # (!\DPath|regB [1] & ((!\DPath|Add1~1 ) # (!\DPath|regA [1]))))

	.dataa(\DPath|regB [1]),
	.datab(\DPath|regA [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add1~1 ),
	.combout(\DPath|Add1~2_combout ),
	.cout(\DPath|Add1~3 ));
// synopsys translate_off
defparam \DPath|Add1~2 .lut_mask = 16'h9617;
defparam \DPath|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N4
cycloneive_lcell_comb \DPath|regG[6]~3 (
// Equation(s):
// \DPath|regG[6]~3_combout  = (\indecoder|control [6] & ((!\instruction[11]~input_o ) # (!\instruction[10]~input_o )))

	.dataa(\instruction[10]~input_o ),
	.datab(gnd),
	.datac(\indecoder|control [6]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|regG[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG[6]~3 .lut_mask = 16'h50F0;
defparam \DPath|regG[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N24
cycloneive_lcell_comb \DPath|Add0~25 (
// Equation(s):
// \DPath|Add0~25_combout  = (\instruction[10]~input_o  & (!\indecoder|control [6])) # (!\instruction[10]~input_o  & ((\instruction[11]~input_o )))

	.dataa(\instruction[10]~input_o ),
	.datab(gnd),
	.datac(\indecoder|control [6]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~25 .lut_mask = 16'h5F0A;
defparam \DPath|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N0
cycloneive_lcell_comb \DPath|Add0~62 (
// Equation(s):
// \DPath|Add0~62_combout  = (\instruction[10]~input_o  & (((\DPath|regA [1])) # (!\indecoder|control [6]))) # (!\instruction[10]~input_o  & (((\DPath|regA [1] & !\instruction[11]~input_o ))))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(\DPath|regA [1]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~62 .lut_mask = 16'hC4F4;
defparam \DPath|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N4
cycloneive_lcell_comb \DPath|Add0~31 (
// Equation(s):
// \DPath|Add0~31_combout  = (\DPath|Add0~25_combout  & ((\DPath|Add0~62_combout  & ((\DPath|Add1~2_combout ))) # (!\DPath|Add0~62_combout  & (\DPath|Add3~2_combout )))) # (!\DPath|Add0~25_combout  & (\DPath|Add0~62_combout ))

	.dataa(\DPath|Add0~25_combout ),
	.datab(\DPath|Add0~62_combout ),
	.datac(\DPath|Add3~2_combout ),
	.datad(\DPath|Add1~2_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~31 .lut_mask = 16'hEC64;
defparam \DPath|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N22
cycloneive_lcell_comb \DPath|Add0~27 (
// Equation(s):
// \DPath|Add0~27_combout  = (\instruction[10]~input_o ) # ((\instruction[9]~input_o  & ((!\instruction[15]~input_o ) # (!\instruction[14]~input_o ))))

	.dataa(\instruction[14]~input_o ),
	.datab(\instruction[15]~input_o ),
	.datac(\instruction[10]~input_o ),
	.datad(\instruction[9]~input_o ),
	.cin(gnd),
	.combout(\DPath|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~27 .lut_mask = 16'hF7F0;
defparam \DPath|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N22
cycloneive_lcell_comb \DPath|Add0~24 (
// Equation(s):
// \DPath|Add0~24_combout  = (\instruction[10]~input_o  & (\DPath|Add1~0_combout )) # (!\instruction[10]~input_o  & ((\DPath|Add3~0_combout )))

	.dataa(\instruction[10]~input_o ),
	.datab(\DPath|Add1~0_combout ),
	.datac(gnd),
	.datad(\DPath|Add3~0_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~24 .lut_mask = 16'hDD88;
defparam \DPath|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N8
cycloneive_lcell_comb \DPath|Add0~26 (
// Equation(s):
// \DPath|Add0~26_combout  = (\DPath|Add0~25_combout  & ((\DPath|Add0~24_combout ))) # (!\DPath|Add0~25_combout  & (\DPath|regA [0]))

	.dataa(\DPath|regA [0]),
	.datab(\DPath|Add0~25_combout ),
	.datac(gnd),
	.datad(\DPath|Add0~24_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~26 .lut_mask = 16'hEE22;
defparam \DPath|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N8
cycloneive_lcell_comb \DPath|Add0~28 (
// Equation(s):
// \DPath|Add0~28_combout  = (\DPath|Add0~27_combout  & (\DPath|Add0~26_combout  $ (VCC))) # (!\DPath|Add0~27_combout  & (\DPath|Add0~26_combout  & VCC))
// \DPath|Add0~29  = CARRY((\DPath|Add0~27_combout  & \DPath|Add0~26_combout ))

	.dataa(\DPath|Add0~27_combout ),
	.datab(\DPath|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DPath|Add0~28_combout ),
	.cout(\DPath|Add0~29 ));
// synopsys translate_off
defparam \DPath|Add0~28 .lut_mask = 16'h6688;
defparam \DPath|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N10
cycloneive_lcell_comb \DPath|Add0~32 (
// Equation(s):
// \DPath|Add0~32_combout  = (\DPath|Add0~31_combout  & ((\indecoder|control [6] & (\DPath|Add0~29  & VCC)) # (!\indecoder|control [6] & (!\DPath|Add0~29 )))) # (!\DPath|Add0~31_combout  & ((\indecoder|control [6] & (!\DPath|Add0~29 )) # (!\indecoder|control 
// [6] & ((\DPath|Add0~29 ) # (GND)))))
// \DPath|Add0~33  = CARRY((\DPath|Add0~31_combout  & (!\indecoder|control [6] & !\DPath|Add0~29 )) # (!\DPath|Add0~31_combout  & ((!\DPath|Add0~29 ) # (!\indecoder|control [6]))))

	.dataa(\DPath|Add0~31_combout ),
	.datab(\indecoder|control [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add0~29 ),
	.combout(\DPath|Add0~32_combout ),
	.cout(\DPath|Add0~33 ));
// synopsys translate_off
defparam \DPath|Add0~32 .lut_mask = 16'h9617;
defparam \DPath|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N10
cycloneive_lcell_comb \DPath|regG[6]~4 (
// Equation(s):
// \DPath|regG[6]~4_combout  = (\instruction[10]~input_o  & (\indecoder|control [6] $ (\instruction[11]~input_o )))

	.dataa(\instruction[10]~input_o ),
	.datab(gnd),
	.datac(\indecoder|control [6]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|regG[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG[6]~4 .lut_mask = 16'h0AA0;
defparam \DPath|regG[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N28
cycloneive_lcell_comb \DPath|Mux22~4 (
// Equation(s):
// \DPath|Mux22~4_combout  = (\DPath|regG[6]~3_combout  & (((\DPath|regG[6]~4_combout )))) # (!\DPath|regG[6]~3_combout  & ((\DPath|regG[6]~4_combout  & ((\DPath|regA [1]))) # (!\DPath|regG[6]~4_combout  & (\DPath|Add0~32_combout ))))

	.dataa(\DPath|regG[6]~3_combout ),
	.datab(\DPath|Add0~32_combout ),
	.datac(\DPath|regA [1]),
	.datad(\DPath|regG[6]~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~4 .lut_mask = 16'hFA44;
defparam \DPath|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N2
cycloneive_lcell_comb \DPath|Mux22~5 (
// Equation(s):
// \DPath|Mux22~5_combout  = (\DPath|regG[6]~3_combout  & ((\DPath|Mux22~4_combout  & ((\DPath|Add1~2_combout ))) # (!\DPath|Mux22~4_combout  & (\DPath|Add0~30_combout )))) # (!\DPath|regG[6]~3_combout  & (((\DPath|Mux22~4_combout ))))

	.dataa(\DPath|Add0~30_combout ),
	.datab(\DPath|Add1~2_combout ),
	.datac(\DPath|regG[6]~3_combout ),
	.datad(\DPath|Mux22~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~5 .lut_mask = 16'hCFA0;
defparam \DPath|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N16
cycloneive_lcell_comb \DPath|Mux22~6 (
// Equation(s):
// \DPath|Mux22~6_combout  = (\instruction[12]~input_o  & (\DPath|Mux22~3_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux22~5_combout )))

	.dataa(gnd),
	.datab(\instruction[12]~input_o ),
	.datac(\DPath|Mux22~3_combout ),
	.datad(\DPath|Mux22~5_combout ),
	.cin(gnd),
	.combout(\DPath|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux22~6 .lut_mask = 16'hF3C0;
defparam \DPath|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N4
cycloneive_lcell_comb \DPath|regG[6]~5 (
// Equation(s):
// \DPath|regG[6]~5_combout  = (((\indecoder|control [6]) # (!\instruction[12]~input_o )) # (!\instruction[10]~input_o )) # (!\instruction[11]~input_o )

	.dataa(\instruction[11]~input_o ),
	.datab(\instruction[10]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\instruction[12]~input_o ),
	.cin(gnd),
	.combout(\DPath|regG[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG[6]~5 .lut_mask = 16'hF7FF;
defparam \DPath|regG[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \DPath|regG[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|regG[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[1] .is_wysiwyg = "true";
defparam \DPath|regG[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N18
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N19
dffeas \dmem|Data_memory_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N21
dffeas \dmem|Data_memory_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N6
cycloneive_lcell_comb \indecoder|control[3] (
// Equation(s):
// \indecoder|control [3] = (\instruction[14]~input_o  & !\instruction[15]~input_o )

	.dataa(\instruction[14]~input_o ),
	.datab(gnd),
	.datac(\instruction[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\indecoder|control [3]),
	.cout());
// synopsys translate_off
defparam \indecoder|control[3] .lut_mask = 16'h0A0A;
defparam \indecoder|control[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N27
dffeas \DPath|regR3[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[6] .is_wysiwyg = "true";
defparam \DPath|regR3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N1
dffeas \DPath|regR2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[6] .is_wysiwyg = "true";
defparam \DPath|regR2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N20
cycloneive_lcell_comb \DPath|regR1[6]~feeder (
// Equation(s):
// \DPath|regR1[6]~feeder_combout  = \DPath|regR0~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DPath|regR0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DPath|regR1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR1[6]~feeder .lut_mask = 16'hF0F0;
defparam \DPath|regR1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N21
dffeas \DPath|regR1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[6] .is_wysiwyg = "true";
defparam \DPath|regR1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N26
cycloneive_lcell_comb \DPath|Mux1~0 (
// Equation(s):
// \DPath|Mux1~0_combout  = (\instruction[4]~input_o  & (((\instruction[3]~input_o )))) # (!\instruction[4]~input_o  & ((\instruction[3]~input_o  & (\DPath|regR1 [6])) # (!\instruction[3]~input_o  & ((\DPath|regR0 [6])))))

	.dataa(\instruction[4]~input_o ),
	.datab(\DPath|regR1 [6]),
	.datac(\instruction[3]~input_o ),
	.datad(\DPath|regR0 [6]),
	.cin(gnd),
	.combout(\DPath|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux1~0 .lut_mask = 16'hE5E0;
defparam \DPath|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N26
cycloneive_lcell_comb \DPath|Mux1~1 (
// Equation(s):
// \DPath|Mux1~1_combout  = (\instruction[4]~input_o  & ((\DPath|Mux1~0_combout  & (\DPath|regR3 [6])) # (!\DPath|Mux1~0_combout  & ((\DPath|regR2 [6]))))) # (!\instruction[4]~input_o  & (((\DPath|Mux1~0_combout ))))

	.dataa(\DPath|regR3 [6]),
	.datab(\instruction[4]~input_o ),
	.datac(\DPath|regR2 [6]),
	.datad(\DPath|Mux1~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux1~1 .lut_mask = 16'hBBC0;
defparam \DPath|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N9
dffeas \DPath|regA[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[6] .is_wysiwyg = "true";
defparam \DPath|regA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N26
cycloneive_lcell_comb \DPath|regG~10 (
// Equation(s):
// \DPath|regG~10_combout  = \DPath|regA [6] $ (\DPath|regB [6])

	.dataa(\DPath|regA [6]),
	.datab(gnd),
	.datac(\DPath|regB [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DPath|regG~10_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG~10 .lut_mask = 16'h5A5A;
defparam \DPath|regG~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N19
dffeas \DPath|regR1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[7] .is_wysiwyg = "true";
defparam \DPath|regR1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N31
dffeas \DPath|regR2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[7] .is_wysiwyg = "true";
defparam \DPath|regR2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N19
dffeas \DPath|regR0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[7] .is_wysiwyg = "true";
defparam \DPath|regR0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N30
cycloneive_lcell_comb \DPath|Mux0~0 (
// Equation(s):
// \DPath|Mux0~0_combout  = (\instruction[4]~input_o  & ((\instruction[3]~input_o ) # ((\DPath|regR2 [7])))) # (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & ((\DPath|regR0 [7]))))

	.dataa(\instruction[4]~input_o ),
	.datab(\instruction[3]~input_o ),
	.datac(\DPath|regR2 [7]),
	.datad(\DPath|regR0 [7]),
	.cin(gnd),
	.combout(\DPath|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux0~0 .lut_mask = 16'hB9A8;
defparam \DPath|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N22
cycloneive_lcell_comb \DPath|Mux0~1 (
// Equation(s):
// \DPath|Mux0~1_combout  = (\instruction[3]~input_o  & ((\DPath|Mux0~0_combout  & (\DPath|regR3 [7])) # (!\DPath|Mux0~0_combout  & ((\DPath|regR1 [7]))))) # (!\instruction[3]~input_o  & (((\DPath|Mux0~0_combout ))))

	.dataa(\DPath|regR3 [7]),
	.datab(\instruction[3]~input_o ),
	.datac(\DPath|regR1 [7]),
	.datad(\DPath|Mux0~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux0~1 .lut_mask = 16'hBBC0;
defparam \DPath|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N5
dffeas \DPath|regA[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[7] .is_wysiwyg = "true";
defparam \DPath|regA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N0
cycloneive_lcell_comb \DPath|Mux16~4 (
// Equation(s):
// \DPath|Mux16~4_combout  = (\DPath|regA [7] & (\indecoder|control [6] $ (((\instruction[11]~input_o  & \instruction[10]~input_o ))))) # (!\DPath|regA [7] & (\indecoder|control [6] & (\instruction[11]~input_o  $ (\instruction[10]~input_o ))))

	.dataa(\DPath|regA [7]),
	.datab(\instruction[11]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\instruction[10]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~4 .lut_mask = 16'h38E0;
defparam \DPath|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N6
cycloneive_lcell_comb \DPath|Mux16~3 (
// Equation(s):
// \DPath|Mux16~3_combout  = (\DPath|regA [7] & (\indecoder|control [6] & (\instruction[11]~input_o  $ (\instruction[10]~input_o )))) # (!\DPath|regA [7] & (\indecoder|control [6] $ (((\instruction[11]~input_o  & \instruction[10]~input_o )))))

	.dataa(\DPath|regA [7]),
	.datab(\instruction[11]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\instruction[10]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~3 .lut_mask = 16'h34D0;
defparam \DPath|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N20
cycloneive_lcell_comb \DPath|Add0~43 (
// Equation(s):
// \DPath|Add0~43_combout  = (\instruction[11]~input_o  & !\instruction[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction[11]~input_o ),
	.datad(\instruction[10]~input_o ),
	.cin(gnd),
	.combout(\DPath|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~43 .lut_mask = 16'h00F0;
defparam \DPath|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N30
cycloneive_lcell_comb \DPath|Add0~72 (
// Equation(s):
// \DPath|Add0~72_combout  = (\DPath|regA [7] & ((\instruction[10]~input_o  & ((\indecoder|control [6]))) # (!\instruction[10]~input_o  & (!\instruction[11]~input_o ))))

	.dataa(\instruction[10]~input_o ),
	.datab(\instruction[11]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\DPath|regA [7]),
	.cin(gnd),
	.combout(\DPath|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~72 .lut_mask = 16'hB100;
defparam \DPath|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N3
dffeas \DPath|regR0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[5] .is_wysiwyg = "true";
defparam \DPath|regR0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N1
dffeas \DPath|regR2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[5] .is_wysiwyg = "true";
defparam \DPath|regR2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N2
cycloneive_lcell_comb \DPath|Mux10~0 (
// Equation(s):
// \DPath|Mux10~0_combout  = (\instruction[1]~input_o  & ((\instruction[0]~input_o ) # ((\DPath|regR2 [5])))) # (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\DPath|regR0 [5])))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [5]),
	.datad(\DPath|regR2 [5]),
	.cin(gnd),
	.combout(\DPath|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux10~0 .lut_mask = 16'hBA98;
defparam \DPath|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N17
dffeas \DPath|regR3[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[5] .is_wysiwyg = "true";
defparam \DPath|regR3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N10
cycloneive_lcell_comb \DPath|Mux10~1 (
// Equation(s):
// \DPath|Mux10~1_combout  = (\DPath|Mux10~0_combout  & (((\DPath|regR3 [5])) # (!\instruction[0]~input_o ))) # (!\DPath|Mux10~0_combout  & (\instruction[0]~input_o  & (\DPath|regR1 [5])))

	.dataa(\DPath|Mux10~0_combout ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR1 [5]),
	.datad(\DPath|regR3 [5]),
	.cin(gnd),
	.combout(\DPath|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux10~1 .lut_mask = 16'hEA62;
defparam \DPath|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N30
cycloneive_lcell_comb \DPath|Mux10~2 (
// Equation(s):
// \DPath|Mux10~2_combout  = (!\instruction[15]~input_o  & \DPath|Mux10~1_combout )

	.dataa(\instruction[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|Mux10~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux10~2 .lut_mask = 16'h5500;
defparam \DPath|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N11
dffeas \DPath|regB[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[5] .is_wysiwyg = "true";
defparam \DPath|regB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N8
cycloneive_lcell_comb \DPath|Add1~4 (
// Equation(s):
// \DPath|Add1~4_combout  = ((\DPath|regB [2] $ (\DPath|regA [2] $ (!\DPath|Add1~3 )))) # (GND)
// \DPath|Add1~5  = CARRY((\DPath|regB [2] & ((\DPath|regA [2]) # (!\DPath|Add1~3 ))) # (!\DPath|regB [2] & (\DPath|regA [2] & !\DPath|Add1~3 )))

	.dataa(\DPath|regB [2]),
	.datab(\DPath|regA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add1~3 ),
	.combout(\DPath|Add1~4_combout ),
	.cout(\DPath|Add1~5 ));
// synopsys translate_off
defparam \DPath|Add1~4 .lut_mask = 16'h698E;
defparam \DPath|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N10
cycloneive_lcell_comb \DPath|Add1~6 (
// Equation(s):
// \DPath|Add1~6_combout  = (\DPath|regB [3] & ((\DPath|regA [3] & (\DPath|Add1~5  & VCC)) # (!\DPath|regA [3] & (!\DPath|Add1~5 )))) # (!\DPath|regB [3] & ((\DPath|regA [3] & (!\DPath|Add1~5 )) # (!\DPath|regA [3] & ((\DPath|Add1~5 ) # (GND)))))
// \DPath|Add1~7  = CARRY((\DPath|regB [3] & (!\DPath|regA [3] & !\DPath|Add1~5 )) # (!\DPath|regB [3] & ((!\DPath|Add1~5 ) # (!\DPath|regA [3]))))

	.dataa(\DPath|regB [3]),
	.datab(\DPath|regA [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add1~5 ),
	.combout(\DPath|Add1~6_combout ),
	.cout(\DPath|Add1~7 ));
// synopsys translate_off
defparam \DPath|Add1~6 .lut_mask = 16'h9617;
defparam \DPath|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N12
cycloneive_lcell_comb \DPath|Add1~8 (
// Equation(s):
// \DPath|Add1~8_combout  = ((\DPath|regA [4] $ (\DPath|regB [4] $ (!\DPath|Add1~7 )))) # (GND)
// \DPath|Add1~9  = CARRY((\DPath|regA [4] & ((\DPath|regB [4]) # (!\DPath|Add1~7 ))) # (!\DPath|regA [4] & (\DPath|regB [4] & !\DPath|Add1~7 )))

	.dataa(\DPath|regA [4]),
	.datab(\DPath|regB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add1~7 ),
	.combout(\DPath|Add1~8_combout ),
	.cout(\DPath|Add1~9 ));
// synopsys translate_off
defparam \DPath|Add1~8 .lut_mask = 16'h698E;
defparam \DPath|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N14
cycloneive_lcell_comb \DPath|Add1~10 (
// Equation(s):
// \DPath|Add1~10_combout  = (\DPath|regB [5] & ((\DPath|regA [5] & (\DPath|Add1~9  & VCC)) # (!\DPath|regA [5] & (!\DPath|Add1~9 )))) # (!\DPath|regB [5] & ((\DPath|regA [5] & (!\DPath|Add1~9 )) # (!\DPath|regA [5] & ((\DPath|Add1~9 ) # (GND)))))
// \DPath|Add1~11  = CARRY((\DPath|regB [5] & (!\DPath|regA [5] & !\DPath|Add1~9 )) # (!\DPath|regB [5] & ((!\DPath|Add1~9 ) # (!\DPath|regA [5]))))

	.dataa(\DPath|regB [5]),
	.datab(\DPath|regA [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add1~9 ),
	.combout(\DPath|Add1~10_combout ),
	.cout(\DPath|Add1~11 ));
// synopsys translate_off
defparam \DPath|Add1~10 .lut_mask = 16'h9617;
defparam \DPath|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N16
cycloneive_lcell_comb \DPath|Add1~12 (
// Equation(s):
// \DPath|Add1~12_combout  = ((\DPath|regB [6] $ (\DPath|regA [6] $ (!\DPath|Add1~11 )))) # (GND)
// \DPath|Add1~13  = CARRY((\DPath|regB [6] & ((\DPath|regA [6]) # (!\DPath|Add1~11 ))) # (!\DPath|regB [6] & (\DPath|regA [6] & !\DPath|Add1~11 )))

	.dataa(\DPath|regB [6]),
	.datab(\DPath|regA [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add1~11 ),
	.combout(\DPath|Add1~12_combout ),
	.cout(\DPath|Add1~13 ));
// synopsys translate_off
defparam \DPath|Add1~12 .lut_mask = 16'h698E;
defparam \DPath|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N18
cycloneive_lcell_comb \DPath|Add1~14 (
// Equation(s):
// \DPath|Add1~14_combout  = \DPath|regA [7] $ (\DPath|Add1~13  $ (\DPath|regB [7]))

	.dataa(gnd),
	.datab(\DPath|regA [7]),
	.datac(gnd),
	.datad(\DPath|regB [7]),
	.cin(\DPath|Add1~13 ),
	.combout(\DPath|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add1~14 .lut_mask = 16'hC33C;
defparam \DPath|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N22
cycloneive_lcell_comb \DPath|Add0~71 (
// Equation(s):
// \DPath|Add0~71_combout  = (\instruction[10]~input_o  & (!\indecoder|control [6] & \DPath|Add1~14_combout ))

	.dataa(gnd),
	.datab(\instruction[10]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\DPath|Add1~14_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~71 .lut_mask = 16'h0C00;
defparam \DPath|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N16
cycloneive_lcell_comb \DPath|Add3~4 (
// Equation(s):
// \DPath|Add3~4_combout  = ((\DPath|regA [2] $ (\DPath|regB [2] $ (\DPath|Add3~3 )))) # (GND)
// \DPath|Add3~5  = CARRY((\DPath|regA [2] & ((!\DPath|Add3~3 ) # (!\DPath|regB [2]))) # (!\DPath|regA [2] & (!\DPath|regB [2] & !\DPath|Add3~3 )))

	.dataa(\DPath|regA [2]),
	.datab(\DPath|regB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add3~3 ),
	.combout(\DPath|Add3~4_combout ),
	.cout(\DPath|Add3~5 ));
// synopsys translate_off
defparam \DPath|Add3~4 .lut_mask = 16'h962B;
defparam \DPath|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N18
cycloneive_lcell_comb \DPath|Add3~6 (
// Equation(s):
// \DPath|Add3~6_combout  = (\DPath|regB [3] & ((\DPath|regA [3] & (!\DPath|Add3~5 )) # (!\DPath|regA [3] & ((\DPath|Add3~5 ) # (GND))))) # (!\DPath|regB [3] & ((\DPath|regA [3] & (\DPath|Add3~5  & VCC)) # (!\DPath|regA [3] & (!\DPath|Add3~5 ))))
// \DPath|Add3~7  = CARRY((\DPath|regB [3] & ((!\DPath|Add3~5 ) # (!\DPath|regA [3]))) # (!\DPath|regB [3] & (!\DPath|regA [3] & !\DPath|Add3~5 )))

	.dataa(\DPath|regB [3]),
	.datab(\DPath|regA [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add3~5 ),
	.combout(\DPath|Add3~6_combout ),
	.cout(\DPath|Add3~7 ));
// synopsys translate_off
defparam \DPath|Add3~6 .lut_mask = 16'h692B;
defparam \DPath|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N20
cycloneive_lcell_comb \DPath|Add3~8 (
// Equation(s):
// \DPath|Add3~8_combout  = ((\DPath|regA [4] $ (\DPath|regB [4] $ (\DPath|Add3~7 )))) # (GND)
// \DPath|Add3~9  = CARRY((\DPath|regA [4] & ((!\DPath|Add3~7 ) # (!\DPath|regB [4]))) # (!\DPath|regA [4] & (!\DPath|regB [4] & !\DPath|Add3~7 )))

	.dataa(\DPath|regA [4]),
	.datab(\DPath|regB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add3~7 ),
	.combout(\DPath|Add3~8_combout ),
	.cout(\DPath|Add3~9 ));
// synopsys translate_off
defparam \DPath|Add3~8 .lut_mask = 16'h962B;
defparam \DPath|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N22
cycloneive_lcell_comb \DPath|Add3~10 (
// Equation(s):
// \DPath|Add3~10_combout  = (\DPath|regA [5] & ((\DPath|regB [5] & (!\DPath|Add3~9 )) # (!\DPath|regB [5] & (\DPath|Add3~9  & VCC)))) # (!\DPath|regA [5] & ((\DPath|regB [5] & ((\DPath|Add3~9 ) # (GND))) # (!\DPath|regB [5] & (!\DPath|Add3~9 ))))
// \DPath|Add3~11  = CARRY((\DPath|regA [5] & (\DPath|regB [5] & !\DPath|Add3~9 )) # (!\DPath|regA [5] & ((\DPath|regB [5]) # (!\DPath|Add3~9 ))))

	.dataa(\DPath|regA [5]),
	.datab(\DPath|regB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add3~9 ),
	.combout(\DPath|Add3~10_combout ),
	.cout(\DPath|Add3~11 ));
// synopsys translate_off
defparam \DPath|Add3~10 .lut_mask = 16'h694D;
defparam \DPath|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N24
cycloneive_lcell_comb \DPath|Add3~12 (
// Equation(s):
// \DPath|Add3~12_combout  = ((\DPath|regA [6] $ (\DPath|regB [6] $ (\DPath|Add3~11 )))) # (GND)
// \DPath|Add3~13  = CARRY((\DPath|regA [6] & ((!\DPath|Add3~11 ) # (!\DPath|regB [6]))) # (!\DPath|regA [6] & (!\DPath|regB [6] & !\DPath|Add3~11 )))

	.dataa(\DPath|regA [6]),
	.datab(\DPath|regB [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add3~11 ),
	.combout(\DPath|Add3~12_combout ),
	.cout(\DPath|Add3~13 ));
// synopsys translate_off
defparam \DPath|Add3~12 .lut_mask = 16'h962B;
defparam \DPath|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N26
cycloneive_lcell_comb \DPath|Add3~14 (
// Equation(s):
// \DPath|Add3~14_combout  = \DPath|regA [7] $ (\DPath|Add3~13  $ (!\DPath|regB [7]))

	.dataa(\DPath|regA [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|regB [7]),
	.cin(\DPath|Add3~13 ),
	.combout(\DPath|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add3~14 .lut_mask = 16'h5AA5;
defparam \DPath|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N8
cycloneive_lcell_comb \DPath|Add0~59 (
// Equation(s):
// \DPath|Add0~59_combout  = (\DPath|Add0~72_combout ) # ((\DPath|Add0~71_combout ) # ((\DPath|Add0~43_combout  & \DPath|Add3~14_combout )))

	.dataa(\DPath|Add0~43_combout ),
	.datab(\DPath|Add0~72_combout ),
	.datac(\DPath|Add0~71_combout ),
	.datad(\DPath|Add3~14_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~59 .lut_mask = 16'hFEFC;
defparam \DPath|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N22
cycloneive_lcell_comb \DPath|Add0~70 (
// Equation(s):
// \DPath|Add0~70_combout  = (\DPath|regA [6] & ((\instruction[10]~input_o  & ((\indecoder|control [6]))) # (!\instruction[10]~input_o  & (!\instruction[11]~input_o ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\instruction[10]~input_o ),
	.datac(\DPath|regA [6]),
	.datad(\indecoder|control [6]),
	.cin(gnd),
	.combout(\DPath|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~70 .lut_mask = 16'hD010;
defparam \DPath|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N30
cycloneive_lcell_comb \DPath|Add0~69 (
// Equation(s):
// \DPath|Add0~69_combout  = (!\indecoder|control [6] & (\instruction[10]~input_o  & \DPath|Add1~12_combout ))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(gnd),
	.datad(\DPath|Add1~12_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~69 .lut_mask = 16'h4400;
defparam \DPath|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N10
cycloneive_lcell_comb \DPath|Add0~52 (
// Equation(s):
// \DPath|Add0~52_combout  = (\DPath|Add0~70_combout ) # ((\DPath|Add0~69_combout ) # ((\DPath|Add0~43_combout  & \DPath|Add3~12_combout )))

	.dataa(\DPath|Add0~43_combout ),
	.datab(\DPath|Add0~70_combout ),
	.datac(\DPath|Add0~69_combout ),
	.datad(\DPath|Add3~12_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~52 .lut_mask = 16'hFEFC;
defparam \DPath|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N16
cycloneive_lcell_comb \DPath|Add0~68 (
// Equation(s):
// \DPath|Add0~68_combout  = (\DPath|regA [5] & ((\instruction[10]~input_o  & (\indecoder|control [6])) # (!\instruction[10]~input_o  & ((!\instruction[11]~input_o )))))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(\instruction[11]~input_o ),
	.datad(\DPath|regA [5]),
	.cin(gnd),
	.combout(\DPath|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~68 .lut_mask = 16'h8B00;
defparam \DPath|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N26
cycloneive_lcell_comb \DPath|Add0~67 (
// Equation(s):
// \DPath|Add0~67_combout  = (\instruction[10]~input_o  & (!\indecoder|control [6] & \DPath|Add1~10_combout ))

	.dataa(\instruction[10]~input_o ),
	.datab(\indecoder|control [6]),
	.datac(gnd),
	.datad(\DPath|Add1~10_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~67 .lut_mask = 16'h2200;
defparam \DPath|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
cycloneive_lcell_comb \DPath|Add0~48 (
// Equation(s):
// \DPath|Add0~48_combout  = (\DPath|Add0~68_combout ) # ((\DPath|Add0~67_combout ) # ((\DPath|Add0~43_combout  & \DPath|Add3~10_combout )))

	.dataa(\DPath|Add0~68_combout ),
	.datab(\DPath|Add0~43_combout ),
	.datac(\DPath|Add3~10_combout ),
	.datad(\DPath|Add0~67_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~48 .lut_mask = 16'hFFEA;
defparam \DPath|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N14
cycloneive_lcell_comb \DPath|Add0~66 (
// Equation(s):
// \DPath|Add0~66_combout  = (\DPath|regA [4] & ((\instruction[10]~input_o  & ((\indecoder|control [6]))) # (!\instruction[10]~input_o  & (!\instruction[11]~input_o ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\instruction[10]~input_o ),
	.datac(\DPath|regA [4]),
	.datad(\indecoder|control [6]),
	.cin(gnd),
	.combout(\DPath|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~66 .lut_mask = 16'hD010;
defparam \DPath|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N28
cycloneive_lcell_comb \DPath|Add0~65 (
// Equation(s):
// \DPath|Add0~65_combout  = (!\indecoder|control [6] & (\instruction[10]~input_o  & \DPath|Add1~8_combout ))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(gnd),
	.datad(\DPath|Add1~8_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~65 .lut_mask = 16'h4400;
defparam \DPath|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N30
cycloneive_lcell_comb \DPath|Add0~44 (
// Equation(s):
// \DPath|Add0~44_combout  = (\DPath|Add0~66_combout ) # ((\DPath|Add0~65_combout ) # ((\DPath|Add0~43_combout  & \DPath|Add3~8_combout )))

	.dataa(\DPath|Add0~43_combout ),
	.datab(\DPath|Add3~8_combout ),
	.datac(\DPath|Add0~66_combout ),
	.datad(\DPath|Add0~65_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~44 .lut_mask = 16'hFFF8;
defparam \DPath|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N2
cycloneive_lcell_comb \DPath|Add0~64 (
// Equation(s):
// \DPath|Add0~64_combout  = (\instruction[10]~input_o  & (\indecoder|control [6] & (\DPath|regA [3]))) # (!\instruction[10]~input_o  & (((\DPath|regA [3]) # (\instruction[11]~input_o ))))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(\DPath|regA [3]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~64 .lut_mask = 16'hB3B0;
defparam \DPath|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N0
cycloneive_lcell_comb \DPath|Add0~39 (
// Equation(s):
// \DPath|Add0~39_combout  = (\DPath|Add0~64_combout  & (((\DPath|Add3~6_combout )) # (!\DPath|Add0~25_combout ))) # (!\DPath|Add0~64_combout  & (\DPath|Add0~25_combout  & (\DPath|Add1~6_combout )))

	.dataa(\DPath|Add0~64_combout ),
	.datab(\DPath|Add0~25_combout ),
	.datac(\DPath|Add1~6_combout ),
	.datad(\DPath|Add3~6_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~39 .lut_mask = 16'hEA62;
defparam \DPath|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N20
cycloneive_lcell_comb \DPath|Add0~63 (
// Equation(s):
// \DPath|Add0~63_combout  = (\instruction[10]~input_o  & (\indecoder|control [6] & (\DPath|regA [2]))) # (!\instruction[10]~input_o  & (((\DPath|regA [2]) # (\instruction[11]~input_o ))))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(\DPath|regA [2]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~63 .lut_mask = 16'hB3B0;
defparam \DPath|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N6
cycloneive_lcell_comb \DPath|Add0~35 (
// Equation(s):
// \DPath|Add0~35_combout  = (\DPath|Add0~25_combout  & ((\DPath|Add0~63_combout  & ((\DPath|Add3~4_combout ))) # (!\DPath|Add0~63_combout  & (\DPath|Add1~4_combout )))) # (!\DPath|Add0~25_combout  & (\DPath|Add0~63_combout ))

	.dataa(\DPath|Add0~25_combout ),
	.datab(\DPath|Add0~63_combout ),
	.datac(\DPath|Add1~4_combout ),
	.datad(\DPath|Add3~4_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~35 .lut_mask = 16'hEC64;
defparam \DPath|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N12
cycloneive_lcell_comb \DPath|Add0~36 (
// Equation(s):
// \DPath|Add0~36_combout  = ((\DPath|Add0~35_combout  $ (\indecoder|control [6] $ (!\DPath|Add0~33 )))) # (GND)
// \DPath|Add0~37  = CARRY((\DPath|Add0~35_combout  & ((\indecoder|control [6]) # (!\DPath|Add0~33 ))) # (!\DPath|Add0~35_combout  & (\indecoder|control [6] & !\DPath|Add0~33 )))

	.dataa(\DPath|Add0~35_combout ),
	.datab(\indecoder|control [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add0~33 ),
	.combout(\DPath|Add0~36_combout ),
	.cout(\DPath|Add0~37 ));
// synopsys translate_off
defparam \DPath|Add0~36 .lut_mask = 16'h698E;
defparam \DPath|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N14
cycloneive_lcell_comb \DPath|Add0~40 (
// Equation(s):
// \DPath|Add0~40_combout  = (\indecoder|control [6] & ((\DPath|Add0~39_combout  & (\DPath|Add0~37  & VCC)) # (!\DPath|Add0~39_combout  & (!\DPath|Add0~37 )))) # (!\indecoder|control [6] & ((\DPath|Add0~39_combout  & (!\DPath|Add0~37 )) # 
// (!\DPath|Add0~39_combout  & ((\DPath|Add0~37 ) # (GND)))))
// \DPath|Add0~41  = CARRY((\indecoder|control [6] & (!\DPath|Add0~39_combout  & !\DPath|Add0~37 )) # (!\indecoder|control [6] & ((!\DPath|Add0~37 ) # (!\DPath|Add0~39_combout ))))

	.dataa(\indecoder|control [6]),
	.datab(\DPath|Add0~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add0~37 ),
	.combout(\DPath|Add0~40_combout ),
	.cout(\DPath|Add0~41 ));
// synopsys translate_off
defparam \DPath|Add0~40 .lut_mask = 16'h9617;
defparam \DPath|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N16
cycloneive_lcell_comb \DPath|Add0~45 (
// Equation(s):
// \DPath|Add0~45_combout  = ((\DPath|Add0~44_combout  $ (\indecoder|control [6] $ (!\DPath|Add0~41 )))) # (GND)
// \DPath|Add0~46  = CARRY((\DPath|Add0~44_combout  & ((\indecoder|control [6]) # (!\DPath|Add0~41 ))) # (!\DPath|Add0~44_combout  & (\indecoder|control [6] & !\DPath|Add0~41 )))

	.dataa(\DPath|Add0~44_combout ),
	.datab(\indecoder|control [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add0~41 ),
	.combout(\DPath|Add0~45_combout ),
	.cout(\DPath|Add0~46 ));
// synopsys translate_off
defparam \DPath|Add0~45 .lut_mask = 16'h698E;
defparam \DPath|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N18
cycloneive_lcell_comb \DPath|Add0~49 (
// Equation(s):
// \DPath|Add0~49_combout  = (\indecoder|control [6] & ((\DPath|Add0~48_combout  & (\DPath|Add0~46  & VCC)) # (!\DPath|Add0~48_combout  & (!\DPath|Add0~46 )))) # (!\indecoder|control [6] & ((\DPath|Add0~48_combout  & (!\DPath|Add0~46 )) # 
// (!\DPath|Add0~48_combout  & ((\DPath|Add0~46 ) # (GND)))))
// \DPath|Add0~50  = CARRY((\indecoder|control [6] & (!\DPath|Add0~48_combout  & !\DPath|Add0~46 )) # (!\indecoder|control [6] & ((!\DPath|Add0~46 ) # (!\DPath|Add0~48_combout ))))

	.dataa(\indecoder|control [6]),
	.datab(\DPath|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add0~46 ),
	.combout(\DPath|Add0~49_combout ),
	.cout(\DPath|Add0~50 ));
// synopsys translate_off
defparam \DPath|Add0~49 .lut_mask = 16'h9617;
defparam \DPath|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N20
cycloneive_lcell_comb \DPath|Add0~53 (
// Equation(s):
// \DPath|Add0~53_combout  = ((\indecoder|control [6] $ (\DPath|Add0~52_combout  $ (!\DPath|Add0~50 )))) # (GND)
// \DPath|Add0~54  = CARRY((\indecoder|control [6] & ((\DPath|Add0~52_combout ) # (!\DPath|Add0~50 ))) # (!\indecoder|control [6] & (\DPath|Add0~52_combout  & !\DPath|Add0~50 )))

	.dataa(\indecoder|control [6]),
	.datab(\DPath|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DPath|Add0~50 ),
	.combout(\DPath|Add0~53_combout ),
	.cout(\DPath|Add0~54 ));
// synopsys translate_off
defparam \DPath|Add0~53 .lut_mask = 16'h698E;
defparam \DPath|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N22
cycloneive_lcell_comb \DPath|Add0~60 (
// Equation(s):
// \DPath|Add0~60_combout  = \indecoder|control [6] $ (\DPath|Add0~54  $ (\DPath|Add0~59_combout ))

	.dataa(\indecoder|control [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|Add0~59_combout ),
	.cin(\DPath|Add0~54 ),
	.combout(\DPath|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~60 .lut_mask = 16'hA55A;
defparam \DPath|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N24
cycloneive_lcell_comb \DPath|Mux16~2 (
// Equation(s):
// \DPath|Mux16~2_combout  = (\instruction[10]~input_o  & ((\DPath|Add1~14_combout ))) # (!\instruction[10]~input_o  & (\DPath|Add3~14_combout ))

	.dataa(\DPath|Add3~14_combout ),
	.datab(\instruction[10]~input_o ),
	.datac(gnd),
	.datad(\DPath|Add1~14_combout ),
	.cin(gnd),
	.combout(\DPath|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~2 .lut_mask = 16'hEE22;
defparam \DPath|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N30
cycloneive_lcell_comb \DPath|Mux16~5 (
// Equation(s):
// \DPath|Mux16~5_combout  = (\DPath|Mux16~4_combout  & (((\DPath|Mux16~2_combout )) # (!\DPath|Mux16~3_combout ))) # (!\DPath|Mux16~4_combout  & (!\DPath|Mux16~3_combout  & (\DPath|Add0~60_combout )))

	.dataa(\DPath|Mux16~4_combout ),
	.datab(\DPath|Mux16~3_combout ),
	.datac(\DPath|Add0~60_combout ),
	.datad(\DPath|Mux16~2_combout ),
	.cin(gnd),
	.combout(\DPath|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~5 .lut_mask = 16'hBA32;
defparam \DPath|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N26
cycloneive_lcell_comb \DPath|Add0~55 (
// Equation(s):
// \DPath|Add0~55_combout  = (\instruction[11]~input_o  & (\DPath|regG [7])) # (!\instruction[11]~input_o  & ((!\DPath|regA [7])))

	.dataa(\instruction[11]~input_o ),
	.datab(gnd),
	.datac(\DPath|regG [7]),
	.datad(\DPath|regA [7]),
	.cin(gnd),
	.combout(\DPath|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~55 .lut_mask = 16'hA0F5;
defparam \DPath|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N12
cycloneive_lcell_comb \DPath|Add0~56 (
// Equation(s):
// \DPath|Add0~56_combout  = (\DPath|regB [7] & ((\DPath|regA [7]) # (\instruction[11]~input_o )))

	.dataa(\DPath|regA [7]),
	.datab(gnd),
	.datac(\instruction[11]~input_o ),
	.datad(\DPath|regB [7]),
	.cin(gnd),
	.combout(\DPath|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~56 .lut_mask = 16'hFA00;
defparam \DPath|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N22
cycloneive_lcell_comb \DPath|Add0~57 (
// Equation(s):
// \DPath|Add0~57_combout  = (\instruction[11]~input_o  & (((\DPath|regB [6])))) # (!\instruction[11]~input_o  & ((\DPath|regA [7]) # ((\DPath|regB [7]))))

	.dataa(\DPath|regA [7]),
	.datab(\instruction[11]~input_o ),
	.datac(\DPath|regB [6]),
	.datad(\DPath|regB [7]),
	.cin(gnd),
	.combout(\DPath|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~57 .lut_mask = 16'hF3E2;
defparam \DPath|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N16
cycloneive_lcell_comb \DPath|Mux16~0 (
// Equation(s):
// \DPath|Mux16~0_combout  = (\indecoder|control [6] & ((\DPath|Add0~56_combout ) # ((\instruction[10]~input_o )))) # (!\indecoder|control [6] & (((\DPath|Add0~57_combout  & !\instruction[10]~input_o ))))

	.dataa(\DPath|Add0~56_combout ),
	.datab(\indecoder|control [6]),
	.datac(\DPath|Add0~57_combout ),
	.datad(\instruction[10]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~0 .lut_mask = 16'hCCB8;
defparam \DPath|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N14
cycloneive_lcell_comb \DPath|Add0~58 (
// Equation(s):
// \DPath|Add0~58_combout  = (!\instruction[11]~input_o  & (\DPath|regA [7] $ (\DPath|regB [7])))

	.dataa(\DPath|regA [7]),
	.datab(gnd),
	.datac(\instruction[11]~input_o ),
	.datad(\DPath|regB [7]),
	.cin(gnd),
	.combout(\DPath|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~58 .lut_mask = 16'h050A;
defparam \DPath|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N28
cycloneive_lcell_comb \DPath|Mux16~1 (
// Equation(s):
// \DPath|Mux16~1_combout  = (\DPath|Mux16~0_combout  & (((\DPath|Add0~58_combout ) # (!\instruction[10]~input_o )))) # (!\DPath|Mux16~0_combout  & (\DPath|Add0~55_combout  & ((\instruction[10]~input_o ))))

	.dataa(\DPath|Add0~55_combout ),
	.datab(\DPath|Mux16~0_combout ),
	.datac(\DPath|Add0~58_combout ),
	.datad(\instruction[10]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~1 .lut_mask = 16'hE2CC;
defparam \DPath|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N0
cycloneive_lcell_comb \DPath|Mux16~6 (
// Equation(s):
// \DPath|Mux16~6_combout  = (\instruction[12]~input_o  & ((\DPath|Mux16~1_combout ))) # (!\instruction[12]~input_o  & (\DPath|Mux16~5_combout ))

	.dataa(\instruction[12]~input_o ),
	.datab(gnd),
	.datac(\DPath|Mux16~5_combout ),
	.datad(\DPath|Mux16~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux16~6 .lut_mask = 16'hFA50;
defparam \DPath|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y4_N1
dffeas \DPath|regG[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux16~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[7] .is_wysiwyg = "true";
defparam \DPath|regG[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N10
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N11
dffeas \dmem|Data_memory_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \dmem|Data_memory_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\indecoder|control [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\indecoder|control [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DPath|regB [7],\DPath|regB [6],\DPath|regB [5],\DPath|regB [4],\DPath|regB [3],\DPath|regB [2],\DPath|regB [1],\DPath|regB [0]}),
	.portaaddr({\DPath|regA [7],\DPath|regA [6],\DPath|regA [5],\DPath|regA [4],\DPath|regA [3],\DPath|regA [2],\DPath|regA [1],\DPath|regA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\DPath|Mux0~1_combout ,\DPath|Mux1~1_combout ,\DPath|Mux2~1_combout ,\DPath|Mux3~1_combout ,\DPath|Mux4~1_combout ,\DPath|Mux5~1_combout ,\DPath|Mux6~1_combout ,\DPath|Mux7~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/final01.ram0_DMEM_22f088.hdl.mif";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DMEM:dmem|altsyncram:Data_memory_rtl_0|altsyncram_vcg1:auto_generated|ALTSYNCRAM";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dmem|Data_memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900000000000000000A00000000900000000800000000C000000006000000011000000004000000003000000002000000001000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N28
cycloneive_lcell_comb \DPath|regR0~14 (
// Equation(s):
// \DPath|regR0~14_combout  = (\dmem|Data_memory_rtl_0_bypass [32] & ((\dmem|Data_memory~5_combout  & (\dmem|Data_memory_rtl_0_bypass [31])) # (!\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0|auto_generated|ram_block1a7 ))))) # 
// (!\dmem|Data_memory_rtl_0_bypass [32] & (((\dmem|Data_memory_rtl_0_bypass [31]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [32]),
	.datab(\dmem|Data_memory~5_combout ),
	.datac(\dmem|Data_memory_rtl_0_bypass [31]),
	.datad(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\DPath|regR0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~14 .lut_mask = 16'hF2D0;
defparam \DPath|regR0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N22
cycloneive_lcell_comb \DPath|regR0~15 (
// Equation(s):
// \DPath|regR0~15_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~14_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [7]))

	.dataa(gnd),
	.datab(\DPath|regG [7]),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~14_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~15_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~15 .lut_mask = 16'hFC0C;
defparam \DPath|regR0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N23
dffeas \DPath|regR3[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[7] .is_wysiwyg = "true";
defparam \DPath|regR3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N18
cycloneive_lcell_comb \DPath|Mux8~0 (
// Equation(s):
// \DPath|Mux8~0_combout  = (\instruction[1]~input_o  & ((\DPath|regR2 [7]) # ((\instruction[0]~input_o )))) # (!\instruction[1]~input_o  & (((\DPath|regR0 [7] & !\instruction[0]~input_o ))))

	.dataa(\DPath|regR2 [7]),
	.datab(\instruction[1]~input_o ),
	.datac(\DPath|regR0 [7]),
	.datad(\instruction[0]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux8~0 .lut_mask = 16'hCCB8;
defparam \DPath|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N18
cycloneive_lcell_comb \DPath|Mux8~1 (
// Equation(s):
// \DPath|Mux8~1_combout  = (\instruction[0]~input_o  & ((\DPath|Mux8~0_combout  & (\DPath|regR3 [7])) # (!\DPath|Mux8~0_combout  & ((\DPath|regR1 [7]))))) # (!\instruction[0]~input_o  & (((\DPath|Mux8~0_combout ))))

	.dataa(\DPath|regR3 [7]),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR1 [7]),
	.datad(\DPath|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux8~1 .lut_mask = 16'hBBC0;
defparam \DPath|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N6
cycloneive_lcell_comb \DPath|Mux8~2 (
// Equation(s):
// \DPath|Mux8~2_combout  = (\DPath|Mux8~1_combout  & !\instruction[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DPath|Mux8~1_combout ),
	.datad(\instruction[15]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux8~2 .lut_mask = 16'h00F0;
defparam \DPath|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N7
dffeas \DPath|regB[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[7] .is_wysiwyg = "true";
defparam \DPath|regB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N20
cycloneive_lcell_comb \DPath|Mux17~0 (
// Equation(s):
// \DPath|Mux17~0_combout  = (\instruction[11]~input_o  & ((\DPath|regB [5]))) # (!\instruction[11]~input_o  & (\DPath|regA [6]))

	.dataa(gnd),
	.datab(\instruction[11]~input_o ),
	.datac(\DPath|regA [6]),
	.datad(\DPath|regB [5]),
	.cin(gnd),
	.combout(\DPath|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~0 .lut_mask = 16'hFC30;
defparam \DPath|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N2
cycloneive_lcell_comb \DPath|Mux17~1 (
// Equation(s):
// \DPath|Mux17~1_combout  = (\DPath|regB [6] & ((\DPath|Mux17~0_combout ) # (\instruction[11]~input_o  $ (!\indecoder|control [6])))) # (!\DPath|regB [6] & (((!\indecoder|control [6] & \DPath|Mux17~0_combout ))))

	.dataa(\DPath|regB [6]),
	.datab(\instruction[11]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\DPath|Mux17~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~1 .lut_mask = 16'hAF82;
defparam \DPath|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N28
cycloneive_lcell_comb \DPath|Mux17~2 (
// Equation(s):
// \DPath|Mux17~2_combout  = (\DPath|regG[6]~0_combout  & (((\DPath|regG[6]~2_combout )) # (!\DPath|regA [6]))) # (!\DPath|regG[6]~0_combout  & (((!\DPath|regG[6]~2_combout  & \DPath|Mux17~1_combout ))))

	.dataa(\DPath|regA [6]),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|regG[6]~2_combout ),
	.datad(\DPath|Mux17~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~2 .lut_mask = 16'hC7C4;
defparam \DPath|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N30
cycloneive_lcell_comb \DPath|Mux17~3 (
// Equation(s):
// \DPath|Mux17~3_combout  = (\DPath|regG[6]~2_combout  & ((\DPath|Mux17~2_combout  & ((\DPath|regB [7]))) # (!\DPath|Mux17~2_combout  & (\DPath|regG~10_combout )))) # (!\DPath|regG[6]~2_combout  & (((\DPath|Mux17~2_combout ))))

	.dataa(\DPath|regG~10_combout ),
	.datab(\DPath|regB [7]),
	.datac(\DPath|regG[6]~2_combout ),
	.datad(\DPath|Mux17~2_combout ),
	.cin(gnd),
	.combout(\DPath|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~3 .lut_mask = 16'hCFA0;
defparam \DPath|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N2
cycloneive_lcell_comb \DPath|Add0~51 (
// Equation(s):
// \DPath|Add0~51_combout  = (\instruction[11]~input_o  & ((\DPath|Add3~12_combout ))) # (!\instruction[11]~input_o  & (\DPath|regA [6]))

	.dataa(\DPath|regA [6]),
	.datab(\instruction[11]~input_o ),
	.datac(gnd),
	.datad(\DPath|Add3~12_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~51 .lut_mask = 16'hEE22;
defparam \DPath|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N6
cycloneive_lcell_comb \DPath|Mux17~4 (
// Equation(s):
// \DPath|Mux17~4_combout  = (\DPath|regG[6]~4_combout  & (((\DPath|regG[6]~3_combout )))) # (!\DPath|regG[6]~4_combout  & ((\DPath|regG[6]~3_combout  & (\DPath|Add0~51_combout )) # (!\DPath|regG[6]~3_combout  & ((\DPath|Add0~53_combout )))))

	.dataa(\DPath|Add0~51_combout ),
	.datab(\DPath|regG[6]~4_combout ),
	.datac(\DPath|regG[6]~3_combout ),
	.datad(\DPath|Add0~53_combout ),
	.cin(gnd),
	.combout(\DPath|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~4 .lut_mask = 16'hE3E0;
defparam \DPath|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N24
cycloneive_lcell_comb \DPath|Mux17~5 (
// Equation(s):
// \DPath|Mux17~5_combout  = (\DPath|regG[6]~4_combout  & ((\DPath|Mux17~4_combout  & (\DPath|Add1~12_combout )) # (!\DPath|Mux17~4_combout  & ((\DPath|regA [6]))))) # (!\DPath|regG[6]~4_combout  & (((\DPath|Mux17~4_combout ))))

	.dataa(\DPath|Add1~12_combout ),
	.datab(\DPath|regA [6]),
	.datac(\DPath|regG[6]~4_combout ),
	.datad(\DPath|Mux17~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~5 .lut_mask = 16'hAFC0;
defparam \DPath|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N26
cycloneive_lcell_comb \DPath|Mux17~6 (
// Equation(s):
// \DPath|Mux17~6_combout  = (\instruction[12]~input_o  & (\DPath|Mux17~3_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux17~5_combout )))

	.dataa(\instruction[12]~input_o ),
	.datab(gnd),
	.datac(\DPath|Mux17~3_combout ),
	.datad(\DPath|Mux17~5_combout ),
	.cin(gnd),
	.combout(\DPath|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux17~6 .lut_mask = 16'hF5A0;
defparam \DPath|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y4_N27
dffeas \DPath|regG[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux17~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|regG[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[6] .is_wysiwyg = "true";
defparam \DPath|regG[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N18
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \dmem|Data_memory_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N17
dffeas \dmem|Data_memory_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N16
cycloneive_lcell_comb \DPath|regR0~12 (
// Equation(s):
// \DPath|regR0~12_combout  = (\dmem|Data_memory~5_combout  & (((\dmem|Data_memory_rtl_0_bypass [29])))) # (!\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0_bypass [30] & ((\dmem|Data_memory_rtl_0|auto_generated|ram_block1a6 ))) # 
// (!\dmem|Data_memory_rtl_0_bypass [30] & (\dmem|Data_memory_rtl_0_bypass [29]))))

	.dataa(\dmem|Data_memory~5_combout ),
	.datab(\dmem|Data_memory_rtl_0_bypass [30]),
	.datac(\dmem|Data_memory_rtl_0_bypass [29]),
	.datad(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\DPath|regR0~12_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~12 .lut_mask = 16'hF4B0;
defparam \DPath|regR0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N26
cycloneive_lcell_comb \DPath|regR0~13 (
// Equation(s):
// \DPath|regR0~13_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~12_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [6]))

	.dataa(gnd),
	.datab(\DPath|regG [6]),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~12_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~13 .lut_mask = 16'hFC0C;
defparam \DPath|regR0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N25
dffeas \DPath|regR0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[6] .is_wysiwyg = "true";
defparam \DPath|regR0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N24
cycloneive_lcell_comb \DPath|Mux9~0 (
// Equation(s):
// \DPath|Mux9~0_combout  = (\instruction[1]~input_o  & (\instruction[0]~input_o )) # (!\instruction[1]~input_o  & ((\instruction[0]~input_o  & ((\DPath|regR1 [6]))) # (!\instruction[0]~input_o  & (\DPath|regR0 [6]))))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [6]),
	.datad(\DPath|regR1 [6]),
	.cin(gnd),
	.combout(\DPath|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux9~0 .lut_mask = 16'hDC98;
defparam \DPath|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N24
cycloneive_lcell_comb \DPath|Mux9~1 (
// Equation(s):
// \DPath|Mux9~1_combout  = (\instruction[1]~input_o  & ((\DPath|Mux9~0_combout  & ((\DPath|regR3 [6]))) # (!\DPath|Mux9~0_combout  & (\DPath|regR2 [6])))) # (!\instruction[1]~input_o  & (\DPath|Mux9~0_combout ))

	.dataa(\instruction[1]~input_o ),
	.datab(\DPath|Mux9~0_combout ),
	.datac(\DPath|regR2 [6]),
	.datad(\DPath|regR3 [6]),
	.cin(gnd),
	.combout(\DPath|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux9~1 .lut_mask = 16'hEC64;
defparam \DPath|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N10
cycloneive_lcell_comb \DPath|Mux9~2 (
// Equation(s):
// \DPath|Mux9~2_combout  = (!\instruction[15]~input_o  & \DPath|Mux9~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction[15]~input_o ),
	.datad(\DPath|Mux9~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux9~2 .lut_mask = 16'h0F00;
defparam \DPath|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N13
dffeas \DPath|regB[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[6] .is_wysiwyg = "true";
defparam \DPath|regB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N22
cycloneive_lcell_comb \DPath|regG~9 (
// Equation(s):
// \DPath|regG~9_combout  = \DPath|regA [5] $ (\DPath|regB [5])

	.dataa(gnd),
	.datab(\DPath|regA [5]),
	.datac(gnd),
	.datad(\DPath|regB [5]),
	.cin(gnd),
	.combout(\DPath|regG~9_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regG~9 .lut_mask = 16'h33CC;
defparam \DPath|regG~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N16
cycloneive_lcell_comb \DPath|Mux18~0 (
// Equation(s):
// \DPath|Mux18~0_combout  = (\instruction[11]~input_o  & (\DPath|regB [4])) # (!\instruction[11]~input_o  & ((\DPath|regA [5])))

	.dataa(gnd),
	.datab(\DPath|regB [4]),
	.datac(\instruction[11]~input_o ),
	.datad(\DPath|regA [5]),
	.cin(gnd),
	.combout(\DPath|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~0 .lut_mask = 16'hCFC0;
defparam \DPath|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N6
cycloneive_lcell_comb \DPath|Mux18~1 (
// Equation(s):
// \DPath|Mux18~1_combout  = (\DPath|regB [5] & ((\DPath|Mux18~0_combout ) # (\instruction[11]~input_o  $ (!\indecoder|control [6])))) # (!\DPath|regB [5] & (((!\indecoder|control [6] & \DPath|Mux18~0_combout ))))

	.dataa(\DPath|regB [5]),
	.datab(\instruction[11]~input_o ),
	.datac(\indecoder|control [6]),
	.datad(\DPath|Mux18~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~1 .lut_mask = 16'hAF82;
defparam \DPath|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N8
cycloneive_lcell_comb \DPath|Mux18~2 (
// Equation(s):
// \DPath|Mux18~2_combout  = (\DPath|regG[6]~0_combout  & (((\DPath|regG[6]~2_combout )))) # (!\DPath|regG[6]~0_combout  & ((\DPath|regG[6]~2_combout  & (\DPath|regG~9_combout )) # (!\DPath|regG[6]~2_combout  & ((\DPath|Mux18~1_combout )))))

	.dataa(\DPath|regG~9_combout ),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|regG[6]~2_combout ),
	.datad(\DPath|Mux18~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~2 .lut_mask = 16'hE3E0;
defparam \DPath|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N18
cycloneive_lcell_comb \DPath|Mux18~3 (
// Equation(s):
// \DPath|Mux18~3_combout  = (\DPath|regG[6]~0_combout  & ((\DPath|Mux18~2_combout  & (\DPath|regB [6])) # (!\DPath|Mux18~2_combout  & ((!\DPath|regA [5]))))) # (!\DPath|regG[6]~0_combout  & (((\DPath|Mux18~2_combout ))))

	.dataa(\DPath|regB [6]),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|Mux18~2_combout ),
	.datad(\DPath|regA [5]),
	.cin(gnd),
	.combout(\DPath|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~3 .lut_mask = 16'hB0BC;
defparam \DPath|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N4
cycloneive_lcell_comb \DPath|Add0~47 (
// Equation(s):
// \DPath|Add0~47_combout  = (\instruction[11]~input_o  & (\DPath|Add3~10_combout )) # (!\instruction[11]~input_o  & ((\DPath|regA [5])))

	.dataa(gnd),
	.datab(\instruction[11]~input_o ),
	.datac(\DPath|Add3~10_combout ),
	.datad(\DPath|regA [5]),
	.cin(gnd),
	.combout(\DPath|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~47 .lut_mask = 16'hF3C0;
defparam \DPath|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N2
cycloneive_lcell_comb \DPath|Mux18~4 (
// Equation(s):
// \DPath|Mux18~4_combout  = (\DPath|regG[6]~4_combout  & ((\DPath|regA [5]) # ((\DPath|regG[6]~3_combout )))) # (!\DPath|regG[6]~4_combout  & (((!\DPath|regG[6]~3_combout  & \DPath|Add0~49_combout ))))

	.dataa(\DPath|regG[6]~4_combout ),
	.datab(\DPath|regA [5]),
	.datac(\DPath|regG[6]~3_combout ),
	.datad(\DPath|Add0~49_combout ),
	.cin(gnd),
	.combout(\DPath|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~4 .lut_mask = 16'hADA8;
defparam \DPath|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N28
cycloneive_lcell_comb \DPath|Mux18~5 (
// Equation(s):
// \DPath|Mux18~5_combout  = (\DPath|regG[6]~3_combout  & ((\DPath|Mux18~4_combout  & (\DPath|Add1~10_combout )) # (!\DPath|Mux18~4_combout  & ((\DPath|Add0~47_combout ))))) # (!\DPath|regG[6]~3_combout  & (((\DPath|Mux18~4_combout ))))

	.dataa(\DPath|Add1~10_combout ),
	.datab(\DPath|Add0~47_combout ),
	.datac(\DPath|regG[6]~3_combout ),
	.datad(\DPath|Mux18~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~5 .lut_mask = 16'hAFC0;
defparam \DPath|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N4
cycloneive_lcell_comb \DPath|Mux18~6 (
// Equation(s):
// \DPath|Mux18~6_combout  = (\instruction[12]~input_o  & (\DPath|Mux18~3_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux18~5_combout )))

	.dataa(gnd),
	.datab(\DPath|Mux18~3_combout ),
	.datac(\instruction[12]~input_o ),
	.datad(\DPath|Mux18~5_combout ),
	.cin(gnd),
	.combout(\DPath|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux18~6 .lut_mask = 16'hCFC0;
defparam \DPath|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y4_N5
dffeas \DPath|regG[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|regG[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[5] .is_wysiwyg = "true";
defparam \DPath|regG[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N2
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N3
dffeas \dmem|Data_memory_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N25
dffeas \dmem|Data_memory_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N24
cycloneive_lcell_comb \DPath|regR0~10 (
// Equation(s):
// \DPath|regR0~10_combout  = (\dmem|Data_memory_rtl_0_bypass [28] & ((\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0_bypass [27]))) # (!\dmem|Data_memory~5_combout  & (\dmem|Data_memory_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\dmem|Data_memory_rtl_0_bypass [28] & (((\dmem|Data_memory_rtl_0_bypass [27]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [28]),
	.datab(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\dmem|Data_memory_rtl_0_bypass [27]),
	.datad(\dmem|Data_memory~5_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~10 .lut_mask = 16'hF0D8;
defparam \DPath|regR0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N16
cycloneive_lcell_comb \DPath|regR0~11 (
// Equation(s):
// \DPath|regR0~11_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~10_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [5]))

	.dataa(gnd),
	.datab(\DPath|regG [5]),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~10_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~11 .lut_mask = 16'hFC0C;
defparam \DPath|regR0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N11
dffeas \DPath|regR1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[5] .is_wysiwyg = "true";
defparam \DPath|regR1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N0
cycloneive_lcell_comb \DPath|Mux2~0 (
// Equation(s):
// \DPath|Mux2~0_combout  = (\instruction[4]~input_o  & ((\instruction[3]~input_o ) # ((\DPath|regR2 [5])))) # (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & ((\DPath|regR0 [5]))))

	.dataa(\instruction[4]~input_o ),
	.datab(\instruction[3]~input_o ),
	.datac(\DPath|regR2 [5]),
	.datad(\DPath|regR0 [5]),
	.cin(gnd),
	.combout(\DPath|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux2~0 .lut_mask = 16'hB9A8;
defparam \DPath|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N14
cycloneive_lcell_comb \DPath|Mux2~1 (
// Equation(s):
// \DPath|Mux2~1_combout  = (\instruction[3]~input_o  & ((\DPath|Mux2~0_combout  & ((\DPath|regR3 [5]))) # (!\DPath|Mux2~0_combout  & (\DPath|regR1 [5])))) # (!\instruction[3]~input_o  & (((\DPath|Mux2~0_combout ))))

	.dataa(\instruction[3]~input_o ),
	.datab(\DPath|regR1 [5]),
	.datac(\DPath|Mux2~0_combout ),
	.datad(\DPath|regR3 [5]),
	.cin(gnd),
	.combout(\DPath|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux2~1 .lut_mask = 16'hF858;
defparam \DPath|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N15
dffeas \DPath|regA[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[5] .is_wysiwyg = "true";
defparam \DPath|regA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N20
cycloneive_lcell_comb \DPath|regR0~2 (
// Equation(s):
// \DPath|regR0~2_combout  = (\dmem|Data_memory~5_combout  & (((\dmem|Data_memory_rtl_0_bypass [19])))) # (!\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0_bypass [20] & ((\dmem|Data_memory_rtl_0|auto_generated|ram_block1a1 ))) # 
// (!\dmem|Data_memory_rtl_0_bypass [20] & (\dmem|Data_memory_rtl_0_bypass [19]))))

	.dataa(\dmem|Data_memory~5_combout ),
	.datab(\dmem|Data_memory_rtl_0_bypass [20]),
	.datac(\dmem|Data_memory_rtl_0_bypass [19]),
	.datad(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\DPath|regR0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~2 .lut_mask = 16'hF4B0;
defparam \DPath|regR0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N4
cycloneive_lcell_comb \DPath|regR0~3 (
// Equation(s):
// \DPath|regR0~3_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~2_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [1]))

	.dataa(gnd),
	.datab(\DPath|regG [1]),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~2_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~3 .lut_mask = 16'hFC0C;
defparam \DPath|regR0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N5
dffeas \DPath|regR3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[1] .is_wysiwyg = "true";
defparam \DPath|regR3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N10
cycloneive_lcell_comb \DPath|Mux14~0 (
// Equation(s):
// \DPath|Mux14~0_combout  = (\instruction[1]~input_o  & ((\instruction[0]~input_o ) # ((\DPath|regR2 [1])))) # (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\DPath|regR0 [1])))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [1]),
	.datad(\DPath|regR2 [1]),
	.cin(gnd),
	.combout(\DPath|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux14~0 .lut_mask = 16'hBA98;
defparam \DPath|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N8
cycloneive_lcell_comb \DPath|Mux14~1 (
// Equation(s):
// \DPath|Mux14~1_combout  = (\instruction[0]~input_o  & ((\DPath|Mux14~0_combout  & (\DPath|regR3 [1])) # (!\DPath|Mux14~0_combout  & ((\DPath|regR1 [1]))))) # (!\instruction[0]~input_o  & (((\DPath|Mux14~0_combout ))))

	.dataa(\instruction[0]~input_o ),
	.datab(\DPath|regR3 [1]),
	.datac(\DPath|Mux14~0_combout ),
	.datad(\DPath|regR1 [1]),
	.cin(gnd),
	.combout(\DPath|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux14~1 .lut_mask = 16'hDAD0;
defparam \DPath|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N16
cycloneive_lcell_comb \DPath|Mux14~2 (
// Equation(s):
// \DPath|Mux14~2_combout  = (\instruction[15]~input_o  & (\instruction[1]~input_o )) # (!\instruction[15]~input_o  & ((\DPath|Mux14~1_combout )))

	.dataa(\instruction[1]~input_o ),
	.datab(gnd),
	.datac(\instruction[15]~input_o ),
	.datad(\DPath|Mux14~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux14~2 .lut_mask = 16'hAFA0;
defparam \DPath|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N3
dffeas \DPath|regB[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[1] .is_wysiwyg = "true";
defparam \DPath|regB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N6
cycloneive_lcell_comb \DPath|Mux21~0 (
// Equation(s):
// \DPath|Mux21~0_combout  = (\instruction[11]~input_o  & (\DPath|regB [1])) # (!\instruction[11]~input_o  & ((\DPath|regA [2])))

	.dataa(\instruction[11]~input_o ),
	.datab(gnd),
	.datac(\DPath|regB [1]),
	.datad(\DPath|regA [2]),
	.cin(gnd),
	.combout(\DPath|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~0 .lut_mask = 16'hF5A0;
defparam \DPath|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N8
cycloneive_lcell_comb \DPath|Mux21~1 (
// Equation(s):
// \DPath|Mux21~1_combout  = (\DPath|Mux21~0_combout  & (((\DPath|regB [2])) # (!\indecoder|control [6]))) # (!\DPath|Mux21~0_combout  & (\DPath|regB [2] & (\indecoder|control [6] $ (!\instruction[11]~input_o ))))

	.dataa(\DPath|Mux21~0_combout ),
	.datab(\indecoder|control [6]),
	.datac(\DPath|regB [2]),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\DPath|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~1 .lut_mask = 16'hE2B2;
defparam \DPath|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N14
cycloneive_lcell_comb \DPath|Mux21~2 (
// Equation(s):
// \DPath|Mux21~2_combout  = (\DPath|regG[6]~2_combout  & (\DPath|regG[6]~0_combout )) # (!\DPath|regG[6]~2_combout  & ((\DPath|regG[6]~0_combout  & ((!\DPath|regA [2]))) # (!\DPath|regG[6]~0_combout  & (\DPath|Mux21~1_combout ))))

	.dataa(\DPath|regG[6]~2_combout ),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|Mux21~1_combout ),
	.datad(\DPath|regA [2]),
	.cin(gnd),
	.combout(\DPath|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~2 .lut_mask = 16'h98DC;
defparam \DPath|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N24
cycloneive_lcell_comb \DPath|Mux21~3 (
// Equation(s):
// \DPath|Mux21~3_combout  = (\DPath|Mux21~2_combout  & ((\DPath|regB [3]) # ((!\DPath|regG[6]~2_combout )))) # (!\DPath|Mux21~2_combout  & (((\DPath|regG~6_combout  & \DPath|regG[6]~2_combout ))))

	.dataa(\DPath|regB [3]),
	.datab(\DPath|regG~6_combout ),
	.datac(\DPath|Mux21~2_combout ),
	.datad(\DPath|regG[6]~2_combout ),
	.cin(gnd),
	.combout(\DPath|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~3 .lut_mask = 16'hACF0;
defparam \DPath|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N8
cycloneive_lcell_comb \DPath|Add0~34 (
// Equation(s):
// \DPath|Add0~34_combout  = (\instruction[11]~input_o  & (\DPath|Add3~4_combout )) # (!\instruction[11]~input_o  & ((\DPath|regA [2])))

	.dataa(\instruction[11]~input_o ),
	.datab(gnd),
	.datac(\DPath|Add3~4_combout ),
	.datad(\DPath|regA [2]),
	.cin(gnd),
	.combout(\DPath|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~34 .lut_mask = 16'hF5A0;
defparam \DPath|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N6
cycloneive_lcell_comb \DPath|Mux21~4 (
// Equation(s):
// \DPath|Mux21~4_combout  = (\DPath|regG[6]~3_combout  & ((\DPath|Add0~34_combout ) # ((\DPath|regG[6]~4_combout )))) # (!\DPath|regG[6]~3_combout  & (((\DPath|Add0~36_combout  & !\DPath|regG[6]~4_combout ))))

	.dataa(\DPath|Add0~34_combout ),
	.datab(\DPath|regG[6]~3_combout ),
	.datac(\DPath|Add0~36_combout ),
	.datad(\DPath|regG[6]~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~4 .lut_mask = 16'hCCB8;
defparam \DPath|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N0
cycloneive_lcell_comb \DPath|Mux21~5 (
// Equation(s):
// \DPath|Mux21~5_combout  = (\DPath|regG[6]~4_combout  & ((\DPath|Mux21~4_combout  & (\DPath|Add1~4_combout )) # (!\DPath|Mux21~4_combout  & ((\DPath|regA [2]))))) # (!\DPath|regG[6]~4_combout  & (((\DPath|Mux21~4_combout ))))

	.dataa(\DPath|regG[6]~4_combout ),
	.datab(\DPath|Add1~4_combout ),
	.datac(\DPath|regA [2]),
	.datad(\DPath|Mux21~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~5 .lut_mask = 16'hDDA0;
defparam \DPath|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N30
cycloneive_lcell_comb \DPath|Mux21~6 (
// Equation(s):
// \DPath|Mux21~6_combout  = (\instruction[12]~input_o  & (\DPath|Mux21~3_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux21~5_combout )))

	.dataa(gnd),
	.datab(\instruction[12]~input_o ),
	.datac(\DPath|Mux21~3_combout ),
	.datad(\DPath|Mux21~5_combout ),
	.cin(gnd),
	.combout(\DPath|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux21~6 .lut_mask = 16'hF3C0;
defparam \DPath|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N31
dffeas \DPath|regG[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|regG[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[2] .is_wysiwyg = "true";
defparam \DPath|regG[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N2
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N3
dffeas \dmem|Data_memory_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N9
dffeas \dmem|Data_memory_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N8
cycloneive_lcell_comb \DPath|regR0~4 (
// Equation(s):
// \DPath|regR0~4_combout  = (\dmem|Data_memory_rtl_0_bypass [22] & ((\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0_bypass [21]))) # (!\dmem|Data_memory~5_combout  & (\dmem|Data_memory_rtl_0|auto_generated|ram_block1a2 )))) # 
// (!\dmem|Data_memory_rtl_0_bypass [22] & (((\dmem|Data_memory_rtl_0_bypass [21]))))

	.dataa(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\dmem|Data_memory_rtl_0_bypass [22]),
	.datac(\dmem|Data_memory_rtl_0_bypass [21]),
	.datad(\dmem|Data_memory~5_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~4 .lut_mask = 16'hF0B8;
defparam \DPath|regR0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N6
cycloneive_lcell_comb \DPath|regR0~5 (
// Equation(s):
// \DPath|regR0~5_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~4_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [2]))

	.dataa(\DPath|regG [2]),
	.datab(gnd),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~4_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~5 .lut_mask = 16'hFA0A;
defparam \DPath|regR0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N7
dffeas \DPath|regR3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|regR0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR3[2] .is_wysiwyg = "true";
defparam \DPath|regR3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N8
cycloneive_lcell_comb \DPath|Mux13~0 (
// Equation(s):
// \DPath|Mux13~0_combout  = (\instruction[1]~input_o  & (\instruction[0]~input_o )) # (!\instruction[1]~input_o  & ((\instruction[0]~input_o  & ((\DPath|regR1 [2]))) # (!\instruction[0]~input_o  & (\DPath|regR0 [2]))))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [2]),
	.datad(\DPath|regR1 [2]),
	.cin(gnd),
	.combout(\DPath|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux13~0 .lut_mask = 16'hDC98;
defparam \DPath|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N22
cycloneive_lcell_comb \DPath|Mux13~1 (
// Equation(s):
// \DPath|Mux13~1_combout  = (\instruction[1]~input_o  & ((\DPath|Mux13~0_combout  & (\DPath|regR3 [2])) # (!\DPath|Mux13~0_combout  & ((\DPath|regR2 [2]))))) # (!\instruction[1]~input_o  & (((\DPath|Mux13~0_combout ))))

	.dataa(\DPath|regR3 [2]),
	.datab(\instruction[1]~input_o ),
	.datac(\DPath|regR2 [2]),
	.datad(\DPath|Mux13~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux13~1 .lut_mask = 16'hBBC0;
defparam \DPath|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N20
cycloneive_lcell_comb \DPath|Mux13~2 (
// Equation(s):
// \DPath|Mux13~2_combout  = (\instruction[15]~input_o  & (\instruction[2]~input_o )) # (!\instruction[15]~input_o  & ((\DPath|Mux13~1_combout )))

	.dataa(\instruction[15]~input_o ),
	.datab(\instruction[2]~input_o ),
	.datac(gnd),
	.datad(\DPath|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux13~2 .lut_mask = 16'hDD88;
defparam \DPath|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N31
dffeas \DPath|regB[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[2] .is_wysiwyg = "true";
defparam \DPath|regB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N12
cycloneive_lcell_comb \DPath|Mux20~0 (
// Equation(s):
// \DPath|Mux20~0_combout  = (\instruction[11]~input_o  & (\DPath|regB [2])) # (!\instruction[11]~input_o  & ((\DPath|regA [3])))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regB [2]),
	.datac(\DPath|regA [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DPath|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~0 .lut_mask = 16'hD8D8;
defparam \DPath|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N10
cycloneive_lcell_comb \DPath|Mux20~1 (
// Equation(s):
// \DPath|Mux20~1_combout  = (\DPath|regB [3] & ((\DPath|Mux20~0_combout ) # (\instruction[11]~input_o  $ (!\indecoder|control [6])))) # (!\DPath|regB [3] & (((!\indecoder|control [6] & \DPath|Mux20~0_combout ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\indecoder|control [6]),
	.datac(\DPath|regB [3]),
	.datad(\DPath|Mux20~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~1 .lut_mask = 16'hF390;
defparam \DPath|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N4
cycloneive_lcell_comb \DPath|Mux20~2 (
// Equation(s):
// \DPath|Mux20~2_combout  = (\DPath|regG[6]~2_combout  & ((\DPath|regG[6]~0_combout ) # ((\DPath|regG~7_combout )))) # (!\DPath|regG[6]~2_combout  & (!\DPath|regG[6]~0_combout  & ((\DPath|Mux20~1_combout ))))

	.dataa(\DPath|regG[6]~2_combout ),
	.datab(\DPath|regG[6]~0_combout ),
	.datac(\DPath|regG~7_combout ),
	.datad(\DPath|Mux20~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~2 .lut_mask = 16'hB9A8;
defparam \DPath|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N2
cycloneive_lcell_comb \DPath|Mux20~3 (
// Equation(s):
// \DPath|Mux20~3_combout  = (\DPath|Mux20~2_combout  & ((\DPath|regB [4]) # ((!\DPath|regG[6]~0_combout )))) # (!\DPath|Mux20~2_combout  & (((!\DPath|regA [3] & \DPath|regG[6]~0_combout ))))

	.dataa(\DPath|regB [4]),
	.datab(\DPath|regA [3]),
	.datac(\DPath|Mux20~2_combout ),
	.datad(\DPath|regG[6]~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~3 .lut_mask = 16'hA3F0;
defparam \DPath|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N18
cycloneive_lcell_comb \DPath|Add0~38 (
// Equation(s):
// \DPath|Add0~38_combout  = (\instruction[11]~input_o  & ((\DPath|Add3~6_combout ))) # (!\instruction[11]~input_o  & (\DPath|regA [3]))

	.dataa(gnd),
	.datab(\DPath|regA [3]),
	.datac(\instruction[11]~input_o ),
	.datad(\DPath|Add3~6_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~38 .lut_mask = 16'hFC0C;
defparam \DPath|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N18
cycloneive_lcell_comb \DPath|Mux20~4 (
// Equation(s):
// \DPath|Mux20~4_combout  = (\DPath|regG[6]~3_combout  & (\DPath|regG[6]~4_combout )) # (!\DPath|regG[6]~3_combout  & ((\DPath|regG[6]~4_combout  & ((\DPath|regA [3]))) # (!\DPath|regG[6]~4_combout  & (\DPath|Add0~40_combout ))))

	.dataa(\DPath|regG[6]~3_combout ),
	.datab(\DPath|regG[6]~4_combout ),
	.datac(\DPath|Add0~40_combout ),
	.datad(\DPath|regA [3]),
	.cin(gnd),
	.combout(\DPath|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~4 .lut_mask = 16'hDC98;
defparam \DPath|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N12
cycloneive_lcell_comb \DPath|Mux20~5 (
// Equation(s):
// \DPath|Mux20~5_combout  = (\DPath|regG[6]~3_combout  & ((\DPath|Mux20~4_combout  & (\DPath|Add1~6_combout )) # (!\DPath|Mux20~4_combout  & ((\DPath|Add0~38_combout ))))) # (!\DPath|regG[6]~3_combout  & (((\DPath|Mux20~4_combout ))))

	.dataa(\DPath|Add1~6_combout ),
	.datab(\DPath|Add0~38_combout ),
	.datac(\DPath|regG[6]~3_combout ),
	.datad(\DPath|Mux20~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~5 .lut_mask = 16'hAFC0;
defparam \DPath|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N24
cycloneive_lcell_comb \DPath|Mux20~6 (
// Equation(s):
// \DPath|Mux20~6_combout  = (\instruction[12]~input_o  & (\DPath|Mux20~3_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux20~5_combout )))

	.dataa(gnd),
	.datab(\instruction[12]~input_o ),
	.datac(\DPath|Mux20~3_combout ),
	.datad(\DPath|Mux20~5_combout ),
	.cin(gnd),
	.combout(\DPath|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux20~6 .lut_mask = 16'hF3C0;
defparam \DPath|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N25
dffeas \DPath|regG[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|regG[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[3] .is_wysiwyg = "true";
defparam \DPath|regG[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N22
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N23
dffeas \dmem|Data_memory_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \dmem|Data_memory_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N24
cycloneive_lcell_comb \DPath|regR0~6 (
// Equation(s):
// \DPath|regR0~6_combout  = (\dmem|Data_memory_rtl_0_bypass [24] & ((\dmem|Data_memory~5_combout  & (\dmem|Data_memory_rtl_0_bypass [23])) # (!\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0|auto_generated|ram_block1a3 ))))) # 
// (!\dmem|Data_memory_rtl_0_bypass [24] & (((\dmem|Data_memory_rtl_0_bypass [23]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [24]),
	.datab(\dmem|Data_memory~5_combout ),
	.datac(\dmem|Data_memory_rtl_0_bypass [23]),
	.datad(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\DPath|regR0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~6 .lut_mask = 16'hF2D0;
defparam \DPath|regR0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N0
cycloneive_lcell_comb \DPath|regR0~7 (
// Equation(s):
// \DPath|regR0~7_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~6_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [3]))

	.dataa(\DPath|regG [3]),
	.datab(gnd),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~6_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~7 .lut_mask = 16'hFA0A;
defparam \DPath|regR0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N7
dffeas \DPath|regR0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR0[3] .is_wysiwyg = "true";
defparam \DPath|regR0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N6
cycloneive_lcell_comb \DPath|Mux12~0 (
// Equation(s):
// \DPath|Mux12~0_combout  = (\instruction[1]~input_o  & ((\instruction[0]~input_o ) # ((\DPath|regR2 [3])))) # (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\DPath|regR0 [3])))

	.dataa(\instruction[1]~input_o ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR0 [3]),
	.datad(\DPath|regR2 [3]),
	.cin(gnd),
	.combout(\DPath|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux12~0 .lut_mask = 16'hBA98;
defparam \DPath|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N30
cycloneive_lcell_comb \DPath|Mux12~1 (
// Equation(s):
// \DPath|Mux12~1_combout  = (\DPath|Mux12~0_combout  & (((\DPath|regR3 [3])) # (!\instruction[0]~input_o ))) # (!\DPath|Mux12~0_combout  & (\instruction[0]~input_o  & (\DPath|regR1 [3])))

	.dataa(\DPath|Mux12~0_combout ),
	.datab(\instruction[0]~input_o ),
	.datac(\DPath|regR1 [3]),
	.datad(\DPath|regR3 [3]),
	.cin(gnd),
	.combout(\DPath|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux12~1 .lut_mask = 16'hEA62;
defparam \DPath|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N8
cycloneive_lcell_comb \DPath|Mux12~2 (
// Equation(s):
// \DPath|Mux12~2_combout  = (!\instruction[15]~input_o  & \DPath|Mux12~1_combout )

	.dataa(\instruction[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|Mux12~1_combout ),
	.cin(gnd),
	.combout(\DPath|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux12~2 .lut_mask = 16'h5500;
defparam \DPath|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N23
dffeas \DPath|regB[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regB[3] .is_wysiwyg = "true";
defparam \DPath|regB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N10
cycloneive_lcell_comb \DPath|Mux19~0 (
// Equation(s):
// \DPath|Mux19~0_combout  = (\instruction[11]~input_o  & (\DPath|regB [3])) # (!\instruction[11]~input_o  & ((\DPath|regA [4])))

	.dataa(\DPath|regB [3]),
	.datab(\instruction[11]~input_o ),
	.datac(gnd),
	.datad(\DPath|regA [4]),
	.cin(gnd),
	.combout(\DPath|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~0 .lut_mask = 16'hBB88;
defparam \DPath|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N0
cycloneive_lcell_comb \DPath|Mux19~1 (
// Equation(s):
// \DPath|Mux19~1_combout  = (\DPath|regB [4] & ((\DPath|Mux19~0_combout ) # (\instruction[11]~input_o  $ (!\indecoder|control [6])))) # (!\DPath|regB [4] & (((!\indecoder|control [6] & \DPath|Mux19~0_combout ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regB [4]),
	.datac(\indecoder|control [6]),
	.datad(\DPath|Mux19~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~1 .lut_mask = 16'hCF84;
defparam \DPath|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N14
cycloneive_lcell_comb \DPath|Mux19~2 (
// Equation(s):
// \DPath|Mux19~2_combout  = (\DPath|regG[6]~0_combout  & (((\DPath|regG[6]~2_combout ) # (!\DPath|regA [4])))) # (!\DPath|regG[6]~0_combout  & (\DPath|Mux19~1_combout  & (!\DPath|regG[6]~2_combout )))

	.dataa(\DPath|regG[6]~0_combout ),
	.datab(\DPath|Mux19~1_combout ),
	.datac(\DPath|regG[6]~2_combout ),
	.datad(\DPath|regA [4]),
	.cin(gnd),
	.combout(\DPath|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~2 .lut_mask = 16'hA4AE;
defparam \DPath|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N24
cycloneive_lcell_comb \DPath|Mux19~3 (
// Equation(s):
// \DPath|Mux19~3_combout  = (\DPath|regG[6]~2_combout  & ((\DPath|Mux19~2_combout  & ((\DPath|regB [5]))) # (!\DPath|Mux19~2_combout  & (\DPath|regG~8_combout )))) # (!\DPath|regG[6]~2_combout  & (((\DPath|Mux19~2_combout ))))

	.dataa(\DPath|regG~8_combout ),
	.datab(\DPath|regG[6]~2_combout ),
	.datac(\DPath|Mux19~2_combout ),
	.datad(\DPath|regB [5]),
	.cin(gnd),
	.combout(\DPath|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~3 .lut_mask = 16'hF838;
defparam \DPath|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N14
cycloneive_lcell_comb \DPath|Add0~42 (
// Equation(s):
// \DPath|Add0~42_combout  = (\instruction[11]~input_o  & ((\DPath|Add3~8_combout ))) # (!\instruction[11]~input_o  & (\DPath|regA [4]))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regA [4]),
	.datac(gnd),
	.datad(\DPath|Add3~8_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~42 .lut_mask = 16'hEE44;
defparam \DPath|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N20
cycloneive_lcell_comb \DPath|Mux19~4 (
// Equation(s):
// \DPath|Mux19~4_combout  = (\DPath|regG[6]~4_combout  & (((\DPath|regG[6]~3_combout )))) # (!\DPath|regG[6]~4_combout  & ((\DPath|regG[6]~3_combout  & (\DPath|Add0~42_combout )) # (!\DPath|regG[6]~3_combout  & ((\DPath|Add0~45_combout )))))

	.dataa(\DPath|regG[6]~4_combout ),
	.datab(\DPath|Add0~42_combout ),
	.datac(\DPath|regG[6]~3_combout ),
	.datad(\DPath|Add0~45_combout ),
	.cin(gnd),
	.combout(\DPath|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~4 .lut_mask = 16'hE5E0;
defparam \DPath|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N10
cycloneive_lcell_comb \DPath|Mux19~5 (
// Equation(s):
// \DPath|Mux19~5_combout  = (\DPath|regG[6]~4_combout  & ((\DPath|Mux19~4_combout  & (\DPath|Add1~8_combout )) # (!\DPath|Mux19~4_combout  & ((\DPath|regA [4]))))) # (!\DPath|regG[6]~4_combout  & (((\DPath|Mux19~4_combout ))))

	.dataa(\DPath|regG[6]~4_combout ),
	.datab(\DPath|Add1~8_combout ),
	.datac(\DPath|regA [4]),
	.datad(\DPath|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DPath|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~5 .lut_mask = 16'hDDA0;
defparam \DPath|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N26
cycloneive_lcell_comb \DPath|Mux19~6 (
// Equation(s):
// \DPath|Mux19~6_combout  = (\instruction[12]~input_o  & (\DPath|Mux19~3_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux19~5_combout )))

	.dataa(\DPath|Mux19~3_combout ),
	.datab(\instruction[12]~input_o ),
	.datac(gnd),
	.datad(\DPath|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DPath|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux19~6 .lut_mask = 16'hBB88;
defparam \DPath|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N27
dffeas \DPath|regG[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPath|regG[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[4] .is_wysiwyg = "true";
defparam \DPath|regG[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N30
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[26]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|Data_memory_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N31
dffeas \dmem|Data_memory_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N13
dffeas \dmem|Data_memory_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regB [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N12
cycloneive_lcell_comb \DPath|regR0~8 (
// Equation(s):
// \DPath|regR0~8_combout  = (\dmem|Data_memory_rtl_0_bypass [26] & ((\dmem|Data_memory~5_combout  & (\dmem|Data_memory_rtl_0_bypass [25])) # (!\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0|auto_generated|ram_block1a4 ))))) # 
// (!\dmem|Data_memory_rtl_0_bypass [26] & (((\dmem|Data_memory_rtl_0_bypass [25]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [26]),
	.datab(\dmem|Data_memory~5_combout ),
	.datac(\dmem|Data_memory_rtl_0_bypass [25]),
	.datad(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\DPath|regR0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~8 .lut_mask = 16'hF2D0;
defparam \DPath|regR0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N26
cycloneive_lcell_comb \DPath|regR0~9 (
// Equation(s):
// \DPath|regR0~9_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~8_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [4]))

	.dataa(gnd),
	.datab(\DPath|regG [4]),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~8_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~9 .lut_mask = 16'hFC0C;
defparam \DPath|regR0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N15
dffeas \DPath|regR2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR2[4] .is_wysiwyg = "true";
defparam \DPath|regR2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N28
cycloneive_lcell_comb \DPath|Mux3~0 (
// Equation(s):
// \DPath|Mux3~0_combout  = (\instruction[3]~input_o  & ((\instruction[4]~input_o ) # ((\DPath|regR1 [4])))) # (!\instruction[3]~input_o  & (!\instruction[4]~input_o  & ((\DPath|regR0 [4]))))

	.dataa(\instruction[3]~input_o ),
	.datab(\instruction[4]~input_o ),
	.datac(\DPath|regR1 [4]),
	.datad(\DPath|regR0 [4]),
	.cin(gnd),
	.combout(\DPath|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux3~0 .lut_mask = 16'hB9A8;
defparam \DPath|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N12
cycloneive_lcell_comb \DPath|Mux3~1 (
// Equation(s):
// \DPath|Mux3~1_combout  = (\instruction[4]~input_o  & ((\DPath|Mux3~0_combout  & ((\DPath|regR3 [4]))) # (!\DPath|Mux3~0_combout  & (\DPath|regR2 [4])))) # (!\instruction[4]~input_o  & (((\DPath|Mux3~0_combout ))))

	.dataa(\DPath|regR2 [4]),
	.datab(\DPath|regR3 [4]),
	.datac(\instruction[4]~input_o ),
	.datad(\DPath|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux3~1 .lut_mask = 16'hCFA0;
defparam \DPath|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N13
dffeas \dmem|Data_memory_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N15
dffeas \dmem|Data_memory_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N5
dffeas \dmem|Data_memory_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N11
dffeas \dmem|Data_memory_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N4
cycloneive_lcell_comb \dmem|Data_memory~3 (
// Equation(s):
// \dmem|Data_memory~3_combout  = (\dmem|Data_memory_rtl_0_bypass [10] & (\dmem|Data_memory_rtl_0_bypass [9] & (\dmem|Data_memory_rtl_0_bypass [12] $ (!\dmem|Data_memory_rtl_0_bypass [11])))) # (!\dmem|Data_memory_rtl_0_bypass [10] & 
// (!\dmem|Data_memory_rtl_0_bypass [9] & (\dmem|Data_memory_rtl_0_bypass [12] $ (!\dmem|Data_memory_rtl_0_bypass [11]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [10]),
	.datab(\dmem|Data_memory_rtl_0_bypass [12]),
	.datac(\dmem|Data_memory_rtl_0_bypass [9]),
	.datad(\dmem|Data_memory_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\dmem|Data_memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory~3 .lut_mask = 16'h8421;
defparam \dmem|Data_memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N27
dffeas \dmem|Data_memory_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N23
dffeas \dmem|Data_memory_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y4_N1
dffeas \dmem|Data_memory_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N19
dffeas \dmem|Data_memory_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N0
cycloneive_lcell_comb \dmem|Data_memory~4 (
// Equation(s):
// \dmem|Data_memory~4_combout  = (\dmem|Data_memory_rtl_0_bypass [14] & (\dmem|Data_memory_rtl_0_bypass [13] & (\dmem|Data_memory_rtl_0_bypass [16] $ (!\dmem|Data_memory_rtl_0_bypass [15])))) # (!\dmem|Data_memory_rtl_0_bypass [14] & 
// (!\dmem|Data_memory_rtl_0_bypass [13] & (\dmem|Data_memory_rtl_0_bypass [16] $ (!\dmem|Data_memory_rtl_0_bypass [15]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [14]),
	.datab(\dmem|Data_memory_rtl_0_bypass [16]),
	.datac(\dmem|Data_memory_rtl_0_bypass [15]),
	.datad(\dmem|Data_memory_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\dmem|Data_memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory~4 .lut_mask = 16'h8241;
defparam \dmem|Data_memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N15
dffeas \dmem|Data_memory_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\indecoder|control [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N27
dffeas \dmem|Data_memory_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N17
dffeas \dmem|Data_memory_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N7
dffeas \dmem|Data_memory_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N16
cycloneive_lcell_comb \dmem|Data_memory~1 (
// Equation(s):
// \dmem|Data_memory~1_combout  = \dmem|Data_memory_rtl_0_bypass [7] $ (\dmem|Data_memory_rtl_0_bypass [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dmem|Data_memory_rtl_0_bypass [7]),
	.datad(\dmem|Data_memory_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\dmem|Data_memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory~1 .lut_mask = 16'h0FF0;
defparam \dmem|Data_memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N29
dffeas \dmem|Data_memory_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N30
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[3]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[3]~feeder_combout  = \DPath|regA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|regA [1]),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \dmem|Data_memory_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N31
dffeas \dmem|Data_memory_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N8
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[4]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[4]~feeder_combout  = \DPath|Mux6~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|Mux6~1_combout ),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \dmem|Data_memory_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N9
dffeas \dmem|Data_memory_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N1
dffeas \dmem|Data_memory_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N10
cycloneive_lcell_comb \dmem|Data_memory_rtl_0_bypass[2]~feeder (
// Equation(s):
// \dmem|Data_memory_rtl_0_bypass[2]~feeder_combout  = \DPath|Mux7~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DPath|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dmem|Data_memory_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \dmem|Data_memory_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N11
dffeas \dmem|Data_memory_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dmem|Data_memory_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|Data_memory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|Data_memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem|Data_memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N0
cycloneive_lcell_comb \dmem|Data_memory~0 (
// Equation(s):
// \dmem|Data_memory~0_combout  = (\dmem|Data_memory_rtl_0_bypass [3] & (\dmem|Data_memory_rtl_0_bypass [4] & (\dmem|Data_memory_rtl_0_bypass [1] $ (!\dmem|Data_memory_rtl_0_bypass [2])))) # (!\dmem|Data_memory_rtl_0_bypass [3] & 
// (!\dmem|Data_memory_rtl_0_bypass [4] & (\dmem|Data_memory_rtl_0_bypass [1] $ (!\dmem|Data_memory_rtl_0_bypass [2]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [3]),
	.datab(\dmem|Data_memory_rtl_0_bypass [4]),
	.datac(\dmem|Data_memory_rtl_0_bypass [1]),
	.datad(\dmem|Data_memory_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\dmem|Data_memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory~0 .lut_mask = 16'h9009;
defparam \dmem|Data_memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N28
cycloneive_lcell_comb \dmem|Data_memory~2 (
// Equation(s):
// \dmem|Data_memory~2_combout  = (!\dmem|Data_memory~1_combout  & (\dmem|Data_memory~0_combout  & (\dmem|Data_memory_rtl_0_bypass [6] $ (!\dmem|Data_memory_rtl_0_bypass [5]))))

	.dataa(\dmem|Data_memory_rtl_0_bypass [6]),
	.datab(\dmem|Data_memory~1_combout ),
	.datac(\dmem|Data_memory_rtl_0_bypass [5]),
	.datad(\dmem|Data_memory~0_combout ),
	.cin(gnd),
	.combout(\dmem|Data_memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory~2 .lut_mask = 16'h2100;
defparam \dmem|Data_memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N14
cycloneive_lcell_comb \dmem|Data_memory~5 (
// Equation(s):
// \dmem|Data_memory~5_combout  = (\dmem|Data_memory~3_combout  & (\dmem|Data_memory~4_combout  & (\dmem|Data_memory_rtl_0_bypass [0] & \dmem|Data_memory~2_combout )))

	.dataa(\dmem|Data_memory~3_combout ),
	.datab(\dmem|Data_memory~4_combout ),
	.datac(\dmem|Data_memory_rtl_0_bypass [0]),
	.datad(\dmem|Data_memory~2_combout ),
	.cin(gnd),
	.combout(\dmem|Data_memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Data_memory~5 .lut_mask = 16'h8000;
defparam \dmem|Data_memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N6
cycloneive_lcell_comb \DPath|regR0~0 (
// Equation(s):
// \DPath|regR0~0_combout  = (\dmem|Data_memory_rtl_0_bypass [18] & ((\dmem|Data_memory~5_combout  & (\dmem|Data_memory_rtl_0_bypass [17])) # (!\dmem|Data_memory~5_combout  & ((\dmem|Data_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # 
// (!\dmem|Data_memory_rtl_0_bypass [18] & (\dmem|Data_memory_rtl_0_bypass [17]))

	.dataa(\dmem|Data_memory_rtl_0_bypass [18]),
	.datab(\dmem|Data_memory_rtl_0_bypass [17]),
	.datac(\dmem|Data_memory~5_combout ),
	.datad(\dmem|Data_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\DPath|regR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~0 .lut_mask = 16'hCEC4;
defparam \DPath|regR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N20
cycloneive_lcell_comb \DPath|regR0~1 (
// Equation(s):
// \DPath|regR0~1_combout  = (\instruction[13]~input_o  & ((\DPath|regR0~0_combout ))) # (!\instruction[13]~input_o  & (\DPath|regG [0]))

	.dataa(\DPath|regG [0]),
	.datab(gnd),
	.datac(\instruction[13]~input_o ),
	.datad(\DPath|regR0~0_combout ),
	.cin(gnd),
	.combout(\DPath|regR0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|regR0~1 .lut_mask = 16'hFA0A;
defparam \DPath|regR0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N13
dffeas \DPath|regR1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|regR0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regR1[0] .is_wysiwyg = "true";
defparam \DPath|regR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N12
cycloneive_lcell_comb \DPath|Mux7~0 (
// Equation(s):
// \DPath|Mux7~0_combout  = (\instruction[3]~input_o  & ((\instruction[4]~input_o ) # ((\DPath|regR1 [0])))) # (!\instruction[3]~input_o  & (!\instruction[4]~input_o  & ((\DPath|regR0 [0]))))

	.dataa(\instruction[3]~input_o ),
	.datab(\instruction[4]~input_o ),
	.datac(\DPath|regR1 [0]),
	.datad(\DPath|regR0 [0]),
	.cin(gnd),
	.combout(\DPath|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux7~0 .lut_mask = 16'hB9A8;
defparam \DPath|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N20
cycloneive_lcell_comb \DPath|Mux7~1 (
// Equation(s):
// \DPath|Mux7~1_combout  = (\DPath|Mux7~0_combout  & (((\DPath|regR3 [0])) # (!\instruction[4]~input_o ))) # (!\DPath|Mux7~0_combout  & (\instruction[4]~input_o  & ((\DPath|regR2 [0]))))

	.dataa(\DPath|Mux7~0_combout ),
	.datab(\instruction[4]~input_o ),
	.datac(\DPath|regR3 [0]),
	.datad(\DPath|regR2 [0]),
	.cin(gnd),
	.combout(\DPath|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux7~1 .lut_mask = 16'hE6A2;
defparam \DPath|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y4_N25
dffeas \DPath|regA[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DPath|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regA[0] .is_wysiwyg = "true";
defparam \DPath|regA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N10
cycloneive_lcell_comb \DPath|Add0~22 (
// Equation(s):
// \DPath|Add0~22_combout  = (\instruction[11]~input_o  & (\DPath|regG [0])) # (!\instruction[11]~input_o  & ((!\DPath|regA [0])))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regG [0]),
	.datac(gnd),
	.datad(\DPath|regA [0]),
	.cin(gnd),
	.combout(\DPath|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~22 .lut_mask = 16'h88DD;
defparam \DPath|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N24
cycloneive_lcell_comb \DPath|Mux23~0 (
// Equation(s):
// \DPath|Mux23~0_combout  = (\DPath|regA [0] & ((\indecoder|control [6] & (\DPath|regB [0])) # (!\indecoder|control [6] & ((!\instruction[11]~input_o ))))) # (!\DPath|regA [0] & (\DPath|regB [0] & (\instruction[11]~input_o  $ (!\indecoder|control [6]))))

	.dataa(\DPath|regB [0]),
	.datab(\DPath|regA [0]),
	.datac(\instruction[11]~input_o ),
	.datad(\indecoder|control [6]),
	.cin(gnd),
	.combout(\DPath|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~0 .lut_mask = 16'hA80E;
defparam \DPath|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N18
cycloneive_lcell_comb \DPath|Mux23~1 (
// Equation(s):
// \DPath|Mux23~1_combout  = (\instruction[10]~input_o  & (\indecoder|control [6])) # (!\instruction[10]~input_o  & ((\DPath|Mux23~0_combout )))

	.dataa(\indecoder|control [6]),
	.datab(\instruction[10]~input_o ),
	.datac(gnd),
	.datad(\DPath|Mux23~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~1 .lut_mask = 16'hBB88;
defparam \DPath|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N0
cycloneive_lcell_comb \DPath|Add0~23 (
// Equation(s):
// \DPath|Add0~23_combout  = (\instruction[11]~input_o  & (\DPath|regB [1])) # (!\instruction[11]~input_o  & ((\DPath|Add1~0_combout )))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regB [1]),
	.datac(gnd),
	.datad(\DPath|Add1~0_combout ),
	.cin(gnd),
	.combout(\DPath|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Add0~23 .lut_mask = 16'hDD88;
defparam \DPath|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N12
cycloneive_lcell_comb \DPath|Mux23~2 (
// Equation(s):
// \DPath|Mux23~2_combout  = (\DPath|Mux23~1_combout  & (((\DPath|Add0~23_combout ) # (!\instruction[10]~input_o )))) # (!\DPath|Mux23~1_combout  & (\DPath|Add0~22_combout  & (\instruction[10]~input_o )))

	.dataa(\DPath|Add0~22_combout ),
	.datab(\DPath|Mux23~1_combout ),
	.datac(\instruction[10]~input_o ),
	.datad(\DPath|Add0~23_combout ),
	.cin(gnd),
	.combout(\DPath|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~2 .lut_mask = 16'hEC2C;
defparam \DPath|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N30
cycloneive_lcell_comb \DPath|Mux23~5 (
// Equation(s):
// \DPath|Mux23~5_combout  = (\DPath|regA [0] & (\indecoder|control [6] $ (((\instruction[11]~input_o  & \instruction[10]~input_o ))))) # (!\DPath|regA [0] & (\indecoder|control [6] & (\instruction[11]~input_o  $ (\instruction[10]~input_o ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regA [0]),
	.datac(\instruction[10]~input_o ),
	.datad(\indecoder|control [6]),
	.cin(gnd),
	.combout(\DPath|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~5 .lut_mask = 16'h5E80;
defparam \DPath|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N8
cycloneive_lcell_comb \DPath|Mux23~4 (
// Equation(s):
// \DPath|Mux23~4_combout  = (\DPath|regA [0] & (\indecoder|control [6] & (\instruction[11]~input_o  $ (\instruction[10]~input_o )))) # (!\DPath|regA [0] & (\indecoder|control [6] $ (((\instruction[11]~input_o  & \instruction[10]~input_o )))))

	.dataa(\instruction[11]~input_o ),
	.datab(\DPath|regA [0]),
	.datac(\instruction[10]~input_o ),
	.datad(\indecoder|control [6]),
	.cin(gnd),
	.combout(\DPath|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~4 .lut_mask = 16'h5B20;
defparam \DPath|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N26
cycloneive_lcell_comb \DPath|Mux23~3 (
// Equation(s):
// \DPath|Mux23~3_combout  = (\instruction[11]~input_o  & (\DPath|Add3~0_combout )) # (!\instruction[11]~input_o  & ((\DPath|Add1~0_combout )))

	.dataa(\instruction[11]~input_o ),
	.datab(gnd),
	.datac(\DPath|Add3~0_combout ),
	.datad(\DPath|Add1~0_combout ),
	.cin(gnd),
	.combout(\DPath|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~3 .lut_mask = 16'hF5A0;
defparam \DPath|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N28
cycloneive_lcell_comb \DPath|Mux23~6 (
// Equation(s):
// \DPath|Mux23~6_combout  = (\DPath|Mux23~5_combout  & (((\DPath|Mux23~3_combout )) # (!\DPath|Mux23~4_combout ))) # (!\DPath|Mux23~5_combout  & (!\DPath|Mux23~4_combout  & ((\DPath|Add0~28_combout ))))

	.dataa(\DPath|Mux23~5_combout ),
	.datab(\DPath|Mux23~4_combout ),
	.datac(\DPath|Mux23~3_combout ),
	.datad(\DPath|Add0~28_combout ),
	.cin(gnd),
	.combout(\DPath|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~6 .lut_mask = 16'hB3A2;
defparam \DPath|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N4
cycloneive_lcell_comb \DPath|Mux23~7 (
// Equation(s):
// \DPath|Mux23~7_combout  = (\instruction[12]~input_o  & (\DPath|Mux23~2_combout )) # (!\instruction[12]~input_o  & ((\DPath|Mux23~6_combout )))

	.dataa(\DPath|Mux23~2_combout ),
	.datab(gnd),
	.datac(\instruction[12]~input_o ),
	.datad(\DPath|Mux23~6_combout ),
	.cin(gnd),
	.combout(\DPath|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \DPath|Mux23~7 .lut_mask = 16'hAFA0;
defparam \DPath|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N5
dffeas \DPath|regG[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DPath|Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DPath|regG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DPath|regG[0] .is_wysiwyg = "true";
defparam \DPath|regG[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N12
cycloneive_lcell_comb \indecoder|control[2] (
// Equation(s):
// \indecoder|control [2] = (\instruction[14]~input_o  & \instruction[15]~input_o )

	.dataa(\instruction[14]~input_o ),
	.datab(gnd),
	.datac(\instruction[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\indecoder|control [2]),
	.cout());
// synopsys translate_off
defparam \indecoder|control[2] .lut_mask = 16'hA0A0;
defparam \indecoder|control[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \instruction[5]~input (
	.i(instruction[5]),
	.ibar(gnd),
	.o(\instruction[5]~input_o ));
// synopsys translate_off
defparam \instruction[5]~input .bus_hold = "false";
defparam \instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \instruction[8]~input (
	.i(instruction[8]),
	.ibar(gnd),
	.o(\instruction[8]~input_o ));
// synopsys translate_off
defparam \instruction[8]~input .bus_hold = "false";
defparam \instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

assign Opcode[0] = \Opcode[0]~output_o ;

assign Opcode[1] = \Opcode[1]~output_o ;

assign Opcode[2] = \Opcode[2]~output_o ;

assign Opcode[3] = \Opcode[3]~output_o ;

assign Opcode[4] = \Opcode[4]~output_o ;

assign Opcode[5] = \Opcode[5]~output_o ;

assign Opcode[6] = \Opcode[6]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign R0[0] = \R0[0]~output_o ;

assign R0[1] = \R0[1]~output_o ;

assign R0[2] = \R0[2]~output_o ;

assign R0[3] = \R0[3]~output_o ;

assign R0[4] = \R0[4]~output_o ;

assign R0[5] = \R0[5]~output_o ;

assign R0[6] = \R0[6]~output_o ;

assign R0[7] = \R0[7]~output_o ;

assign R1[0] = \R1[0]~output_o ;

assign R1[1] = \R1[1]~output_o ;

assign R1[2] = \R1[2]~output_o ;

assign R1[3] = \R1[3]~output_o ;

assign R1[4] = \R1[4]~output_o ;

assign R1[5] = \R1[5]~output_o ;

assign R1[6] = \R1[6]~output_o ;

assign R1[7] = \R1[7]~output_o ;

assign R2[0] = \R2[0]~output_o ;

assign R2[1] = \R2[1]~output_o ;

assign R2[2] = \R2[2]~output_o ;

assign R2[3] = \R2[3]~output_o ;

assign R2[4] = \R2[4]~output_o ;

assign R2[5] = \R2[5]~output_o ;

assign R2[6] = \R2[6]~output_o ;

assign R2[7] = \R2[7]~output_o ;

assign R3[0] = \R3[0]~output_o ;

assign R3[1] = \R3[1]~output_o ;

assign R3[2] = \R3[2]~output_o ;

assign R3[3] = \R3[3]~output_o ;

assign R3[4] = \R3[4]~output_o ;

assign R3[5] = \R3[5]~output_o ;

assign R3[6] = \R3[6]~output_o ;

assign R3[7] = \R3[7]~output_o ;

assign R4[0] = \R4[0]~output_o ;

assign R4[1] = \R4[1]~output_o ;

assign R4[2] = \R4[2]~output_o ;

assign R4[3] = \R4[3]~output_o ;

assign R4[4] = \R4[4]~output_o ;

assign R4[5] = \R4[5]~output_o ;

assign R4[6] = \R4[6]~output_o ;

assign R4[7] = \R4[7]~output_o ;

assign R5[0] = \R5[0]~output_o ;

assign R5[1] = \R5[1]~output_o ;

assign R5[2] = \R5[2]~output_o ;

assign R5[3] = \R5[3]~output_o ;

assign R5[4] = \R5[4]~output_o ;

assign R5[5] = \R5[5]~output_o ;

assign R5[6] = \R5[6]~output_o ;

assign R5[7] = \R5[7]~output_o ;

assign R6[0] = \R6[0]~output_o ;

assign R6[1] = \R6[1]~output_o ;

assign R6[2] = \R6[2]~output_o ;

assign R6[3] = \R6[3]~output_o ;

assign R6[4] = \R6[4]~output_o ;

assign R6[5] = \R6[5]~output_o ;

assign R6[6] = \R6[6]~output_o ;

assign R6[7] = \R6[7]~output_o ;

assign R7[0] = \R7[0]~output_o ;

assign R7[1] = \R7[1]~output_o ;

assign R7[2] = \R7[2]~output_o ;

assign R7[3] = \R7[3]~output_o ;

assign R7[4] = \R7[4]~output_o ;

assign R7[5] = \R7[5]~output_o ;

assign R7[6] = \R7[6]~output_o ;

assign R7[7] = \R7[7]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign control[0] = \control[0]~output_o ;

assign control[1] = \control[1]~output_o ;

assign control[2] = \control[2]~output_o ;

assign control[3] = \control[3]~output_o ;

assign control[4] = \control[4]~output_o ;

assign control[5] = \control[5]~output_o ;

assign control[6] = \control[6]~output_o ;

assign control[7] = \control[7]~output_o ;

assign control[8] = \control[8]~output_o ;

assign control[9] = \control[9]~output_o ;

assign control[10] = \control[10]~output_o ;

assign control[11] = \control[11]~output_o ;

assign control[12] = \control[12]~output_o ;

assign control[13] = \control[13]~output_o ;

assign control[14] = \control[14]~output_o ;

assign control[15] = \control[15]~output_o ;

assign control[16] = \control[16]~output_o ;

assign control[17] = \control[17]~output_o ;

assign control[18] = \control[18]~output_o ;

assign control[19] = \control[19]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
