INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Edonis' on host 'desktop-2m32jfd' (Windows NT_amd64 version 6.2) on Wed May 21 20:02:01 +0200 2025
INFO: [HLS 200-10] In directory 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel7'
Sourcing Tcl script 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel7/prj_kernel7/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel7/prj_kernel7'.
INFO: [HLS 200-10] Adding design file 'kernel7.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel7_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel7/prj_kernel7/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel7.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [HLS 200-489] Unrolling loop 'LOOP2' (kernel7.cpp:18) in function 'kernel7' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.946 seconds; current allocated memory: 101.170 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel7/array1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel7/array2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel7_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'kernel7_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel7_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel7_fadd_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel7_fcmp_32ns_32ns_1_2_1' to 'kernel7_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel7_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel7_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel7_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel7'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 102.358 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel7_ps_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.965 ; gain = 92.461
INFO: [VHDL 208-304] Generating VHDL RTL for kernel7.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel7.
INFO: [HLS 200-112] Total elapsed time: 6.036 seconds; peak allocated memory: 102.358 MB.
