

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Wed Mar 13 17:38:58 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     593|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|     800|     388|
|Multiplexer      |        -|      -|       -|     369|
|Register         |        0|      -|     335|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|    1135|    1382|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |correlateTop_mul_rcU_U1  |correlateTop_mul_rcU  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |           Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cor_phaseArray_phase_8_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_9_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_10_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_11_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_12_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_U     |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_1_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_2_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_3_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_4_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_5_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_6_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_7_U   |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_13_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_phase_14_U  |correlateTop_cor_bkb  |        0|  48|  24|    16|   16|     1|          256|
    |cor_phaseArray_loadC_U     |correlateTop_cor_qcK  |        0|  80|  28|    16|   32|     1|          512|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                      |                      |        0| 800| 388|   256|  272|    16|         4352|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_5_i_fu_466_p2            |     +    |      0|  0|  16|          16|          16|
    |p_Val2_5_2_i_fu_424_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_454_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp11_fu_460_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_394_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_400_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_406_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_412_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp5_fu_418_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_430_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp7_fu_436_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_442_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_448_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp_8_i_fu_505_p2                 |     +    |      0|  0|  39|           6|          32|
    |tmp_fu_388_p2                     |     +    |      0|  0|  23|          16|          16|
    |p_Val2_8_i_fu_480_p2              |     -    |      0|  0|  23|          16|          16|
    |p_Val2_9_i_fu_476_p2              |     -    |      0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_512_p2                   |   icmp   |      0|  0|  13|          16|          13|
    |tmp_4_i_fu_472_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp0_stage1_iter2  |    or    |      0|  0|   8|           1|           1|
    |o_data_data_V_tmp_fu_517_p3       |  select  |      0|  0|  32|           1|           1|
    |tmp_i_4_fu_484_p3                 |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 593|         321|         356|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |cor_phaseArray_loadC_address0     |  15|          3|    4|         12|
    |cor_phaseArray_phase_10_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_11_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_12_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_13_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_14_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_1_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_2_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_3_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_4_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_5_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_6_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_7_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_8_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_9_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_address0     |  15|          3|    4|         12|
    |i_data_TDATA_blk_n                |   9|          2|    1|          2|
    |i_data_data_V_0_data_out          |   9|          2|   32|         64|
    |i_data_data_V_0_state             |  15|          3|    2|          6|
    |i_data_last_V_0_data_out          |   9|          2|    1|          2|
    |i_data_last_V_0_state             |  15|          3|    2|          6|
    |o_data_TDATA_blk_n                |   9|          2|    1|          2|
    |o_data_data_V_1_data_out          |   9|          2|   32|         64|
    |o_data_data_V_1_state             |  15|          3|    2|          6|
    |o_data_last_V_1_data_out          |   9|          2|    1|          2|
    |o_data_last_V_1_state             |  15|          3|    2|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 369|         75|  141|        355|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_cor_phaseArray_loadC_reg_616  |   4|   0|    4|          0|
    |cor_phaseArray_loadC_reg_616                   |   4|   0|    4|          0|
    |cor_phaseArray_phase_10_reg_566                |   4|   0|    4|          0|
    |cor_phaseArray_phase_12_reg_571                |   4|   0|    4|          0|
    |cor_phaseArray_phase_14_reg_576                |   4|   0|    4|          0|
    |cor_phaseArray_phase_16_reg_581                |   4|   0|    4|          0|
    |cor_phaseArray_phase_18_reg_586                |   4|   0|    4|          0|
    |cor_phaseArray_phase_20_reg_591                |   4|   0|    4|          0|
    |cor_phaseArray_phase_22_reg_596                |   4|   0|    4|          0|
    |cor_phaseArray_phase_24_reg_601                |   4|   0|    4|          0|
    |cor_phaseArray_phase_26_reg_606                |   4|   0|    4|          0|
    |cor_phaseArray_phase_28_reg_611                |   4|   0|    4|          0|
    |cor_phaseArray_phase_2_reg_546                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_4_reg_551                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_6_reg_556                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_8_reg_561                 |   4|   0|    4|          0|
    |cor_phaseArray_phase_reg_541                   |   4|   0|    4|          0|
    |currentState                                   |   1|   0|    1|          0|
    |currentState_load_reg_533                      |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A                      |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B                      |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                         |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                         |   1|   0|    1|          0|
    |i_data_data_V_0_state                          |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A                      |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B                      |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                         |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                         |   1|   0|    1|          0|
    |i_data_last_V_0_state                          |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_621                      |   1|   0|    1|          0|
    |o_data_data_V_1_payload_A                      |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B                      |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                         |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                         |   1|   0|    1|          0|
    |o_data_data_V_1_state                          |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A                      |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B                      |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                         |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                         |   1|   0|    1|          0|
    |o_data_last_V_1_state                          |   2|   0|    2|          0|
    |p_Val2_2_5_i_reg_633                           |  16|   0|   16|          0|
    |p_Val2_5_2_i_reg_626                           |  16|   0|   16|          0|
    |res_V_reg_640                                  |  16|   0|   16|          0|
    |currentState_load_reg_533                      |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 335|  32|  272|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

