v 20130925 2
C 6100 6600 1 0 0 divide234.sym
{
T 6900 7300 5 10 1 1 0 4 1
source=divide234.sch
T 6400 6900 5 10 1 1 0 0 1
refdes=A
}
C 7800 6600 1 0 0 divide234.sym
{
T 8600 7300 5 10 1 1 0 4 1
source=divide234.sch
T 8100 6900 5 10 1 1 0 0 1
refdes=B
}
C 9500 6600 1 0 0 divide234.sym
{
T 10300 7300 5 10 1 1 0 4 1
source=divide234.sch
T 9800 6900 5 10 1 1 0 0 1
refdes=C
}
C 10300 8300 1 0 0 not.sym
{
T 10650 8600 5 10 1 1 0 4 1
refdes=I1
}
C 10300 9500 1 0 0 not.sym
{
T 10650 9800 5 10 1 1 0 4 1
refdes=I0
}
N 7700 6900 7800 6900 4
N 7800 6900 7800 7500 4
N 9400 6900 9500 6900 4
N 9500 6900 9500 7500 4
C 11100 7000 1 0 0 linkc.sym
{
T 11400 7400 5 10 0 0 0 0 1
device=RESISTOR
T 11450 7150 5 10 1 1 0 0 1
refdes=R4
T 11500 7100 5 10 0 1 0 0 1
footprint=jumper2
T 11500 7100 5 10 0 1 0 0 1
value=0.1
}
C 11100 7600 1 0 0 linkc.sym
{
T 11400 8000 5 10 0 0 0 0 1
device=RESISTOR
T 11450 7750 5 10 1 1 0 0 1
refdes=R3
T 11500 7700 5 10 0 1 0 0 1
footprint=jumper2
T 11500 7700 5 10 0 1 0 0 1
value=0.1
}
C 11100 6800 1 0 0 linko.sym
{
T 11400 7200 5 10 0 0 0 0 1
device=RESISTOR
T 11450 6950 5 10 1 1 0 0 1
refdes=R5
T 11500 6900 5 10 0 1 0 0 1
footprint=jumper2
T 11500 6900 5 10 0 1 0 0 1
value=1e9
}
C 11100 8500 1 0 0 linko.sym
{
T 11400 8900 5 10 0 0 0 0 1
device=RESISTOR
T 11450 8650 5 10 1 1 0 0 1
refdes=R2
T 11500 8600 5 10 0 1 0 0 1
footprint=jumper2
T 11500 8600 5 10 0 1 0 0 1
value=1e9
}
C 11100 9700 1 0 0 linko.sym
{
T 11400 10100 5 10 0 0 0 0 1
device=RESISTOR
T 11450 9850 5 10 1 1 0 0 1
refdes=R1
T 11500 9800 5 10 0 1 0 0 1
footprint=jumper2
T 11500 9800 5 10 0 1 0 0 1
value=1e9
}
C 6800 6300 1 0 0 gnd-1.sym
C 8500 6300 1 0 0 gnd-1.sym
C 10200 6300 1 0 0 gnd-1.sym
C 10600 8000 1 0 0 gnd-1.sym
C 10600 9200 1 0 0 gnd-1.sym
C 6700 8000 1 0 0 vdd-1.sym
C 8400 8000 1 0 0 vdd-1.sym
C 10100 8000 1 0 0 vdd-1.sym
C 10500 10100 1 0 0 vdd-1.sym
C 10500 8900 1 0 0 vdd-1.sym
N 11700 6900 12200 6900 4
N 11800 6900 11800 8600 4
N 11800 7700 11700 7700 4
N 11100 9800 11100 9600 4
N 11100 9600 10300 8800 4
N 10300 9600 11100 8800 4
N 11100 8800 11100 8600 4
N 10300 8600 10300 8800 4
N 10300 9600 10300 9800 4
N 11800 8600 11700 8600 4
N 11700 7100 11900 7100 4
N 11900 7100 11900 9800 4
N 11900 9800 11700 9800 4
N 12200 9000 11900 9000 4
C 9700 9700 1 0 0 in-1.sym
{
T 9700 10000 5 10 0 0 0 0 1
device=INPUT
T 9700 9800 5 10 1 1 0 7 1
refdes=C1#
T 9700 10200 5 10 0 0 0 0 1
footprint=anchor
}
C 9700 8500 1 0 0 in-1.sym
{
T 9700 8800 5 10 0 0 0 0 1
device=INPUT
T 9700 8600 5 10 1 1 0 7 1
refdes=C0#
T 9700 9000 5 10 0 0 0 0 1
footprint=anchor
}
C 6000 8100 1 270 0 in-1.sym
{
T 6300 8100 5 10 0 0 270 0 1
device=INPUT
T 6100 8100 5 10 1 1 0 3 1
refdes=Osc
T 6500 8100 5 10 0 0 270 0 1
footprint=anchor
}
C 9700 7900 1 0 0 in-1.sym
{
T 9700 8200 5 10 0 0 0 0 1
device=INPUT
T 9700 8000 5 10 1 1 0 7 1
refdes=Vdd
T 9700 8400 5 10 0 0 0 0 1
footprint=anchor
}
C 9700 6500 1 0 0 in-1.sym
{
T 9700 6800 5 10 0 0 0 0 1
device=INPUT
T 9700 6600 5 10 1 1 0 7 1
refdes=GND
T 9700 7000 5 10 0 0 0 0 1
footprint=anchor
}
C 12200 8900 1 0 0 out-1.sym
{
T 12200 9200 5 10 0 0 0 0 1
device=OUTPUT
T 12800 9000 5 10 1 1 0 1 1
refdes=C0
T 12200 9400 5 10 0 0 0 0 1
footprint=anchor
}
C 12200 6800 1 0 0 out-1.sym
{
T 12200 7100 5 10 0 0 0 0 1
device=OUTPUT
T 12800 6900 5 10 1 1 0 1 1
refdes=C1
T 12200 7300 5 10 0 0 0 0 1
footprint=anchor
}
