-- Test Bench VHDL for IBM SMS ALD page 13.72.01.1
-- Title: E CH FILE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/14/2020 8:19:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_72_01_1_E_CH_FILE_CONTROLS_tb is
end ALD_13_72_01_1_E_CH_FILE_CONTROLS_tb;

architecture behavioral of ALD_13_72_01_1_E_CH_FILE_CONTROLS_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_13_72_01_1_E_CH_FILE_CONTROLS
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		MS_1ST_DATA_STROBE_LATCH:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		MS_E_CH_UNIT_NUMBER_9:	 in STD_LOGIC;
		PS_BLOCK_E_CH_FILE_START_GT:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		PS_E_CH_NO_STATUS_ON:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_ANY_LAST_GATE:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		MS_E_CH_RESET_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_OR_V:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_E_CH_UNIT_NUMBER_4:	 in STD_LOGIC;
		MS_E1_REG_FULL:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S:	 in STD_LOGIC;
		PS_E_CH_INT_END_OF_TRF_DELAYED:	 in STD_LOGIC;
		PS_GATE_ON_E_CH_END_ADDR_TRF:	 in STD_LOGIC;
		PS_E_CH_END_ADDR_TRF_STAR_1301_STAR:	 in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF:	 out STD_LOGIC;
		MS_E_CH_2ND_ADDR_TRF:	 out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_CLAMPED:	 out STD_LOGIC;
		MC_1405_START_GATE_STAR_E_CH:	 out STD_LOGIC;
		MC_1301_START_GATE_STAR_E_CH:	 out STD_LOGIC;
		PS_1ST_CLOCK_PULSE_CLAMPED:	 out STD_LOGIC;
		MS_E_CH_1ST_CHAR_2ND_ADDR:	 out STD_LOGIC;
		MS_E_CH_END_OF_2ND_ADDR_TRF:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_MASTER_ERROR: STD_LOGIC := '1';
	signal MS_1ST_DATA_STROBE_LATCH: STD_LOGIC := '1';
	signal PS_E_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal MS_E_CH_UNIT_NUMBER_9: STD_LOGIC := '1';
	signal PS_BLOCK_E_CH_FILE_START_GT: STD_LOGIC := '0';
	signal PS_E_CH_IN_PROCESS: STD_LOGIC := '0';
	signal PS_1ST_CLOCK_PULSE_1: STD_LOGIC := '0';
	signal PS_E_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC := '0';
	signal PS_E_CH_NO_STATUS_ON: STD_LOGIC := '0';
	signal PS_E_CH_SELECT_UNIT_F: STD_LOGIC := '0';
	signal PS_ANY_LAST_GATE: STD_LOGIC := '0';
	signal PS_E_CYCLE: STD_LOGIC := '0';
	signal MS_E_CH_RESET_1: STD_LOGIC := '1';
	signal PS_LOGIC_GATE_E_OR_V: STD_LOGIC := '0';
	signal PS_2ND_CLOCK_PULSE_2: STD_LOGIC := '0';
	signal MS_E_CH_UNIT_NUMBER_4: STD_LOGIC := '1';
	signal MS_E1_REG_FULL: STD_LOGIC := '1';
	signal MS_E2_REG_FULL: STD_LOGIC := '1';
	signal MS_LOGIC_GATE_B_OR_S: STD_LOGIC := '1';
	signal PS_E_CH_INT_END_OF_TRF_DELAYED: STD_LOGIC := '0';
	signal PS_GATE_ON_E_CH_END_ADDR_TRF: STD_LOGIC := '0';
	signal PS_E_CH_END_ADDR_TRF_STAR_1301_STAR: STD_LOGIC := '0';

	-- Outputs

	signal PS_E_CH_2ND_ADDR_TRF: STD_LOGIC;
	signal MS_E_CH_2ND_ADDR_TRF: STD_LOGIC;
	signal PS_2ND_CLOCK_PULSE_CLAMPED: STD_LOGIC;
	signal MC_1405_START_GATE_STAR_E_CH: STD_LOGIC;
	signal MC_1301_START_GATE_STAR_E_CH: STD_LOGIC;
	signal PS_1ST_CLOCK_PULSE_CLAMPED: STD_LOGIC;
	signal MS_E_CH_1ST_CHAR_2ND_ADDR: STD_LOGIC;
	signal MS_E_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_13_72_01_1_E_CH_FILE_CONTROLS port map(
		FPGA_CLK => FPGA_CLK,
		MS_MASTER_ERROR => MS_MASTER_ERROR,
		MS_1ST_DATA_STROBE_LATCH => MS_1ST_DATA_STROBE_LATCH,
		PS_E_CH_OUTPUT_MODE => PS_E_CH_OUTPUT_MODE,
		MS_E_CH_UNIT_NUMBER_9 => MS_E_CH_UNIT_NUMBER_9,
		PS_BLOCK_E_CH_FILE_START_GT => PS_BLOCK_E_CH_FILE_START_GT,
		PS_E_CH_IN_PROCESS => PS_E_CH_IN_PROCESS,
		PS_1ST_CLOCK_PULSE_1 => PS_1ST_CLOCK_PULSE_1,
		PS_E_CH_STATUS_SAMPLE_A_DELAY => PS_E_CH_STATUS_SAMPLE_A_DELAY,
		PS_E_CH_NO_STATUS_ON => PS_E_CH_NO_STATUS_ON,
		PS_E_CH_SELECT_UNIT_F => PS_E_CH_SELECT_UNIT_F,
		PS_ANY_LAST_GATE => PS_ANY_LAST_GATE,
		PS_E_CYCLE => PS_E_CYCLE,
		MS_E_CH_RESET_1 => MS_E_CH_RESET_1,
		PS_LOGIC_GATE_E_OR_V => PS_LOGIC_GATE_E_OR_V,
		PS_2ND_CLOCK_PULSE_2 => PS_2ND_CLOCK_PULSE_2,
		MS_E_CH_UNIT_NUMBER_4 => MS_E_CH_UNIT_NUMBER_4,
		MS_E1_REG_FULL => MS_E1_REG_FULL,
		MS_E2_REG_FULL => MS_E2_REG_FULL,
		MS_LOGIC_GATE_B_OR_S => MS_LOGIC_GATE_B_OR_S,
		PS_E_CH_INT_END_OF_TRF_DELAYED => PS_E_CH_INT_END_OF_TRF_DELAYED,
		PS_GATE_ON_E_CH_END_ADDR_TRF => PS_GATE_ON_E_CH_END_ADDR_TRF,
		PS_E_CH_END_ADDR_TRF_STAR_1301_STAR => PS_E_CH_END_ADDR_TRF_STAR_1301_STAR,
		PS_E_CH_2ND_ADDR_TRF => PS_E_CH_2ND_ADDR_TRF,
		MS_E_CH_2ND_ADDR_TRF => MS_E_CH_2ND_ADDR_TRF,
		PS_2ND_CLOCK_PULSE_CLAMPED => PS_2ND_CLOCK_PULSE_CLAMPED,
		MC_1405_START_GATE_STAR_E_CH => MC_1405_START_GATE_STAR_E_CH,
		MC_1301_START_GATE_STAR_E_CH => MC_1301_START_GATE_STAR_E_CH,
		PS_1ST_CLOCK_PULSE_CLAMPED => PS_1ST_CLOCK_PULSE_CLAMPED,
		MS_E_CH_1ST_CHAR_2ND_ADDR => MS_E_CH_1ST_CHAR_2ND_ADDR,
		MS_E_CH_END_OF_2ND_ADDR_TRF => MS_E_CH_END_OF_2ND_ADDR_TRF);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code
   
   testName := "13.72.01.1        ";
   
   wait for 30 ns;
   PS_E_CH_SELECT_UNIT_F <= '0';
   MS_E_CH_RESET_1 <= '0';
   wait for 30 ns;
   MS_E_CH_RESET_1 <= '1';
   wait for 30 ns;
   
   check1(MC_1405_START_GATE_STAR_E_CH,'1',testName,"1A");
   check1(MC_1301_START_GATE_STAR_E_CH,'1',testName,"1B");

   MS_MASTER_ERROR <= '1';
   MS_1ST_DATA_STROBE_LATCH <= '1';
   wait for 30 ns;
   PS_BLOCK_E_CH_FILE_START_GT <= '0';
   wait for 30 ns;
   MS_E2_REG_FULL <= '1';
   MS_E_CH_UNIT_NUMBER_9 <= '1';
   wait for 30 ns;
   MS_E_CH_UNIT_NUMBER_4 <= '1';
   wait for 30 ns;
   PS_E_CH_OUTPUT_MODE <= '1';
   wait for 30 ns;   
   PS_E_CH_IN_PROCESS <= '1'; 
   wait for 30 ns;
   PS_E_CH_SELECT_UNIT_F <= '1';
   wait for 30 ns;   
   check1(MC_1405_START_GATE_STAR_E_CH,'1',testName,"1C");
   MS_E_CH_UNIT_NUMBER_9 <= '0';
   wait for 30 ns;
   MS_E_CH_UNIT_NUMBER_9 <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'0',testName,"1D");
   PS_E_CH_SELECT_UNIT_F <= '0';
   wait for 30 ns;
   PS_E_CH_SELECT_UNIT_F <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'1',testName,"1E");
   MS_E_CH_UNIT_NUMBER_4 <= '0';
   wait for 30 ns;
   MS_E_CH_UNIT_NUMBER_4 <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'0',testName,"1F");
   MS_MASTER_ERROR <= '0';
   wait for 30 ns;
   MS_MASTER_ERROR <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'1',testName,"1G");
   PS_E_CH_OUTPUT_MODE <= '0';
   wait for 30 ns;
   PS_E_CH_OUTPUT_MODE <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'0',testName,"1H");
   PS_E_CH_IN_PROCESS <= '0';
   wait for 30 ns;
   PS_E_CH_IN_PROCESS <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'1',testName,"1I");
   MS_E2_REG_FULL <= '0';
   wait for 30 ns;
   MS_E2_REG_FULL <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'0',testName,"1J");
   MS_1ST_DATA_STROBE_LATCH <= '0';
   wait for 30 ns;
   MS_1ST_DATA_STROBE_LATCH <= '1';
   wait for 30 ns;
   check1(MC_1405_START_GATE_STAR_E_CH,'1',testName,"1K");
   PS_E_CH_SELECT_UNIT_F <= '0';
   PS_E_CH_IN_PROCESS <= '0';
   PS_E_CH_OUTPUT_MODE <= '0';
   
   check1(PS_1ST_CLOCK_PULSE_CLAMPED,'1',testName,"2A");
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   check1(PS_1ST_CLOCK_PULSE_CLAMPED,'0',testName,"2B");
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   
   check1(PS_2ND_CLOCK_PULSE_CLAMPED,'1',testName,"3A");
   PS_1ST_CLOCK_PULSE_1 <= '1';
   wait for 30 ns;
   check1(PS_2ND_CLOCK_PULSE_CLAMPED,'0',testName,"3B");
   PS_1ST_CLOCK_PULSE_1 <= '0';
   wait for 30 ns;
   
   -- Test E Ch 2nd Addr TRF
      
   PS_E_CH_STATUS_SAMPLE_A_DELAY <= '0';
   PS_E_CH_NO_STATUS_ON <= '1';
   PS_E_CH_SELECT_UNIT_F <= '1';
   MS_E_CH_UNIT_NUMBER_4 <= '1';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'0',testname,"4A");
   check1(MS_E_CH_2ND_ADDR_TRF,'1',testname,"4B");
   PS_E_CH_STATUS_SAMPLE_A_DELAY <= '1';
   PS_E_CH_NO_STATUS_ON <= '0';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'0',testname,"4C");
   PS_E_CH_NO_STATUS_ON <= '1';
   PS_E_CH_SELECT_UNIT_F <= '0';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'0',testname,"4D");
   PS_E_CH_SELECT_UNIT_F <= '1';
   MS_E_CH_UNIT_NUMBER_4 <= '0';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'0',testname,"4E");
   MS_E_CH_UNIT_NUMBER_4 <= '1';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'1',testname,"4F");
   check1(MS_E_CH_2ND_ADDR_TRF,'0',testname,"4G");
   PS_E_CH_STATUS_SAMPLE_A_DELAY <= '0';
   wait for 30 ns;   
   check1(PS_E_CH_2ND_ADDR_TRF,'1',testname,"4H");
   check1(MS_E_CH_2ND_ADDR_TRF,'0',testname,"4I");
   
   -- Test E Ch 1st Char 2nd Addr
 
   PS_LOGIC_GATE_E_OR_V <= '0';
   PS_E_CYCLE <= '1';
   wait for 30 ns;
   check1(MS_E_CH_1ST_CHAR_2ND_ADDR,'1',testName,"5A");
   PS_LOGIC_GATE_E_OR_V <= '1';
   PS_E_CYCLE <= '0';
   wait for 30 ns;
   check1(MS_E_CH_1ST_CHAR_2ND_ADDR,'1',testName,"5B");
   PS_E_CYCLE <= '1';
   wait for 30 ns;
   check1(MS_E_CH_1ST_CHAR_2ND_ADDR,'0',testName,"5C");  
   PS_LOGIC_GATE_E_OR_V <= '0'; 
   
   -- Reset the latch output 3D pin P
   
   PS_ANY_LAST_GATE <= '1';
   wait for 30 ns;       
   PS_ANY_LAST_GATE <= '0';
   wait for 30 ns;       
   check1(MS_E_CH_1ST_CHAR_2ND_ADDR,'0',testName,"5D");   
   
   -- Now reset 1st Char 2nd Addr Latch
   
   MS_LOGIC_GATE_B_OR_S <= '0';
   wait for 30 ns;
   MS_LOGIC_GATE_B_OR_S <= '1';
   wait for 30 ns;
   check1(MS_E_CH_1ST_CHAR_2ND_ADDR,'1',testName,"5E");   
   
   PS_E_CH_INT_END_OF_TRF_DELAYED <= '1';
         
   PS_GATE_ON_E_CH_END_ADDR_TRF <= '1';
   wait for 30 ns;      
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   check1(MS_E_CH_END_OF_2ND_ADDR_TRF,'1',testName,"6A");

   -- Test 1301 end of 2nd addr transfer
   
   PS_E_CH_END_ADDR_TRF_STAR_1301_STAR <= '1';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   PS_E_CH_END_ADDR_TRF_STAR_1301_STAR <= '0';
   wait for 30 ns;
   PS_GATE_ON_E_CH_END_ADDR_TRF <= '0';
   wait for 30 ns;
   check1(MS_E_CH_END_OF_2ND_ADDR_TRF,'0',testName,"6B");  
   check1(PS_E_CH_2ND_ADDR_TRF,'0',testname,"6C");
    
   -- Reset
   
   MS_E_CH_RESET_1 <= '0';
   wait for 30 ns;
   MS_E_CH_RESET_1 <= '1';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;

   -- Test the various other ways to end 2nd addr trf
   
   PS_E_CH_STATUS_SAMPLE_A_DELAY <= '1';
   PS_E_CH_NO_STATUS_ON <= '1';
   PS_E_CH_SELECT_UNIT_F <= '1';
   MS_E_CH_UNIT_NUMBER_4 <= '1';
   wait for 90 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'1',testname,"7A");
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'1',testname,"7B");

   PS_GATE_ON_E_CH_END_ADDR_TRF <= '1';
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   

   PS_E_CH_INT_END_OF_TRF_DELAYED <= '0'; -- This ends 2nd Addr Trf too
   PS_2ND_CLOCK_PULSE_2 <= '0';
   wait for 30 ns;
   PS_2ND_CLOCK_PULSE_2 <= '1';
   wait for 30 ns;
   PS_E_CH_INT_END_OF_TRF_DELAYED <= '0';
   wait for 30 ns;
   check1(PS_E_CH_2ND_ADDR_TRF,'1',testname,"7C");
         

            

   
   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS

end;
