INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/imports/ALU实验/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/ALU_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/CPU_ctr_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ctr_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Extend_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Mul_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Multiplexer_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/PC_beq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_beq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/imports/ALU实验/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/Reg_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sources_1/new/jump_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpulab/finish3/finish3.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
