// Seed: 1653674826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_6;
  uwire id_7;
  assign id_7[1] = id_2[1];
  logic id_8;
  always @(negedge id_2) begin
    if (id_6) id_1 <= 1;
  end
endmodule
