--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml WASHER.twx WASHER.ncd -o WASHER.twr WASHER.pcf -ucf
WASHER.ucf

Design file:              WASHER.ncd
Physical constraint file: WASHER.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SET_M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
POWER       |    2.245(R)|   -0.395(R)|SET_M_IBUF        |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED_1       |   12.855(R)|CLK_BUFGP         |   0.000|
LED_2       |   11.406(R)|CLK_BUFGP         |   0.000|
LED_3       |   11.238(R)|CLK_BUFGP         |   0.000|
LED_A       |   11.614(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock SET_M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED_1       |   10.212(R)|SET_M_IBUF        |   0.000|
LED_2       |    9.935(R)|SET_M_IBUF        |   0.000|
LED_3       |   10.222(R)|SET_M_IBUF        |   0.000|
------------+------------+------------------+--------+

Clock STOP to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED_1       |   12.277(R)|STOP_IBUF         |   0.000|
LED_2       |   10.967(R)|STOP_IBUF         |   0.000|
LED_3       |   11.333(R)|STOP_IBUF         |   0.000|
LED_ST      |    6.034(R)|STOP_IBUF         |   0.000|
LED_in      |    9.298(R)|STOP_IBUF         |   0.000|
LED_out     |    9.037(R)|STOP_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.021|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SET_M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SET_M          |    2.328|         |         |         |
STOP           |    3.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SET_W
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SET_W          |    2.215|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock STOP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
STOP           |    1.894|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
POWER          |LED_1          |    8.766|
POWER          |LED_2          |    9.359|
POWER          |LED_3          |    9.500|
POWER          |LED_A          |    8.695|
POWER          |LED_P          |    7.423|
POWER          |LED_in         |    7.923|
POWER          |LED_out        |    7.769|
SET_M          |LED_A          |    8.254|
SET_W          |LED_A          |    8.942|
STOP           |LED_A          |    8.906|
---------------+---------------+---------+


Analysis completed Wed Sep 02 15:30:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



