<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="db/d4b/ip__cmult__infer_8vhd" kind="file" language="VHDL">
    <compoundname>ip_cmult_infer.vhd</compoundname>
    <innerclass refid="d9/d82/classip__cmult__infer" prot="public">ip_cmult_infer</innerclass>
    <innerclass refid="d1/db4/classip__cmult__infer_1_1rtl" prot="private">ip_cmult_infer::rtl</innerclass>
    <briefdescription>
<para>Inference Complex Multiplier. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="5" refid="d9/d82/classip__cmult__infer_1a0a6af6eef40212dbaf130d57ce711256" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="6" refid="d9/d82/classip__cmult__infer_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">ieee.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="7" refid="d9/d82/classip__cmult__infer_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">ieee.numeric_std.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="8"><highlight class="comment">----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/><sp/>DSP48<sp/>CMULT<sp/>inference<sp/>module<sp/>for<sp/>Xilinx<sp/>chips</highlight></codeline>
<codeline lineno="10"><highlight class="comment">----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="15"></codeline>
<codeline lineno="42"></codeline>
<codeline lineno="43" refid="d9/d82/classip__cmult__infer" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="d9/d82/classip__cmult__infer" kindref="compound">ip_cmult_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="44" refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">18</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">18</highlight></codeline>
<codeline lineno="46" refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47" refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48" refid="d9/d82/classip__cmult__infer_1ac5cc44b92063f026edcbd2d6d6b54234" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1ac5cc44b92063f026edcbd2d6d6b54234" kindref="member">ar</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a0fa28043b00e65dc13c399ecb97f2d35" kindref="member">ai</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49" refid="d9/d82/classip__cmult__infer_1a399cedb48a588a5227cc13c28a63337a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a399cedb48a588a5227cc13c28a63337a" kindref="member">br</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a15f6d70968625aeb7c9511d5682e92b9" kindref="member">bi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50" refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51" refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" kindref="member">clken</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1aeef512c8f0138574ae7b0df85c37b469" kindref="member">pr</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1af21255e38bab3578e429d14cdd9f306d" kindref="member">pi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="53" refid="d9/d82/classip__cmult__infer_1aeef512c8f0138574ae7b0df85c37b469" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;<sp/></highlight></codeline>
<codeline lineno="54"></codeline>
<codeline lineno="55"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/><ref refid="d9/d82/classip__cmult__infer" kindref="compound">ip_cmult_infer</ref>;</highlight></codeline>
<codeline lineno="56" refid="d1/db4/classip__cmult__infer_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d1/db4/classip__cmult__infer_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="d9/d82/classip__cmult__infer" kindref="compound">ip_cmult_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="57" refid="d1/db4/classip__cmult__infer_1_1rtl_1a49ce5f6a2543950f45580b50fbbb12d6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afd96a52bac2efc831c1d2f3b5fc0f413" kindref="member">ai_d</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7d87565520dba2bc14a3842bfe5cede0" kindref="member">ai_dd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0f2271ed5193d2af78527aec31838527" kindref="member">ai_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a49ce5f6a2543950f45580b50fbbb12d6" kindref="member">ai_dddd</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58" refid="d1/db4/classip__cmult__infer_1_1rtl_1a8cc22cdb256d26612f5eb6e99dd36ca8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ad709723a2bbd8293325ec034516044b6" kindref="member">ar_d</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a60b98d7c9bee749cb05558528c102065" kindref="member">ar_dd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a11dd0013dc423f31bf04385685bd23e2" kindref="member">ar_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a8cc22cdb256d26612f5eb6e99dd36ca8" kindref="member">ar_dddd</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59" refid="d1/db4/classip__cmult__infer_1_1rtl_1aca992ccbe52bedcbc1455db2a33e3987" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a47a06a06cacf4ebfef225f28aa645176" kindref="member">bi_d</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a347b91873247f3a41ef3d866f6397762" kindref="member">bi_dd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab81b4e079e498e593ad77bcc19d329c5" kindref="member">bi_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0e344021c9c1bb5b6113d3e3c21b3c93" kindref="member">br_d</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aaba88477ddb7d1d607a83c4c86801cbe" kindref="member">br_dd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aca992ccbe52bedcbc1455db2a33e3987" kindref="member">br_ddd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60" refid="d1/db4/classip__cmult__infer_1_1rtl_1a6ef59a5f121ccb2dc2c9b79ceb606fc7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a6ef59a5f121ccb2dc2c9b79ceb606fc7" kindref="member">addcommon</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61" refid="d1/db4/classip__cmult__infer_1_1rtl_1ab9f13f2a9900f840163a50864d343827" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab9f13f2a9900f840163a50864d343827" kindref="member">addr</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1af279e84f8ba5c5446dbc40b7f798e3f2" kindref="member">addi</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62" refid="d1/db4/classip__cmult__infer_1_1rtl_1ac0a88be90a79c303abf94455b9526104" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a22455a3572569c06d7c7a6822b351e42" kindref="member">mult0</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a5ff0e14a087a72f4719f571875362fe0" kindref="member">multr</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa572745d246a880261218a9e696d177" kindref="member">multi</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ac0a88be90a79c303abf94455b9526104" kindref="member">pr_int</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a19a460215bafa0fba071a2d1bf39370b" kindref="member">pi_int</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63" refid="d1/db4/classip__cmult__infer_1_1rtl_1a7f06a22e1367be4d6df3c81e17bcccdc" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a20a0f3145758916e58523a4b17c71d1b" kindref="member">common</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa608ece9e7c2649fe7ff1e6a51285f1" kindref="member">commonr1</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7f06a22e1367be4d6df3c81e17bcccdc" kindref="member">commonr2</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64"></codeline>
<codeline lineno="65"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="66" refid="d1/db4/classip__cmult__infer_1_1rtl_1a7fff6d728c52bd4a08f47ca610229209" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="67"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">report</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;reached<sp/>clock<sp/>tick<sp/>on<sp/>infer<sp/>cmult<sp/>for<sp/>0&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ad709723a2bbd8293325ec034516044b6" kindref="member">ar_d</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1ac5cc44b92063f026edcbd2d6d6b54234" kindref="member">ar</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a60b98d7c9bee749cb05558528c102065" kindref="member">ar_dd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ad709723a2bbd8293325ec034516044b6" kindref="member">ar_d</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afd96a52bac2efc831c1d2f3b5fc0f413" kindref="member">ai_d</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a0fa28043b00e65dc13c399ecb97f2d35" kindref="member">ai</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7d87565520dba2bc14a3842bfe5cede0" kindref="member">ai_dd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afd96a52bac2efc831c1d2f3b5fc0f413" kindref="member">ai_d</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0e344021c9c1bb5b6113d3e3c21b3c93" kindref="member">br_d</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a399cedb48a588a5227cc13c28a63337a" kindref="member">br</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aaba88477ddb7d1d607a83c4c86801cbe" kindref="member">br_dd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0e344021c9c1bb5b6113d3e3c21b3c93" kindref="member">br_d</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aca992ccbe52bedcbc1455db2a33e3987" kindref="member">br_ddd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aaba88477ddb7d1d607a83c4c86801cbe" kindref="member">br_dd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a47a06a06cacf4ebfef225f28aa645176" kindref="member">bi_d</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a15f6d70968625aeb7c9511d5682e92b9" kindref="member">bi</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a347b91873247f3a41ef3d866f6397762" kindref="member">bi_dd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a47a06a06cacf4ebfef225f28aa645176" kindref="member">bi_d</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab81b4e079e498e593ad77bcc19d329c5" kindref="member">bi_ddd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a347b91873247f3a41ef3d866f6397762" kindref="member">bi_dd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Common<sp/>factor<sp/>(ar<sp/>-<sp/>ai)<sp/>x<sp/>bi,<sp/>shared<sp/>for<sp/>the<sp/>calculations</highlight></codeline>
<codeline lineno="83"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>of<sp/>the<sp/>real<sp/>and<sp/>imaginary<sp/>final<sp/>products.</highlight></codeline>
<codeline lineno="84"><highlight class="comment"><sp/><sp/><sp/><sp/>--</highlight></codeline>
<codeline lineno="85" refid="d1/db4/classip__cmult__infer_1_1rtl_1a67cbd29443fafed2b0446c1321a8e91c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="86"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">report</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;reached<sp/>clock<sp/>tick<sp/>on<sp/>infer<sp/>cmult<sp/>for<sp/>1&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a6ef59a5f121ccb2dc2c9b79ceb606fc7" kindref="member">addcommon</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">resize</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ad709723a2bbd8293325ec034516044b6" kindref="member">ar_d</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">resize</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afd96a52bac2efc831c1d2f3b5fc0f413" kindref="member">ai_d</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a22455a3572569c06d7c7a6822b351e42" kindref="member">mult0</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a6ef59a5f121ccb2dc2c9b79ceb606fc7" kindref="member">addcommon</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a347b91873247f3a41ef3d866f6397762" kindref="member">bi_dd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a20a0f3145758916e58523a4b17c71d1b" kindref="member">common</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a22455a3572569c06d7c7a6822b351e42" kindref="member">mult0</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a6ef59a5f121ccb2dc2c9b79ceb606fc7" kindref="member">addcommon</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a22455a3572569c06d7c7a6822b351e42" kindref="member">mult0</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a20a0f3145758916e58523a4b17c71d1b" kindref="member">common</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Real<sp/>product</highlight></codeline>
<codeline lineno="101"><highlight class="comment"><sp/><sp/><sp/><sp/>--</highlight></codeline>
<codeline lineno="102" refid="d1/db4/classip__cmult__infer_1_1rtl_1a05737ac79f6a8260c73c7b9c2d3e103c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="103"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">report</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;reached<sp/>clock<sp/>tick<sp/>on<sp/>infer<sp/>cmult<sp/>for<sp/>2&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a11dd0013dc423f31bf04385685bd23e2" kindref="member">ar_ddd</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a60b98d7c9bee749cb05558528c102065" kindref="member">ar_dd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a8cc22cdb256d26612f5eb6e99dd36ca8" kindref="member">ar_dddd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a11dd0013dc423f31bf04385685bd23e2" kindref="member">ar_ddd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab9f13f2a9900f840163a50864d343827" kindref="member">addr</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">resize</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aca992ccbe52bedcbc1455db2a33e3987" kindref="member">br_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">resize</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab81b4e079e498e593ad77bcc19d329c5" kindref="member">bi_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a5ff0e14a087a72f4719f571875362fe0" kindref="member">multr</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab9f13f2a9900f840163a50864d343827" kindref="member">addr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a8cc22cdb256d26612f5eb6e99dd36ca8" kindref="member">ar_dddd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa608ece9e7c2649fe7ff1e6a51285f1" kindref="member">commonr1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a20a0f3145758916e58523a4b17c71d1b" kindref="member">common</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ac0a88be90a79c303abf94455b9526104" kindref="member">pr_int</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a5ff0e14a087a72f4719f571875362fe0" kindref="member">multr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa608ece9e7c2649fe7ff1e6a51285f1" kindref="member">commonr1</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a11dd0013dc423f31bf04385685bd23e2" kindref="member">ar_ddd</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a8cc22cdb256d26612f5eb6e99dd36ca8" kindref="member">ar_dddd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab9f13f2a9900f840163a50864d343827" kindref="member">addr</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a5ff0e14a087a72f4719f571875362fe0" kindref="member">multr</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa608ece9e7c2649fe7ff1e6a51285f1" kindref="member">commonr1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ac0a88be90a79c303abf94455b9526104" kindref="member">pr_int</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="123"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Imaginary<sp/>product</highlight></codeline>
<codeline lineno="124"><highlight class="comment"><sp/><sp/><sp/><sp/>--</highlight></codeline>
<codeline lineno="125" refid="d1/db4/classip__cmult__infer_1_1rtl_1a00d9e7e8c17b5cd71bc4c4b432911468" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="126"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">report</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;reached<sp/>clock<sp/>tick<sp/>on<sp/>infer<sp/>cmult<sp/>for<sp/>3&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">report</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;reached<sp/>clock<sp/>enable<sp/>on<sp/>ip_cmult_infer&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0f2271ed5193d2af78527aec31838527" kindref="member">ai_ddd</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7d87565520dba2bc14a3842bfe5cede0" kindref="member">ai_dd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a49ce5f6a2543950f45580b50fbbb12d6" kindref="member">ai_dddd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0f2271ed5193d2af78527aec31838527" kindref="member">ai_ddd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1af279e84f8ba5c5446dbc40b7f798e3f2" kindref="member">addi</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">resize</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1aca992ccbe52bedcbc1455db2a33e3987" kindref="member">br_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">resize</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ab81b4e079e498e593ad77bcc19d329c5" kindref="member">bi_ddd</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa572745d246a880261218a9e696d177" kindref="member">multi</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1af279e84f8ba5c5446dbc40b7f798e3f2" kindref="member">addi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a49ce5f6a2543950f45580b50fbbb12d6" kindref="member">ai_dddd</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7f06a22e1367be4d6df3c81e17bcccdc" kindref="member">commonr2</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a20a0f3145758916e58523a4b17c71d1b" kindref="member">common</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a19a460215bafa0fba071a2d1bf39370b" kindref="member">pi_int</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa572745d246a880261218a9e696d177" kindref="member">multi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7f06a22e1367be4d6df3c81e17bcccdc" kindref="member">commonr2</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">report</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;reached<sp/>reset<sp/>on<sp/>ip_cmult_infer&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a0f2271ed5193d2af78527aec31838527" kindref="member">ai_ddd</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a49ce5f6a2543950f45580b50fbbb12d6" kindref="member">ai_dddd</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1af279e84f8ba5c5446dbc40b7f798e3f2" kindref="member">addi</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1afa572745d246a880261218a9e696d177" kindref="member">multi</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a7f06a22e1367be4d6df3c81e17bcccdc" kindref="member">commonr2</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a19a460215bafa0fba071a2d1bf39370b" kindref="member">pi_int</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="146"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="149"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>VHDL<sp/>type<sp/>conversion<sp/>for<sp/>output</highlight></codeline>
<codeline lineno="150"><highlight class="comment"><sp/><sp/><sp/><sp/>--</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1aeef512c8f0138574ae7b0df85c37b469" kindref="member">pr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1ac0a88be90a79c303abf94455b9526104" kindref="member">pr_int</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d82/classip__cmult__infer_1af21255e38bab3578e429d14cdd9f306d" kindref="member">pi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/db4/classip__cmult__infer_1_1rtl_1a19a460215bafa0fba071a2d1bf39370b" kindref="member">pi_int</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="153"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_mult/ip_cmult_infer.vhd"/>
  </compounddef>
</doxygen>
