
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F11)
	S14= ICache.Hit=>FU.ICacheHit                               Premise(F12)
	S15= IMMU.Addr=>IAddrReg.In                                 Premise(F13)
	S16= PC.Out=>ICache.IEA                                     Premise(F14)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S17,S3)
	S20= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S10)
	S21= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S14)
	S22= ICache.Out=>ICacheReg.In                               Premise(F15)
	S23= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S19,S22)
	S24= PC.Out=>IMMU.IEA                                       Premise(F16)
	S25= IMMU.IEA=addr                                          Path(S5,S24)
	S26= CP0.ASID=>IMMU.PID                                     Premise(F17)
	S27= IMMU.PID=pid                                           Path(S4,S26)
	S28= IMMU.Addr={pid,addr}                                   IMMU-Search(S27,S25)
	S29= IAddrReg.In={pid,addr}                                 Path(S28,S15)
	S30= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S27,S25)
	S31= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S30,S11)
	S32= ICache.Out=>IR_ID.In                                   Premise(F18)
	S33= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S19,S32)
	S34= ICache.Out=>IR_IMMU.In                                 Premise(F19)
	S35= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S19,S34)
	S36= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F20)
	S37= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F21)
	S38= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F22)
	S39= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F23)
	S40= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F24)
	S41= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F25)
	S42= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F26)
	S43= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F27)
	S44= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F28)
	S45= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F29)
	S46= IR_EX.Out31_26=>CU_EX.Op                               Premise(F30)
	S47= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F31)
	S48= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F32)
	S49= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F33)
	S50= IR_ID.Out31_26=>CU_ID.Op                               Premise(F34)
	S51= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F35)
	S52= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F36)
	S53= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F37)
	S54= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F38)
	S55= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F39)
	S56= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F40)
	S57= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F41)
	S58= IR_WB.Out31_26=>CU_WB.Op                               Premise(F42)
	S59= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F43)
	S60= CtrlA_EX=0                                             Premise(F44)
	S61= CtrlB_EX=0                                             Premise(F45)
	S62= CtrlALUOut_MEM=0                                       Premise(F46)
	S63= CtrlALUOut_DMMU1=0                                     Premise(F47)
	S64= CtrlALUOut_DMMU2=0                                     Premise(F48)
	S65= CtrlALUOut_WB=0                                        Premise(F49)
	S66= CtrlA_MEM=0                                            Premise(F50)
	S67= CtrlA_WB=0                                             Premise(F51)
	S68= CtrlB_MEM=0                                            Premise(F52)
	S69= CtrlB_WB=0                                             Premise(F53)
	S70= CtrlICache=0                                           Premise(F54)
	S71= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S70)
	S72= CtrlIMMU=0                                             Premise(F55)
	S73= CtrlIR_DMMU1=0                                         Premise(F56)
	S74= CtrlIR_DMMU2=0                                         Premise(F57)
	S75= CtrlIR_EX=0                                            Premise(F58)
	S76= CtrlIR_ID=1                                            Premise(F59)
	S77= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S33,S76)
	S78= CtrlIR_IMMU=0                                          Premise(F60)
	S79= CtrlIR_MEM=0                                           Premise(F61)
	S80= CtrlIR_WB=0                                            Premise(F62)
	S81= CtrlGPR=0                                              Premise(F63)
	S82= CtrlIAddrReg=0                                         Premise(F64)
	S83= CtrlPC=0                                               Premise(F65)
	S84= CtrlPCInc=1                                            Premise(F66)
	S85= PC[Out]=addr+4                                         PC-Inc(S1,S83,S84)
	S86= PC[CIA]=addr                                           PC-Inc(S1,S83,S84)
	S87= CtrlIMem=0                                             Premise(F67)
	S88= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                     IMem-Hold(S2,S87)
	S89= CtrlICacheReg=0                                        Premise(F68)
	S90= CtrlASIDIn=0                                           Premise(F69)
	S91= CtrlCP0=0                                              Premise(F70)
	S92= CP0[ASID]=pid                                          CP0-Hold(S0,S91)
	S93= CtrlEPCIn=0                                            Premise(F71)
	S94= CtrlExCodeIn=0                                         Premise(F72)
	S95= CtrlIRMux=0                                            Premise(F73)
	S96= GPR[rS]=a                                              Premise(F74)
	S97= GPR[rT]=b                                              Premise(F75)

ID	S98= IR_ID.Out={0,rS,rT,rD,0,37}                            IR-Out(S77)
	S99= IR_ID.Out31_26=0                                       IR-Out(S77)
	S100= IR_ID.Out25_21=rS                                     IR-Out(S77)
	S101= IR_ID.Out20_16=rT                                     IR-Out(S77)
	S102= IR_ID.Out15_11=rD                                     IR-Out(S77)
	S103= IR_ID.Out10_6=0                                       IR-Out(S77)
	S104= IR_ID.Out5_0=37                                       IR-Out(S77)
	S105= PC.Out=addr+4                                         PC-Out(S85)
	S106= PC.CIA=addr                                           PC-Out(S86)
	S107= PC.CIA31_28=addr[31:28]                               PC-Out(S86)
	S108= CP0.ASID=pid                                          CP0-Read-ASID(S92)
	S109= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F146)
	S110= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F147)
	S111= FU.Bub_IF=>CU_IF.Bub                                  Premise(F148)
	S112= FU.Halt_IF=>CU_IF.Halt                                Premise(F149)
	S113= ICache.Hit=>CU_IF.ICacheHit                           Premise(F150)
	S114= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F151)
	S115= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F152)
	S116= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F153)
	S117= ICache.Hit=>FU.ICacheHit                              Premise(F154)
	S118= IMMU.Addr=>IAddrReg.In                                Premise(F155)
	S119= PC.Out=>ICache.IEA                                    Premise(F156)
	S120= ICache.IEA=addr+4                                     Path(S105,S119)
	S121= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S120)
	S122= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S121,S113)
	S123= FU.ICacheHit=ICacheHit(addr+4)                        Path(S121,S117)
	S124= ICache.Out=>ICacheReg.In                              Premise(F157)
	S125= PC.Out=>IMMU.IEA                                      Premise(F158)
	S126= IMMU.IEA=addr+4                                       Path(S105,S125)
	S127= CP0.ASID=>IMMU.PID                                    Premise(F159)
	S128= IMMU.PID=pid                                          Path(S108,S127)
	S129= IMMU.Addr={pid,addr+4}                                IMMU-Search(S128,S126)
	S130= IAddrReg.In={pid,addr+4}                              Path(S129,S118)
	S131= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S128,S126)
	S132= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S131,S114)
	S133= ICache.Out=>IR_ID.In                                  Premise(F160)
	S134= ICache.Out=>IR_IMMU.In                                Premise(F161)
	S135= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F162)
	S136= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F163)
	S137= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F164)
	S138= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F165)
	S139= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F166)
	S140= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F167)
	S141= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F168)
	S142= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F169)
	S143= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F170)
	S144= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F171)
	S145= IR_EX.Out31_26=>CU_EX.Op                              Premise(F172)
	S146= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F173)
	S147= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F174)
	S148= CU_ID.IRFunc1=rT                                      Path(S101,S147)
	S149= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F175)
	S150= CU_ID.IRFunc2=rS                                      Path(S100,S149)
	S151= IR_ID.Out31_26=>CU_ID.Op                              Premise(F176)
	S152= CU_ID.Op=0                                            Path(S99,S151)
	S153= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F177)
	S154= CU_ID.IRFunc=37                                       Path(S104,S153)
	S155= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F178)
	S156= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F179)
	S157= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F180)
	S158= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F181)
	S159= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F182)
	S160= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F183)
	S161= IR_WB.Out31_26=>CU_WB.Op                              Premise(F184)
	S162= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F185)
	S163= CtrlA_EX=1                                            Premise(F186)
	S164= CtrlB_EX=1                                            Premise(F187)
	S165= CtrlALUOut_MEM=0                                      Premise(F188)
	S166= CtrlALUOut_DMMU1=0                                    Premise(F189)
	S167= CtrlALUOut_DMMU2=0                                    Premise(F190)
	S168= CtrlALUOut_WB=0                                       Premise(F191)
	S169= CtrlA_MEM=0                                           Premise(F192)
	S170= CtrlA_WB=0                                            Premise(F193)
	S171= CtrlB_MEM=0                                           Premise(F194)
	S172= CtrlB_WB=0                                            Premise(F195)
	S173= CtrlICache=0                                          Premise(F196)
	S174= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S71,S173)
	S175= CtrlIMMU=0                                            Premise(F197)
	S176= CtrlIR_DMMU1=0                                        Premise(F198)
	S177= CtrlIR_DMMU2=0                                        Premise(F199)
	S178= CtrlIR_EX=1                                           Premise(F200)
	S179= CtrlIR_ID=0                                           Premise(F201)
	S180= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S77,S179)
	S181= CtrlIR_IMMU=0                                         Premise(F202)
	S182= CtrlIR_MEM=0                                          Premise(F203)
	S183= CtrlIR_WB=0                                           Premise(F204)
	S184= CtrlGPR=0                                             Premise(F205)
	S185= GPR[rS]=a                                             GPR-Hold(S96,S184)
	S186= GPR[rT]=b                                             GPR-Hold(S97,S184)
	S187= CtrlIAddrReg=0                                        Premise(F206)
	S188= CtrlPC=0                                              Premise(F207)
	S189= CtrlPCInc=0                                           Premise(F208)
	S190= PC[CIA]=addr                                          PC-Hold(S86,S189)
	S191= PC[Out]=addr+4                                        PC-Hold(S85,S188,S189)
	S192= CtrlIMem=0                                            Premise(F209)
	S193= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S88,S192)
	S194= CtrlICacheReg=0                                       Premise(F210)
	S195= CtrlASIDIn=0                                          Premise(F211)
	S196= CtrlCP0=0                                             Premise(F212)
	S197= CP0[ASID]=pid                                         CP0-Hold(S92,S196)
	S198= CtrlEPCIn=0                                           Premise(F213)
	S199= CtrlExCodeIn=0                                        Premise(F214)
	S200= CtrlIRMux=0                                           Premise(F215)

EX	S201= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S180)
	S202= IR_ID.Out31_26=0                                      IR-Out(S180)
	S203= IR_ID.Out25_21=rS                                     IR-Out(S180)
	S204= IR_ID.Out20_16=rT                                     IR-Out(S180)
	S205= IR_ID.Out15_11=rD                                     IR-Out(S180)
	S206= IR_ID.Out10_6=0                                       IR-Out(S180)
	S207= IR_ID.Out5_0=37                                       IR-Out(S180)
	S208= PC.CIA=addr                                           PC-Out(S190)
	S209= PC.CIA31_28=addr[31:28]                               PC-Out(S190)
	S210= PC.Out=addr+4                                         PC-Out(S191)
	S211= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S212= ALU.Func=6'b000001                                    Premise(F216)
	S213= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F217)
	S214= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F218)
	S215= FU.Bub_IF=>CU_IF.Bub                                  Premise(F219)
	S216= FU.Halt_IF=>CU_IF.Halt                                Premise(F220)
	S217= ICache.Hit=>CU_IF.ICacheHit                           Premise(F221)
	S218= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F222)
	S219= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F223)
	S220= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F224)
	S221= ICache.Hit=>FU.ICacheHit                              Premise(F225)
	S222= IMMU.Addr=>IAddrReg.In                                Premise(F226)
	S223= PC.Out=>ICache.IEA                                    Premise(F227)
	S224= ICache.IEA=addr+4                                     Path(S210,S223)
	S225= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S224)
	S226= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S225,S217)
	S227= FU.ICacheHit=ICacheHit(addr+4)                        Path(S225,S221)
	S228= ICache.Out=>ICacheReg.In                              Premise(F228)
	S229= PC.Out=>IMMU.IEA                                      Premise(F229)
	S230= IMMU.IEA=addr+4                                       Path(S210,S229)
	S231= CP0.ASID=>IMMU.PID                                    Premise(F230)
	S232= IMMU.PID=pid                                          Path(S211,S231)
	S233= IMMU.Addr={pid,addr+4}                                IMMU-Search(S232,S230)
	S234= IAddrReg.In={pid,addr+4}                              Path(S233,S222)
	S235= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S232,S230)
	S236= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S235,S218)
	S237= ICache.Out=>IR_ID.In                                  Premise(F231)
	S238= ICache.Out=>IR_IMMU.In                                Premise(F232)
	S239= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F233)
	S240= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F234)
	S241= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F235)
	S242= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F236)
	S243= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F237)
	S244= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F238)
	S245= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F239)
	S246= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F240)
	S247= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F241)
	S248= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F242)
	S249= IR_EX.Out31_26=>CU_EX.Op                              Premise(F243)
	S250= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F244)
	S251= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F245)
	S252= CU_ID.IRFunc1=rT                                      Path(S204,S251)
	S253= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F246)
	S254= CU_ID.IRFunc2=rS                                      Path(S203,S253)
	S255= IR_ID.Out31_26=>CU_ID.Op                              Premise(F247)
	S256= CU_ID.Op=0                                            Path(S202,S255)
	S257= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F248)
	S258= CU_ID.IRFunc=37                                       Path(S207,S257)
	S259= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F249)
	S260= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F250)
	S261= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F251)
	S262= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F252)
	S263= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F253)
	S264= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F254)
	S265= IR_WB.Out31_26=>CU_WB.Op                              Premise(F255)
	S266= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F256)
	S267= CtrlA_EX=0                                            Premise(F257)
	S268= CtrlB_EX=0                                            Premise(F258)
	S269= CtrlALUOut_MEM=1                                      Premise(F259)
	S270= CtrlALUOut_DMMU1=0                                    Premise(F260)
	S271= CtrlALUOut_DMMU2=0                                    Premise(F261)
	S272= CtrlALUOut_WB=0                                       Premise(F262)
	S273= CtrlA_MEM=0                                           Premise(F263)
	S274= CtrlA_WB=0                                            Premise(F264)
	S275= CtrlB_MEM=0                                           Premise(F265)
	S276= CtrlB_WB=0                                            Premise(F266)
	S277= CtrlICache=0                                          Premise(F267)
	S278= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S174,S277)
	S279= CtrlIMMU=0                                            Premise(F268)
	S280= CtrlIR_DMMU1=0                                        Premise(F269)
	S281= CtrlIR_DMMU2=0                                        Premise(F270)
	S282= CtrlIR_EX=0                                           Premise(F271)
	S283= CtrlIR_ID=0                                           Premise(F272)
	S284= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S180,S283)
	S285= CtrlIR_IMMU=0                                         Premise(F273)
	S286= CtrlIR_MEM=1                                          Premise(F274)
	S287= CtrlIR_WB=0                                           Premise(F275)
	S288= CtrlGPR=0                                             Premise(F276)
	S289= GPR[rS]=a                                             GPR-Hold(S185,S288)
	S290= GPR[rT]=b                                             GPR-Hold(S186,S288)
	S291= CtrlIAddrReg=0                                        Premise(F277)
	S292= CtrlPC=0                                              Premise(F278)
	S293= CtrlPCInc=0                                           Premise(F279)
	S294= PC[CIA]=addr                                          PC-Hold(S190,S293)
	S295= PC[Out]=addr+4                                        PC-Hold(S191,S292,S293)
	S296= CtrlIMem=0                                            Premise(F280)
	S297= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S193,S296)
	S298= CtrlICacheReg=0                                       Premise(F281)
	S299= CtrlASIDIn=0                                          Premise(F282)
	S300= CtrlCP0=0                                             Premise(F283)
	S301= CP0[ASID]=pid                                         CP0-Hold(S197,S300)
	S302= CtrlEPCIn=0                                           Premise(F284)
	S303= CtrlExCodeIn=0                                        Premise(F285)
	S304= CtrlIRMux=0                                           Premise(F286)

MEM	S305= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S284)
	S306= IR_ID.Out31_26=0                                      IR-Out(S284)
	S307= IR_ID.Out25_21=rS                                     IR-Out(S284)
	S308= IR_ID.Out20_16=rT                                     IR-Out(S284)
	S309= IR_ID.Out15_11=rD                                     IR-Out(S284)
	S310= IR_ID.Out10_6=0                                       IR-Out(S284)
	S311= IR_ID.Out5_0=37                                       IR-Out(S284)
	S312= PC.CIA=addr                                           PC-Out(S294)
	S313= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S314= PC.Out=addr+4                                         PC-Out(S295)
	S315= CP0.ASID=pid                                          CP0-Read-ASID(S301)
	S316= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F287)
	S317= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F288)
	S318= FU.Bub_IF=>CU_IF.Bub                                  Premise(F289)
	S319= FU.Halt_IF=>CU_IF.Halt                                Premise(F290)
	S320= ICache.Hit=>CU_IF.ICacheHit                           Premise(F291)
	S321= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F292)
	S322= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F293)
	S323= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F294)
	S324= ICache.Hit=>FU.ICacheHit                              Premise(F295)
	S325= IMMU.Addr=>IAddrReg.In                                Premise(F296)
	S326= PC.Out=>ICache.IEA                                    Premise(F297)
	S327= ICache.IEA=addr+4                                     Path(S314,S326)
	S328= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S327)
	S329= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S328,S320)
	S330= FU.ICacheHit=ICacheHit(addr+4)                        Path(S328,S324)
	S331= ICache.Out=>ICacheReg.In                              Premise(F298)
	S332= PC.Out=>IMMU.IEA                                      Premise(F299)
	S333= IMMU.IEA=addr+4                                       Path(S314,S332)
	S334= CP0.ASID=>IMMU.PID                                    Premise(F300)
	S335= IMMU.PID=pid                                          Path(S315,S334)
	S336= IMMU.Addr={pid,addr+4}                                IMMU-Search(S335,S333)
	S337= IAddrReg.In={pid,addr+4}                              Path(S336,S325)
	S338= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S335,S333)
	S339= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S338,S321)
	S340= ICache.Out=>IR_ID.In                                  Premise(F301)
	S341= ICache.Out=>IR_IMMU.In                                Premise(F302)
	S342= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F303)
	S343= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F304)
	S344= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F305)
	S345= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F306)
	S346= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F307)
	S347= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F308)
	S348= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F309)
	S349= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F310)
	S350= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F311)
	S351= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F312)
	S352= IR_EX.Out31_26=>CU_EX.Op                              Premise(F313)
	S353= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F314)
	S354= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F315)
	S355= CU_ID.IRFunc1=rT                                      Path(S308,S354)
	S356= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F316)
	S357= CU_ID.IRFunc2=rS                                      Path(S307,S356)
	S358= IR_ID.Out31_26=>CU_ID.Op                              Premise(F317)
	S359= CU_ID.Op=0                                            Path(S306,S358)
	S360= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F318)
	S361= CU_ID.IRFunc=37                                       Path(S311,S360)
	S362= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F319)
	S363= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F320)
	S364= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F321)
	S365= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F322)
	S366= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F323)
	S367= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F324)
	S368= IR_WB.Out31_26=>CU_WB.Op                              Premise(F325)
	S369= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F326)
	S370= CtrlA_EX=0                                            Premise(F327)
	S371= CtrlB_EX=0                                            Premise(F328)
	S372= CtrlALUOut_MEM=0                                      Premise(F329)
	S373= CtrlALUOut_DMMU1=1                                    Premise(F330)
	S374= CtrlALUOut_DMMU2=0                                    Premise(F331)
	S375= CtrlALUOut_WB=1                                       Premise(F332)
	S376= CtrlA_MEM=0                                           Premise(F333)
	S377= CtrlA_WB=1                                            Premise(F334)
	S378= CtrlB_MEM=0                                           Premise(F335)
	S379= CtrlB_WB=1                                            Premise(F336)
	S380= CtrlICache=0                                          Premise(F337)
	S381= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S278,S380)
	S382= CtrlIMMU=0                                            Premise(F338)
	S383= CtrlIR_DMMU1=1                                        Premise(F339)
	S384= CtrlIR_DMMU2=0                                        Premise(F340)
	S385= CtrlIR_EX=0                                           Premise(F341)
	S386= CtrlIR_ID=0                                           Premise(F342)
	S387= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S284,S386)
	S388= CtrlIR_IMMU=0                                         Premise(F343)
	S389= CtrlIR_MEM=0                                          Premise(F344)
	S390= CtrlIR_WB=1                                           Premise(F345)
	S391= CtrlGPR=0                                             Premise(F346)
	S392= GPR[rS]=a                                             GPR-Hold(S289,S391)
	S393= GPR[rT]=b                                             GPR-Hold(S290,S391)
	S394= CtrlIAddrReg=0                                        Premise(F347)
	S395= CtrlPC=0                                              Premise(F348)
	S396= CtrlPCInc=0                                           Premise(F349)
	S397= PC[CIA]=addr                                          PC-Hold(S294,S396)
	S398= PC[Out]=addr+4                                        PC-Hold(S295,S395,S396)
	S399= CtrlIMem=0                                            Premise(F350)
	S400= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S297,S399)
	S401= CtrlICacheReg=0                                       Premise(F351)
	S402= CtrlASIDIn=0                                          Premise(F352)
	S403= CtrlCP0=0                                             Premise(F353)
	S404= CP0[ASID]=pid                                         CP0-Hold(S301,S403)
	S405= CtrlEPCIn=0                                           Premise(F354)
	S406= CtrlExCodeIn=0                                        Premise(F355)
	S407= CtrlIRMux=0                                           Premise(F356)

WB	S408= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S387)
	S409= IR_ID.Out31_26=0                                      IR-Out(S387)
	S410= IR_ID.Out25_21=rS                                     IR-Out(S387)
	S411= IR_ID.Out20_16=rT                                     IR-Out(S387)
	S412= IR_ID.Out15_11=rD                                     IR-Out(S387)
	S413= IR_ID.Out10_6=0                                       IR-Out(S387)
	S414= IR_ID.Out5_0=37                                       IR-Out(S387)
	S415= PC.CIA=addr                                           PC-Out(S397)
	S416= PC.CIA31_28=addr[31:28]                               PC-Out(S397)
	S417= PC.Out=addr+4                                         PC-Out(S398)
	S418= CP0.ASID=pid                                          CP0-Read-ASID(S404)
	S419= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F497)
	S420= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F498)
	S421= FU.Bub_IF=>CU_IF.Bub                                  Premise(F499)
	S422= FU.Halt_IF=>CU_IF.Halt                                Premise(F500)
	S423= ICache.Hit=>CU_IF.ICacheHit                           Premise(F501)
	S424= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F502)
	S425= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F503)
	S426= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F504)
	S427= ICache.Hit=>FU.ICacheHit                              Premise(F505)
	S428= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S429= PC.Out=>ICache.IEA                                    Premise(F507)
	S430= ICache.IEA=addr+4                                     Path(S417,S429)
	S431= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S430)
	S432= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S431,S423)
	S433= FU.ICacheHit=ICacheHit(addr+4)                        Path(S431,S427)
	S434= ICache.Out=>ICacheReg.In                              Premise(F508)
	S435= PC.Out=>IMMU.IEA                                      Premise(F509)
	S436= IMMU.IEA=addr+4                                       Path(S417,S435)
	S437= CP0.ASID=>IMMU.PID                                    Premise(F510)
	S438= IMMU.PID=pid                                          Path(S418,S437)
	S439= IMMU.Addr={pid,addr+4}                                IMMU-Search(S438,S436)
	S440= IAddrReg.In={pid,addr+4}                              Path(S439,S428)
	S441= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S438,S436)
	S442= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S441,S424)
	S443= ICache.Out=>IR_ID.In                                  Premise(F511)
	S444= ICache.Out=>IR_IMMU.In                                Premise(F512)
	S445= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F513)
	S446= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F514)
	S447= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F515)
	S448= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F516)
	S449= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F517)
	S450= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F518)
	S451= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F519)
	S452= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F520)
	S453= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F521)
	S454= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F522)
	S455= IR_EX.Out31_26=>CU_EX.Op                              Premise(F523)
	S456= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F524)
	S457= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F525)
	S458= CU_ID.IRFunc1=rT                                      Path(S411,S457)
	S459= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F526)
	S460= CU_ID.IRFunc2=rS                                      Path(S410,S459)
	S461= IR_ID.Out31_26=>CU_ID.Op                              Premise(F527)
	S462= CU_ID.Op=0                                            Path(S409,S461)
	S463= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F528)
	S464= CU_ID.IRFunc=37                                       Path(S414,S463)
	S465= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F529)
	S466= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F530)
	S467= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F531)
	S468= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F532)
	S469= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F533)
	S470= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F534)
	S471= IR_WB.Out31_26=>CU_WB.Op                              Premise(F535)
	S472= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F536)
	S473= CtrlA_EX=0                                            Premise(F537)
	S474= CtrlB_EX=0                                            Premise(F538)
	S475= CtrlALUOut_MEM=0                                      Premise(F539)
	S476= CtrlALUOut_DMMU1=0                                    Premise(F540)
	S477= CtrlALUOut_DMMU2=0                                    Premise(F541)
	S478= CtrlALUOut_WB=0                                       Premise(F542)
	S479= CtrlA_MEM=0                                           Premise(F543)
	S480= CtrlA_WB=0                                            Premise(F544)
	S481= CtrlB_MEM=0                                           Premise(F545)
	S482= CtrlB_WB=0                                            Premise(F546)
	S483= CtrlICache=0                                          Premise(F547)
	S484= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S381,S483)
	S485= CtrlIMMU=0                                            Premise(F548)
	S486= CtrlIR_DMMU1=0                                        Premise(F549)
	S487= CtrlIR_DMMU2=0                                        Premise(F550)
	S488= CtrlIR_EX=0                                           Premise(F551)
	S489= CtrlIR_ID=0                                           Premise(F552)
	S490= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S387,S489)
	S491= CtrlIR_IMMU=0                                         Premise(F553)
	S492= CtrlIR_MEM=0                                          Premise(F554)
	S493= CtrlIR_WB=0                                           Premise(F555)
	S494= CtrlGPR=1                                             Premise(F556)
	S495= CtrlIAddrReg=0                                        Premise(F557)
	S496= CtrlPC=0                                              Premise(F558)
	S497= CtrlPCInc=0                                           Premise(F559)
	S498= PC[CIA]=addr                                          PC-Hold(S397,S497)
	S499= PC[Out]=addr+4                                        PC-Hold(S398,S496,S497)
	S500= CtrlIMem=0                                            Premise(F560)
	S501= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S400,S500)
	S502= CtrlICacheReg=0                                       Premise(F561)
	S503= CtrlASIDIn=0                                          Premise(F562)
	S504= CtrlCP0=0                                             Premise(F563)
	S505= CP0[ASID]=pid                                         CP0-Hold(S404,S504)
	S506= CtrlEPCIn=0                                           Premise(F564)
	S507= CtrlExCodeIn=0                                        Premise(F565)
	S508= CtrlIRMux=0                                           Premise(F566)

POST	S484= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S381,S483)
	S490= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S387,S489)
	S498= PC[CIA]=addr                                          PC-Hold(S397,S497)
	S499= PC[Out]=addr+4                                        PC-Hold(S398,S496,S497)
	S501= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S400,S500)
	S505= CP0[ASID]=pid                                         CP0-Hold(S404,S504)

