INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/test/test.srcs/sim_1/new/tb_xnor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_xnor_gate
