LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY testbench IS		-- NEW: RENAME TO TESTBENCH
END testbench;
 
ARCHITECTURE tb OF testbench IS		-- NEW: RENAME TO TESTBENCH
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT traffic
    PORT(i_clk: IN  std_logic;
      	 i_clr: IN  std_logic;
      	 semaphore: OUT  std_logic_vector(5 downto 0)
        
        );
    END COMPONENT;

 --Inputs
   signal i_clk : std_logic := '0';
   signal i_clr : std_logic := '0';

--Outputs
  signal semaphore : std_logic_vector(5 downto 0);
  
-- Clock period definitions
   constant clk_i_period : time := 333 ms; -- 3 Hz clock signal 
 
BEGIN

	-- Instantiate the Unit Under Test (UUT)
   uut: traffic PORT MAP (
          i_clk => i_clk,
          i_clr => i_clr,
          semaphore => semaphore
   );
   
 	 -- Clock process definitions
   clk_process :process
   begin
		i_clk <= '0';
		wait for clk_i_period/2;
		i_clk <= '1';
		wait for clk_i_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
      -- hold reset state for 100 ns.
      wait for 100 ns;	

      wait for clk_i_period*10;

      -- insert stimulus here 
		i_clr <= '0';
		
      wait;
   end process;

END;
   