

================================================================
== Vivado HLS Report for 'insertion_sort'
================================================================
* Date:           Tue Jun 22 15:05:08 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        insertion_sort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  236|  6722|  237|  6723|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |  235|  6721|  5 ~ 143 |          -|          -|      47|    no    |
        | + Loop 1.1  |    3|   141|         3|          -|          -| 1 ~ 47 |    no    |
        +-------------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (tmp)
	2  / (!tmp)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([48 x float]* %A) nounwind, !map !1

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @insertion_sort_str) nounwind

ST_1: stg_8 [1/1] 1.57ns
:2  br label %1


 <State 2>: 3.97ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 1, %0 ], [ %i_1, %4 ]

ST_2: i_cast [1/1] 0.00ns
:1  %i_cast = zext i6 %i to i7

ST_2: exitcond [1/1] 2.40ns
:2  %exitcond = icmp eq i6 %i, -16

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 47, i64 47, i64 47) nounwind

ST_2: stg_13 [1/1] 1.57ns
:4  br i1 %exitcond, label %5, label %.preheader

ST_2: stg_14 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.38ns
ST_3: j_0_in [1/1] 0.00ns
.preheader:0  %j_0_in = phi i7 [ %j, %._crit_edge ], [ %i_cast, %1 ]

ST_3: j_0_in_cast [1/1] 0.00ns
.preheader:1  %j_0_in_cast = sext i7 %j_0_in to i32

ST_3: j [1/1] 1.67ns
.preheader:2  %j = add i7 %j_0_in, -1

ST_3: j_cast [1/1] 0.00ns
.preheader:3  %j_cast = sext i7 %j to i32

ST_3: tmp [1/1] 2.43ns
.preheader:4  %tmp = icmp sgt i7 %j_0_in, 0

ST_3: empty_4 [1/1] 0.00ns
.preheader:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 47, i64 0) nounwind

ST_3: stg_21 [1/1] 0.00ns
.preheader:6  br i1 %tmp, label %2, label %4

ST_3: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i32 %j_cast to i64

ST_3: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr [48 x float]* %A, i64 0, i64 %tmp_1

ST_3: temp [2/2] 2.71ns
:2  %temp = load float* %A_addr, align 4

ST_3: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = zext i32 %j_0_in_cast to i64

ST_3: A_addr_1 [1/1] 0.00ns
:4  %A_addr_1 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_2

ST_3: A_load_1 [2/2] 2.71ns
:5  %A_load_1 = load float* %A_addr_1, align 4

ST_3: i_1 [1/1] 1.67ns
:0  %i_1 = add i6 %i, 1

ST_3: stg_29 [1/1] 0.00ns
:1  br label %1


 <State 4>: 2.71ns
ST_4: temp [1/2] 2.71ns
:2  %temp = load float* %A_addr, align 4

ST_4: A_load_1 [1/2] 2.71ns
:5  %A_load_1 = load float* %A_addr_1, align 4


 <State 5>: 7.74ns
ST_5: temp_to_int [1/1] 0.00ns
:6  %temp_to_int = bitcast float %temp to i32

ST_5: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

ST_5: tmp_4 [1/1] 0.00ns
:8  %tmp_4 = trunc i32 %temp_to_int to i23

ST_5: A_load_1_to_int [1/1] 0.00ns
:9  %A_load_1_to_int = bitcast float %A_load_1 to i32

ST_5: tmp_5 [1/1] 0.00ns
:10  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %A_load_1_to_int, i32 23, i32 30)

ST_5: tmp_6 [1/1] 0.00ns
:11  %tmp_6 = trunc i32 %A_load_1_to_int to i23

ST_5: notlhs [1/1] 2.47ns
:12  %notlhs = icmp ne i8 %tmp_3, -1

ST_5: notrhs [1/1] 2.84ns
:13  %notrhs = icmp eq i23 %tmp_4, 0

ST_5: tmp_7 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
:14  %tmp_7 = or i1 %notrhs, %notlhs

ST_5: notlhs1 [1/1] 2.47ns
:15  %notlhs1 = icmp ne i8 %tmp_5, -1

ST_5: notrhs2 [1/1] 2.84ns
:16  %notrhs2 = icmp eq i23 %tmp_6, 0

ST_5: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
:17  %tmp_8 = or i1 %notrhs2, %notlhs1

ST_5: tmp_9 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
:18  %tmp_9 = and i1 %tmp_7, %tmp_8

ST_5: tmp_s [1/1] 6.37ns
:19  %tmp_s = fcmp ogt float %temp, %A_load_1

ST_5: tmp_10 [1/1] 1.37ns (out node of the LUT)
:20  %tmp_10 = and i1 %tmp_9, %tmp_s

ST_5: stg_47 [1/1] 0.00ns
:21  br i1 %tmp_10, label %3, label %._crit_edge

ST_5: stg_48 [1/1] 2.71ns
:0  store float %A_load_1, float* %A_addr, align 4

ST_5: stg_49 [1/1] 2.71ns
:1  store float %temp, float* %A_addr_1, align 4

ST_5: stg_50 [1/1] 0.00ns
:2  br label %._crit_edge

ST_5: stg_51 [1/1] 0.00ns
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6           (specbitsmap      ) [ 000000]
stg_7           (spectopmodule    ) [ 000000]
stg_8           (br               ) [ 011111]
i               (phi              ) [ 001111]
i_cast          (zext             ) [ 001111]
exitcond        (icmp             ) [ 001111]
empty           (speclooptripcount) [ 000000]
stg_13          (br               ) [ 001111]
stg_14          (ret              ) [ 000000]
j_0_in          (phi              ) [ 000100]
j_0_in_cast     (sext             ) [ 000000]
j               (add              ) [ 001111]
j_cast          (sext             ) [ 000000]
tmp             (icmp             ) [ 001111]
empty_4         (speclooptripcount) [ 000000]
stg_21          (br               ) [ 000000]
tmp_1           (zext             ) [ 000000]
A_addr          (getelementptr    ) [ 000011]
tmp_2           (zext             ) [ 000000]
A_addr_1        (getelementptr    ) [ 000011]
i_1             (add              ) [ 011111]
stg_29          (br               ) [ 011111]
temp            (load             ) [ 000001]
A_load_1        (load             ) [ 000001]
temp_to_int     (bitcast          ) [ 000000]
tmp_3           (partselect       ) [ 000000]
tmp_4           (trunc            ) [ 000000]
A_load_1_to_int (bitcast          ) [ 000000]
tmp_5           (partselect       ) [ 000000]
tmp_6           (trunc            ) [ 000000]
notlhs          (icmp             ) [ 000000]
notrhs          (icmp             ) [ 000000]
tmp_7           (or               ) [ 000000]
notlhs1         (icmp             ) [ 000000]
notrhs2         (icmp             ) [ 000000]
tmp_8           (or               ) [ 000000]
tmp_9           (and              ) [ 000000]
tmp_s           (fcmp             ) [ 000000]
tmp_10          (and              ) [ 001111]
stg_47          (br               ) [ 000000]
stg_48          (store            ) [ 000000]
stg_49          (store            ) [ 000000]
stg_50          (br               ) [ 000000]
stg_51          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="insertion_sort_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="A_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="6" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="1"/>
<pin id="53" dir="0" index="3" bw="6" slack="0"/>
<pin id="54" dir="0" index="4" bw="32" slack="1"/>
<pin id="44" dir="1" index="2" bw="32" slack="1"/>
<pin id="55" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/3 A_load_1/3 stg_48/5 stg_49/5 "/>
</bind>
</comp>

<comp id="46" class="1004" name="A_addr_1_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="57" class="1005" name="i_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="6" slack="1"/>
<pin id="59" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="i_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="6" slack="1"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="j_0_in_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="71" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_0_in_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="6" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exitcond_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_0_in_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_0_in_cast/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_to_int_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_to_int/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="0" index="3" bw="6" slack="0"/>
<pin id="136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="A_load_1_to_int_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="A_load_1_to_int/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="notlhs_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="notrhs_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="23" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="notlhs1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="notrhs2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="23" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_cast_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="218" class="1005" name="j_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="226" class="1005" name="A_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="A_addr_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="1"/>
<pin id="238" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="temp_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="248" class="1005" name="A_load_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="22" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="46" pin="3"/><net_sink comp="41" pin=3"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="61" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="85"><net_src comp="61" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="61" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="72" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="72" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="72" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="120"><net_src comp="92" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="126"><net_src comp="57" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="128" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="145" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="131" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="141" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="162" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="148" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="158" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="174" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="78" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="82" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="221"><net_src comp="96" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="229"><net_src comp="34" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="234"><net_src comp="46" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="41" pin=3"/></net>

<net id="239"><net_src comp="122" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="244"><net_src comp="41" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="41" pin=4"/></net>

<net id="251"><net_src comp="41" pin="5"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="41" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 }
 - Input state : 
	Port: insertion_sort : A | {3 4 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond : 1
		stg_13 : 2
	State 3
		j_0_in_cast : 1
		j : 1
		j_cast : 2
		tmp : 1
		stg_21 : 2
		tmp_1 : 3
		A_addr : 4
		temp : 5
		tmp_2 : 2
		A_addr_1 : 3
		A_load_1 : 4
	State 4
	State 5
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		notlhs : 2
		notrhs : 2
		tmp_7 : 3
		notlhs1 : 2
		notrhs2 : 2
		tmp_8 : 3
		tmp_9 : 3
		tmp_10 : 3
		stg_47 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fcmp   |    tmp_s_fu_78    |    0    |    66   |    70   |
|----------|-------------------|---------|---------|---------|
|          |   exitcond_fu_86  |    0    |    0    |    3    |
|          |     tmp_fu_106    |    0    |    0    |    3    |
|   icmp   |   notlhs_fu_162   |    0    |    0    |    3    |
|          |   notrhs_fu_168   |    0    |    0    |    8    |
|          |   notlhs1_fu_180  |    0    |    0    |    3    |
|          |   notrhs2_fu_186  |    0    |    0    |    8    |
|----------|-------------------|---------|---------|---------|
|    add   |      j_fu_96      |    0    |    0    |    7    |
|          |     i_1_fu_122    |    0    |    0    |    6    |
|----------|-------------------|---------|---------|---------|
|    or    |    tmp_7_fu_174   |    0    |    0    |    1    |
|          |    tmp_8_fu_192   |    0    |    0    |    1    |
|----------|-------------------|---------|---------|---------|
|    and   |    tmp_9_fu_198   |    0    |    0    |    1    |
|          |   tmp_10_fu_204   |    0    |    0    |    1    |
|----------|-------------------|---------|---------|---------|
|          |    i_cast_fu_82   |    0    |    0    |    0    |
|   zext   |    tmp_1_fu_112   |    0    |    0    |    0    |
|          |    tmp_2_fu_117   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   | j_0_in_cast_fu_92 |    0    |    0    |    0    |
|          |   j_cast_fu_102   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_3_fu_131   |    0    |    0    |    0    |
|          |    tmp_5_fu_148   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |    tmp_4_fu_141   |    0    |    0    |    0    |
|          |    tmp_6_fu_158   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    0    |    66   |   115   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|A_addr_1_reg_231|    6   |
| A_addr_reg_226 |    6   |
|A_load_1_reg_248|   32   |
|   i_1_reg_236  |    6   |
| i_cast_reg_210 |    7   |
|    i_reg_57    |    6   |
|  j_0_in_reg_69 |    7   |
|    j_reg_218   |    7   |
|  temp_reg_241  |   32   |
+----------------+--------+
|      Total     |   109  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_41 |  p3  |   2  |   6  |   12   ||    6    |
|     i_reg_57     |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  4.713  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   115  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   18   |
|  Register |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   175  |   133  |
+-----------+--------+--------+--------+--------+
