strict digraph "" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4546ec4390>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546ec4550>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4546ec4650>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546ec46d0>",
		fillcolor=turquoise,
		label="24:BL
next_state = (in)? 0 : 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4546ec4710>]",
		style=filled,
		typ=Block];
	"24:CA" -> "24:BL"	[cond="[]",
		lineno=None];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f4546ec4590>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4546ec4c10>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4546ec4950>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546ec4c50>",
		fillcolor=turquoise,
		label="30:BL
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4546ec4c90>]",
		style=filled,
		typ=Block];
	"30:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"22:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"Leaf_22:AL"	[def_var="['next_state']",
		label="Leaf_22:AL"];
	"30:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"24:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4546ec49d0>",
		fillcolor=turquoise,
		label="27:BL
next_state = (in)? 1 : 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4546ec4a10>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"27:CA" -> "27:BL"	[cond="[]",
		lineno=None];
}
