#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01202AC0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_011C1E4C .param/l "AWIDTH" 2 6, +C4<0101>;
P_011C1E60 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_011C1E74 .param/l "DEPTH" 2 8, +C4<01>;
P_011C1E88 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_011C1E9C .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_011C1EB0 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_011C1EC4 .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v012481A8_0 .var "p_clk", 0 0;
v012482B0_0 .var "p_i_ce", 0 0;
v01248BA0_0 .net "p_o_pc", 31 0, v01246B50_0; 1 drivers
v01248728_0 .var "p_rst", 0 0;
v012487D8_0 .net "p_wb_data", 31 0, L_0124BD18; 1 drivers
S_01201CF0 .scope task, "reset" "reset" 2 44, 2 44, S_01202AC0;
 .timescale 0 0;
v01248150_0 .var/i "counter", 31 0;
E_0120B950 .event posedge, v01242C90_0;
TD_tb.reset ;
    %set/v v01248728_0, 0, 1;
    %load/v 8, v01248150_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_0120B950;
    %jmp T_0.0;
T_0.1 ;
    %set/v v01248728_0, 1, 1;
    %end;
S_01202B48 .scope module, "p" "processor" 2 26, 3 6, S_01202AC0;
 .timescale 0 0;
P_011D044C .param/l "AWIDTH" 3 9, +C4<0101>;
P_011D0460 .param/l "AWIDTH_MEM" 3 12, +C4<0100000>;
P_011D0474 .param/l "DEPTH" 3 11, +C4<01>;
P_011D0488 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_011D049C .param/l "IMM_WIDTH" 3 13, +C4<010000>;
P_011D04B0 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_011D04C4 .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v01248678_0 .net "c_d_o_ALUSrc", 0 0, v01200ED0_0; 1 drivers
v01248A98_0 .net "c_d_o_Branch", 0 0, v01200D70_0; 1 drivers
v01248990_0 .net "c_d_o_MemRead", 0 0, v01200DC8_0; 1 drivers
v01248888_0 .net "c_d_o_MemWrite", 0 0, v01200E20_0; 1 drivers
v012485C8_0 .net "c_d_o_MemtoReg", 0 0, v01200FD8_0; 1 drivers
v01248620_0 .net "c_d_o_RegDst", 0 0, v01201030_0; 1 drivers
v01248518_0 .net "c_d_o_RegWrite", 0 0, v01201088_0; 1 drivers
v01248830_0 .net "d_c_o_opcode", 5 0, v01246018_0; 1 drivers
v01248AF0_0 .net "p_clk", 0 0, v012481A8_0; 1 drivers
v01248B48_0 .net "p_i_ce", 0 0, v012482B0_0; 1 drivers
v01248570_0 .alias "p_o_pc", 31 0, v01248BA0_0;
v012483B8_0 .net "p_rst", 0 0, v01248728_0; 1 drivers
v012486D0_0 .alias "p_wb_data", 31 0, v012487D8_0;
S_01202E78 .scope module, "d" "datapath" 3 31, 4 8, S_01202B48;
 .timescale 0 0;
P_011BA014 .param/l "AWIDTH" 4 11, +C4<0101>;
P_011BA028 .param/l "AWIDTH_MEM" 4 14, +C4<0100000>;
P_011BA03C .param/l "DEPTH" 4 13, +C4<01>;
P_011BA050 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_011BA064 .param/l "IMM_WIDTH" 4 15, +C4<010000>;
P_011BA078 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_011BA08C .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v01246CB0_0 .alias "d_clk", 0 0, v01248AF0_0;
v01247020_0 .alias "d_i_ALUSrc", 0 0, v01248678_0;
v012473E8_0 .alias "d_i_MemRead", 0 0, v01248990_0;
v01247078_0 .alias "d_i_MemWrite", 0 0, v01248888_0;
v012470D0_0 .alias "d_i_MemtoReg", 0 0, v012485C8_0;
v01247758_0 .alias "d_i_RegDst", 0 0, v01248620_0;
v012476A8_0 .alias "d_i_RegWrite", 0 0, v01248518_0;
v012474F0_0 .alias "d_i_ce", 0 0, v01248B48_0;
v01247808_0 .alias "d_o_pc", 31 0, v01248BA0_0;
v01247548_0 .alias "d_rst", 0 0, v012483B8_0;
v012475A0_0 .net "ds_es_o_ce", 0 0, v01245F68_0; 1 drivers
v012478B8_0 .net "ds_es_o_data_rs", 31 0, L_0124C958; 1 drivers
v01247440_0 .net "ds_es_o_data_rt", 31 0, L_0124CB18; 1 drivers
v012475F8_0 .net "ds_es_o_funct", 5 0, v01245AF0_0; 1 drivers
v01247650_0 .net "ds_es_o_imm", 15 0, v01245EB8_0; 1 drivers
v01247700_0 .alias "ds_es_o_opcode", 5 0, v01248830_0;
v012477B0_0 .net "es_load_data", 31 0, v01242A80_0; 1 drivers
v01247860_0 .net "es_ms_alu_value", 31 0, v01244848_0; 1 drivers
v01247498_0 .net "es_ms_o_ce", 0 0, v01244798_0; 1 drivers
v01248780_0 .net "es_o_funct", 5 0, v01244428_0; 1 drivers
v012484C0_0 .net "es_o_opcode", 5 0, v01245748_0; 1 drivers
v01248468_0 .net "es_o_zero", 0 0, v012457A0_0; 1 drivers
v01248A40_0 .net "fs_ds_o_ce", 0 0, v01247338_0; 1 drivers
v012489E8_0 .net "fs_ds_o_instr", 31 0, v01246EC0_0; 1 drivers
v01248938_0 .alias "write_back_data", 31 0, v012487D8_0;
L_0124BD18 .functor MUXZ 32, v01244848_0, v01242A80_0, v01200FD8_0, C4<>;
S_01201A48 .scope module, "is" "instruction_fetch" 4 40, 5 5, S_01202E78;
 .timescale 0 0;
P_011EC1CC .param/l "DEPTH" 5 8, +C4<01>;
P_011EC1E0 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_011EC1F4 .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v01246940_0 .alias "f_clk", 0 0, v01248AF0_0;
v01247230_0 .net "f_i_ack", 0 0, v01246E10_0; 1 drivers
v012472E0_0 .alias "f_i_ce", 0 0, v01248B48_0;
v01246AA0_0 .net "f_i_instr", 31 0, v01246E68_0; 1 drivers
v01246AF8_0 .net "f_i_last", 0 0, v01246FC8_0; 1 drivers
v01247338_0 .var "f_o_ce", 0 0;
v01246EC0_0 .var "f_o_instr", 31 0;
v01246B50_0 .var "f_o_pc", 31 0;
v01246BA8_0 .var "f_o_syn", 0 0;
v01246F70_0 .alias "f_rst", 0 0, v012483B8_0;
S_01201608 .scope module, "t" "transmit" 5 26, 6 4, S_01201A48;
 .timescale 0 0;
P_011E520C .param/l "DEPTH" 6 6, +C4<01>;
P_011E5220 .param/l "IWIDTH" 6 5, +C4<0100000>;
v012469F0_0 .var/i "counter", 31 0;
v01246A48 .array "mem_instr", 0 0, 31 0;
v01246998_0 .alias "t_clk", 0 0, v01248AF0_0;
v012471D8_0 .net "t_i_syn", 0 0, v01246BA8_0; 1 drivers
v01246E10_0 .var "t_o_ack", 0 0;
v01246E68_0 .var "t_o_instr", 31 0;
v01246FC8_0 .var "t_o_last", 0 0;
v01247288_0 .alias "t_rst", 0 0, v012483B8_0;
S_01203010 .scope module, "ds" "decoder_stage" 4 57, 7 6, S_01202E78;
 .timescale 0 0;
P_0120ACEC .param/l "AWIDTH" 7 7, +C4<0101>;
P_0120AD00 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_0120AD14 .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_0120AD28 .param/l "IWIDTH" 7 9, +C4<0100000>;
v01246858_0 .net "d_o_addr_rs", 4 0, v01245BF8_0; 1 drivers
v012468B0_0 .net "d_o_addr_rt", 4 0, v01245E60_0; 1 drivers
v01246540_0 .alias "ds_clk", 0 0, v01248AF0_0;
v01246490_0 .net "ds_i_addr_rd", 4 0, v01245F10_0; 1 drivers
v012464E8_0 .alias "ds_i_ce", 0 0, v01248A40_0;
v012466A0_0 .alias "ds_i_data_rd", 31 0, v012487D8_0;
v01246648_0 .alias "ds_i_instr", 31 0, v012489E8_0;
v012466F8_0 .alias "ds_i_reg_dst", 0 0, v01248620_0;
v01246D60_0 .alias "ds_i_reg_wr", 0 0, v01248518_0;
v01247390_0 .alias "ds_o_ce", 0 0, v012475A0_0;
v01246C58_0 .alias "ds_o_data_rs", 31 0, v012478B8_0;
v01247180_0 .alias "ds_o_data_rt", 31 0, v01247440_0;
v01246C00_0 .alias "ds_o_funct", 5 0, v012475F8_0;
v01246F18_0 .alias "ds_o_imm", 15 0, v01247650_0;
v01247128_0 .alias "ds_o_opcode", 5 0, v01248830_0;
v01246D08_0 .alias "ds_rst", 0 0, v012483B8_0;
v01246DB8_0 .net "write_register", 4 0, L_0124B168; 1 drivers
L_0124B168 .functor MUXZ 5, v01245E60_0, v01245F10_0, v01201030_0, C4<>;
S_01203098 .scope module, "d" "decode" 7 34, 8 4, S_01203010;
 .timescale 0 0;
P_0120AF2C .param/l "AWIDTH" 8 5, +C4<0101>;
P_0120AF40 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_0120AF54 .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_0120AF68 .param/l "IWIDTH" 8 6, +C4<0100000>;
L_0124C728 .functor BUFZ 32, v01246EC0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01245118_0 .net *"_s100", 5 0, C4<100010>; 1 drivers
v01244E58_0 .net *"_s104", 5 0, C4<100011>; 1 drivers
v01244AE8_0 .net *"_s108", 5 0, C4<100100>; 1 drivers
v01244B40_0 .net *"_s12", 6 0, L_01248BF8; 1 drivers
v01245220_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v01245278_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v01244FB8_0 .net *"_s20", 6 0, L_01248410; 1 drivers
v01244B98_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v012452D0_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v01244BF0_0 .net *"_s28", 6 0, L_01248D00; 1 drivers
v01244F08_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v01245328_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v01244F60_0 .net *"_s36", 6 0, L_01248EB8; 1 drivers
v01244C48_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v01245170_0 .net *"_s4", 6 0, L_01248200; 1 drivers
v012450C0_0 .net *"_s40", 6 0, C4<0000100>; 1 drivers
v01245068_0 .net *"_s44", 6 0, L_01248D58; 1 drivers
v01244DA8_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v01244A90_0 .net *"_s48", 6 0, C4<0000101>; 1 drivers
v01244CA0_0 .net *"_s52", 6 0, L_01248E08; 1 drivers
v01244E00_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v01245380_0 .net *"_s56", 6 0, C4<0000110>; 1 drivers
v01244CF8_0 .net *"_s60", 6 0, L_01248F68; 1 drivers
v01244EB0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v01245010_0 .net *"_s64", 6 0, C4<0000111>; 1 drivers
v012453D8_0 .net *"_s68", 6 0, L_01249070; 1 drivers
v01244930_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v01244988_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v012449E0_0 .net *"_s72", 6 0, C4<0001000>; 1 drivers
v01244A38_0 .net *"_s76", 6 0, L_0124B110; 1 drivers
v01245DB0_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v01245C50_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v01245938_0 .net *"_s80", 6 0, C4<0001001>; 1 drivers
v01245B48_0 .net *"_s84", 6 0, L_0124B740; 1 drivers
v01245CA8_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v012462D8_0 .net *"_s88", 6 0, C4<0001010>; 1 drivers
v01245D00_0 .net *"_s92", 5 0, C4<100000>; 1 drivers
v01245FC0_0 .net *"_s96", 5 0, C4<100001>; 1 drivers
v01246330_0 .alias "d_clk", 0 0, v01248AF0_0;
v01245BA0_0 .alias "d_i_ce", 0 0, v01248A40_0;
v01245990_0 .net "d_i_funct", 5 0, L_012488E0; 1 drivers
v01245E08_0 .alias "d_i_instr", 31 0, v012489E8_0;
v01245D58_0 .net "d_i_opcode", 5 0, L_01248308; 1 drivers
v01245F10_0 .var "d_o_addr_rd", 4 0;
v01245BF8_0 .var "d_o_addr_rs", 4 0;
v01245E60_0 .var "d_o_addr_rt", 4 0;
v01245F68_0 .var "d_o_ce", 0 0;
v01245AF0_0 .var "d_o_funct", 5 0;
v01245EB8_0 .var "d_o_imm", 15 0;
v01246018_0 .var "d_o_opcode", 5 0;
v01246228_0 .alias "d_rst", 0 0, v012483B8_0;
v012459E8_0 .net "funct_add", 0 0, L_0124B7F0; 1 drivers
v01246070_0 .net "funct_and", 0 0, L_0124B378; 1 drivers
v012460C8_0 .net "funct_or", 0 0, L_0124B0B8; 1 drivers
v01246120_0 .net "funct_sub", 0 0, L_0124B4D8; 1 drivers
v01245A98_0 .net "funct_xor", 0 0, L_0124B798; 1 drivers
v01246388_0 .net "op_addi", 0 0, L_01248F10; 1 drivers
v01246178_0 .net "op_addiu", 0 0, L_01248DB0; 1 drivers
v012461D0_0 .net "op_andi", 0 0, L_01248C50; 1 drivers
v01246280_0 .net "op_branch", 0 0, L_01248FC0; 1 drivers
v012463E0_0 .net "op_load", 0 0, L_01248258; 1 drivers
v01245A40_0 .net "op_ori", 0 0, L_0124BB08; 1 drivers
v01246438_0 .net "op_rtype", 0 0, L_01248360; 1 drivers
v01246800_0 .net "op_slti", 0 0, L_01248E60; 1 drivers
v012467A8_0 .net "op_sltiu", 0 0, L_01249018; 1 drivers
v012465F0_0 .net "op_store", 0 0, L_01248CA8; 1 drivers
v01246598_0 .net "op_xori", 0 0, L_0124BA58; 1 drivers
v01246750_0 .net "temp_instr", 31 0, L_0124C728; 1 drivers
L_01248308 .part L_0124C728, 26, 6;
L_012488E0 .part L_0124C728, 0, 6;
L_01248200 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248360 .cmp/eq 7, L_01248200, C4<0000000>;
L_01248BF8 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248258 .cmp/eq 7, L_01248BF8, C4<0000001>;
L_01248410 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248CA8 .cmp/eq 7, L_01248410, C4<0000010>;
L_01248D00 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248FC0 .cmp/eq 7, L_01248D00, C4<0000011>;
L_01248EB8 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248F10 .cmp/eq 7, L_01248EB8, C4<0000100>;
L_01248D58 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248DB0 .cmp/eq 7, L_01248D58, C4<0000101>;
L_01248E08 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248E60 .cmp/eq 7, L_01248E08, C4<0000110>;
L_01248F68 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01249018 .cmp/eq 7, L_01248F68, C4<0000111>;
L_01249070 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_01248C50 .cmp/eq 7, L_01249070, C4<0001000>;
L_0124B110 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_0124BB08 .cmp/eq 7, L_0124B110, C4<0001001>;
L_0124B740 .concat [ 6 1 0 0], L_01248308, C4<0>;
L_0124BA58 .cmp/eq 7, L_0124B740, C4<0001010>;
L_0124B7F0 .cmp/eq 6, L_012488E0, C4<100000>;
L_0124B4D8 .cmp/eq 6, L_012488E0, C4<100001>;
L_0124B378 .cmp/eq 6, L_012488E0, C4<100010>;
L_0124B0B8 .cmp/eq 6, L_012488E0, C4<100011>;
L_0124B798 .cmp/eq 6, L_012488E0, C4<100100>;
S_012022C8 .scope module, "r" "register" 7 54, 9 3, S_01203010;
 .timescale 0 0;
P_011E5474 .param/l "AWIDTH" 9 5, +C4<0101>;
P_011E5488 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_0124C958 .functor BUFZ 32, L_0124B5E0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0124CB18 .functor BUFZ 32, L_0124B530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v012457F8_0 .net *"_s0", 31 0, L_0124B5E0; 1 drivers
v012454E0_0 .net *"_s4", 31 0, L_0124B530; 1 drivers
v01245538 .array "data_reg", 31 0, 31 0;
v01245698_0 .var/i "i", 31 0;
v01245590_0 .alias "r_addr_in", 4 0, v01246DB8_0;
v012458A8_0 .alias "r_addr_out1", 4 0, v01246858_0;
v012455E8_0 .alias "r_addr_out2", 4 0, v012468B0_0;
v012456F0_0 .alias "r_clk", 0 0, v01248AF0_0;
v01245850_0 .alias "r_data_in", 31 0, v012487D8_0;
v01245430_0 .alias "r_data_out1", 31 0, v012478B8_0;
v01245488_0 .alias "r_data_out2", 31 0, v01247440_0;
v01244D50_0 .alias "r_rst", 0 0, v012483B8_0;
v012451C8_0 .alias "r_wr_en", 0 0, v01248518_0;
L_0124B5E0 .array/port v01245538, v01245BF8_0;
L_0124B530 .array/port v01245538, v01245E60_0;
S_01202C58 .scope module, "es" "execute" 4 80, 10 6, S_01202E78;
 .timescale 0 0;
P_011E52B4 .param/l "DWIDTH" 10 7, +C4<0100000>;
P_011E52C8 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
v012440B8_0 .net *"_s1", 0 0, L_0124B848; 1 drivers
v01243928_0 .net *"_s2", 15 0, L_0124B9A8; 1 drivers
v012443D0_0 .var "alu_control", 3 0;
v01243980_0 .net "alu_value", 31 0, v01244270_0; 1 drivers
v012447F0_0 .net "done", 0 0, v01243B38_0; 1 drivers
v012444D8_0 .alias "es_clk", 0 0, v01248AF0_0;
v012446E8_0 .alias "es_i_alu_funct", 5 0, v012475F8_0;
v01244740_0 .alias "es_i_alu_op", 5 0, v01248830_0;
v01244480_0 .alias "es_i_alu_src", 0 0, v01248678_0;
v012445E0_0 .alias "es_i_ce", 0 0, v012475A0_0;
v01244530_0 .alias "es_i_data_rs", 31 0, v012478B8_0;
v01244690_0 .alias "es_i_data_rt", 31 0, v01247440_0;
v01244588_0 .alias "es_i_imm", 15 0, v01247650_0;
v01244638_0 .net "es_imm", 31 0, L_0124B3D0; 1 drivers
v01244848_0 .var "es_o_alu_value", 31 0;
v01244798_0 .var "es_o_ce", 0 0;
v012448A0_0 .net "es_o_data_2", 31 0, L_0124B1C0; 1 drivers
v01244428_0 .var "es_o_funct", 5 0;
v01245748_0 .var "es_o_opcode", 5 0;
v012457A0_0 .var "es_o_zero", 0 0;
v01245640_0 .alias "es_rst", 0 0, v012483B8_0;
E_0120B9F0 .event edge, v01200E78_0, v012446E8_0;
L_0124B848 .part v01245EB8_0, 15, 1;
LS_0124B9A8_0_0 .concat [ 1 1 1 1], L_0124B848, L_0124B848, L_0124B848, L_0124B848;
LS_0124B9A8_0_4 .concat [ 1 1 1 1], L_0124B848, L_0124B848, L_0124B848, L_0124B848;
LS_0124B9A8_0_8 .concat [ 1 1 1 1], L_0124B848, L_0124B848, L_0124B848, L_0124B848;
LS_0124B9A8_0_12 .concat [ 1 1 1 1], L_0124B848, L_0124B848, L_0124B848, L_0124B848;
L_0124B9A8 .concat [ 4 4 4 4], LS_0124B9A8_0_0, LS_0124B9A8_0_4, LS_0124B9A8_0_8, LS_0124B9A8_0_12;
L_0124B3D0 .concat [ 16 16 0 0], v01245EB8_0, L_0124B9A8;
L_0124B1C0 .functor MUXZ 32, L_0124CB18, L_0124B3D0, v01200ED0_0, C4<>;
S_01202CE0 .scope module, "a" "alu" 10 84, 11 4, S_01202C58;
 .timescale 0 0;
P_0120BAF4 .param/l "DWIDTH" 11 5, +C4<0100000>;
v01243370_0 .net *"_s0", 4 0, L_0124B8A0; 1 drivers
v012429D0_0 .net *"_s100", 5 0, C4<001100>; 1 drivers
v01242C38_0 .net *"_s104", 5 0, L_0124BF80; 1 drivers
v01242920_0 .net *"_s107", 1 0, C4<00>; 1 drivers
v01242B30_0 .net *"_s108", 5 0, C4<001101>; 1 drivers
v012432C0_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v01242D40_0 .net *"_s112", 5 0, L_0124BD70; 1 drivers
v01243318_0 .net *"_s115", 1 0, C4<00>; 1 drivers
v01242A28_0 .net *"_s116", 5 0, C4<001110>; 1 drivers
v01242AD8_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v01242FA8_0 .net *"_s16", 4 0, L_0124B638; 1 drivers
v01243000_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v01243058_0 .net *"_s20", 4 0, C4<00010>; 1 drivers
v012430B0_0 .net *"_s24", 4 0, L_0124B060; 1 drivers
v01242D98_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v01242BE0_0 .net *"_s28", 4 0, C4<00011>; 1 drivers
v01242DF0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v01243160_0 .net *"_s32", 4 0, L_0124B270; 1 drivers
v01243108_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v01243210_0 .net *"_s36", 4 0, C4<00100>; 1 drivers
v012431B8_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v01243268_0 .net *"_s40", 4 0, L_0124B480; 1 drivers
v012433C8_0 .net *"_s43", 0 0, C4<0>; 1 drivers
v01243688_0 .net *"_s44", 4 0, C4<00101>; 1 drivers
v01243790_0 .net *"_s48", 4 0, L_0124B690; 1 drivers
v012434D0_0 .net *"_s51", 0 0, C4<0>; 1 drivers
v01243528_0 .net *"_s52", 4 0, C4<00110>; 1 drivers
v01243580_0 .net *"_s56", 4 0, L_0124B8F8; 1 drivers
v012436E0_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v01243898_0 .net *"_s60", 4 0, C4<00111>; 1 drivers
v012437E8_0 .net *"_s64", 5 0, L_0124C348; 1 drivers
v01243738_0 .net *"_s67", 1 0, C4<00>; 1 drivers
v012435D8_0 .net *"_s68", 5 0, C4<001000>; 1 drivers
v01243840_0 .net *"_s72", 5 0, L_0124BBB8; 1 drivers
v01243420_0 .net *"_s75", 1 0, C4<00>; 1 drivers
v01243478_0 .net *"_s76", 5 0, C4<001001>; 1 drivers
v01243630_0 .net *"_s8", 4 0, L_0124B320; 1 drivers
v01243AE0_0 .net *"_s80", 5 0, L_0124BC68; 1 drivers
v01244168_0 .net *"_s83", 1 0, C4<00>; 1 drivers
v01243BE8_0 .net *"_s84", 5 0, C4<001010>; 1 drivers
v01243A88_0 .net *"_s88", 5 0, L_0124BDC8; 1 drivers
v01243A30_0 .net *"_s91", 1 0, C4<00>; 1 drivers
v01244110_0 .net *"_s92", 5 0, C4<001011>; 1 drivers
v01243CF0_0 .net *"_s96", 5 0, L_0124C3F8; 1 drivers
v01243C98_0 .net *"_s99", 1 0, C4<00>; 1 drivers
v01243C40_0 .alias "a_i_data_rs", 31 0, v012478B8_0;
v01243EA8_0 .alias "a_i_data_rt", 31 0, v012448A0_0;
v012441C0_0 .net "a_i_funct", 3 0, v012443D0_0; 1 drivers
v01244270_0 .var "alu_value", 31 0;
v01243B38_0 .var "done", 0 0;
v01244008_0 .net "funct_add", 0 0, L_0124BA00; 1 drivers
v01243D48_0 .net "funct_addu", 0 0, L_0124C2F0; 1 drivers
v01244218_0 .net "funct_and", 0 0, L_0124B218; 1 drivers
v01243DA0_0 .net "funct_eq", 0 0, L_0124BC10; 1 drivers
v01243DF8_0 .net "funct_ge", 0 0, L_0124BE20; 1 drivers
v01243E50_0 .net "funct_geu", 0 0, L_0124BCC0; 1 drivers
v012442C8_0 .net "funct_neq", 0 0, L_0124C298; 1 drivers
v01243B90_0 .net "funct_or", 0 0, L_0124BAB0; 1 drivers
v01244320_0 .net "funct_sll", 0 0, L_0124B950; 1 drivers
v01243F00_0 .net "funct_slt", 0 0, L_0124B588; 1 drivers
v01244378_0 .net "funct_sltu", 0 0, L_0124B6E8; 1 drivers
v01243F58_0 .net "funct_sra", 0 0, L_0124BB60; 1 drivers
v01243FB0_0 .net "funct_srl", 0 0, L_0124C240; 1 drivers
v012439D8_0 .net "funct_sub", 0 0, L_0124B2C8; 1 drivers
v01244060_0 .net "funct_xor", 0 0, L_0124B428; 1 drivers
E_0120B9B0/0 .event edge, v01244008_0, v01243C40_0, v01243EA8_0, v01243D48_0;
E_0120B9B0/1 .event edge, v012439D8_0, v01244218_0, v01243B90_0, v01244060_0;
E_0120B9B0/2 .event edge, v01243F00_0, v01244378_0, v01244320_0, v01243FB0_0;
E_0120B9B0/3 .event edge, v01243F58_0, v01243DA0_0, v012442C8_0, v01243DF8_0;
E_0120B9B0/4 .event edge, v01243E50_0;
E_0120B9B0 .event/or E_0120B9B0/0, E_0120B9B0/1, E_0120B9B0/2, E_0120B9B0/3, E_0120B9B0/4;
L_0124B8A0 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124BA00 .cmp/eq 5, L_0124B8A0, C4<00000>;
L_0124B320 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124B2C8 .cmp/eq 5, L_0124B320, C4<00001>;
L_0124B638 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124B218 .cmp/eq 5, L_0124B638, C4<00010>;
L_0124B060 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124BAB0 .cmp/eq 5, L_0124B060, C4<00011>;
L_0124B270 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124B428 .cmp/eq 5, L_0124B270, C4<00100>;
L_0124B480 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124B588 .cmp/eq 5, L_0124B480, C4<00101>;
L_0124B690 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124B6E8 .cmp/eq 5, L_0124B690, C4<00110>;
L_0124B8F8 .concat [ 4 1 0 0], v012443D0_0, C4<0>;
L_0124B950 .cmp/eq 5, L_0124B8F8, C4<00111>;
L_0124C348 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124C240 .cmp/eq 6, L_0124C348, C4<001000>;
L_0124BBB8 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124BB60 .cmp/eq 6, L_0124BBB8, C4<001001>;
L_0124BC68 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124BC10 .cmp/eq 6, L_0124BC68, C4<001010>;
L_0124BDC8 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124C298 .cmp/eq 6, L_0124BDC8, C4<001011>;
L_0124C3F8 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124BE20 .cmp/eq 6, L_0124C3F8, C4<001100>;
L_0124BF80 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124BCC0 .cmp/eq 6, L_0124BF80, C4<001101>;
L_0124BD70 .concat [ 4 2 0 0], v012443D0_0, C4<00>;
L_0124C2F0 .cmp/eq 6, L_0124BD70, C4<001110>;
S_01202BD0 .scope module, "m" "memory" 4 101, 12 4, S_01202E78;
 .timescale 0 0;
P_011E519C .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_011E51B0 .param/l "DWIDTH" 12 5, +C4<0100000>;
v012010E0_0 .alias "alu_value_addr", 31 0, v01247860_0;
v01242EF8 .array "data_mem", 31 0, 31 0;
v01242B88_0 .var/i "i", 31 0;
v01242C90_0 .alias "m_clk", 0 0, v01248AF0_0;
v01242EA0_0 .alias "m_i_ce", 0 0, v01247498_0;
v01242E48_0 .alias "m_i_store_data", 31 0, v01247440_0;
v01242A80_0 .var "m_o_load_data", 31 0;
v01242F50_0 .alias "m_rd_en", 0 0, v01248990_0;
v01242978_0 .alias "m_rst", 0 0, v012483B8_0;
v01242CE8_0 .alias "m_wr_en", 0 0, v01248888_0;
E_0120B990/0 .event negedge, v01242978_0;
E_0120B990/1 .event posedge, v01242C90_0;
E_0120B990 .event/or E_0120B990/0, E_0120B990/1;
S_01202790 .scope module, "c" "controller" 3 52, 13 5, S_01202B48;
 .timescale 0 0;
v01200ED0_0 .var "ALUSrc", 0 0;
v01200D70_0 .var "Branch", 0 0;
v01200DC8_0 .var "MemRead", 0 0;
v01200E20_0 .var "MemWrite", 0 0;
v01200FD8_0 .var "MemtoReg", 0 0;
v01201030_0 .var "RegDst", 0 0;
v01201088_0 .var "RegWrite", 0 0;
v01200E78_0 .alias "d_c_opcode", 5 0, v01248830_0;
E_0120B890 .event edge, v01200E78_0;
    .scope S_01201608;
T_1 ;
    %wait E_0120B990;
    %load/v 8, v01247288_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v01246A48, 1'sb0, 1'sb0;
    %ix/load 0, 32, 0;
    %assign/v0 v012469F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246FC8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01246E68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246E10_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v012471D8_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v012469F0_0;
    %load/av 8, v01246A48, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01246E68_0, 0, 8;
    %load/v 8, v012469F0_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01246FC8_0, 0, 9;
    %load/v 8, v012469F0_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v012469F0_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v012469F0_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v01246E10_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01246E10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246FC8_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01201A48;
T_2 ;
    %wait E_0120B990;
    %load/v 8, v01246F70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01246EC0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01246B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246BA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247338_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v012472E0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01246BA8_0, 0, 1;
    %load/v 8, v01247230_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v01246AA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01246EC0_0, 0, 8;
    %load/v 8, v01246AF8_0, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01246BA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247338_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01247338_0, 0, 0;
T_2.7 ;
T_2.4 ;
    %load/v 8, v01246B50_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v01246B50_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01247338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246BA8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01246EC0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01246B50_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01203098;
T_3 ;
    %wait E_0120B990;
    %load/v 8, v01246228_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v01245BF8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245E60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F10_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01246018_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01245AF0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v01245EB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01245F68_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v01245BA0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01245F68_0, 0, 1;
    %load/v 8, v01246438_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 5;
T_3.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245BF8_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.9;
T_3.8 ;
    %mov 8, 2, 5;
T_3.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245E60_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.10, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.11;
T_3.10 ;
    %mov 8, 2, 5;
T_3.11 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245F10_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v01246750_0, 6;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 6;
T_3.13 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v01246018_0, 0, 8;
    %load/v 8, v01246750_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v01245AF0_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v01245EB8_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v012463E0_0, 1;
    %load/v 9, v012465F0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.14, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.16, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.17;
T_3.16 ;
    %mov 8, 2, 5;
T_3.17 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245BF8_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.18, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.19;
T_3.18 ;
    %mov 8, 2, 5;
T_3.19 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245E60_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F10_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.20, 4;
    %load/x1p 8, v01246750_0, 6;
    %jmp T_3.21;
T_3.20 ;
    %mov 8, 2, 6;
T_3.21 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v01246018_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v01245AF0_0, 0, 0;
    %load/v 8, v01246750_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v01245EB8_0, 0, 8;
    %jmp T_3.15;
T_3.14 ;
    %load/v 8, v01246388_0, 1;
    %load/v 9, v01246178_0, 1;
    %or 8, 9, 1;
    %load/v 9, v01246800_0, 1;
    %or 8, 9, 1;
    %load/v 9, v012467A8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v012461D0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v01245A40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v01246598_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.22, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.24, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.25;
T_3.24 ;
    %mov 8, 2, 5;
T_3.25 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245BF8_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.26, 4;
    %load/x1p 8, v01246750_0, 5;
    %jmp T_3.27;
T_3.26 ;
    %mov 8, 2, 5;
T_3.27 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v01245E60_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F10_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.28, 4;
    %load/x1p 8, v01246750_0, 6;
    %jmp T_3.29;
T_3.28 ;
    %mov 8, 2, 6;
T_3.29 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v01246018_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v01245AF0_0, 0, 0;
    %load/v 8, v01246750_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v01245EB8_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %ix/load 0, 5, 0;
    %assign/v0 v01245BF8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245E60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F10_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01246018_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01245AF0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v01245EB8_0, 0, 0;
T_3.23 ;
T_3.15 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v01245BF8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245E60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F10_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01246018_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01245AF0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v01245EB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01245F68_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_012022C8;
T_4 ;
    %wait E_0120B990;
    %load/v 8, v01244D50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v01245698_0, 0, 32;
T_4.2 ;
    %load/v 8, v01245698_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v01245698_0, 32;
    %ix/getv/s 3, v01245698_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01245538, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01245698_0, 32;
    %set/v v01245698_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v012451C8_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v01245850_0, 32;
    %ix/getv 3, v01245590_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01245538, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_01202CE0;
T_5 ;
    %wait E_0120B9B0;
    %set/v v01244270_0, 0, 32;
    %set/v v01243B38_0, 0, 1;
    %load/v 8, v01244008_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %add 8, 40, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v01243D48_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %add 8, 40, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v012439D8_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %sub 8, 40, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v01244218_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %and 8, 40, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v01243B90_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %or 8, 40, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v01244060_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %xor 8, 40, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v01243F00_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v01244270_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v01244270_0, 0, 32;
T_5.15 ;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v01244378_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v01244270_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v01244270_0, 0, 32;
T_5.19 ;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v01244320_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v01243FB0_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v01243F58_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v01244270_0, 8, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v01243DA0_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v01244270_0, 9, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v012442C8_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v01243C40_0, 32;
    %load/v 40, v01243EA8_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v01244270_0, 9, 32;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v01243DF8_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v01243EA8_0, 32;
    %load/v 40, v01243C40_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v01244270_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v01244270_0, 0, 32;
T_5.39 ;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v01243E50_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v01243EA8_0, 32;
    %load/v 40, v01243C40_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v01244270_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v01244270_0, 0, 32;
T_5.43 ;
    %set/v v01243B38_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %set/v v01244270_0, 0, 32;
    %set/v v01243B38_0, 0, 1;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_01202C58;
T_6 ;
    %wait E_0120B9F0;
    %set/v v012443D0_0, 0, 4;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v012446E8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v012443D0_0, 0, 4;
    %jmp T_6.18;
T_6.2 ;
    %set/v v012443D0_0, 0, 4;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v01244740_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v012443D0_0, 0, 4;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v012443D0_0, 0, 4;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 4;
    %set/v v012443D0_0, 8, 4;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v01244740_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 4;
    %set/v v012443D0_0, 8, 4;
T_6.33 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_01202C58;
T_7 ;
    %wait E_0120B990;
    %load/v 8, v01245640_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01244848_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012457A0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01244428_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v01245748_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01244798_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v012445E0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v01243980_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01244848_0, 0, 8;
    %load/v 8, v01244740_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v01245748_0, 0, 8;
    %load/v 8, v012446E8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v01244428_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01244798_0, 0, 1;
    %load/v 8, v01243980_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_7.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_7.6, 8;
T_7.4 ; End of true expr.
    %jmp/0  T_7.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_7.6;
T_7.5 ;
    %mov 9, 0, 1; Return false value
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012457A0_0, 0, 9;
    %load/v 8, v012447F0_0, 1;
    %jmp/0xz  T_7.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01244798_0, 0, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v01244848_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012457A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01244798_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01202BD0;
T_8 ;
    %wait E_0120B990;
    %load/v 8, v01242978_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v01242B88_0, 0, 32;
T_8.2 ;
    %load/v 8, v01242B88_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v01242B88_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01242EF8, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01242B88_0, 32;
    %set/v v01242B88_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v01242A80_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v01242EA0_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v01242CE8_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v01242E48_0, 32;
    %ix/getv 3, v012010E0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01242EF8, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v01242F50_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v012010E0_0;
    %load/av 8, v01242EF8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01242A80_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_01202790;
T_9 ;
    %wait E_0120B890;
    %set/v v01201030_0, 0, 1;
    %set/v v01200D70_0, 0, 1;
    %set/v v01200DC8_0, 0, 1;
    %set/v v01200FD8_0, 0, 1;
    %set/v v01200E20_0, 0, 1;
    %set/v v01200ED0_0, 0, 1;
    %set/v v01201088_0, 0, 1;
    %load/v 8, v01200E78_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.9, 6;
    %set/v v01201030_0, 0, 1;
    %set/v v01200D70_0, 0, 1;
    %set/v v01200DC8_0, 0, 1;
    %set/v v01200FD8_0, 0, 1;
    %set/v v01200E20_0, 0, 1;
    %set/v v01200ED0_0, 0, 1;
    %set/v v01201088_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %set/v v01201030_0, 1, 1;
    %set/v v01200ED0_0, 0, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.1 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.2 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.3 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.4 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.5 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.6 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.7 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.8 ;
    %set/v v01201030_0, 0, 1;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01200DC8_0, 1, 1;
    %set/v v01200FD8_0, 1, 1;
    %set/v v01201088_0, 1, 1;
    %jmp T_9.11;
T_9.9 ;
    %set/v v01200ED0_0, 1, 1;
    %set/v v01200E20_0, 1, 1;
    %jmp T_9.11;
T_9.11 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_01202AC0;
T_10 ;
    %set/v v012481A8_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_01202AC0;
T_11 ;
    %delay 5, 0;
    %load/v 8, v012481A8_0, 1;
    %inv 8, 1;
    %set/v v012481A8_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_01202AC0;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_01202AC0;
    %end;
    .thread T_12;
    .scope S_01202AC0;
T_13 ;
    %movi 8, 2, 32;
    %set/v v01248150_0, 8, 32;
    %fork TD_tb.reset, S_01201CF0;
    %join;
    %wait E_0120B950;
    %set/v v012482B0_0, 1, 1;
    %delay 50, 0;
    %vpi_call 2 56 "$finish";
    %end;
    .thread T_13;
    .scope S_01202AC0;
T_14 ;
    %vpi_call 2 60 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v01248BA0_0, v012487D8_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
