Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'Ram_Tape'...
Applying external generics to 'Ram_Tape'...
Delivering associated files for 'Ram_Tape'...
Delivering EJava files for 'Ram_Tape'...
Generating implementation netlist for 'Ram_Tape'...
INFO:sim - Pre-processing HDL files for 'Ram_Tape'...
Running synthesis for 'Ram_Tape'
Running ngcbuild...
Writing VEO instantiation template for 'Ram_Tape'...
Writing Verilog behavioral simulation model for 'Ram_Tape'...
WARNING:sim - Overwriting existing file
   /home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape/doc/blk_mem_ge
   n_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'Ram_Tape'...
Generating ISE project...
XCO file found: Ram_Tape.xco
XMDF file found: Ram_Tape_xmdf.tcl
Adding /home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.asy -view
all -origin_type imported
Adding /home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.ngc -view
all -origin_type created
Checking file
"/home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.ngc" for project
device match ...
File "/home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.ngc" device
information matches project device.
Adding /home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/avlixa/FPGA/ZXDOS/zx80yunoV2/ipcore_dir/tmp/_cg/Ram_Tape.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Ram_Tape"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
