#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcf1b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcf1d10 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xcf25f0 .functor NOT 1, L_0xd2f4c0, C4<0>, C4<0>, C4<0>;
L_0xd2f1d0 .functor XOR 1, L_0xd2f000, L_0xd2f130, C4<0>, C4<0>;
L_0xd2f3b0 .functor XOR 1, L_0xd2f1d0, L_0xd2f2e0, C4<0>, C4<0>;
v0xd1d5a0_0 .net *"_ivl_10", 0 0, L_0xd2f2e0;  1 drivers
v0xd1d6a0_0 .net *"_ivl_12", 0 0, L_0xd2f3b0;  1 drivers
v0xd1d780_0 .net *"_ivl_2", 0 0, L_0xd2ef60;  1 drivers
v0xd1d840_0 .net *"_ivl_4", 0 0, L_0xd2f000;  1 drivers
v0xd1d920_0 .net *"_ivl_6", 0 0, L_0xd2f130;  1 drivers
v0xd1da50_0 .net *"_ivl_8", 0 0, L_0xd2f1d0;  1 drivers
v0xd1db30_0 .var "clk", 0 0;
v0xd1dbd0_0 .net "reset", 0 0, v0xd1c850_0;  1 drivers
v0xd1dc70_0 .net "shift_ena_dut", 0 0, v0xd1d130_0;  1 drivers
v0xd1dd10_0 .net "shift_ena_ref", 0 0, L_0xd2ee00;  1 drivers
v0xd1ddb0_0 .var/2u "stats1", 159 0;
v0xd1de50_0 .var/2u "strobe", 0 0;
v0xd1df10_0 .net "tb_match", 0 0, L_0xd2f4c0;  1 drivers
v0xd1dfd0_0 .net "tb_mismatch", 0 0, L_0xcf25f0;  1 drivers
E_0xced210/0 .event negedge, v0xd1c0f0_0;
E_0xced210/1 .event posedge, v0xd1c0f0_0;
E_0xced210 .event/or E_0xced210/0, E_0xced210/1;
L_0xd2ef60 .concat [ 1 0 0 0], L_0xd2ee00;
L_0xd2f000 .concat [ 1 0 0 0], L_0xd2ee00;
L_0xd2f130 .concat [ 1 0 0 0], v0xd1d130_0;
L_0xd2f2e0 .concat [ 1 0 0 0], L_0xd2ee00;
L_0xd2f4c0 .cmp/eeq 1, L_0xd2ef60, L_0xd2f3b0;
S_0xcf1ea0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xcf1d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xcbfa40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xcbfa80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0xcbfac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0xcbfb00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0xcbfb40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0xce62b0 .functor OR 1, L_0xd2e280, L_0xd2e530, C4<0>, C4<0>;
L_0xd2ea30 .functor OR 1, L_0xce62b0, L_0xd2e8b0, C4<0>, C4<0>;
L_0xd2ee00 .functor OR 1, L_0xd2ea30, L_0xd2ec70, C4<0>, C4<0>;
v0xce1bd0_0 .net *"_ivl_0", 31 0, L_0xd1e110;  1 drivers
L_0x7f2ebb0720a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xce3a60_0 .net *"_ivl_11", 28 0, L_0x7f2ebb0720a8;  1 drivers
L_0x7f2ebb0720f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd1b350_0 .net/2u *"_ivl_12", 31 0, L_0x7f2ebb0720f0;  1 drivers
v0xd1b440_0 .net *"_ivl_14", 0 0, L_0xd2e530;  1 drivers
v0xd1b500_0 .net *"_ivl_17", 0 0, L_0xce62b0;  1 drivers
v0xd1b610_0 .net *"_ivl_18", 31 0, L_0xd2e770;  1 drivers
L_0x7f2ebb072138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd1b6f0_0 .net *"_ivl_21", 28 0, L_0x7f2ebb072138;  1 drivers
L_0x7f2ebb072180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xd1b7d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f2ebb072180;  1 drivers
v0xd1b8b0_0 .net *"_ivl_24", 0 0, L_0xd2e8b0;  1 drivers
v0xd1b970_0 .net *"_ivl_27", 0 0, L_0xd2ea30;  1 drivers
v0xd1ba30_0 .net *"_ivl_28", 31 0, L_0xd2eb40;  1 drivers
L_0x7f2ebb072018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd1bb10_0 .net *"_ivl_3", 28 0, L_0x7f2ebb072018;  1 drivers
L_0x7f2ebb0721c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd1bbf0_0 .net *"_ivl_31", 28 0, L_0x7f2ebb0721c8;  1 drivers
L_0x7f2ebb072210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd1bcd0_0 .net/2u *"_ivl_32", 31 0, L_0x7f2ebb072210;  1 drivers
v0xd1bdb0_0 .net *"_ivl_34", 0 0, L_0xd2ec70;  1 drivers
L_0x7f2ebb072060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd1be70_0 .net/2u *"_ivl_4", 31 0, L_0x7f2ebb072060;  1 drivers
v0xd1bf50_0 .net *"_ivl_6", 0 0, L_0xd2e280;  1 drivers
v0xd1c010_0 .net *"_ivl_8", 31 0, L_0xd2e3f0;  1 drivers
v0xd1c0f0_0 .net "clk", 0 0, v0xd1db30_0;  1 drivers
v0xd1c1b0_0 .var "next", 2 0;
v0xd1c290_0 .net "reset", 0 0, v0xd1c850_0;  alias, 1 drivers
v0xd1c350_0 .net "shift_ena", 0 0, L_0xd2ee00;  alias, 1 drivers
v0xd1c410_0 .var "state", 2 0;
E_0xced460 .event posedge, v0xd1c0f0_0;
E_0xcedf70 .event anyedge, v0xd1c410_0;
L_0xd1e110 .concat [ 3 29 0 0], v0xd1c410_0, L_0x7f2ebb072018;
L_0xd2e280 .cmp/eq 32, L_0xd1e110, L_0x7f2ebb072060;
L_0xd2e3f0 .concat [ 3 29 0 0], v0xd1c410_0, L_0x7f2ebb0720a8;
L_0xd2e530 .cmp/eq 32, L_0xd2e3f0, L_0x7f2ebb0720f0;
L_0xd2e770 .concat [ 3 29 0 0], v0xd1c410_0, L_0x7f2ebb072138;
L_0xd2e8b0 .cmp/eq 32, L_0xd2e770, L_0x7f2ebb072180;
L_0xd2eb40 .concat [ 3 29 0 0], v0xd1c410_0, L_0x7f2ebb0721c8;
L_0xd2ec70 .cmp/eq 32, L_0xd2eb40, L_0x7f2ebb072210;
S_0xd1c570 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0xcf1d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xd1c790_0 .net "clk", 0 0, v0xd1db30_0;  alias, 1 drivers
v0xd1c850_0 .var "reset", 0 0;
E_0xcd49f0 .event negedge, v0xd1c0f0_0;
S_0xd1c940 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0xcf1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xd1cb50 .param/l "DONE" 1 4 12, C4<10>;
P_0xd1cb90 .param/l "IDLE" 1 4 10, C4<00>;
P_0xd1cbd0 .param/l "SHIFT" 1 4 11, C4<01>;
v0xd1cd90_0 .net "clk", 0 0, v0xd1db30_0;  alias, 1 drivers
v0xd1cea0_0 .var "counter", 2 0;
v0xd1cf80_0 .var "next_state", 1 0;
v0xd1d040_0 .net "reset", 0 0, v0xd1c850_0;  alias, 1 drivers
v0xd1d130_0 .var "shift_ena", 0 0;
v0xd1d240_0 .var "state", 1 0;
E_0xcfc870 .event anyedge, v0xd1d240_0, v0xd1c290_0, v0xd1cea0_0;
S_0xd1d3a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0xcf1d10;
 .timescale -12 -12;
E_0xcfcb90 .event anyedge, v0xd1de50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd1de50_0;
    %nor/r;
    %assign/vec4 v0xd1de50_0, 0;
    %wait E_0xcfcb90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd1c570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcd49f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xd1c850_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xcf1ea0;
T_2 ;
Ewait_0 .event/or E_0xcedf70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd1c410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd1c1b0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd1c1b0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd1c1b0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd1c1b0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd1c1b0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xcf1ea0;
T_3 ;
    %wait E_0xced460;
    %load/vec4 v0xd1c290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd1c410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xd1c1b0_0;
    %assign/vec4 v0xd1c410_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd1c940;
T_4 ;
    %wait E_0xced460;
    %load/vec4 v0xd1d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd1d240_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xd1cf80_0;
    %assign/vec4 v0xd1d240_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd1c940;
T_5 ;
    %wait E_0xcfc870;
    %load/vec4 v0xd1d240_0;
    %store/vec4 v0xd1cf80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1d130_0, 0, 1;
    %load/vec4 v0xd1d240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1d130_0, 0, 1;
    %load/vec4 v0xd1d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd1cf80_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd1cf80_0, 0, 2;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd1d130_0, 0, 1;
    %load/vec4 v0xd1cea0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd1cf80_0, 0, 2;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd1cf80_0, 0, 2;
T_5.7 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1d130_0, 0, 1;
    %load/vec4 v0xd1d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd1cf80_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd1cf80_0, 0, 2;
T_5.9 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xd1c940;
T_6 ;
    %wait E_0xced460;
    %load/vec4 v0xd1d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd1cea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd1d240_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xd1cea0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xd1cea0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd1cea0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xcf1d10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1db30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1de50_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xcf1d10;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xd1db30_0;
    %inv;
    %store/vec4 v0xd1db30_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xcf1d10;
T_9 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd1c790_0, v0xd1dfd0_0, v0xd1db30_0, v0xd1dbd0_0, v0xd1dd10_0, v0xd1dc70_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xcf1d10;
T_10 ;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xcf1d10;
T_11 ;
    %wait E_0xced210;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1ddb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1ddb0_0, 4, 32;
    %load/vec4 v0xd1df10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1ddb0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1ddb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1ddb0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xd1dd10_0;
    %load/vec4 v0xd1dd10_0;
    %load/vec4 v0xd1dc70_0;
    %xor;
    %load/vec4 v0xd1dd10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1ddb0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xd1ddb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1ddb0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/review2015_fsmshift/iter0/response48/top_module.sv";
