

================================================================
== Vitis HLS Report for 'radix_sort_oct_batch_32_1_Pipeline_initialization'
================================================================
* Date:           Tue Apr 25 13:58:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.099 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- initialization  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      105|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      148|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      296|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U3266  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  43|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_229_p2      |         +|   0|  0|  25|          18|           1|
    |add_ln21_fu_280_p2      |         +|   0|  0|  26|          19|          18|
    |bucket_sizes_fu_317_p2  |         +|   0|  0|  39|          32|           1|
    |icmp_ln20_fu_223_p2     |      icmp|   0|  0|  13|          18|          18|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 105|          88|          40|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_39    |   9|          2|   18|         36|
    |bucket_sizes_2717_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2718_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2719_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2720_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2721_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2722_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2723_out_o  |  14|          3|   32|         96|
    |bucket_sizes_2724_out_o  |  14|          3|   32|         96|
    |j_fu_88                  |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 148|         32|  294|        844|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_39_reg_378             |  18|   0|   18|          0|
    |j_fu_88                  |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  radix_sort_oct_batch.32.1_Pipeline_initialization|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  radix_sort_oct_batch.32.1_Pipeline_initialization|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  radix_sort_oct_batch.32.1_Pipeline_initialization|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  radix_sort_oct_batch.32.1_Pipeline_initialization|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  radix_sort_oct_batch.32.1_Pipeline_initialization|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  radix_sort_oct_batch.32.1_Pipeline_initialization|  return value|
|bucket_sizes_2708_reload        |   in|   32|     ap_none|                           bucket_sizes_2708_reload|        scalar|
|bucket_sizes_2707_reload        |   in|   32|     ap_none|                           bucket_sizes_2707_reload|        scalar|
|bucket_sizes_2706_reload        |   in|   32|     ap_none|                           bucket_sizes_2706_reload|        scalar|
|bucket_sizes_2705_reload        |   in|   32|     ap_none|                           bucket_sizes_2705_reload|        scalar|
|bucket_sizes_2704_reload        |   in|   32|     ap_none|                           bucket_sizes_2704_reload|        scalar|
|bucket_sizes_2703_reload        |   in|   32|     ap_none|                           bucket_sizes_2703_reload|        scalar|
|bucket_sizes_2702_reload        |   in|   32|     ap_none|                           bucket_sizes_2702_reload|        scalar|
|bucket_sizes_reload             |   in|   32|     ap_none|                                bucket_sizes_reload|        scalar|
|bucket_address0                 |  out|   19|   ap_memory|                                             bucket|         array|
|bucket_ce0                      |  out|    1|   ap_memory|                                             bucket|         array|
|bucket_we0                      |  out|    1|   ap_memory|                                             bucket|         array|
|bucket_d0                       |  out|   32|   ap_memory|                                             bucket|         array|
|input_31_address0               |  out|   18|   ap_memory|                                           input_31|         array|
|input_31_ce0                    |  out|    1|   ap_memory|                                           input_31|         array|
|input_31_q0                     |   in|   32|   ap_memory|                                           input_31|         array|
|bucket_sizes_2724_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2724_out|       pointer|
|bucket_sizes_2724_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2724_out|       pointer|
|bucket_sizes_2724_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2724_out|       pointer|
|bucket_sizes_2723_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2723_out|       pointer|
|bucket_sizes_2723_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2723_out|       pointer|
|bucket_sizes_2723_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2723_out|       pointer|
|bucket_sizes_2722_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2722_out|       pointer|
|bucket_sizes_2722_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2722_out|       pointer|
|bucket_sizes_2722_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2722_out|       pointer|
|bucket_sizes_2721_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2721_out|       pointer|
|bucket_sizes_2721_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2721_out|       pointer|
|bucket_sizes_2721_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2721_out|       pointer|
|bucket_sizes_2720_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2720_out|       pointer|
|bucket_sizes_2720_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2720_out|       pointer|
|bucket_sizes_2720_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2720_out|       pointer|
|bucket_sizes_2719_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2719_out|       pointer|
|bucket_sizes_2719_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2719_out|       pointer|
|bucket_sizes_2719_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2719_out|       pointer|
|bucket_sizes_2718_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2718_out|       pointer|
|bucket_sizes_2718_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2718_out|       pointer|
|bucket_sizes_2718_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2718_out|       pointer|
|bucket_sizes_2717_out_i         |   in|   32|     ap_ovld|                              bucket_sizes_2717_out|       pointer|
|bucket_sizes_2717_out_o         |  out|   32|     ap_ovld|                              bucket_sizes_2717_out|       pointer|
|bucket_sizes_2717_out_o_ap_vld  |  out|    1|     ap_ovld|                              bucket_sizes_2717_out|       pointer|
+--------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_31, void @empty_70, i32 0, i32 0, void @empty_54, i32 4294967295, i32 0, void @empty_54, void @empty_54, void @empty_54, i32 0, i32 0, i32 0, i32 0, void @empty_54, void @empty_54, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bucket_sizes_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_reload"   --->   Operation 7 'read' 'bucket_sizes_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bucket_sizes_2702_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2702_reload"   --->   Operation 8 'read' 'bucket_sizes_2702_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bucket_sizes_2703_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2703_reload"   --->   Operation 9 'read' 'bucket_sizes_2703_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bucket_sizes_2704_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2704_reload"   --->   Operation 10 'read' 'bucket_sizes_2704_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_sizes_2705_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2705_reload"   --->   Operation 11 'read' 'bucket_sizes_2705_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_sizes_2706_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2706_reload"   --->   Operation 12 'read' 'bucket_sizes_2706_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_sizes_2707_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2707_reload"   --->   Operation 13 'read' 'bucket_sizes_2707_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_sizes_2708_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_2708_reload"   --->   Operation 14 'read' 'bucket_sizes_2708_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2708_reload_read, i32 %bucket_sizes_2724_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2707_reload_read, i32 %bucket_sizes_2723_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2706_reload_read, i32 %bucket_sizes_2722_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2705_reload_read, i32 %bucket_sizes_2721_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2704_reload_read, i32 %bucket_sizes_2720_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2703_reload_read, i32 %bucket_sizes_2719_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_2702_reload_read, i32 %bucket_sizes_2718_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_reload_read, i32 %bucket_sizes_2717_out"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_39 = load i18 %j" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 25 'load' 'j_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%icmp_ln20 = icmp_eq  i18 %j_39, i18 156250" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 27 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln20 = add i18 %j_39, i18 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 29 'add' 'add_ln20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split.i, void %bucket_pointer_initialization.i.preheader.exitStub" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 30 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_cast_i = zext i18 %j_39" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 31 'zext' 'j_cast_i' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_31_addr = getelementptr i32 %input_31, i64 0, i64 %j_cast_i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 32 'getelementptr' 'input_31_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.24ns)   --->   "%input_31_load = load i18 %input_31_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 33 'load' 'input_31_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln20 = store i18 %add_ln20, i18 %j" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 34 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 35 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_sizes_2717_out_load = load i32 %bucket_sizes_2717_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 36 'load' 'bucket_sizes_2717_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bucket_sizes_2718_out_load = load i32 %bucket_sizes_2718_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 37 'load' 'bucket_sizes_2718_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bucket_sizes_2719_out_load = load i32 %bucket_sizes_2719_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 38 'load' 'bucket_sizes_2719_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bucket_sizes_2720_out_load = load i32 %bucket_sizes_2720_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 39 'load' 'bucket_sizes_2720_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bucket_sizes_2721_out_load = load i32 %bucket_sizes_2721_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 40 'load' 'bucket_sizes_2721_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bucket_sizes_2722_out_load = load i32 %bucket_sizes_2722_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 41 'load' 'bucket_sizes_2722_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_sizes_2723_out_load = load i32 %bucket_sizes_2723_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 42 'load' 'bucket_sizes_2723_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bucket_sizes_2724_out_load = load i32 %bucket_sizes_2724_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 43 'load' 'bucket_sizes_2724_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i18 %j_39" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 44 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln21 = add i19 %zext_ln21, i19 156250" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 45 'add' 'add_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln21_38 = zext i19 %add_ln21" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 46 'zext' 'zext_ln21_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln21_38" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 47 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [sort_seperate_bucket/multi_radix_oct_kmerge.c:12]   --->   Operation 48 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%input_31_load = load i18 %input_31_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 49 'load' 'input_31_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln21 = store i32 %input_31_load, i19 %bucket_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 50 'store' 'store_ln21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %input_31_load" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 51 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.58ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %bucket_sizes_2717_out_load, i32 %bucket_sizes_2718_out_load, i32 %bucket_sizes_2719_out_load, i32 %bucket_sizes_2720_out_load, i32 %bucket_sizes_2721_out_load, i32 %bucket_sizes_2722_out_load, i32 %bucket_sizes_2723_out_load, i32 %bucket_sizes_2724_out_load, i3 %trunc_ln23" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 52 'mux' 'tmp_i' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%bucket_sizes = add i32 %tmp_i, i32 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 53 'add' 'bucket_sizes' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.34ns)   --->   "%switch_ln23 = switch i3 %trunc_ln23, void %arrayidx11.case.7.i, i3 0, void %for.inc.split.i.arrayidx11.exit.i_crit_edge20, i3 1, void %arrayidx11.case.1.i, i3 2, void %arrayidx11.case.2.i, i3 3, void %arrayidx11.case.3.i, i3 4, void %arrayidx11.case.4.i, i3 5, void %arrayidx11.case.5.i, i3 6, void %for.inc.split.i.arrayidx11.exit.i_crit_edge" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 54 'switch' 'switch_ln23' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2723_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 55 'store' 'store_ln23' <Predicate = (trunc_ln23 == 6)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 56 'br' 'br_ln23' <Predicate = (trunc_ln23 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2722_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 57 'store' 'store_ln23' <Predicate = (trunc_ln23 == 5)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 58 'br' 'br_ln23' <Predicate = (trunc_ln23 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2721_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 59 'store' 'store_ln23' <Predicate = (trunc_ln23 == 4)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 60 'br' 'br_ln23' <Predicate = (trunc_ln23 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2720_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 61 'store' 'store_ln23' <Predicate = (trunc_ln23 == 3)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = (trunc_ln23 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2719_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 63 'store' 'store_ln23' <Predicate = (trunc_ln23 == 2)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 64 'br' 'br_ln23' <Predicate = (trunc_ln23 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2718_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 65 'store' 'store_ln23' <Predicate = (trunc_ln23 == 1)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 66 'br' 'br_ln23' <Predicate = (trunc_ln23 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2717_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 67 'store' 'store_ln23' <Predicate = (trunc_ln23 == 0)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 68 'br' 'br_ln23' <Predicate = (trunc_ln23 == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_2724_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 69 'store' 'store_ln23' <Predicate = (trunc_ln23 == 7)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 70 'br' 'br_ln23' <Predicate = (trunc_ln23 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket_sizes_2708_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_2707_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_2706_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_2705_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_2704_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_2703_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_2702_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_sizes_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bucket_sizes_2724_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2723_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2722_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2721_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2720_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2719_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2718_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bucket_sizes_2717_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                             (alloca           ) [ 010]
specinterface_ln0             (specinterface    ) [ 000]
bucket_sizes_reload_read      (read             ) [ 000]
bucket_sizes_2702_reload_read (read             ) [ 000]
bucket_sizes_2703_reload_read (read             ) [ 000]
bucket_sizes_2704_reload_read (read             ) [ 000]
bucket_sizes_2705_reload_read (read             ) [ 000]
bucket_sizes_2706_reload_read (read             ) [ 000]
bucket_sizes_2707_reload_read (read             ) [ 000]
bucket_sizes_2708_reload_read (read             ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
br_ln0                        (br               ) [ 000]
j_39                          (load             ) [ 011]
specpipeline_ln0              (specpipeline     ) [ 000]
icmp_ln20                     (icmp             ) [ 010]
empty                         (speclooptripcount) [ 000]
add_ln20                      (add              ) [ 000]
br_ln20                       (br               ) [ 000]
j_cast_i                      (zext             ) [ 000]
input_31_addr                 (getelementptr    ) [ 011]
store_ln20                    (store            ) [ 000]
br_ln20                       (br               ) [ 000]
bucket_sizes_2717_out_load    (load             ) [ 000]
bucket_sizes_2718_out_load    (load             ) [ 000]
bucket_sizes_2719_out_load    (load             ) [ 000]
bucket_sizes_2720_out_load    (load             ) [ 000]
bucket_sizes_2721_out_load    (load             ) [ 000]
bucket_sizes_2722_out_load    (load             ) [ 000]
bucket_sizes_2723_out_load    (load             ) [ 000]
bucket_sizes_2724_out_load    (load             ) [ 000]
zext_ln21                     (zext             ) [ 000]
add_ln21                      (add              ) [ 000]
zext_ln21_38                  (zext             ) [ 000]
bucket_addr                   (getelementptr    ) [ 000]
specloopname_ln12             (specloopname     ) [ 000]
input_31_load                 (load             ) [ 000]
store_ln21                    (store            ) [ 000]
trunc_ln23                    (trunc            ) [ 011]
tmp_i                         (mux              ) [ 000]
bucket_sizes                  (add              ) [ 000]
switch_ln23                   (switch           ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
store_ln23                    (store            ) [ 000]
br_ln23                       (br               ) [ 000]
ret_ln0                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket_sizes_2708_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2708_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bucket_sizes_2707_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2707_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_sizes_2706_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2706_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_sizes_2705_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2705_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bucket_sizes_2704_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2704_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bucket_sizes_2703_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2703_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bucket_sizes_2702_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2702_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bucket_sizes_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bucket">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_31">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bucket_sizes_2724_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2724_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bucket_sizes_2723_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2723_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bucket_sizes_2722_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2722_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bucket_sizes_2721_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2721_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bucket_sizes_2720_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2720_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bucket_sizes_2719_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2719_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bucket_sizes_2718_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2718_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bucket_sizes_2717_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_2717_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bucket_sizes_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bucket_sizes_2702_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2702_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bucket_sizes_2703_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2703_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bucket_sizes_2704_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2704_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bucket_sizes_2705_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2705_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bucket_sizes_2706_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2706_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bucket_sizes_2707_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2707_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bucket_sizes_2708_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bucket_sizes_2708_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_31_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="18" slack="0"/>
<pin id="144" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_31_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_31_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bucket_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="19" slack="0"/>
<pin id="157" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln21_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="18" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_39_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="0"/>
<pin id="222" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_39/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln20_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="18" slack="0"/>
<pin id="225" dir="0" index="1" bw="18" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln20_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_cast_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln20_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="bucket_sizes_2717_out_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2717_out_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="bucket_sizes_2718_out_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2718_out_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="bucket_sizes_2719_out_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2719_out_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bucket_sizes_2720_out_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2720_out_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bucket_sizes_2721_out_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2721_out_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bucket_sizes_2722_out_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2722_out_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bucket_sizes_2723_out_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2723_out_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bucket_sizes_2724_out_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_2724_out_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln21_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="1"/>
<pin id="279" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln21_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="18" slack="0"/>
<pin id="282" dir="0" index="1" bw="19" slack="0"/>
<pin id="283" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln21_38_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="19" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_38/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln23_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="0" index="3" bw="32" slack="0"/>
<pin id="300" dir="0" index="4" bw="32" slack="0"/>
<pin id="301" dir="0" index="5" bw="32" slack="0"/>
<pin id="302" dir="0" index="6" bw="32" slack="0"/>
<pin id="303" dir="0" index="7" bw="32" slack="0"/>
<pin id="304" dir="0" index="8" bw="32" slack="0"/>
<pin id="305" dir="0" index="9" bw="3" slack="0"/>
<pin id="306" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bucket_sizes_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bucket_sizes/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln23_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln23_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln23_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln23_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln23_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln23_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln23_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln23_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="18" slack="0"/>
<pin id="373" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="378" class="1005" name="j_39_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="1"/>
<pin id="380" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="j_39 "/>
</bind>
</comp>

<comp id="386" class="1005" name="input_31_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="1"/>
<pin id="388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_31_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="134" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="128" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="122" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="116" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="110" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="104" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="98" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="92" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="220" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="244"><net_src comp="229" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="294"><net_src comp="147" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="308"><net_src comp="245" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="309"><net_src comp="249" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="310"><net_src comp="253" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="257" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="312"><net_src comp="261" pin="1"/><net_sink comp="295" pin=5"/></net>

<net id="313"><net_src comp="265" pin="1"/><net_sink comp="295" pin=6"/></net>

<net id="314"><net_src comp="269" pin="1"/><net_sink comp="295" pin=7"/></net>

<net id="315"><net_src comp="273" pin="1"/><net_sink comp="295" pin=8"/></net>

<net id="316"><net_src comp="291" pin="1"/><net_sink comp="295" pin=9"/></net>

<net id="321"><net_src comp="295" pin="10"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="317" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="317" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="317" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="30" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="317" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="317" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="317" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="88" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="381"><net_src comp="220" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="389"><net_src comp="140" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket | {2 }
	Port: input_31 | {}
	Port: bucket_sizes_2724_out | {1 2 }
	Port: bucket_sizes_2723_out | {1 2 }
	Port: bucket_sizes_2722_out | {1 2 }
	Port: bucket_sizes_2721_out | {1 2 }
	Port: bucket_sizes_2720_out | {1 2 }
	Port: bucket_sizes_2719_out | {1 2 }
	Port: bucket_sizes_2718_out | {1 2 }
	Port: bucket_sizes_2717_out | {1 2 }
 - Input state : 
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2708_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2707_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2706_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2705_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2704_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2703_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2702_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_reload | {1 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : input_31 | {1 2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2724_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2723_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2722_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2721_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2720_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2719_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2718_out | {2 }
	Port: radix_sort_oct_batch.32.1_Pipeline_initialization : bucket_sizes_2717_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_39 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		j_cast_i : 2
		input_31_addr : 3
		input_31_load : 4
		store_ln20 : 3
	State 2
		add_ln21 : 1
		zext_ln21_38 : 2
		bucket_addr : 3
		store_ln21 : 4
		trunc_ln23 : 1
		tmp_i : 2
		bucket_sizes : 3
		switch_ln23 : 2
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              add_ln20_fu_229              |    0    |    25   |
|    add   |              add_ln21_fu_280              |    0    |    26   |
|          |            bucket_sizes_fu_317            |    0    |    39   |
|----------|-------------------------------------------|---------|---------|
|    mux   |                tmp_i_fu_295               |    0    |    43   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |              icmp_ln20_fu_223             |    0    |    13   |
|----------|-------------------------------------------|---------|---------|
|          |    bucket_sizes_reload_read_read_fu_92    |    0    |    0    |
|          |  bucket_sizes_2702_reload_read_read_fu_98 |    0    |    0    |
|          | bucket_sizes_2703_reload_read_read_fu_104 |    0    |    0    |
|   read   | bucket_sizes_2704_reload_read_read_fu_110 |    0    |    0    |
|          | bucket_sizes_2705_reload_read_read_fu_116 |    0    |    0    |
|          | bucket_sizes_2706_reload_read_read_fu_122 |    0    |    0    |
|          | bucket_sizes_2707_reload_read_read_fu_128 |    0    |    0    |
|          | bucket_sizes_2708_reload_read_read_fu_134 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |              j_cast_i_fu_235              |    0    |    0    |
|   zext   |              zext_ln21_fu_277             |    0    |    0    |
|          |            zext_ln21_38_fu_286            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |             trunc_ln23_fu_291             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   146   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|input_31_addr_reg_386|   18   |
|     j_39_reg_378    |   18   |
|      j_reg_371      |   18   |
+---------------------+--------+
|        Total        |   54   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   54   |   155  |
+-----------+--------+--------+--------+
