//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Fri Aug 17 16:12:19 EDT 2018
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// read_csr                       O    33
// read_csr_port2                 O    33
// mav_read_csr                   O    33
// read_misa                      O    28 const
// read_mstatus                   O    32
// read_sstatus                   O    32
// read_satp                      O    32 const
// csr_trap_actions               O    98
// RDY_csr_trap_actions           O     1 const
// csr_ret_actions                O    66
// RDY_csr_ret_actions            O     1 const
// read_csr_minstret              O    64 reg
// read_csr_mcycle                O    64 reg
// read_csr_mtime                 O    64 reg
// csr_counter_read_fault         O     1
// read_csr_mip                   O    12 reg
// RDY_external_interrupt_req     O     1 reg
// RDY_timer_interrupt_req        O     1 reg
// RDY_software_interrupt_req     O     1 reg
// interrupt_pending              O     5
// wfi_resume                     O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// read_csr_csr_addr              I    12
// read_csr_port2_csr_addr        I    12
// mav_read_csr_csr_addr          I    12
// write_csr_csr_addr             I    12
// write_csr_word                 I    32
// csr_trap_actions_from_priv     I     2
// csr_trap_actions_pc            I    32
// csr_trap_actions_interrupt     I     1
// csr_trap_actions_exc_code      I     4
// csr_trap_actions_xtval         I    32
// csr_ret_actions_from_priv      I     2
// csr_counter_read_fault_priv    I     2
// csr_counter_read_fault_csr_addr  I    12
// external_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// interrupt_pending_cur_priv     I     2
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_write_csr                   I     1
// EN_csr_minstret_incr           I     1
// EN_external_interrupt_req      I     1
// EN_timer_interrupt_req         I     1
// EN_software_interrupt_req      I     1
// EN_mav_read_csr                I     1 unused
// EN_csr_trap_actions            I     1
// EN_csr_ret_actions             I     1
//
// Combinational paths from inputs to outputs:
//   read_csr_csr_addr -> read_csr
//   read_csr_port2_csr_addr -> read_csr_port2
//   (csr_counter_read_fault_priv,
//    csr_counter_read_fault_csr_addr) -> csr_counter_read_fault
//   interrupt_pending_cur_priv -> interrupt_pending
//   mav_read_csr_csr_addr -> mav_read_csr
//   (csr_trap_actions_from_priv,
//    csr_trap_actions_interrupt,
//    csr_trap_actions_exc_code) -> csr_trap_actions
//   csr_ret_actions_from_priv -> csr_ret_actions
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCSR_RegFile(CLK,
		     RST_N,

		     EN_server_reset_request_put,
		     RDY_server_reset_request_put,

		     EN_server_reset_response_get,
		     RDY_server_reset_response_get,

		     read_csr_csr_addr,
		     read_csr,

		     read_csr_port2_csr_addr,
		     read_csr_port2,

		     mav_read_csr_csr_addr,
		     EN_mav_read_csr,
		     mav_read_csr,

		     write_csr_csr_addr,
		     write_csr_word,
		     EN_write_csr,

		     read_misa,

		     read_mstatus,

		     read_sstatus,

		     read_satp,

		     csr_trap_actions_from_priv,
		     csr_trap_actions_pc,
		     csr_trap_actions_interrupt,
		     csr_trap_actions_exc_code,
		     csr_trap_actions_xtval,
		     EN_csr_trap_actions,
		     csr_trap_actions,
		     RDY_csr_trap_actions,

		     csr_ret_actions_from_priv,
		     EN_csr_ret_actions,
		     csr_ret_actions,
		     RDY_csr_ret_actions,

		     read_csr_minstret,

		     EN_csr_minstret_incr,

		     read_csr_mcycle,

		     read_csr_mtime,

		     csr_counter_read_fault_priv,
		     csr_counter_read_fault_csr_addr,
		     csr_counter_read_fault,

		     read_csr_mip,

		     external_interrupt_req_set_not_clear,
		     EN_external_interrupt_req,
		     RDY_external_interrupt_req,

		     timer_interrupt_req_set_not_clear,
		     EN_timer_interrupt_req,
		     RDY_timer_interrupt_req,

		     software_interrupt_req_set_not_clear,
		     EN_software_interrupt_req,
		     RDY_software_interrupt_req,

		     interrupt_pending_cur_priv,
		     interrupt_pending,

		     wfi_resume);
  input  CLK;
  input  RST_N;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // value method read_csr
  input  [11 : 0] read_csr_csr_addr;
  output [32 : 0] read_csr;

  // value method read_csr_port2
  input  [11 : 0] read_csr_port2_csr_addr;
  output [32 : 0] read_csr_port2;

  // actionvalue method mav_read_csr
  input  [11 : 0] mav_read_csr_csr_addr;
  input  EN_mav_read_csr;
  output [32 : 0] mav_read_csr;

  // action method write_csr
  input  [11 : 0] write_csr_csr_addr;
  input  [31 : 0] write_csr_word;
  input  EN_write_csr;

  // value method read_misa
  output [27 : 0] read_misa;

  // value method read_mstatus
  output [31 : 0] read_mstatus;

  // value method read_sstatus
  output [31 : 0] read_sstatus;

  // value method read_satp
  output [31 : 0] read_satp;

  // actionvalue method csr_trap_actions
  input  [1 : 0] csr_trap_actions_from_priv;
  input  [31 : 0] csr_trap_actions_pc;
  input  csr_trap_actions_interrupt;
  input  [3 : 0] csr_trap_actions_exc_code;
  input  [31 : 0] csr_trap_actions_xtval;
  input  EN_csr_trap_actions;
  output [97 : 0] csr_trap_actions;
  output RDY_csr_trap_actions;

  // actionvalue method csr_ret_actions
  input  [1 : 0] csr_ret_actions_from_priv;
  input  EN_csr_ret_actions;
  output [65 : 0] csr_ret_actions;
  output RDY_csr_ret_actions;

  // value method read_csr_minstret
  output [63 : 0] read_csr_minstret;

  // action method csr_minstret_incr
  input  EN_csr_minstret_incr;

  // value method read_csr_mcycle
  output [63 : 0] read_csr_mcycle;

  // value method read_csr_mtime
  output [63 : 0] read_csr_mtime;

  // value method csr_counter_read_fault
  input  [1 : 0] csr_counter_read_fault_priv;
  input  [11 : 0] csr_counter_read_fault_csr_addr;
  output csr_counter_read_fault;

  // value method read_csr_mip
  output [11 : 0] read_csr_mip;

  // action method external_interrupt_req
  input  external_interrupt_req_set_not_clear;
  input  EN_external_interrupt_req;
  output RDY_external_interrupt_req;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;
  input  EN_timer_interrupt_req;
  output RDY_timer_interrupt_req;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;
  input  EN_software_interrupt_req;
  output RDY_software_interrupt_req;

  // value method interrupt_pending
  input  [1 : 0] interrupt_pending_cur_priv;
  output [4 : 0] interrupt_pending;

  // value method wfi_resume
  output wfi_resume;

  // signals for module outputs
  wire [97 : 0] csr_trap_actions;
  wire [65 : 0] csr_ret_actions;
  wire [63 : 0] read_csr_mcycle, read_csr_minstret, read_csr_mtime;
  wire [32 : 0] mav_read_csr, read_csr, read_csr_port2;
  wire [31 : 0] read_mstatus, read_satp, read_sstatus;
  wire [27 : 0] read_misa;
  wire [11 : 0] read_csr_mip;
  wire [4 : 0] interrupt_pending;
  wire RDY_csr_ret_actions,
       RDY_csr_trap_actions,
       RDY_external_interrupt_req,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_software_interrupt_req,
       RDY_timer_interrupt_req,
       csr_counter_read_fault,
       wfi_resume;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register rg_dcsr
  reg [31 : 0] rg_dcsr;
  wire [31 : 0] rg_dcsr$D_IN;
  wire rg_dcsr$EN;

  // register rg_dpc
  reg [31 : 0] rg_dpc;
  wire [31 : 0] rg_dpc$D_IN;
  wire rg_dpc$EN;

  // register rg_dscratch0
  reg [31 : 0] rg_dscratch0;
  wire [31 : 0] rg_dscratch0$D_IN;
  wire rg_dscratch0$EN;

  // register rg_dscratch1
  reg [31 : 0] rg_dscratch1;
  wire [31 : 0] rg_dscratch1$D_IN;
  wire rg_dscratch1$EN;

  // register rg_fflags
  reg [4 : 0] rg_fflags;
  wire [4 : 0] rg_fflags$D_IN;
  wire rg_fflags$EN;

  // register rg_frm
  reg [2 : 0] rg_frm;
  wire [2 : 0] rg_frm$D_IN;
  wire rg_frm$EN;

  // register rg_mcause
  reg [4 : 0] rg_mcause;
  reg [4 : 0] rg_mcause$D_IN;
  wire rg_mcause$EN;

  // register rg_mcounteren
  reg [2 : 0] rg_mcounteren;
  wire [2 : 0] rg_mcounteren$D_IN;
  wire rg_mcounteren$EN;

  // register rg_mcycle
  reg [63 : 0] rg_mcycle;
  wire [63 : 0] rg_mcycle$D_IN;
  wire rg_mcycle$EN;

  // register rg_mepc
  reg [31 : 0] rg_mepc;
  wire [31 : 0] rg_mepc$D_IN;
  wire rg_mepc$EN;

  // register rg_mie
  reg [11 : 0] rg_mie;
  wire [11 : 0] rg_mie$D_IN;
  wire rg_mie$EN;

  // register rg_minstret
  reg [63 : 0] rg_minstret;
  wire [63 : 0] rg_minstret$D_IN;
  wire rg_minstret$EN;

  // register rg_mip
  reg [11 : 0] rg_mip;
  reg [11 : 0] rg_mip$D_IN;
  wire rg_mip$EN;

  // register rg_mscratch
  reg [31 : 0] rg_mscratch;
  wire [31 : 0] rg_mscratch$D_IN;
  wire rg_mscratch$EN;

  // register rg_mstatus
  reg [21 : 0] rg_mstatus;
  reg [21 : 0] rg_mstatus$D_IN;
  wire rg_mstatus$EN;

  // register rg_mtval
  reg [31 : 0] rg_mtval;
  wire [31 : 0] rg_mtval$D_IN;
  wire rg_mtval$EN;

  // register rg_mtvec
  reg [30 : 0] rg_mtvec;
  wire [30 : 0] rg_mtvec$D_IN;
  wire rg_mtvec$EN;

  // register rg_state
  reg rg_state;
  wire rg_state$D_IN, rg_state$EN;

  // register rg_tdata1
  reg [31 : 0] rg_tdata1;
  wire [31 : 0] rg_tdata1$D_IN;
  wire rg_tdata1$EN;

  // register rg_tdata2
  reg [31 : 0] rg_tdata2;
  wire [31 : 0] rg_tdata2$D_IN;
  wire rg_tdata2$EN;

  // register rg_tdata3
  reg [31 : 0] rg_tdata3;
  wire [31 : 0] rg_tdata3$D_IN;
  wire rg_tdata3$EN;

  // register rg_tselect
  reg [31 : 0] rg_tselect;
  wire [31 : 0] rg_tselect$D_IN;
  wire rg_tselect$EN;

  // ports of submodule f_ei_reqs
  wire f_ei_reqs$CLR,
       f_ei_reqs$DEQ,
       f_ei_reqs$D_IN,
       f_ei_reqs$D_OUT,
       f_ei_reqs$EMPTY_N,
       f_ei_reqs$ENQ,
       f_ei_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule f_si_reqs
  wire f_si_reqs$CLR,
       f_si_reqs$DEQ,
       f_si_reqs$D_IN,
       f_si_reqs$D_OUT,
       f_si_reqs$EMPTY_N,
       f_si_reqs$ENQ,
       f_si_reqs$FULL_N;

  // ports of submodule f_ti_reqs
  wire f_ti_reqs$CLR,
       f_ti_reqs$DEQ,
       f_ti_reqs$D_IN,
       f_ti_reqs$D_OUT,
       f_ti_reqs$EMPTY_N,
       f_ti_reqs$ENQ,
       f_ti_reqs$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mcycle_incr,
       CAN_FIRE_RL_rl_record_external_interrupt,
       CAN_FIRE_RL_rl_record_software_interrupt,
       CAN_FIRE_RL_rl_record_timer_interrupt_req,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_upd_minstret_csrrx,
       CAN_FIRE_RL_rl_upd_minstret_incr,
       CAN_FIRE_csr_minstret_incr,
       CAN_FIRE_csr_ret_actions,
       CAN_FIRE_csr_trap_actions,
       CAN_FIRE_external_interrupt_req,
       CAN_FIRE_mav_read_csr,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       CAN_FIRE_write_csr,
       WILL_FIRE_RL_rl_mcycle_incr,
       WILL_FIRE_RL_rl_record_external_interrupt,
       WILL_FIRE_RL_rl_record_software_interrupt,
       WILL_FIRE_RL_rl_record_timer_interrupt_req,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_upd_minstret_csrrx,
       WILL_FIRE_RL_rl_upd_minstret_incr,
       WILL_FIRE_csr_minstret_incr,
       WILL_FIRE_csr_ret_actions,
       WILL_FIRE_csr_trap_actions,
       WILL_FIRE_external_interrupt_req,
       WILL_FIRE_mav_read_csr,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req,
       WILL_FIRE_write_csr;

  // inputs to muxes for submodule ports
  wire [63 : 0] MUX_rg_minstret$write_1__VAL_1,
		MUX_rg_minstret$write_1__VAL_2,
		MUX_rw_minstret$wset_1__VAL_1;
  wire [30 : 0] MUX_rg_mtvec$write_1__VAL_1;
  wire [21 : 0] MUX_rg_mstatus$write_1__VAL_2,
		MUX_rg_mstatus$write_1__VAL_3,
		MUX_rg_mstatus$write_1__VAL_4;
  wire [11 : 0] MUX_rg_mie$write_1__VAL_1,
		MUX_rg_mip$write_1__VAL_2,
		MUX_rg_mip$write_1__VAL_3,
		MUX_rg_mip$write_1__VAL_4,
		MUX_rg_mip$write_1__VAL_5;
  wire [4 : 0] MUX_rg_mcause$write_1__VAL_2, MUX_rg_mcause$write_1__VAL_3;
  wire MUX_rg_fflags$write_1__SEL_1,
       MUX_rg_frm$write_1__SEL_1,
       MUX_rg_mcause$write_1__SEL_2,
       MUX_rg_mcounteren$write_1__SEL_1,
       MUX_rg_mepc$write_1__SEL_1,
       MUX_rg_mie$write_1__SEL_1,
       MUX_rg_mip$write_1__SEL_5,
       MUX_rg_mstatus$write_1__SEL_2,
       MUX_rg_mtval$write_1__SEL_1,
       MUX_rg_mtvec$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rw_minstret$wset_1__SEL_1;

  // remaining internal signals
  reg [31 : 0] IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646,
	       IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262,
	       IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454;
  reg n__h41622;
  wire [63 : 0] x__h35782, x__h35862;
  wire [31 : 0] exc_pc___1__h40387,
		exc_pc__h40334,
		new_mip_w__h13298,
		new_mip_w__h17442,
		new_mip_w__h8552,
		old_mip_w__h8551,
		vector_offset__h40335,
		x__h36621,
		x__h40783,
		x__h40932,
		x__h41802;
  wire [3 : 0] IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1250,
	       IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1252,
	       IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1254,
	       IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1256;
  wire [1 : 0] x__h29776, x__h41061, x__h41063, x__h41799;
  wire IF_csr_ret_actions_from_priv_EQ_0b0_107_THEN_S_ETC___d1117,
       IF_csr_ret_actions_from_priv_EQ_0b10_101_THEN__ETC___d1114,
       IF_csr_ret_actions_from_priv_EQ_0b11_095_THEN__ETC___d1112,
       IF_csr_ret_actions_from_priv_EQ_0b1_105_THEN_S_ETC___d1116,
       NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1089,
       NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1039,
       NOT_cfg_verbosity_read__7_ULE_1_8___d19,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1214,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1219,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1224,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1229,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1234,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1239,
       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1244,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1168,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1173,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1178,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1183,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1188,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1193,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1198,
       rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1203;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get = rg_state && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     rg_state && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // value method read_csr
  assign read_csr =
	     { read_csr_csr_addr >= 12'hC03 && read_csr_csr_addr <= 12'hC1F ||
	       read_csr_csr_addr >= 12'hC83 && read_csr_csr_addr <= 12'hC9F ||
	       read_csr_csr_addr >= 12'hB03 && read_csr_csr_addr <= 12'hB1F ||
	       read_csr_csr_addr >= 12'hB83 && read_csr_csr_addr <= 12'hB9F ||
	       read_csr_csr_addr >= 12'h323 && read_csr_csr_addr <= 12'h33F ||
	       read_csr_csr_addr == 12'h001 ||
	       read_csr_csr_addr == 12'h002 ||
	       read_csr_csr_addr == 12'h003 ||
	       read_csr_csr_addr == 12'hC00 ||
	       read_csr_csr_addr == 12'hC02 ||
	       read_csr_csr_addr == 12'hC80 ||
	       read_csr_csr_addr == 12'hC82 ||
	       read_csr_csr_addr == 12'hF11 ||
	       read_csr_csr_addr == 12'hF12 ||
	       read_csr_csr_addr == 12'hF13 ||
	       read_csr_csr_addr == 12'hF14 ||
	       read_csr_csr_addr == 12'h300 ||
	       read_csr_csr_addr == 12'h301 ||
	       read_csr_csr_addr == 12'h304 ||
	       read_csr_csr_addr == 12'h305 ||
	       read_csr_csr_addr == 12'h306 ||
	       read_csr_csr_addr == 12'h340 ||
	       read_csr_csr_addr == 12'h341 ||
	       read_csr_csr_addr == 12'h342 ||
	       read_csr_csr_addr == 12'h343 ||
	       read_csr_csr_addr == 12'h344 ||
	       read_csr_csr_addr == 12'hB00 ||
	       read_csr_csr_addr == 12'hB02 ||
	       read_csr_csr_addr == 12'hB80 ||
	       read_csr_csr_addr == 12'hB82 ||
	       read_csr_csr_addr == 12'h7A0 ||
	       read_csr_csr_addr == 12'h7A1 ||
	       read_csr_csr_addr == 12'h7A2 ||
	       read_csr_csr_addr == 12'h7A3,
	       (read_csr_csr_addr >= 12'hC03 &&
		read_csr_csr_addr <= 12'hC1F ||
		read_csr_csr_addr >= 12'hC83 &&
		read_csr_csr_addr <= 12'hC9F ||
		read_csr_csr_addr >= 12'hB03 &&
		read_csr_csr_addr <= 12'hB1F ||
		read_csr_csr_addr >= 12'hB83 &&
		read_csr_csr_addr <= 12'hB9F ||
		read_csr_csr_addr >= 12'h323 &&
		read_csr_csr_addr <= 12'h33F) ?
		 32'd0 :
		 IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 } ;

  // value method read_csr_port2
  assign read_csr_port2 =
	     { read_csr_port2_csr_addr >= 12'hC03 &&
	       read_csr_port2_csr_addr <= 12'hC1F ||
	       read_csr_port2_csr_addr >= 12'hC83 &&
	       read_csr_port2_csr_addr <= 12'hC9F ||
	       read_csr_port2_csr_addr >= 12'hB03 &&
	       read_csr_port2_csr_addr <= 12'hB1F ||
	       read_csr_port2_csr_addr >= 12'hB83 &&
	       read_csr_port2_csr_addr <= 12'hB9F ||
	       read_csr_port2_csr_addr >= 12'h323 &&
	       read_csr_port2_csr_addr <= 12'h33F ||
	       read_csr_port2_csr_addr == 12'h001 ||
	       read_csr_port2_csr_addr == 12'h002 ||
	       read_csr_port2_csr_addr == 12'h003 ||
	       read_csr_port2_csr_addr == 12'hC00 ||
	       read_csr_port2_csr_addr == 12'hC02 ||
	       read_csr_port2_csr_addr == 12'hC80 ||
	       read_csr_port2_csr_addr == 12'hC82 ||
	       read_csr_port2_csr_addr == 12'hF11 ||
	       read_csr_port2_csr_addr == 12'hF12 ||
	       read_csr_port2_csr_addr == 12'hF13 ||
	       read_csr_port2_csr_addr == 12'hF14 ||
	       read_csr_port2_csr_addr == 12'h300 ||
	       read_csr_port2_csr_addr == 12'h301 ||
	       read_csr_port2_csr_addr == 12'h304 ||
	       read_csr_port2_csr_addr == 12'h305 ||
	       read_csr_port2_csr_addr == 12'h306 ||
	       read_csr_port2_csr_addr == 12'h340 ||
	       read_csr_port2_csr_addr == 12'h341 ||
	       read_csr_port2_csr_addr == 12'h342 ||
	       read_csr_port2_csr_addr == 12'h343 ||
	       read_csr_port2_csr_addr == 12'h344 ||
	       read_csr_port2_csr_addr == 12'hB00 ||
	       read_csr_port2_csr_addr == 12'hB02 ||
	       read_csr_port2_csr_addr == 12'hB80 ||
	       read_csr_port2_csr_addr == 12'hB82 ||
	       read_csr_port2_csr_addr == 12'h7A0 ||
	       read_csr_port2_csr_addr == 12'h7A1 ||
	       read_csr_port2_csr_addr == 12'h7A2 ||
	       read_csr_port2_csr_addr == 12'h7A3,
	       (read_csr_port2_csr_addr >= 12'hC03 &&
		read_csr_port2_csr_addr <= 12'hC1F ||
		read_csr_port2_csr_addr >= 12'hC83 &&
		read_csr_port2_csr_addr <= 12'hC9F ||
		read_csr_port2_csr_addr >= 12'hB03 &&
		read_csr_port2_csr_addr <= 12'hB1F ||
		read_csr_port2_csr_addr >= 12'hB83 &&
		read_csr_port2_csr_addr <= 12'hB9F ||
		read_csr_port2_csr_addr >= 12'h323 &&
		read_csr_port2_csr_addr <= 12'h33F) ?
		 32'd0 :
		 IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 } ;

  // actionvalue method mav_read_csr
  assign mav_read_csr =
	     { mav_read_csr_csr_addr >= 12'hC03 &&
	       mav_read_csr_csr_addr <= 12'hC1F ||
	       mav_read_csr_csr_addr >= 12'hC83 &&
	       mav_read_csr_csr_addr <= 12'hC9F ||
	       mav_read_csr_csr_addr >= 12'hB03 &&
	       mav_read_csr_csr_addr <= 12'hB1F ||
	       mav_read_csr_csr_addr >= 12'hB83 &&
	       mav_read_csr_csr_addr <= 12'hB9F ||
	       mav_read_csr_csr_addr >= 12'h323 &&
	       mav_read_csr_csr_addr <= 12'h33F ||
	       mav_read_csr_csr_addr == 12'h001 ||
	       mav_read_csr_csr_addr == 12'h002 ||
	       mav_read_csr_csr_addr == 12'h003 ||
	       mav_read_csr_csr_addr == 12'hC00 ||
	       mav_read_csr_csr_addr == 12'hC02 ||
	       mav_read_csr_csr_addr == 12'hC80 ||
	       mav_read_csr_csr_addr == 12'hC82 ||
	       mav_read_csr_csr_addr == 12'hF11 ||
	       mav_read_csr_csr_addr == 12'hF12 ||
	       mav_read_csr_csr_addr == 12'hF13 ||
	       mav_read_csr_csr_addr == 12'hF14 ||
	       mav_read_csr_csr_addr == 12'h300 ||
	       mav_read_csr_csr_addr == 12'h301 ||
	       mav_read_csr_csr_addr == 12'h304 ||
	       mav_read_csr_csr_addr == 12'h305 ||
	       mav_read_csr_csr_addr == 12'h306 ||
	       mav_read_csr_csr_addr == 12'h340 ||
	       mav_read_csr_csr_addr == 12'h341 ||
	       mav_read_csr_csr_addr == 12'h342 ||
	       mav_read_csr_csr_addr == 12'h343 ||
	       mav_read_csr_csr_addr == 12'h344 ||
	       mav_read_csr_csr_addr == 12'hB00 ||
	       mav_read_csr_csr_addr == 12'hB02 ||
	       mav_read_csr_csr_addr == 12'hB80 ||
	       mav_read_csr_csr_addr == 12'hB82 ||
	       mav_read_csr_csr_addr == 12'h7A0 ||
	       mav_read_csr_csr_addr == 12'h7A1 ||
	       mav_read_csr_csr_addr == 12'h7A2 ||
	       mav_read_csr_csr_addr == 12'h7A3,
	       (mav_read_csr_csr_addr >= 12'hC03 &&
		mav_read_csr_csr_addr <= 12'hC1F ||
		mav_read_csr_csr_addr >= 12'hC83 &&
		mav_read_csr_csr_addr <= 12'hC9F ||
		mav_read_csr_csr_addr >= 12'hB03 &&
		mav_read_csr_csr_addr <= 12'hB1F ||
		mav_read_csr_csr_addr >= 12'hB83 &&
		mav_read_csr_csr_addr <= 12'hB9F ||
		mav_read_csr_csr_addr >= 12'h323 &&
		mav_read_csr_csr_addr <= 12'h33F) ?
		 32'd0 :
		 IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 } ;
  assign CAN_FIRE_mav_read_csr = 1'd1 ;
  assign WILL_FIRE_mav_read_csr = EN_mav_read_csr ;

  // action method write_csr
  assign CAN_FIRE_write_csr = 1'd1 ;
  assign WILL_FIRE_write_csr = EN_write_csr ;

  // value method read_misa
  assign read_misa = 28'd68161792 ;

  // value method read_mstatus
  assign read_mstatus =
	     { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
	       8'd0,
	       rg_mstatus[21:10],
	       2'b0,
	       rg_mstatus[8:0] } ;

  // value method read_sstatus
  assign read_sstatus =
	     { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
	       11'h0,
	       rg_mstatus[18:17],
	       1'h0,
	       rg_mstatus[15:12],
	       4'h0,
	       rg_mstatus[8],
	       2'h0,
	       rg_mstatus[5:4],
	       2'h0,
	       rg_mstatus[1:0] } ;

  // value method read_satp
  assign read_satp = 32'hAAAAAAAA ;

  // actionvalue method csr_trap_actions
  assign csr_trap_actions = { x__h36621, x__h40783, x__h40932, 2'b11 } ;
  assign RDY_csr_trap_actions = 1'd1 ;
  assign CAN_FIRE_csr_trap_actions = 1'd1 ;
  assign WILL_FIRE_csr_trap_actions = EN_csr_trap_actions ;

  // actionvalue method csr_ret_actions
  assign csr_ret_actions = { rg_mepc, x__h41799, x__h41802 } ;
  assign RDY_csr_ret_actions = 1'd1 ;
  assign CAN_FIRE_csr_ret_actions = 1'd1 ;
  assign WILL_FIRE_csr_ret_actions = EN_csr_ret_actions ;

  // value method read_csr_minstret
  assign read_csr_minstret = rg_minstret ;

  // action method csr_minstret_incr
  assign CAN_FIRE_csr_minstret_incr = 1'd1 ;
  assign WILL_FIRE_csr_minstret_incr = EN_csr_minstret_incr ;

  // value method read_csr_mcycle
  assign read_csr_mcycle = rg_mcycle ;

  // value method read_csr_mtime
  assign read_csr_mtime = rg_mcycle ;

  // value method csr_counter_read_fault
  assign csr_counter_read_fault =
	     (csr_counter_read_fault_priv == 2'b01 ||
	      csr_counter_read_fault_priv == 2'b0) &&
	     (csr_counter_read_fault_csr_addr == 12'hC00 &&
	      !rg_mcounteren[0] ||
	      csr_counter_read_fault_csr_addr == 12'hC01 &&
	      !rg_mcounteren[1] ||
	      csr_counter_read_fault_csr_addr == 12'hC02 &&
	      !rg_mcounteren[2] ||
	      csr_counter_read_fault_csr_addr >= 12'hC03 &&
	      csr_counter_read_fault_csr_addr <= 12'hC1F ||
	      csr_counter_read_fault_csr_addr >= 12'hC83 &&
	      csr_counter_read_fault_csr_addr <= 12'hC9F) ;

  // value method read_csr_mip
  assign read_csr_mip = rg_mip ;

  // action method external_interrupt_req
  assign RDY_external_interrupt_req = f_ei_reqs$FULL_N ;
  assign CAN_FIRE_external_interrupt_req = f_ei_reqs$FULL_N ;
  assign WILL_FIRE_external_interrupt_req = EN_external_interrupt_req ;

  // action method timer_interrupt_req
  assign RDY_timer_interrupt_req = f_ti_reqs$FULL_N ;
  assign CAN_FIRE_timer_interrupt_req = f_ti_reqs$FULL_N ;
  assign WILL_FIRE_timer_interrupt_req = EN_timer_interrupt_req ;

  // action method software_interrupt_req
  assign RDY_software_interrupt_req = f_si_reqs$FULL_N ;
  assign CAN_FIRE_software_interrupt_req = f_si_reqs$FULL_N ;
  assign WILL_FIRE_software_interrupt_req = EN_software_interrupt_req ;

  // value method interrupt_pending
  assign interrupt_pending =
	     { rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1203,
	       NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1244 ?
		 4'd4 :
		 IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1256 } ;

  // value method wfi_resume
  assign wfi_resume = (rg_mip & rg_mie) != 12'd0 ;

  // submodule f_ei_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_ei_reqs(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(f_ei_reqs$D_IN),
						    .ENQ(f_ei_reqs$ENQ),
						    .DEQ(f_ei_reqs$DEQ),
						    .CLR(f_ei_reqs$CLR),
						    .D_OUT(f_ei_reqs$D_OUT),
						    .FULL_N(f_ei_reqs$FULL_N),
						    .EMPTY_N(f_ei_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule f_si_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_si_reqs(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(f_si_reqs$D_IN),
						    .ENQ(f_si_reqs$ENQ),
						    .DEQ(f_si_reqs$DEQ),
						    .CLR(f_si_reqs$CLR),
						    .D_OUT(f_si_reqs$D_OUT),
						    .FULL_N(f_si_reqs$FULL_N),
						    .EMPTY_N(f_si_reqs$EMPTY_N));

  // submodule f_ti_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_ti_reqs(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(f_ti_reqs$D_IN),
						    .ENQ(f_ti_reqs$ENQ),
						    .DEQ(f_ti_reqs$DEQ),
						    .CLR(f_ti_reqs$CLR),
						    .D_OUT(f_ti_reqs$D_OUT),
						    .FULL_N(f_ti_reqs$FULL_N),
						    .EMPTY_N(f_ti_reqs$EMPTY_N));

  // rule RL_rl_record_external_interrupt
  assign CAN_FIRE_RL_rl_record_external_interrupt = f_ei_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_record_external_interrupt =
	     f_ei_reqs$EMPTY_N && !EN_write_csr ;

  // rule RL_rl_record_timer_interrupt_req
  assign CAN_FIRE_RL_rl_record_timer_interrupt_req = f_ti_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_record_timer_interrupt_req =
	     f_ti_reqs$EMPTY_N &&
	     !WILL_FIRE_RL_rl_record_external_interrupt &&
	     !EN_write_csr ;

  // rule RL_rl_record_software_interrupt
  assign CAN_FIRE_RL_rl_record_software_interrupt = f_si_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_record_software_interrupt =
	     f_si_reqs$EMPTY_N &&
	     !WILL_FIRE_RL_rl_record_timer_interrupt_req &&
	     !WILL_FIRE_RL_rl_record_external_interrupt &&
	     !EN_write_csr ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start = !rg_state ;
  assign WILL_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_mcycle_incr
  assign CAN_FIRE_RL_rl_mcycle_incr = 1'd1 ;
  assign WILL_FIRE_RL_rl_mcycle_incr = 1'd1 ;

  // rule RL_rl_upd_minstret_csrrx
  assign CAN_FIRE_RL_rl_upd_minstret_csrrx =
	     MUX_rw_minstret$wset_1__SEL_1 || WILL_FIRE_RL_rl_reset_start ;
  assign WILL_FIRE_RL_rl_upd_minstret_csrrx =
	     CAN_FIRE_RL_rl_upd_minstret_csrrx ;

  // rule RL_rl_upd_minstret_incr
  assign CAN_FIRE_RL_rl_upd_minstret_incr =
	     !CAN_FIRE_RL_rl_upd_minstret_csrrx && EN_csr_minstret_incr ;
  assign WILL_FIRE_RL_rl_upd_minstret_incr =
	     CAN_FIRE_RL_rl_upd_minstret_incr ;

  // inputs to muxes for submodule ports
  assign MUX_rg_fflags$write_1__SEL_1 =
	     EN_write_csr &&
	     (write_csr_csr_addr == 12'h001 ||
	      write_csr_csr_addr == 12'h003) ;
  assign MUX_rg_frm$write_1__SEL_1 =
	     EN_write_csr &&
	     (write_csr_csr_addr == 12'h002 ||
	      write_csr_csr_addr == 12'h003) ;
  assign MUX_rg_mcause$write_1__SEL_2 =
	     EN_write_csr && write_csr_csr_addr == 12'h342 ;
  assign MUX_rg_mcounteren$write_1__SEL_1 =
	     EN_write_csr && write_csr_csr_addr == 12'h306 ;
  assign MUX_rg_mepc$write_1__SEL_1 =
	     EN_write_csr && write_csr_csr_addr == 12'h341 ;
  assign MUX_rg_mie$write_1__SEL_1 =
	     EN_write_csr && write_csr_csr_addr == 12'h304 ;
  assign MUX_rg_mip$write_1__SEL_5 =
	     EN_write_csr && write_csr_csr_addr == 12'h344 ;
  assign MUX_rg_mstatus$write_1__SEL_2 =
	     EN_write_csr && write_csr_csr_addr == 12'h300 ;
  assign MUX_rg_mtval$write_1__SEL_1 =
	     EN_write_csr && write_csr_csr_addr == 12'h343 ;
  assign MUX_rg_mtvec$write_1__SEL_1 =
	     EN_write_csr && write_csr_csr_addr == 12'h305 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     CAN_FIRE_RL_rl_reset_start && !EN_write_csr ;
  assign MUX_rw_minstret$wset_1__SEL_1 =
	     EN_write_csr &&
	     (write_csr_csr_addr == 12'hB02 ||
	      write_csr_csr_addr == 12'hB82) ;
  assign MUX_rg_mcause$write_1__VAL_2 =
	     { write_csr_word[31], write_csr_word[3:0] } ;
  assign MUX_rg_mcause$write_1__VAL_3 =
	     { csr_trap_actions_interrupt, csr_trap_actions_exc_code } ;
  assign MUX_rg_mie$write_1__VAL_1 =
	     { write_csr_word[11],
	       1'b0,
	       write_csr_word[9:7],
	       1'd0,
	       write_csr_word[5:3],
	       1'd0,
	       write_csr_word[1:0] } ;
  assign MUX_rg_minstret$write_1__VAL_1 =
	     MUX_rw_minstret$wset_1__SEL_1 ?
	       MUX_rw_minstret$wset_1__VAL_1 :
	       64'd0 ;
  assign MUX_rg_minstret$write_1__VAL_2 = rg_minstret + 64'd1 ;
  assign MUX_rg_mip$write_1__VAL_2 =
	     { rg_mip[11:4], f_si_reqs$D_OUT, rg_mip[2:0] } ;
  assign MUX_rg_mip$write_1__VAL_3 =
	     { rg_mip[11:8], f_ti_reqs$D_OUT, rg_mip[6:0] } ;
  assign MUX_rg_mip$write_1__VAL_4 = { f_ei_reqs$D_OUT, rg_mip[10:0] } ;
  assign MUX_rg_mip$write_1__VAL_5 =
	     { rg_mip[11:10],
	       write_csr_word[9:8],
	       rg_mip[7:6],
	       write_csr_word[5:4],
	       rg_mip[3:2],
	       write_csr_word[1:0] } ;
  assign MUX_rg_mstatus$write_1__VAL_2 =
	     { write_csr_word[22:11],
	       x__h29776,
	       write_csr_word[7],
	       3'd0,
	       write_csr_word[3],
	       3'd0 } ;
  assign MUX_rg_mstatus$write_1__VAL_3 =
	     { rg_mstatus[21:12],
	       x__h41061,
	       x__h41063,
	       csr_ret_actions_from_priv == 2'b11 || rg_mstatus[7],
	       csr_ret_actions_from_priv == 2'b10 || rg_mstatus[6],
	       csr_ret_actions_from_priv == 2'b01 || rg_mstatus[5],
	       csr_ret_actions_from_priv == 2'b0 || rg_mstatus[4],
	       IF_csr_ret_actions_from_priv_EQ_0b11_095_THEN__ETC___d1112,
	       IF_csr_ret_actions_from_priv_EQ_0b10_101_THEN__ETC___d1114,
	       IF_csr_ret_actions_from_priv_EQ_0b1_105_THEN_S_ETC___d1116,
	       IF_csr_ret_actions_from_priv_EQ_0b0_107_THEN_S_ETC___d1117 } ;
  assign MUX_rg_mstatus$write_1__VAL_4 =
	     { rg_mstatus[21:12],
	       csr_trap_actions_from_priv,
	       rg_mstatus[9:8],
	       rg_mstatus[3],
	       rg_mstatus[6:4],
	       1'd0,
	       rg_mstatus[2:0] } ;
  assign MUX_rg_mtvec$write_1__VAL_1 =
	     { write_csr_word[31:2], write_csr_word[0] } ;
  assign MUX_rw_minstret$wset_1__VAL_1 =
	     (write_csr_csr_addr == 12'hB02) ? x__h35782 : x__h35862 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN = 4'h0 ;
  assign cfg_verbosity$EN = 1'b0 ;

  // register rg_dcsr
  assign rg_dcsr$D_IN = 32'h0 ;
  assign rg_dcsr$EN = 1'b0 ;

  // register rg_dpc
  assign rg_dpc$D_IN = 32'h0 ;
  assign rg_dpc$EN = 1'b0 ;

  // register rg_dscratch0
  assign rg_dscratch0$D_IN = 32'h0 ;
  assign rg_dscratch0$EN = 1'b0 ;

  // register rg_dscratch1
  assign rg_dscratch1$D_IN = 32'h0 ;
  assign rg_dscratch1$EN = 1'b0 ;

  // register rg_fflags
  assign rg_fflags$D_IN =
	     MUX_rg_fflags$write_1__SEL_1 ? write_csr_word[4:0] : 5'd0 ;
  assign rg_fflags$EN =
	     EN_write_csr &&
	     (write_csr_csr_addr == 12'h001 ||
	      write_csr_csr_addr == 12'h003) ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_frm
  assign rg_frm$D_IN =
	     MUX_rg_frm$write_1__SEL_1 ? write_csr_word[7:5] : 3'd0 ;
  assign rg_frm$EN =
	     EN_write_csr &&
	     (write_csr_csr_addr == 12'h002 ||
	      write_csr_csr_addr == 12'h003) ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mcause
  always@(WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_mcause$write_1__SEL_2 or
	  MUX_rg_mcause$write_1__VAL_2 or
	  EN_csr_trap_actions or MUX_rg_mcause$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_mcause$D_IN = 5'd0;
    MUX_rg_mcause$write_1__SEL_2:
	rg_mcause$D_IN = MUX_rg_mcause$write_1__VAL_2;
    EN_csr_trap_actions: rg_mcause$D_IN = MUX_rg_mcause$write_1__VAL_3;
    default: rg_mcause$D_IN = 5'b01010 /* unspecified value */ ;
  endcase
  assign rg_mcause$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h342 ||
	     EN_csr_trap_actions ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mcounteren
  assign rg_mcounteren$D_IN =
	     MUX_rg_mcounteren$write_1__SEL_1 ? write_csr_word[2:0] : 3'd0 ;
  assign rg_mcounteren$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h306 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mcycle
  assign rg_mcycle$D_IN = rg_mcycle + 64'd1 ;
  assign rg_mcycle$EN = 1'd1 ;

  // register rg_mepc
  assign rg_mepc$D_IN =
	     MUX_rg_mepc$write_1__SEL_1 ?
	       write_csr_word :
	       csr_trap_actions_pc ;
  assign rg_mepc$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h341 ||
	     EN_csr_trap_actions ;

  // register rg_mie
  assign rg_mie$D_IN =
	     MUX_rg_mie$write_1__SEL_1 ? MUX_rg_mie$write_1__VAL_1 : 12'd0 ;
  assign rg_mie$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h304 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_minstret
  assign rg_minstret$D_IN =
	     WILL_FIRE_RL_rl_upd_minstret_csrrx ?
	       MUX_rg_minstret$write_1__VAL_1 :
	       MUX_rg_minstret$write_1__VAL_2 ;
  assign rg_minstret$EN =
	     WILL_FIRE_RL_rl_upd_minstret_csrrx ||
	     WILL_FIRE_RL_rl_upd_minstret_incr ;

  // register rg_mip
  always@(WILL_FIRE_RL_rl_reset_start or
	  WILL_FIRE_RL_rl_record_software_interrupt or
	  MUX_rg_mip$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_record_timer_interrupt_req or
	  MUX_rg_mip$write_1__VAL_3 or
	  WILL_FIRE_RL_rl_record_external_interrupt or
	  MUX_rg_mip$write_1__VAL_4 or
	  MUX_rg_mip$write_1__SEL_5 or MUX_rg_mip$write_1__VAL_5)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_mip$D_IN = 12'd0;
    WILL_FIRE_RL_rl_record_software_interrupt:
	rg_mip$D_IN = MUX_rg_mip$write_1__VAL_2;
    WILL_FIRE_RL_rl_record_timer_interrupt_req:
	rg_mip$D_IN = MUX_rg_mip$write_1__VAL_3;
    WILL_FIRE_RL_rl_record_external_interrupt:
	rg_mip$D_IN = MUX_rg_mip$write_1__VAL_4;
    MUX_rg_mip$write_1__SEL_5: rg_mip$D_IN = MUX_rg_mip$write_1__VAL_5;
    default: rg_mip$D_IN = 12'b101010101010 /* unspecified value */ ;
  endcase
  assign rg_mip$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h344 ||
	     WILL_FIRE_RL_rl_record_external_interrupt ||
	     WILL_FIRE_RL_rl_record_timer_interrupt_req ||
	     WILL_FIRE_RL_rl_record_software_interrupt ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mscratch
  assign rg_mscratch$D_IN = write_csr_word ;
  assign rg_mscratch$EN = EN_write_csr && write_csr_csr_addr == 12'h340 ;

  // register rg_mstatus
  always@(WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_mstatus$write_1__SEL_2 or
	  MUX_rg_mstatus$write_1__VAL_2 or
	  EN_csr_ret_actions or
	  MUX_rg_mstatus$write_1__VAL_3 or
	  EN_csr_trap_actions or MUX_rg_mstatus$write_1__VAL_4)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_mstatus$D_IN = 22'd0;
    MUX_rg_mstatus$write_1__SEL_2:
	rg_mstatus$D_IN = MUX_rg_mstatus$write_1__VAL_2;
    EN_csr_ret_actions: rg_mstatus$D_IN = MUX_rg_mstatus$write_1__VAL_3;
    EN_csr_trap_actions: rg_mstatus$D_IN = MUX_rg_mstatus$write_1__VAL_4;
    default: rg_mstatus$D_IN =
		 22'b1010101010101010101010 /* unspecified value */ ;
  endcase
  assign rg_mstatus$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h300 ||
	     EN_csr_trap_actions ||
	     EN_csr_ret_actions ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mtval
  assign rg_mtval$D_IN =
	     MUX_rg_mtval$write_1__SEL_1 ?
	       write_csr_word :
	       csr_trap_actions_xtval ;
  assign rg_mtval$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h343 ||
	     EN_csr_trap_actions ;

  // register rg_mtvec
  assign rg_mtvec$D_IN =
	     MUX_rg_mtvec$write_1__SEL_1 ?
	       MUX_rg_mtvec$write_1__VAL_1 :
	       31'd2048 ;
  assign rg_mtvec$EN =
	     EN_write_csr && write_csr_csr_addr == 12'h305 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_state
  assign rg_state$D_IN = !EN_server_reset_request_put ;
  assign rg_state$EN =
	     EN_server_reset_request_put || WILL_FIRE_RL_rl_reset_start ;

  // register rg_tdata1
  assign rg_tdata1$D_IN = write_csr_word ;
  assign rg_tdata1$EN = EN_write_csr && write_csr_csr_addr == 12'h7A1 ;

  // register rg_tdata2
  assign rg_tdata2$D_IN = write_csr_word ;
  assign rg_tdata2$EN = EN_write_csr && write_csr_csr_addr == 12'h7A2 ;

  // register rg_tdata3
  assign rg_tdata3$D_IN = write_csr_word ;
  assign rg_tdata3$EN = EN_write_csr && write_csr_csr_addr == 12'h7A3 ;

  // register rg_tselect
  assign rg_tselect$D_IN = write_csr_word ;
  assign rg_tselect$EN = EN_write_csr && write_csr_csr_addr == 12'h7A0 ;

  // submodule f_ei_reqs
  assign f_ei_reqs$D_IN = external_interrupt_req_set_not_clear ;
  assign f_ei_reqs$ENQ = EN_external_interrupt_req ;
  assign f_ei_reqs$DEQ = WILL_FIRE_RL_rl_record_external_interrupt ;
  assign f_ei_reqs$CLR = MUX_rg_state$write_1__SEL_2 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ = EN_server_reset_request_put ;
  assign f_reset_rsps$DEQ = EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule f_si_reqs
  assign f_si_reqs$D_IN = software_interrupt_req_set_not_clear ;
  assign f_si_reqs$ENQ = EN_software_interrupt_req ;
  assign f_si_reqs$DEQ = WILL_FIRE_RL_rl_record_software_interrupt ;
  assign f_si_reqs$CLR = MUX_rg_state$write_1__SEL_2 ;

  // submodule f_ti_reqs
  assign f_ti_reqs$D_IN = timer_interrupt_req_set_not_clear ;
  assign f_ti_reqs$ENQ = EN_timer_interrupt_req ;
  assign f_ti_reqs$DEQ = WILL_FIRE_RL_rl_record_timer_interrupt_req ;
  assign f_ti_reqs$CLR = MUX_rg_state$write_1__SEL_2 ;

  // remaining internal signals
  assign IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1250 =
	     (!rg_mip[11] || !rg_mie[11] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ?
	       4'd3 :
	       4'd11 ;
  assign IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1252 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1219 ?
	       4'd9 :
	       (NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1214 ?
		  4'd7 :
		  IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1250) ;
  assign IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1254 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1229 ?
	       4'd5 :
	       (NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1224 ?
		  4'd1 :
		  IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1252) ;
  assign IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1256 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1239 ?
	       4'd0 :
	       (NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1234 ?
		  4'd8 :
		  IF_NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_ETC___d1254) ;
  assign IF_csr_ret_actions_from_priv_EQ_0b0_107_THEN_S_ETC___d1117 =
	     (csr_ret_actions_from_priv == 2'b0) ? n__h41622 : rg_mstatus[0] ;
  assign IF_csr_ret_actions_from_priv_EQ_0b10_101_THEN__ETC___d1114 =
	     (csr_ret_actions_from_priv == 2'b10) ?
	       n__h41622 :
	       rg_mstatus[2] ;
  assign IF_csr_ret_actions_from_priv_EQ_0b11_095_THEN__ETC___d1112 =
	     (csr_ret_actions_from_priv == 2'b11) ?
	       n__h41622 :
	       rg_mstatus[3] ;
  assign IF_csr_ret_actions_from_priv_EQ_0b1_105_THEN_S_ETC___d1116 =
	     (csr_ret_actions_from_priv == 2'b01) ?
	       n__h41622 :
	       rg_mstatus[1] ;
  assign NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1089 =
	     NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	     !csr_trap_actions_interrupt &&
	     csr_trap_actions_exc_code != 4'd0 &&
	     csr_trap_actions_exc_code != 4'd1 &&
	     csr_trap_actions_exc_code != 4'd2 &&
	     csr_trap_actions_exc_code != 4'd3 &&
	     csr_trap_actions_exc_code != 4'd4 &&
	     csr_trap_actions_exc_code != 4'd5 &&
	     csr_trap_actions_exc_code != 4'd6 &&
	     csr_trap_actions_exc_code != 4'd7 &&
	     csr_trap_actions_exc_code != 4'd8 &&
	     csr_trap_actions_exc_code != 4'd9 &&
	     csr_trap_actions_exc_code != 4'd11 &&
	     csr_trap_actions_exc_code != 4'd12 &&
	     csr_trap_actions_exc_code != 4'd13 &&
	     csr_trap_actions_exc_code != 4'd15 ;
  assign NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1039 =
	     NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	     csr_trap_actions_interrupt &&
	     csr_trap_actions_exc_code != 4'd0 &&
	     csr_trap_actions_exc_code != 4'd1 &&
	     csr_trap_actions_exc_code != 4'd2 &&
	     csr_trap_actions_exc_code != 4'd3 &&
	     csr_trap_actions_exc_code != 4'd4 &&
	     csr_trap_actions_exc_code != 4'd5 &&
	     csr_trap_actions_exc_code != 4'd6 &&
	     csr_trap_actions_exc_code != 4'd7 &&
	     csr_trap_actions_exc_code != 4'd8 &&
	     csr_trap_actions_exc_code != 4'd9 &&
	     csr_trap_actions_exc_code != 4'd10 &&
	     csr_trap_actions_exc_code != 4'd11 ;
  assign NOT_cfg_verbosity_read__7_ULE_1_8___d19 = cfg_verbosity > 4'd1 ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1214 =
	     (!rg_mip[11] || !rg_mie[11] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) &&
	     (!rg_mip[3] || !rg_mie[3] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1219 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1214 &&
	     (!rg_mip[7] || !rg_mie[7] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1224 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1219 &&
	     (!rg_mip[9] || !rg_mie[9] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1229 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1224 &&
	     (!rg_mip[1] || !rg_mie[1] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1234 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1229 &&
	     (!rg_mip[5] || !rg_mie[5] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1239 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1234 &&
	     (!rg_mip[8] || !rg_mie[8] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1244 =
	     NOT_rg_mip_4_BIT_11_157_204_OR_NOT_rg_mie_2_BI_ETC___d1239 &&
	     (!rg_mip[0] || !rg_mie[0] ||
	      interrupt_pending_cur_priv == 2'b11 && !rg_mstatus[3]) ;
  assign exc_pc___1__h40387 = exc_pc__h40334 + vector_offset__h40335 ;
  assign exc_pc__h40334 = { rg_mtvec[30:1], 2'd0 } ;
  assign new_mip_w__h13298 =
	     { 20'd0, rg_mip[11:8], f_ti_reqs$D_OUT, rg_mip[6:0] } ;
  assign new_mip_w__h17442 =
	     { 20'd0, rg_mip[11:4], f_si_reqs$D_OUT, rg_mip[2:0] } ;
  assign new_mip_w__h8552 = { 20'd0, f_ei_reqs$D_OUT, rg_mip[10:0] } ;
  assign old_mip_w__h8551 = { 20'd0, rg_mip } ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1168 =
	     rg_mip[11] && rg_mie[11] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ||
	     rg_mip[3] && rg_mie[3] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1173 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1168 ||
	     rg_mip[7] && rg_mie[7] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1178 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1173 ||
	     rg_mip[9] && rg_mie[9] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1183 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1178 ||
	     rg_mip[1] && rg_mie[1] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1188 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1183 ||
	     rg_mip[5] && rg_mie[5] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1193 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1188 ||
	     rg_mip[8] && rg_mie[8] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1198 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1193 ||
	     rg_mip[0] && rg_mie[0] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1203 =
	     rg_mip_4_BIT_11_157_AND_rg_mie_2_BIT_11_158_15_ETC___d1198 ||
	     rg_mip[4] && rg_mie[4] &&
	     (interrupt_pending_cur_priv != 2'b11 || rg_mstatus[3]) ;
  assign vector_offset__h40335 = { 26'd0, csr_trap_actions_exc_code, 2'd0 } ;
  assign x__h29776 = write_csr_word[8] ? 2'b01 : 2'b0 ;
  assign x__h35782 = { rg_minstret[63:32], write_csr_word } ;
  assign x__h35862 = { write_csr_word, rg_minstret[31:0] } ;
  assign x__h36621 =
	     (csr_trap_actions_interrupt && rg_mtvec[0]) ?
	       exc_pc___1__h40387 :
	       exc_pc__h40334 ;
  assign x__h40783 =
	     { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
	       8'd0,
	       rg_mstatus[21:12],
	       csr_trap_actions_from_priv,
	       2'b0,
	       rg_mstatus[8],
	       rg_mstatus[3],
	       rg_mstatus[6:4],
	       1'd0,
	       rg_mstatus[2:0] } ;
  assign x__h40932 =
	     { csr_trap_actions_interrupt,
	       27'd0,
	       csr_trap_actions_exc_code } ;
  assign x__h41061 =
	     (csr_ret_actions_from_priv == 2'b11) ? 2'b0 : rg_mstatus[11:10] ;
  assign x__h41063 =
	     (csr_ret_actions_from_priv == 2'b11) ? rg_mstatus[9:8] : 2'b0 ;
  assign x__h41799 =
	     (csr_ret_actions_from_priv == 2'b11) ?
	       rg_mstatus[11:10] :
	       rg_mstatus[9:8] ;
  assign x__h41802 =
	     { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
	       8'd0,
	       rg_mstatus[21:12],
	       x__h41061,
	       2'b0,
	       x__h41063[0],
	       csr_ret_actions_from_priv == 2'b11 || rg_mstatus[7],
	       csr_ret_actions_from_priv == 2'b10 || rg_mstatus[6],
	       csr_ret_actions_from_priv == 2'b01 || rg_mstatus[5],
	       csr_ret_actions_from_priv == 2'b0 || rg_mstatus[4],
	       IF_csr_ret_actions_from_priv_EQ_0b11_095_THEN__ETC___d1112,
	       IF_csr_ret_actions_from_priv_EQ_0b10_101_THEN__ETC___d1114,
	       IF_csr_ret_actions_from_priv_EQ_0b1_105_THEN_S_ETC___d1116,
	       IF_csr_ret_actions_from_priv_EQ_0b0_107_THEN_S_ETC___d1117 } ;
  always@(csr_ret_actions_from_priv or rg_mstatus)
  begin
    case (csr_ret_actions_from_priv)
      2'd0: n__h41622 = rg_mstatus[4];
      2'd1: n__h41622 = rg_mstatus[5];
      2'd2: n__h41622 = rg_mstatus[6];
      2'd3: n__h41622 = rg_mstatus[7];
    endcase
  end
  always@(read_csr_csr_addr or
	  rg_tdata3 or
	  rg_fflags or
	  rg_frm or
	  rg_mstatus or
	  rg_mie or
	  rg_mtvec or
	  rg_mcounteren or
	  rg_mscratch or
	  rg_mepc or
	  rg_mcause or
	  rg_mtval or
	  old_mip_w__h8551 or
	  rg_tselect or rg_tdata1 or rg_tdata2 or rg_mcycle or rg_minstret)
  begin
    case (read_csr_csr_addr)
      12'h001:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { 27'd0, rg_fflags };
      12'h002:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { 29'd0, rg_frm };
      12'h003:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { 24'd0, rg_frm, rg_fflags };
      12'h300:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
		8'd0,
		rg_mstatus[21:10],
		2'b0,
		rg_mstatus[8:0] };
      12'h301:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      32'd1074794752;
      12'h304:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { 20'd0, rg_mie };
      12'h305:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { rg_mtvec[30:1], 1'b0, rg_mtvec[0] };
      12'h306:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { 29'd0, rg_mcounteren };
      12'h340:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_mscratch;
      12'h341:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 = rg_mepc;
      12'h342:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      { rg_mcause[4], 27'd0, rg_mcause[3:0] };
      12'h343:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_mtval;
      12'h344:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      old_mip_w__h8551;
      12'h7A0:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_tselect;
      12'h7A1:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_tdata1;
      12'h7A2:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_tdata2;
      12'hB00, 12'hC00:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_mcycle[31:0];
      12'hB02, 12'hC02:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_minstret[31:0];
      12'hB80, 12'hC80:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_mcycle[63:32];
      12'hB82, 12'hC82:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
	      rg_minstret[63:32];
      12'hF11, 12'hF12, 12'hF13, 12'hF14:
	  IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 = 32'd0;
      default: IF_read_csr_csr_addr_EQ_0x1_7_THEN_0_CONCAT_rg_ETC___d262 =
		   rg_tdata3;
    endcase
  end
  always@(mav_read_csr_csr_addr or
	  rg_tdata3 or
	  rg_fflags or
	  rg_frm or
	  rg_mstatus or
	  rg_mie or
	  rg_mtvec or
	  rg_mcounteren or
	  rg_mscratch or
	  rg_mepc or
	  rg_mcause or
	  rg_mtval or
	  old_mip_w__h8551 or
	  rg_tselect or rg_tdata1 or rg_tdata2 or rg_mcycle or rg_minstret)
  begin
    case (mav_read_csr_csr_addr)
      12'h001:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { 27'd0, rg_fflags };
      12'h002:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { 29'd0, rg_frm };
      12'h003:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { 24'd0, rg_frm, rg_fflags };
      12'h300:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
		8'd0,
		rg_mstatus[21:10],
		2'b0,
		rg_mstatus[8:0] };
      12'h301:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      32'd1074794752;
      12'h304:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { 20'd0, rg_mie };
      12'h305:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { rg_mtvec[30:1], 1'b0, rg_mtvec[0] };
      12'h306:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { 29'd0, rg_mcounteren };
      12'h340:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_mscratch;
      12'h341:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 = rg_mepc;
      12'h342:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      { rg_mcause[4], 27'd0, rg_mcause[3:0] };
      12'h343:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_mtval;
      12'h344:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      old_mip_w__h8551;
      12'h7A0:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_tselect;
      12'h7A1:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_tdata1;
      12'h7A2:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_tdata2;
      12'hB00, 12'hC00:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_mcycle[31:0];
      12'hB02, 12'hC02:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_minstret[31:0];
      12'hB80, 12'hC80:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_mcycle[63:32];
      12'hB82, 12'hC82:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
	      rg_minstret[63:32];
      12'hF11, 12'hF12, 12'hF13, 12'hF14:
	  IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 = 32'd0;
      default: IF_mav_read_csr_csr_addr_EQ_0x1_77_THEN_0_CONC_ETC___d646 =
		   rg_tdata3;
    endcase
  end
  always@(read_csr_port2_csr_addr or
	  rg_tdata3 or
	  rg_fflags or
	  rg_frm or
	  rg_mstatus or
	  rg_mie or
	  rg_mtvec or
	  rg_mcounteren or
	  rg_mscratch or
	  rg_mepc or
	  rg_mcause or
	  rg_mtval or
	  old_mip_w__h8551 or
	  rg_tselect or rg_tdata1 or rg_tdata2 or rg_mcycle or rg_minstret)
  begin
    case (read_csr_port2_csr_addr)
      12'h001:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { 27'd0, rg_fflags };
      12'h002:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { 29'd0, rg_frm };
      12'h003:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { 24'd0, rg_frm, rg_fflags };
      12'h300:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
		8'd0,
		rg_mstatus[21:10],
		2'b0,
		rg_mstatus[8:0] };
      12'h301:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      32'd1074794752;
      12'h304:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { 20'd0, rg_mie };
      12'h305:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { rg_mtvec[30:1], 1'b0, rg_mtvec[0] };
      12'h306:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { 29'd0, rg_mcounteren };
      12'h340:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_mscratch;
      12'h341:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 = rg_mepc;
      12'h342:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      { rg_mcause[4], 27'd0, rg_mcause[3:0] };
      12'h343:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_mtval;
      12'h344:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      old_mip_w__h8551;
      12'h7A0:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_tselect;
      12'h7A1:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_tdata1;
      12'h7A2:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_tdata2;
      12'hB00, 12'hC00:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_mcycle[31:0];
      12'hB02, 12'hC02:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_minstret[31:0];
      12'hB80, 12'hC80:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_mcycle[63:32];
      12'hB82, 12'hC82:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
	      rg_minstret[63:32];
      12'hF11, 12'hF12, 12'hF13, 12'hF14:
	  IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 = 32'd0;
      default: IF_read_csr_port2_csr_addr_EQ_0x1_85_THEN_0_CO_ETC___d454 =
		   rg_tdata3;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_dpc <= `BSV_ASSIGNMENT_DELAY 32'h00001000;
	rg_mcycle <= `BSV_ASSIGNMENT_DELAY 64'd0;
	rg_minstret <= `BSV_ASSIGNMENT_DELAY 64'd0;
	rg_mstatus <= `BSV_ASSIGNMENT_DELAY 22'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_dpc$EN) rg_dpc <= `BSV_ASSIGNMENT_DELAY rg_dpc$D_IN;
	if (rg_mcycle$EN) rg_mcycle <= `BSV_ASSIGNMENT_DELAY rg_mcycle$D_IN;
	if (rg_minstret$EN)
	  rg_minstret <= `BSV_ASSIGNMENT_DELAY rg_minstret$D_IN;
	if (rg_mstatus$EN)
	  rg_mstatus <= `BSV_ASSIGNMENT_DELAY rg_mstatus$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_dcsr$EN) rg_dcsr <= `BSV_ASSIGNMENT_DELAY rg_dcsr$D_IN;
    if (rg_dscratch0$EN)
      rg_dscratch0 <= `BSV_ASSIGNMENT_DELAY rg_dscratch0$D_IN;
    if (rg_dscratch1$EN)
      rg_dscratch1 <= `BSV_ASSIGNMENT_DELAY rg_dscratch1$D_IN;
    if (rg_fflags$EN) rg_fflags <= `BSV_ASSIGNMENT_DELAY rg_fflags$D_IN;
    if (rg_frm$EN) rg_frm <= `BSV_ASSIGNMENT_DELAY rg_frm$D_IN;
    if (rg_mcause$EN) rg_mcause <= `BSV_ASSIGNMENT_DELAY rg_mcause$D_IN;
    if (rg_mcounteren$EN)
      rg_mcounteren <= `BSV_ASSIGNMENT_DELAY rg_mcounteren$D_IN;
    if (rg_mepc$EN) rg_mepc <= `BSV_ASSIGNMENT_DELAY rg_mepc$D_IN;
    if (rg_mie$EN) rg_mie <= `BSV_ASSIGNMENT_DELAY rg_mie$D_IN;
    if (rg_mip$EN) rg_mip <= `BSV_ASSIGNMENT_DELAY rg_mip$D_IN;
    if (rg_mscratch$EN) rg_mscratch <= `BSV_ASSIGNMENT_DELAY rg_mscratch$D_IN;
    if (rg_mtval$EN) rg_mtval <= `BSV_ASSIGNMENT_DELAY rg_mtval$D_IN;
    if (rg_mtvec$EN) rg_mtvec <= `BSV_ASSIGNMENT_DELAY rg_mtvec$D_IN;
    if (rg_tdata1$EN) rg_tdata1 <= `BSV_ASSIGNMENT_DELAY rg_tdata1$D_IN;
    if (rg_tdata2$EN) rg_tdata2 <= `BSV_ASSIGNMENT_DELAY rg_tdata2$D_IN;
    if (rg_tdata3$EN) rg_tdata3 <= `BSV_ASSIGNMENT_DELAY rg_tdata3$D_IN;
    if (rg_tselect$EN) rg_tselect <= `BSV_ASSIGNMENT_DELAY rg_tselect$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_verbosity = 4'hA;
    rg_dcsr = 32'hAAAAAAAA;
    rg_dpc = 32'hAAAAAAAA;
    rg_dscratch0 = 32'hAAAAAAAA;
    rg_dscratch1 = 32'hAAAAAAAA;
    rg_fflags = 5'h0A;
    rg_frm = 3'h2;
    rg_mcause = 5'h0A;
    rg_mcounteren = 3'h2;
    rg_mcycle = 64'hAAAAAAAAAAAAAAAA;
    rg_mepc = 32'hAAAAAAAA;
    rg_mie = 12'hAAA;
    rg_minstret = 64'hAAAAAAAAAAAAAAAA;
    rg_mip = 12'hAAA;
    rg_mscratch = 32'hAAAAAAAA;
    rg_mstatus = 22'h2AAAAA;
    rg_mtval = 32'hAAAAAAAA;
    rg_mtvec = 31'h2AAAAAAA;
    rg_state = 1'h0;
    rg_tdata1 = 32'hAAAAAAAA;
    rg_tdata2 = 32'hAAAAAAAA;
    rg_tdata3 = 32'hAAAAAAAA;
    rg_tselect = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_external_interrupt_req &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_RegFile: external_interrupt_req: %x",
		 rg_mcycle,
		 external_interrupt_req_set_not_clear);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_timer_interrupt_req && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_RegFile: timer_interrupt_req: %x",
		 rg_mcycle,
		 timer_interrupt_req_set_not_clear);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_software_interrupt_req &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_RegFile: software_interrupt_req: %x",
		 rg_mcycle,
		 software_interrupt_req_set_not_clear);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_Regfile.csr_trap_actions:", rg_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("    from priv %0d  pc 0x%0h  interrupt %0d  exc_code %0d  xtval 0x%0h",
		 csr_trap_actions_from_priv,
		 csr_trap_actions_pc,
		 csr_trap_actions_interrupt,
		 csr_trap_actions_exc_code,
		 csr_trap_actions_xtval);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write("    priv %0d: ", 2'b11);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" ip: 0x%0h", old_mip_w__h8551);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" ie: 0x%0h", { 20'd0, rg_mie });
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" edeleg: 0x%0h", 16'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" ideleg: 0x%0h", 12'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" cause:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd0)
	$write("USER_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd1)
	$write("SUPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd2)
	$write("HYPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd3)
	$write("MACHINE_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd4)
	$write("USER_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd5)
	$write("SUPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd6)
	$write("HYPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd7)
	$write("MACHINE_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd8)
	$write("USER_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd9)
	$write("SUPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd10)
	$write("HYPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd11)
	$write("MACHINE_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  rg_mcause[4] &&
	  rg_mcause[3:0] != 4'd0 &&
	  rg_mcause[3:0] != 4'd1 &&
	  rg_mcause[3:0] != 4'd2 &&
	  rg_mcause[3:0] != 4'd3 &&
	  rg_mcause[3:0] != 4'd4 &&
	  rg_mcause[3:0] != 4'd5 &&
	  rg_mcause[3:0] != 4'd6 &&
	  rg_mcause[3:0] != 4'd7 &&
	  rg_mcause[3:0] != 4'd8 &&
	  rg_mcause[3:0] != 4'd9 &&
	  rg_mcause[3:0] != 4'd10 &&
	  rg_mcause[3:0] != 4'd11)
	$write("unknown interrupt Exc_Code %d", rg_mcause[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] == 4'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !rg_mcause[4] &&
	  rg_mcause[3:0] != 4'd0 &&
	  rg_mcause[3:0] != 4'd1 &&
	  rg_mcause[3:0] != 4'd2 &&
	  rg_mcause[3:0] != 4'd3 &&
	  rg_mcause[3:0] != 4'd4 &&
	  rg_mcause[3:0] != 4'd5 &&
	  rg_mcause[3:0] != 4'd6 &&
	  rg_mcause[3:0] != 4'd7 &&
	  rg_mcause[3:0] != 4'd8 &&
	  rg_mcause[3:0] != 4'd9 &&
	  rg_mcause[3:0] != 4'd11 &&
	  rg_mcause[3:0] != 4'd12 &&
	  rg_mcause[3:0] != 4'd13 &&
	  rg_mcause[3:0] != 4'd15)
	$write("unknown trap Exc_Code %d", rg_mcause[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" status: 0x%0h",
	       { rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3,
		 8'd0,
		 rg_mstatus[21:10],
		 2'b0,
		 rg_mstatus[8:0] });
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" tvec: 0x%0h", { rg_mtvec[30:1], 1'b0, rg_mtvec[0] });
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" epc: 0x%0h", rg_mepc);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" tval: 0x%0h", rg_mtval);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write("    Return: new pc 0x%0h  ", x__h36621);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" new mstatus:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write("MStatus{",
	       "sd:%0d",
	       rg_mstatus[15:14] == 2'h3 || rg_mstatus[13:12] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" tsr:%0d", rg_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" tw:%0d", rg_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" tvm:%0d", rg_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" mxr:%0d", rg_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" sum:%0d", rg_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" mprv:%0d", rg_mstatus[16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" xs:%0d", rg_mstatus[15:14]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" fs:%0d", rg_mstatus[13:12]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" mpp:%0d", csr_trap_actions_from_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" spp:%0d", rg_mstatus[9:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" pies:%0d_%0d%0d",
	       rg_mstatus[3],
	       rg_mstatus[5],
	       rg_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" ies:%0d_%0d%0d", 1'd0, rg_mstatus[1], rg_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" new xcause:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd0)
	$write("USER_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd1)
	$write("SUPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd2)
	$write("HYPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd3)
	$write("MACHINE_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd4)
	$write("USER_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd5)
	$write("SUPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd6)
	$write("HYPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd7)
	$write("MACHINE_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd8)
	$write("USER_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd9)
	$write("SUPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd10)
	$write("HYPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd11)
	$write("MACHINE_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_csr_tr_ETC___d1039)
	$write("unknown interrupt Exc_Code %d", csr_trap_actions_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19 &&
	  !csr_trap_actions_interrupt &&
	  csr_trap_actions_exc_code == 4'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__7_ULE_1_8_9_AND_NOT_cs_ETC___d1089)
	$write("unknown trap Exc_Code %d", csr_trap_actions_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$write(" new priv %0d", 2'b11);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions && NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_write_csr &&
	  (write_csr_csr_addr < 12'hB03 || write_csr_csr_addr > 12'hB1F) &&
	  (write_csr_csr_addr < 12'hB83 || write_csr_csr_addr > 12'hB9F) &&
	  (write_csr_csr_addr < 12'h323 || write_csr_csr_addr > 12'h33F) &&
	  write_csr_csr_addr != 12'h001 &&
	  write_csr_csr_addr != 12'h002 &&
	  write_csr_csr_addr != 12'h003 &&
	  write_csr_csr_addr != 12'hF11 &&
	  write_csr_csr_addr != 12'hF12 &&
	  write_csr_csr_addr != 12'hF13 &&
	  write_csr_csr_addr != 12'hF14 &&
	  write_csr_csr_addr != 12'h300 &&
	  write_csr_csr_addr != 12'h301 &&
	  write_csr_csr_addr != 12'h304 &&
	  write_csr_csr_addr != 12'h305 &&
	  write_csr_csr_addr != 12'h306 &&
	  write_csr_csr_addr != 12'h340 &&
	  write_csr_csr_addr != 12'h341 &&
	  write_csr_csr_addr != 12'h342 &&
	  write_csr_csr_addr != 12'h343 &&
	  write_csr_csr_addr != 12'h344 &&
	  write_csr_csr_addr != 12'hB00 &&
	  write_csr_csr_addr != 12'hB02 &&
	  write_csr_csr_addr != 12'hB80 &&
	  write_csr_csr_addr != 12'hB82 &&
	  write_csr_csr_addr != 12'h7A0 &&
	  write_csr_csr_addr != 12'h7A1 &&
	  write_csr_csr_addr != 12'h7A2 &&
	  write_csr_csr_addr != 12'h7A3 &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: ERROR: CSR-write addr 0x%0h val 0x%0h not successful",
		 rg_mcycle,
		 write_csr_csr_addr,
		 write_csr_word);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_record_external_interrupt &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_RegFile.rl_record_external_interrupt: mip: %0h -> %0h",
		 rg_mcycle,
		 old_mip_w__h8551,
		 new_mip_w__h8552);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_record_external_interrupt &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("    Current mie = %0h", { 20'd0, rg_mie });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_record_timer_interrupt_req &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_RegFile.rl_record_timer_interrupt_req: mip: %0h -> %0h",
		 rg_mcycle,
		 old_mip_w__h8551,
		 new_mip_w__h13298);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_record_timer_interrupt_req &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("    Current mie = %0h", { 20'd0, rg_mie });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_record_software_interrupt &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("%0d: CSR_RegFile.rl_record_software_interrupt: mip: %0h -> %0h",
		 rg_mcycle,
		 old_mip_w__h8551,
		 new_mip_w__h17442);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_record_software_interrupt &&
	  NOT_cfg_verbosity_read__7_ULE_1_8___d19)
	$display("    Current mie = %0h", { 20'd0, rg_mie });
  end
  // synopsys translate_on
endmodule  // mkCSR_RegFile

