static int max44000_read_alstim(struct max44000_data *data)\r\n{\r\nunsigned int val;\r\nint ret;\r\nret = regmap_read(data->regmap, MAX44000_REG_CFG_RX, &val);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn (val & MAX44000_CFG_RX_ALSTIM_MASK) >> MAX44000_CFG_RX_ALSTIM_SHIFT;\r\n}\r\nstatic int max44000_write_alstim(struct max44000_data *data, int val)\r\n{\r\nreturn regmap_write_bits(data->regmap, MAX44000_REG_CFG_RX,\r\nMAX44000_CFG_RX_ALSTIM_MASK,\r\nval << MAX44000_CFG_RX_ALSTIM_SHIFT);\r\n}\r\nstatic int max44000_read_alspga(struct max44000_data *data)\r\n{\r\nunsigned int val;\r\nint ret;\r\nret = regmap_read(data->regmap, MAX44000_REG_CFG_RX, &val);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn (val & MAX44000_CFG_RX_ALSPGA_MASK) >> MAX44000_CFG_RX_ALSPGA_SHIFT;\r\n}\r\nstatic int max44000_write_alspga(struct max44000_data *data, int val)\r\n{\r\nreturn regmap_write_bits(data->regmap, MAX44000_REG_CFG_RX,\r\nMAX44000_CFG_RX_ALSPGA_MASK,\r\nval << MAX44000_CFG_RX_ALSPGA_SHIFT);\r\n}\r\nstatic int max44000_read_alsval(struct max44000_data *data)\r\n{\r\nu16 regval;\r\nint alstim, ret;\r\nret = regmap_bulk_read(data->regmap, MAX44000_REG_ALS_DATA_HI,\r\n&regval, sizeof(regval));\r\nif (ret < 0)\r\nreturn ret;\r\nalstim = ret = max44000_read_alstim(data);\r\nif (ret < 0)\r\nreturn ret;\r\nregval = be16_to_cpu(regval);\r\nif (regval & MAX44000_ALSDATA_OVERFLOW)\r\nreturn 0x3FFF;\r\nreturn regval << MAX44000_ALSTIM_SHIFT(alstim);\r\n}\r\nstatic int max44000_write_led_current_raw(struct max44000_data *data, int val)\r\n{\r\nif (val < 0 || val > MAX44000_LED_CURRENT_MAX)\r\nreturn -ERANGE;\r\nif (val >= 8)\r\nval += 4;\r\nreturn regmap_write_bits(data->regmap, MAX44000_REG_CFG_TX,\r\nMAX44000_LED_CURRENT_MASK, val);\r\n}\r\nstatic int max44000_read_led_current_raw(struct max44000_data *data)\r\n{\r\nunsigned int regval;\r\nint ret;\r\nret = regmap_read(data->regmap, MAX44000_REG_CFG_TX, &regval);\r\nif (ret < 0)\r\nreturn ret;\r\nregval &= MAX44000_LED_CURRENT_MASK;\r\nif (regval >= 8)\r\nregval -= 4;\r\nreturn regval;\r\n}\r\nstatic int max44000_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct max44000_data *data = iio_priv(indio_dev);\r\nint alstim, alspga;\r\nunsigned int regval;\r\nint ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nswitch (chan->type) {\r\ncase IIO_LIGHT:\r\nmutex_lock(&data->lock);\r\nret = max44000_read_alsval(data);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = ret;\r\nreturn IIO_VAL_INT;\r\ncase IIO_PROXIMITY:\r\nmutex_lock(&data->lock);\r\nret = regmap_read(data->regmap, MAX44000_REG_PRX_DATA, &regval);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = regval;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CURRENT:\r\nmutex_lock(&data->lock);\r\nret = max44000_read_led_current_raw(data);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = ret;\r\nreturn IIO_VAL_INT;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_SCALE:\r\nswitch (chan->type) {\r\ncase IIO_CURRENT:\r\n*val = 10;\r\nreturn IIO_VAL_INT;\r\ncase IIO_LIGHT:\r\nmutex_lock(&data->lock);\r\nalspga = ret = max44000_read_alspga(data);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = (1 << MAX44000_ALSPGA_MAX_SHIFT);\r\n*val2 = MAX44000_ALS_TO_LUX_DEFAULT_FRACTION_LOG2\r\n+ MAX44000_ALSPGA_MAX_SHIFT\r\n- max44000_alspga_shift[alspga];\r\nreturn IIO_VAL_FRACTIONAL_LOG2;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_INT_TIME:\r\nmutex_lock(&data->lock);\r\nalstim = ret = max44000_read_alstim(data);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = 0;\r\n*val2 = max44000_int_time_avail_ns_array[alstim];\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int max44000_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct max44000_data *data = iio_priv(indio_dev);\r\nint ret;\r\nif (mask == IIO_CHAN_INFO_RAW && chan->type == IIO_CURRENT) {\r\nmutex_lock(&data->lock);\r\nret = max44000_write_led_current_raw(data, val);\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n} else if (mask == IIO_CHAN_INFO_INT_TIME && chan->type == IIO_LIGHT) {\r\ns64 valns = val * NSEC_PER_SEC + val2;\r\nint alstim = find_closest_descending(valns,\r\nmax44000_int_time_avail_ns_array,\r\nARRAY_SIZE(max44000_int_time_avail_ns_array));\r\nmutex_lock(&data->lock);\r\nret = max44000_write_alstim(data, alstim);\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n} else if (mask == IIO_CHAN_INFO_SCALE && chan->type == IIO_LIGHT) {\r\ns64 valus = val * USEC_PER_SEC + val2;\r\nint alspga = find_closest(valus,\r\nmax44000_scale_avail_ulux_array,\r\nARRAY_SIZE(max44000_scale_avail_ulux_array));\r\nmutex_lock(&data->lock);\r\nret = max44000_write_alspga(data, alspga);\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int max44000_write_raw_get_fmt(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nlong mask)\r\n{\r\nif (mask == IIO_CHAN_INFO_INT_TIME && chan->type == IIO_LIGHT)\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\nelse if (mask == IIO_CHAN_INFO_SCALE && chan->type == IIO_LIGHT)\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\nelse\r\nreturn IIO_VAL_INT;\r\n}\r\nstatic bool max44000_readable_reg(struct device *dev, unsigned int reg)\r\n{\r\nswitch (reg) {\r\ncase MAX44000_REG_STATUS:\r\ncase MAX44000_REG_CFG_MAIN:\r\ncase MAX44000_REG_CFG_RX:\r\ncase MAX44000_REG_CFG_TX:\r\ncase MAX44000_REG_ALS_DATA_HI:\r\ncase MAX44000_REG_ALS_DATA_LO:\r\ncase MAX44000_REG_PRX_DATA:\r\ncase MAX44000_REG_ALS_UPTHR_HI:\r\ncase MAX44000_REG_ALS_UPTHR_LO:\r\ncase MAX44000_REG_ALS_LOTHR_HI:\r\ncase MAX44000_REG_ALS_LOTHR_LO:\r\ncase MAX44000_REG_PST:\r\ncase MAX44000_REG_PRX_IND:\r\ncase MAX44000_REG_PRX_THR:\r\ncase MAX44000_REG_TRIM_GAIN_GREEN:\r\ncase MAX44000_REG_TRIM_GAIN_IR:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool max44000_writeable_reg(struct device *dev, unsigned int reg)\r\n{\r\nswitch (reg) {\r\ncase MAX44000_REG_CFG_MAIN:\r\ncase MAX44000_REG_CFG_RX:\r\ncase MAX44000_REG_CFG_TX:\r\ncase MAX44000_REG_ALS_UPTHR_HI:\r\ncase MAX44000_REG_ALS_UPTHR_LO:\r\ncase MAX44000_REG_ALS_LOTHR_HI:\r\ncase MAX44000_REG_ALS_LOTHR_LO:\r\ncase MAX44000_REG_PST:\r\ncase MAX44000_REG_PRX_IND:\r\ncase MAX44000_REG_PRX_THR:\r\ncase MAX44000_REG_TRIM_GAIN_GREEN:\r\ncase MAX44000_REG_TRIM_GAIN_IR:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool max44000_volatile_reg(struct device *dev, unsigned int reg)\r\n{\r\nswitch (reg) {\r\ncase MAX44000_REG_STATUS:\r\ncase MAX44000_REG_ALS_DATA_HI:\r\ncase MAX44000_REG_ALS_DATA_LO:\r\ncase MAX44000_REG_PRX_DATA:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool max44000_precious_reg(struct device *dev, unsigned int reg)\r\n{\r\nreturn reg == MAX44000_REG_STATUS;\r\n}\r\nstatic irqreturn_t max44000_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct max44000_data *data = iio_priv(indio_dev);\r\nu16 buf[8];\r\nint index = 0;\r\nunsigned int regval;\r\nint ret;\r\nmutex_lock(&data->lock);\r\nif (test_bit(MAX44000_SCAN_INDEX_ALS, indio_dev->active_scan_mask)) {\r\nret = max44000_read_alsval(data);\r\nif (ret < 0)\r\ngoto out_unlock;\r\nbuf[index++] = ret;\r\n}\r\nif (test_bit(MAX44000_SCAN_INDEX_PRX, indio_dev->active_scan_mask)) {\r\nret = regmap_read(data->regmap, MAX44000_REG_PRX_DATA, &regval);\r\nif (ret < 0)\r\ngoto out_unlock;\r\nbuf[index] = regval;\r\n}\r\nmutex_unlock(&data->lock);\r\niio_push_to_buffers_with_timestamp(indio_dev, buf,\r\niio_get_time_ns(indio_dev));\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\nout_unlock:\r\nmutex_unlock(&data->lock);\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int max44000_probe(struct i2c_client *client,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct max44000_data *data;\r\nstruct iio_dev *indio_dev;\r\nint ret, reg;\r\nindio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\ndata = iio_priv(indio_dev);\r\ndata->regmap = devm_regmap_init_i2c(client, &max44000_regmap_config);\r\nif (IS_ERR(data->regmap)) {\r\ndev_err(&client->dev, "regmap_init failed!\n");\r\nreturn PTR_ERR(data->regmap);\r\n}\r\ni2c_set_clientdata(client, indio_dev);\r\nmutex_init(&data->lock);\r\nindio_dev->dev.parent = &client->dev;\r\nindio_dev->info = &max44000_info;\r\nindio_dev->name = MAX44000_DRV_NAME;\r\nindio_dev->channels = max44000_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(max44000_channels);\r\nret = regmap_write(data->regmap, MAX44000_REG_CFG_RX,\r\nMAX44000_REG_CFG_RX_DEFAULT);\r\nif (ret < 0) {\r\ndev_err(&client->dev, "failed to write default CFG_RX: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nret = max44000_write_led_current_raw(data, MAX44000_LED_CURRENT_DEFAULT);\r\nif (ret < 0) {\r\ndev_err(&client->dev, "failed to write init config: %d\n", ret);\r\nreturn ret;\r\n}\r\nreg = MAX44000_CFG_TRIM | MAX44000_CFG_MODE_ALS_PRX;\r\nret = regmap_write(data->regmap, MAX44000_REG_CFG_MAIN, reg);\r\nif (ret < 0) {\r\ndev_err(&client->dev, "failed to write init config: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = regmap_read(data->regmap, MAX44000_REG_STATUS, &reg);\r\nif (ret < 0) {\r\ndev_err(&client->dev, "failed to read init status: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = iio_triggered_buffer_setup(indio_dev, NULL, max44000_trigger_handler, NULL);\r\nif (ret < 0) {\r\ndev_err(&client->dev, "iio triggered buffer setup failed\n");\r\nreturn ret;\r\n}\r\nreturn iio_device_register(indio_dev);\r\n}\r\nstatic int max44000_remove(struct i2c_client *client)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(client);\r\niio_device_unregister(indio_dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nreturn 0;\r\n}
