<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Basic Mixed-Language Flow" />
<meta name="abstract" content="Simulating mixed-language designs with Questa SIM consists of a few basic steps. The actions you take for each step in the flow depend on which languages your design units are written in and where they are in the design hierarchy." />
<meta name="description" content="Simulating mixed-language designs with Questa SIM consists of a few basic steps. The actions you take for each step in the flow depend on which languages your design units are written in and where they are in the design hierarchy." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id4f7ac5ac-010b-4a27-bcd7-19998370f476" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Basic Mixed-Language Flow</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Basic Mixed-Language Flow" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Basic Mixed-Language
Flow</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Simulating
mixed-language designs with <span class="ph fmvar:ProductName">Questa SIM</span> consists
of a few basic steps. The actions you take for each step in the
flow depend on which languages your design units are written in
and where they are in the design hierarchy. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__idc6ac21f1-04a4-41ac-b989-f36077904881"><ol class="ol"><li class="li" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__idbab535f5-cc84-4e0a-96a8-b5a1e2249661"><p class="p">Compile
HDL source code using either the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vcom', 'questa_sim_ref'); return false;">vcom</a> or <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog command.</a> Compile all modules in the design following order-of-compile
rules.</p>
</li>
<li class="li" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__idc14c9ecf-c999-4ee8-b887-69cc3044528e"><p class="p">Compile
SystemC C++ source code using the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'sccom', 'questa_sim_ref'); return false;">sccom command</a>. </p>
<p class="p">For SystemC designs with HDL instances
— Create a SystemC foreign module declaration for all Verilog/SystemVerilog
and VHDL instances. For more information on this declaration, refer
to <a class="xref fm:HeadingOnly" href="General_SystemcForeignModuleVerilogDeclaration_idf0d92e06.html#idf0d92e06-1031-4b24-bbe0-1b30f4650d70__General_SystemcForeignModuleVerilogDeclaration_idf0d92e06.xml#idf0d92e06-1031-4b24-bbe0-1b30f4650d70" title="In cases where you want to run a mixed simulation with SystemC and Verilog/SystemVerilog, you must generate and declare a foreign module that stands in for each Verilog module instantiated under SystemC.">SystemC Foreign Module (Verilog) Declaration</a> or <a class="xref fm:HeadingOnly" href="General_SystemcForeignModuleVhdlDeclaration_id49a3c44d.html#id49a3c44d-04d8-4ff9-80dd-e6fc69a6f3bc__General_SystemcForeignModuleVhdlDeclaration_id49a3c44d.xml#id49a3c44d-04d8-4ff9-80dd-e6fc69a6f3bc" title="In cases where you want to run a mixed simulation with SystemC and VHDL, you must create and declare a foreign module that stands in for each VHDL design unit instantiated under SystemC. You can create the foreign modules in one of two ways:">SystemC Foreign Module (VHDL) Declaration</a>. </p>
<p class="p">For Verilog/SystemVerilog/VHDL designs
with SystemC instances — Export any SystemC instances that will
be directly instantiated by the other language using the SC_MODULE_EXPORT
macro. Instantiate exported SystemC modules as you would instantiate
any Verilog/SystemVerilog/VHDL module or design unit.</p>
<p class="p">For VHDL with Verilog instances — Do
not use vlog -nodebug=ports during compilation of the Verilog modules
because VHDL will not have the necessary access to the port information.</p>
<p class="p">For binding Verilog design units to VHDL
or Verilog design units — See “<a class="xref fm:HeadingOnly" href="Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html#ide04c8136-f8ce-437c-889a-64e83cbaceee__Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.xml#ide04c8136-f8ce-437c-889a-64e83cbaceee" title="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification.">The SystemVerilog bind Construct in Mixed-Language Designs</a>.” When using bind in compilation
unit scope, use the -cuname argument with the <span class="ph FontProperty HeadingLabel">vlog</span> command
(see <a class="xref fm:HeadingOnly" href="General_VhdlInstanceMapping_id2505376c.html#id2505376c-ed09-4e13-8ac5-108e53713f69__id7e27d6a4-0053-4cd5-bcc5-8549f3239a79">Separate Bind Statements in the Compilation Unit Scope</a>). </p>
<p class="p">For binding Verilog design units to VHDL
or Verilog design units or SystemC modules — See “<a class="xref fm:HeadingOnly" href="Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html#ide04c8136-f8ce-437c-889a-64e83cbaceee__Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.xml#ide04c8136-f8ce-437c-889a-64e83cbaceee" title="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification.">The SystemVerilog bind Construct in Mixed-Language Designs</a>.” When using bind in compilation
unit scope, use the -cuname argument with the <span class="ph FontProperty HeadingLabel">vlog</span> command
(see <a class="xref fm:HeadingOnly" href="General_VhdlInstanceMapping_id2505376c.html#id2505376c-ed09-4e13-8ac5-108e53713f69__id7e27d6a4-0053-4cd5-bcc5-8549f3239a79">Separate Bind Statements in the Compilation Unit Scope</a>). </p>
</li>
<li class="li" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__id118d2f18-811a-452c-85ff-b57f77102641"><p class="p">For
designs containing SystemC — Link all objects in the design using <span class="ph FontProperty HeadingLabel">sccom -link</span>.</p>
</li>
<li class="li" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__idc84892f5-b0ac-422d-b9ab-a4e416946bbe"><p class="p">Elaborate
and optimize your design using the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a> command.
See <a class="xref fm:HeadingOnly" href="General_OptimizingMixedDesigns_id2f70f9ab.html#id2f70f9ab-1b29-4447-9ce2-5c612150df7a__General_OptimizingMixedDesigns_id2f70f9ab.xml#id2f70f9ab-1b29-4447-9ce2-5c612150df7a" title="The vopt command performs global optimizations to improve simulator performance. You run vopt on the top-level design unit.">Optimizing Mixed Designs</a>.</p>
</li>
<li class="li" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__id0d94172a-f4ce-46c6-beca-388c9b9e8c25"><p class="p">Simulate
the design with the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> command. </p>
</li>
<li class="li" id="id4f7ac5ac-010b-4a27-bcd7-19998370f476__id0b913b1c-5e0a-464f-90fa-ebd749715aa9"><p class="p">Run
and debug your design.</p>
</li>
</ol>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_MixedLanguageSimulation_id95143c12.html" title="Questa SIM allows you to simulate designs that are written in VHDL, SystemC, Verilog, and SystemVerilog. While design units must be entirely of one language type, any design unit may instantiate other design units from another language. Any instance in the design hierarchy may be a design unit from another language without restriction.">Mixed-Language Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Basic Mixed-Language Flow"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_BasicMixedLanguageFlow_id4f7ac5ac.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>