addi t0 t0 1
addi t1 t0 2
addi t2 t1 3
or t0 t0 t1
xor t0 t1 t2
divu t0 t1 t2
remu t0 t1 t2
and t0 t1 t2