$comment
	File created using the following command:
		vcd file AdderSubtractor.msim.vcd -direction
$end
$date
	Sat Sep 19 12:42:15 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module AdderSubtractor_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var reg 1 ) C0 $end
$var wire 1 * C4 $end
$var wire 1 + S0 $end
$var wire 1 , S1 $end
$var wire 1 - S2 $end
$var wire 1 . S3 $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 A0~combout $end
$var wire 1 7 B0~combout $end
$var wire 1 8 inst|inst1~0_combout $end
$var wire 1 9 B1~combout $end
$var wire 1 : C0~combout $end
$var wire 1 ; A1~combout $end
$var wire 1 < inst|inst5~0_combout $end
$var wire 1 = inst1|inst1~combout $end
$var wire 1 > inst1|inst5~0_combout $end
$var wire 1 ? B2~combout $end
$var wire 1 @ A2~combout $end
$var wire 1 A inst2|inst1~0_combout $end
$var wire 1 B A3~combout $end
$var wire 1 C inst2|inst5~0_combout $end
$var wire 1 D B3~combout $end
$var wire 1 E inst3|inst5~0_combout $end
$var wire 1 F inst3|inst1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
x/
00
11
x2
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#10000
1)
1:
0/
1F
1A
1=
1<
1>
0=
1.
1-
1,
1C
0A
0,
0F
1E
0-
0.
1*
#160000
0)
0:
1/
1F
0E
0C
1A
0>
1=
0<
0F
0A
0=
1.
0*
1-
1,
0.
0-
0,
#230000
1!
1#
1$
1'
1(
1)
16
1@
1B
1?
1D
1:
0/
1<
18
1A
1F
1=
1>
0=
1+
1-
1.
1,
1C
0A
0,
0F
1E
0-
0.
1*
#400000
0!
0#
0$
0'
0(
0)
06
0@
0B
0?
0D
0:
1/
0<
08
0C
1A
1F
0E
0>
1=
0=
0F
0A
0+
1-
1.
0*
1,
0,
0.
0-
#550000
1"
1%
1&
1#
1$
1'
1(
1)
1;
17
19
1@
1B
1?
1D
1:
0/
1=
18
1A
1F
1,
1+
1-
1.
#690000
0"
0%
0&
0#
0$
0'
0(
0)
0;
07
09
0@
0B
0?
0D
0:
1/
0=
08
0A
0F
0,
0+
0-
0.
#1000000
