Loading plugins phase: Elapsed time ==> 0s.921ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -d CY8C5868AXI-LP035 -s D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.500ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  USB_UART01.v
Program  :   d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -dcpsoc3 USB_UART01.v -verilog
======================================================================

======================================================================
Compiling:  USB_UART01.v
Program  :   d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -dcpsoc3 USB_UART01.v -verilog
======================================================================

======================================================================
Compiling:  USB_UART01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -dcpsoc3 -verilog USB_UART01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 19 16:16:59 2015


======================================================================
Compiling:  USB_UART01.v
Program  :   vpp
Options  :    -yv2 -q10 USB_UART01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 19 16:16:59 2015

Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'USB_UART01.ctl'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  USB_UART01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -dcpsoc3 -verilog USB_UART01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 19 16:17:00 2015

Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\codegentemp\USB_UART01.ctl'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\codegentemp\USB_UART01.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  USB_UART01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -dcpsoc3 -verilog USB_UART01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 19 16:17:05 2015

Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\codegentemp\USB_UART01.ctl'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\codegentemp\USB_UART01.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'd:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_1:dma_nrq_0\
	\USBUART_1:Net_1800\
	\USBUART_1:dma_nrq_3\
	\USBUART_1:Net_1803\
	\USBUART_1:Net_1801\
	\USBUART_1:dma_nrq_1\
	\USBUART_1:dma_nrq_4\
	\USBUART_1:Net_1804\
	\USBUART_1:dma_nrq_5\
	\USBUART_1:Net_1805\
	\USBUART_1:dma_nrq_6\
	\USBUART_1:Net_1806\
	\USBUART_1:dma_nrq_7\
	\USBUART_1:Net_1807\
	\USBUART_1:dma_nrq_2\
	\USBUART_1:Net_1802\
	\UART:BUART:reset_sr\
	Net_90
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_86
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\Motor1:PWMUDB:km_run\
	\Motor1:PWMUDB:ctrl_cmpmode2_2\
	\Motor1:PWMUDB:ctrl_cmpmode2_1\
	\Motor1:PWMUDB:ctrl_cmpmode2_0\
	\Motor1:PWMUDB:ctrl_cmpmode1_2\
	\Motor1:PWMUDB:ctrl_cmpmode1_1\
	\Motor1:PWMUDB:ctrl_cmpmode1_0\
	\Motor1:PWMUDB:capt_rising\
	\Motor1:PWMUDB:capt_falling\
	\Motor1:PWMUDB:trig_rise\
	\Motor1:PWMUDB:trig_fall\
	\Motor1:PWMUDB:sc_kill\
	\Motor1:PWMUDB:min_kill\
	\Motor1:PWMUDB:km_tc\
	\Motor1:PWMUDB:db_tc\
	\Motor1:PWMUDB:dith_sel\
	\Motor1:PWMUDB:compare2\
	\Motor1:Net_101\
	Net_786
	Net_787
	\Motor1:PWMUDB:MODULE_6:b_31\
	\Motor1:PWMUDB:MODULE_6:b_30\
	\Motor1:PWMUDB:MODULE_6:b_29\
	\Motor1:PWMUDB:MODULE_6:b_28\
	\Motor1:PWMUDB:MODULE_6:b_27\
	\Motor1:PWMUDB:MODULE_6:b_26\
	\Motor1:PWMUDB:MODULE_6:b_25\
	\Motor1:PWMUDB:MODULE_6:b_24\
	\Motor1:PWMUDB:MODULE_6:b_23\
	\Motor1:PWMUDB:MODULE_6:b_22\
	\Motor1:PWMUDB:MODULE_6:b_21\
	\Motor1:PWMUDB:MODULE_6:b_20\
	\Motor1:PWMUDB:MODULE_6:b_19\
	\Motor1:PWMUDB:MODULE_6:b_18\
	\Motor1:PWMUDB:MODULE_6:b_17\
	\Motor1:PWMUDB:MODULE_6:b_16\
	\Motor1:PWMUDB:MODULE_6:b_15\
	\Motor1:PWMUDB:MODULE_6:b_14\
	\Motor1:PWMUDB:MODULE_6:b_13\
	\Motor1:PWMUDB:MODULE_6:b_12\
	\Motor1:PWMUDB:MODULE_6:b_11\
	\Motor1:PWMUDB:MODULE_6:b_10\
	\Motor1:PWMUDB:MODULE_6:b_9\
	\Motor1:PWMUDB:MODULE_6:b_8\
	\Motor1:PWMUDB:MODULE_6:b_7\
	\Motor1:PWMUDB:MODULE_6:b_6\
	\Motor1:PWMUDB:MODULE_6:b_5\
	\Motor1:PWMUDB:MODULE_6:b_4\
	\Motor1:PWMUDB:MODULE_6:b_3\
	\Motor1:PWMUDB:MODULE_6:b_2\
	\Motor1:PWMUDB:MODULE_6:b_1\
	\Motor1:PWMUDB:MODULE_6:b_0\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_31\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_30\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_29\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_28\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_27\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_26\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_25\
	\Motor1:PWMUDB:MODULE_6:g2:a0:a_24\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_31\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_30\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_29\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_28\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_27\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_26\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_25\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_24\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_23\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_22\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_21\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_20\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_19\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_18\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_17\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_16\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_15\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_14\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_13\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_12\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_11\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_10\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_9\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_8\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_7\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_6\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_5\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_4\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_3\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_2\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_1\
	\Motor1:PWMUDB:MODULE_6:g2:a0:b_0\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_31\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_30\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_29\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_28\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_27\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_26\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_25\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_24\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_23\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_22\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_21\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_20\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_19\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_18\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_17\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_16\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_15\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_14\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_13\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_12\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_11\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_10\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_9\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_8\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_7\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_6\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_5\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_4\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_3\
	\Motor1:PWMUDB:MODULE_6:g2:a0:s_2\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_788
	Net_785
	\Motor1:Net_113\
	\Motor1:Net_107\
	\Motor1:Net_114\
	\Motor2:PWMUDB:km_run\
	\Motor2:PWMUDB:ctrl_cmpmode2_2\
	\Motor2:PWMUDB:ctrl_cmpmode2_1\
	\Motor2:PWMUDB:ctrl_cmpmode2_0\
	\Motor2:PWMUDB:ctrl_cmpmode1_2\
	\Motor2:PWMUDB:ctrl_cmpmode1_1\
	\Motor2:PWMUDB:ctrl_cmpmode1_0\
	\Motor2:PWMUDB:capt_rising\
	\Motor2:PWMUDB:capt_falling\
	\Motor2:PWMUDB:trig_rise\
	\Motor2:PWMUDB:trig_fall\
	\Motor2:PWMUDB:sc_kill\
	\Motor2:PWMUDB:min_kill\
	\Motor2:PWMUDB:km_tc\
	\Motor2:PWMUDB:db_tc\
	\Motor2:PWMUDB:dith_sel\
	\Motor2:PWMUDB:compare2\
	\Motor2:Net_101\
	Net_798
	Net_799
	\Motor2:PWMUDB:MODULE_7:b_31\
	\Motor2:PWMUDB:MODULE_7:b_30\
	\Motor2:PWMUDB:MODULE_7:b_29\
	\Motor2:PWMUDB:MODULE_7:b_28\
	\Motor2:PWMUDB:MODULE_7:b_27\
	\Motor2:PWMUDB:MODULE_7:b_26\
	\Motor2:PWMUDB:MODULE_7:b_25\
	\Motor2:PWMUDB:MODULE_7:b_24\
	\Motor2:PWMUDB:MODULE_7:b_23\
	\Motor2:PWMUDB:MODULE_7:b_22\
	\Motor2:PWMUDB:MODULE_7:b_21\
	\Motor2:PWMUDB:MODULE_7:b_20\
	\Motor2:PWMUDB:MODULE_7:b_19\
	\Motor2:PWMUDB:MODULE_7:b_18\
	\Motor2:PWMUDB:MODULE_7:b_17\
	\Motor2:PWMUDB:MODULE_7:b_16\
	\Motor2:PWMUDB:MODULE_7:b_15\
	\Motor2:PWMUDB:MODULE_7:b_14\
	\Motor2:PWMUDB:MODULE_7:b_13\
	\Motor2:PWMUDB:MODULE_7:b_12\
	\Motor2:PWMUDB:MODULE_7:b_11\
	\Motor2:PWMUDB:MODULE_7:b_10\
	\Motor2:PWMUDB:MODULE_7:b_9\
	\Motor2:PWMUDB:MODULE_7:b_8\
	\Motor2:PWMUDB:MODULE_7:b_7\
	\Motor2:PWMUDB:MODULE_7:b_6\
	\Motor2:PWMUDB:MODULE_7:b_5\
	\Motor2:PWMUDB:MODULE_7:b_4\
	\Motor2:PWMUDB:MODULE_7:b_3\
	\Motor2:PWMUDB:MODULE_7:b_2\
	\Motor2:PWMUDB:MODULE_7:b_1\
	\Motor2:PWMUDB:MODULE_7:b_0\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_31\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_30\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_29\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_28\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_27\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_26\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_25\
	\Motor2:PWMUDB:MODULE_7:g2:a0:a_24\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_31\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_30\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_29\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_28\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_27\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_26\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_25\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_24\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_23\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_22\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_21\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_20\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_19\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_18\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_17\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_16\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_15\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_14\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_13\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_12\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_11\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_10\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_9\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_8\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_7\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_6\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_5\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_4\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_3\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_2\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_1\
	\Motor2:PWMUDB:MODULE_7:g2:a0:b_0\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_31\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_30\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_29\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_28\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_27\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_26\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_25\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_24\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_23\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_22\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_21\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_20\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_19\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_18\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_17\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_16\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_15\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_14\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_13\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_12\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_11\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_10\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_9\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_8\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_7\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_6\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_5\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_4\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_3\
	\Motor2:PWMUDB:MODULE_7:g2:a0:s_2\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_800
	Net_797
	\Motor2:Net_113\
	\Motor2:Net_107\
	\Motor2:Net_114\
	\Motor3:PWMUDB:km_run\
	\Motor3:PWMUDB:ctrl_cmpmode2_2\
	\Motor3:PWMUDB:ctrl_cmpmode2_1\
	\Motor3:PWMUDB:ctrl_cmpmode2_0\
	\Motor3:PWMUDB:ctrl_cmpmode1_2\
	\Motor3:PWMUDB:ctrl_cmpmode1_1\
	\Motor3:PWMUDB:ctrl_cmpmode1_0\
	\Motor3:PWMUDB:capt_rising\
	\Motor3:PWMUDB:capt_falling\
	\Motor3:PWMUDB:trig_rise\
	\Motor3:PWMUDB:trig_fall\
	\Motor3:PWMUDB:sc_kill\
	\Motor3:PWMUDB:min_kill\
	\Motor3:PWMUDB:km_tc\
	\Motor3:PWMUDB:db_tc\
	\Motor3:PWMUDB:dith_sel\
	\Motor3:PWMUDB:compare2\
	\Motor3:Net_101\
	Net_1377
	Net_1378
	\Motor3:PWMUDB:MODULE_8:b_31\
	\Motor3:PWMUDB:MODULE_8:b_30\
	\Motor3:PWMUDB:MODULE_8:b_29\
	\Motor3:PWMUDB:MODULE_8:b_28\
	\Motor3:PWMUDB:MODULE_8:b_27\
	\Motor3:PWMUDB:MODULE_8:b_26\
	\Motor3:PWMUDB:MODULE_8:b_25\
	\Motor3:PWMUDB:MODULE_8:b_24\
	\Motor3:PWMUDB:MODULE_8:b_23\
	\Motor3:PWMUDB:MODULE_8:b_22\
	\Motor3:PWMUDB:MODULE_8:b_21\
	\Motor3:PWMUDB:MODULE_8:b_20\
	\Motor3:PWMUDB:MODULE_8:b_19\
	\Motor3:PWMUDB:MODULE_8:b_18\
	\Motor3:PWMUDB:MODULE_8:b_17\
	\Motor3:PWMUDB:MODULE_8:b_16\
	\Motor3:PWMUDB:MODULE_8:b_15\
	\Motor3:PWMUDB:MODULE_8:b_14\
	\Motor3:PWMUDB:MODULE_8:b_13\
	\Motor3:PWMUDB:MODULE_8:b_12\
	\Motor3:PWMUDB:MODULE_8:b_11\
	\Motor3:PWMUDB:MODULE_8:b_10\
	\Motor3:PWMUDB:MODULE_8:b_9\
	\Motor3:PWMUDB:MODULE_8:b_8\
	\Motor3:PWMUDB:MODULE_8:b_7\
	\Motor3:PWMUDB:MODULE_8:b_6\
	\Motor3:PWMUDB:MODULE_8:b_5\
	\Motor3:PWMUDB:MODULE_8:b_4\
	\Motor3:PWMUDB:MODULE_8:b_3\
	\Motor3:PWMUDB:MODULE_8:b_2\
	\Motor3:PWMUDB:MODULE_8:b_1\
	\Motor3:PWMUDB:MODULE_8:b_0\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_31\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_30\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_29\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_28\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_27\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_26\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_25\
	\Motor3:PWMUDB:MODULE_8:g2:a0:a_24\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_31\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_30\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_29\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_28\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_27\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_26\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_25\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_24\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_23\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_22\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_21\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_20\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_19\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_18\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_17\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_16\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_15\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_14\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_13\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_12\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_11\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_10\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_9\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_8\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_7\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_6\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_5\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_4\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_3\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_2\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_1\
	\Motor3:PWMUDB:MODULE_8:g2:a0:b_0\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_31\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_30\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_29\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_28\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_27\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_26\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_25\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_24\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_23\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_22\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_21\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_20\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_19\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_18\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_17\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_16\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_15\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_14\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_13\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_12\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_11\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_10\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_9\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_8\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_7\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_6\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_5\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_4\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_3\
	\Motor3:PWMUDB:MODULE_8:g2:a0:s_2\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1379
	Net_1376
	\Motor3:Net_113\
	\Motor3:Net_107\
	\Motor3:Net_114\
	\Motor4:PWMUDB:km_run\
	\Motor4:PWMUDB:ctrl_cmpmode2_2\
	\Motor4:PWMUDB:ctrl_cmpmode2_1\
	\Motor4:PWMUDB:ctrl_cmpmode2_0\
	\Motor4:PWMUDB:ctrl_cmpmode1_2\
	\Motor4:PWMUDB:ctrl_cmpmode1_1\
	\Motor4:PWMUDB:ctrl_cmpmode1_0\
	\Motor4:PWMUDB:capt_rising\
	\Motor4:PWMUDB:capt_falling\
	\Motor4:PWMUDB:trig_rise\
	\Motor4:PWMUDB:trig_fall\
	\Motor4:PWMUDB:sc_kill\
	\Motor4:PWMUDB:min_kill\
	\Motor4:PWMUDB:km_tc\
	\Motor4:PWMUDB:db_tc\
	\Motor4:PWMUDB:dith_sel\
	\Motor4:PWMUDB:compare2\
	\Motor4:Net_101\
	Net_822
	Net_823
	\Motor4:PWMUDB:MODULE_9:b_31\
	\Motor4:PWMUDB:MODULE_9:b_30\
	\Motor4:PWMUDB:MODULE_9:b_29\
	\Motor4:PWMUDB:MODULE_9:b_28\
	\Motor4:PWMUDB:MODULE_9:b_27\
	\Motor4:PWMUDB:MODULE_9:b_26\
	\Motor4:PWMUDB:MODULE_9:b_25\
	\Motor4:PWMUDB:MODULE_9:b_24\
	\Motor4:PWMUDB:MODULE_9:b_23\
	\Motor4:PWMUDB:MODULE_9:b_22\
	\Motor4:PWMUDB:MODULE_9:b_21\
	\Motor4:PWMUDB:MODULE_9:b_20\
	\Motor4:PWMUDB:MODULE_9:b_19\
	\Motor4:PWMUDB:MODULE_9:b_18\
	\Motor4:PWMUDB:MODULE_9:b_17\
	\Motor4:PWMUDB:MODULE_9:b_16\
	\Motor4:PWMUDB:MODULE_9:b_15\
	\Motor4:PWMUDB:MODULE_9:b_14\
	\Motor4:PWMUDB:MODULE_9:b_13\
	\Motor4:PWMUDB:MODULE_9:b_12\
	\Motor4:PWMUDB:MODULE_9:b_11\
	\Motor4:PWMUDB:MODULE_9:b_10\
	\Motor4:PWMUDB:MODULE_9:b_9\
	\Motor4:PWMUDB:MODULE_9:b_8\
	\Motor4:PWMUDB:MODULE_9:b_7\
	\Motor4:PWMUDB:MODULE_9:b_6\
	\Motor4:PWMUDB:MODULE_9:b_5\
	\Motor4:PWMUDB:MODULE_9:b_4\
	\Motor4:PWMUDB:MODULE_9:b_3\
	\Motor4:PWMUDB:MODULE_9:b_2\
	\Motor4:PWMUDB:MODULE_9:b_1\
	\Motor4:PWMUDB:MODULE_9:b_0\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_31\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_30\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_29\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_28\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_27\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_26\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_25\
	\Motor4:PWMUDB:MODULE_9:g2:a0:a_24\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_31\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_30\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_29\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_28\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_27\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_26\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_25\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_24\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_23\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_22\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_21\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_20\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_19\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_18\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_17\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_16\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_15\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_14\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_13\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_12\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_11\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_10\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_9\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_8\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_7\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_6\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_5\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_4\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_3\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_2\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_1\
	\Motor4:PWMUDB:MODULE_9:g2:a0:b_0\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_31\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_30\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_29\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_28\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_27\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_26\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_25\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_24\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_23\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_22\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_21\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_20\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_19\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_18\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_17\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_16\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_15\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_14\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_13\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_12\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_11\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_10\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_9\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_8\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_7\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_6\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_5\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_4\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_3\
	\Motor4:PWMUDB:MODULE_9:g2:a0:s_2\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_824
	Net_821
	\Motor4:Net_113\
	\Motor4:Net_107\
	\Motor4:Net_114\

    Synthesized names
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Motor1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Motor2:PWMUDB:add_vi_vv_MODGEN_7_2\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_31\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_30\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_29\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_28\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_27\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_26\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_25\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_24\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_23\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_22\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_21\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_20\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_19\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_18\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_17\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_16\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_15\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_14\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_13\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_12\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_11\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_10\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_9\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_8\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_7\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_6\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_5\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_4\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_3\
	\Motor3:PWMUDB:add_vi_vv_MODGEN_8_2\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_31\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_30\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_29\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_28\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_27\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_26\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_25\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_24\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_23\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_22\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_21\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_20\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_19\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_18\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_17\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_16\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_15\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_14\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_13\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_12\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_11\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_10\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_9\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_8\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_7\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_6\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_5\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_4\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_3\
	\Motor4:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 578 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Filter_1:Net_1\ to zero
Aliasing \Filter_1:Net_4\ to zero
Aliasing \Filter_1:Net_5\ to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Rx_1_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Tx_1_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor1:PWMUDB:hwCapture\ to zero
Aliasing \Motor1:PWMUDB:trig_out\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Motor1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motor1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Motor1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motor1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Motor1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motor1:PWMUDB:final_kill\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Motor1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motor1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Motor1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motor1:PWMUDB:reset\ to zero
Aliasing \Motor1:PWMUDB:status_6\ to zero
Aliasing \Motor1:PWMUDB:status_4\ to zero
Aliasing \Motor1:PWMUDB:cmp2\ to zero
Aliasing \Motor1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Motor1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motor1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Motor1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motor1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Motor1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motor1:PWMUDB:cs_addr_0\ to zero
Aliasing \Motor1:PWMUDB:pwm1_i\ to zero
Aliasing \Motor1:PWMUDB:pwm2_i\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor2:PWMUDB:hwCapture\ to zero
Aliasing \Motor2:PWMUDB:trig_out\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Motor2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motor2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Motor2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motor2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Motor2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motor2:PWMUDB:final_kill\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Motor2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motor2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Motor2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motor2:PWMUDB:reset\ to zero
Aliasing \Motor2:PWMUDB:status_6\ to zero
Aliasing \Motor2:PWMUDB:status_4\ to zero
Aliasing \Motor2:PWMUDB:cmp2\ to zero
Aliasing \Motor2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Motor2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motor2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Motor2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motor2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Motor2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motor2:PWMUDB:cs_addr_0\ to zero
Aliasing \Motor2:PWMUDB:pwm1_i\ to zero
Aliasing \Motor2:PWMUDB:pwm2_i\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_2_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor3:PWMUDB:hwCapture\ to zero
Aliasing \Motor3:PWMUDB:trig_out\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Motor3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motor3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Motor3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motor3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Motor3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motor3:PWMUDB:final_kill\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Motor3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motor3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Motor3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motor3:PWMUDB:reset\ to zero
Aliasing \Motor3:PWMUDB:status_6\ to zero
Aliasing \Motor3:PWMUDB:status_4\ to zero
Aliasing \Motor3:PWMUDB:cmp2\ to zero
Aliasing \Motor3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Motor3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motor3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Motor3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motor3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Motor3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motor3:PWMUDB:cs_addr_0\ to zero
Aliasing \Motor3:PWMUDB:pwm1_i\ to zero
Aliasing \Motor3:PWMUDB:pwm2_i\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_3_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor4:PWMUDB:hwCapture\ to zero
Aliasing \Motor4:PWMUDB:trig_out\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor4:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Motor4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Motor4:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Motor4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Motor4:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Motor4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Motor4:PWMUDB:final_kill\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor4:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Motor4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Motor4:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Motor4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Motor4:PWMUDB:reset\ to zero
Aliasing \Motor4:PWMUDB:status_6\ to zero
Aliasing \Motor4:PWMUDB:status_4\ to zero
Aliasing \Motor4:PWMUDB:cmp2\ to zero
Aliasing \Motor4:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Motor4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Motor4:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Motor4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Motor4:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Motor4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Motor4:PWMUDB:cs_addr_0\ to zero
Aliasing \Motor4:PWMUDB:pwm1_i\ to zero
Aliasing \Motor4:PWMUDB:pwm2_i\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_4_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Motor1:PWMUDB:min_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor1:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motor1:PWMUDB:trig_last\\D\ to zero
Aliasing \Motor1:PWMUDB:ltch_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor1:PWMUDB:prevCompare1\\D\ to \Motor1:PWMUDB:pwm_temp\
Aliasing \Motor1:PWMUDB:tc_i_reg\\D\ to \Motor1:PWMUDB:status_2\
Aliasing \Motor2:PWMUDB:min_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor2:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motor2:PWMUDB:trig_last\\D\ to zero
Aliasing \Motor2:PWMUDB:ltch_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor2:PWMUDB:prevCompare1\\D\ to \Motor2:PWMUDB:pwm_temp\
Aliasing \Motor2:PWMUDB:tc_i_reg\\D\ to \Motor2:PWMUDB:status_2\
Aliasing \Motor3:PWMUDB:min_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor3:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motor3:PWMUDB:trig_last\\D\ to zero
Aliasing \Motor3:PWMUDB:ltch_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor3:PWMUDB:prevCompare1\\D\ to \Motor3:PWMUDB:pwm_temp\
Aliasing \Motor3:PWMUDB:tc_i_reg\\D\ to \Motor3:PWMUDB:status_2\
Aliasing \Motor4:PWMUDB:min_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor4:PWMUDB:prevCapture\\D\ to zero
Aliasing \Motor4:PWMUDB:trig_last\\D\ to zero
Aliasing \Motor4:PWMUDB:ltch_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Motor4:PWMUDB:prevCompare1\\D\ to \Motor4:PWMUDB:pwm_temp\
Aliasing \Motor4:PWMUDB:tc_i_reg\\D\ to \Motor4:PWMUDB:status_2\
Removing Rhs of wire one[37] = \USBUART_1:tmpOE__Dm_net_0\[31]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[40] = one[37]
Removing Lhs of wire \Filter_1:Net_1\[66] = zero[32]
Removing Lhs of wire \Filter_1:Net_4\[68] = zero[32]
Removing Lhs of wire \Filter_1:Net_5\[69] = zero[32]
Removing Lhs of wire \UART:Net_61\[77] = \UART:Net_9\[76]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[81] = zero[32]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[82] = zero[32]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[83] = zero[32]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[84] = zero[32]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[85] = zero[32]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[86] = zero[32]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[87] = zero[32]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[88] = zero[32]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[89] = \UART:BUART:reset_reg\[80]
Removing Rhs of wire Net_91[96] = \UART:BUART:rx_interrupt_out\[97]
Removing Lhs of wire \UART:BUART:tx_status_6\[150] = zero[32]
Removing Lhs of wire \UART:BUART:tx_status_5\[151] = zero[32]
Removing Lhs of wire \UART:BUART:tx_status_4\[152] = zero[32]
Removing Lhs of wire \UART:BUART:tx_status_1\[154] = \UART:BUART:tx_fifo_empty\[115]
Removing Lhs of wire \UART:BUART:tx_status_3\[156] = \UART:BUART:tx_fifo_notfull\[114]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[215] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[223] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[234]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[225] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[235]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[226] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[251]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[227] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[228] = \UART:BUART:sRX:s23Poll:MODIN1_1\[229]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[229] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[230] = \UART:BUART:sRX:s23Poll:MODIN1_0\[231]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[231] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[237] = one[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[238] = one[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[239] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[240] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[241] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[242] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[243] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[244] = one[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[245] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[246] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[247] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[248] = one[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[253] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[254] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[255] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[256] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[257] = one[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[258] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[259] = \UART:BUART:pollcount_1\[221]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[260] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[261] = one[37]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[262] = zero[32]
Removing Lhs of wire \UART:BUART:rx_status_1\[269] = zero[32]
Removing Rhs of wire \UART:BUART:rx_status_2\[270] = \UART:BUART:rx_parity_error_status\[271]
Removing Rhs of wire \UART:BUART:rx_status_3\[272] = \UART:BUART:rx_stop_bit_error\[273]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[283] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[332]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[287] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[354]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[288] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[289] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[290] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[291] = \UART:BUART:sRX:MODIN4_6\[292]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[292] = \UART:BUART:rx_count_6\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[293] = \UART:BUART:sRX:MODIN4_5\[294]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[294] = \UART:BUART:rx_count_5\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[295] = \UART:BUART:sRX:MODIN4_4\[296]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[296] = \UART:BUART:rx_count_4\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[297] = \UART:BUART:sRX:MODIN4_3\[298]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[298] = \UART:BUART:rx_count_3\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[299] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[300] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[301] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[302] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[303] = one[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[304] = one[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[305] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[306] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[307] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[308] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[309] = \UART:BUART:rx_count_6\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[310] = \UART:BUART:rx_count_5\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[311] = \UART:BUART:rx_count_4\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[312] = \UART:BUART:rx_count_3\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[313] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[314] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[315] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[316] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[317] = one[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[318] = one[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[319] = zero[32]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[334] = \UART:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[335] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[336] = \UART:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[337] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[338] = \UART:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[339] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[341] = one[37]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[342] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[343] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire tmpOE__Rx_1_net_0[365] = one[37]
Removing Lhs of wire tmpOE__Tx_1_net_0[370] = one[37]
Removing Lhs of wire \Motor1:PWMUDB:ctrl_enable\[389] = \Motor1:PWMUDB:control_7\[381]
Removing Lhs of wire \Motor1:PWMUDB:hwCapture\[399] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:hwEnable\[400] = \Motor1:PWMUDB:control_7\[381]
Removing Lhs of wire \Motor1:PWMUDB:trig_out\[404] = one[37]
Removing Lhs of wire \Motor1:PWMUDB:runmode_enable\\R\[406] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:runmode_enable\\S\[407] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:final_enable\[408] = \Motor1:PWMUDB:runmode_enable\[405]
Removing Lhs of wire \Motor1:PWMUDB:ltch_kill_reg\\R\[412] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:ltch_kill_reg\\S\[413] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:min_kill_reg\\R\[414] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:min_kill_reg\\S\[415] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:final_kill\[418] = one[37]
Removing Lhs of wire \Motor1:PWMUDB:add_vi_vv_MODGEN_6_1\[422] = \Motor1:PWMUDB:MODULE_6:g2:a0:s_1\[710]
Removing Lhs of wire \Motor1:PWMUDB:add_vi_vv_MODGEN_6_0\[424] = \Motor1:PWMUDB:MODULE_6:g2:a0:s_0\[711]
Removing Lhs of wire \Motor1:PWMUDB:dith_count_1\\R\[425] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:dith_count_1\\S\[426] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:dith_count_0\\R\[427] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:dith_count_0\\S\[428] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:reset\[431] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:status_6\[432] = zero[32]
Removing Rhs of wire \Motor1:PWMUDB:status_5\[433] = \Motor1:PWMUDB:final_kill_reg\[447]
Removing Lhs of wire \Motor1:PWMUDB:status_4\[434] = zero[32]
Removing Rhs of wire \Motor1:PWMUDB:status_3\[435] = \Motor1:PWMUDB:fifo_full\[454]
Removing Rhs of wire \Motor1:PWMUDB:status_1\[437] = \Motor1:PWMUDB:cmp2_status_reg\[446]
Removing Rhs of wire \Motor1:PWMUDB:status_0\[438] = \Motor1:PWMUDB:cmp1_status_reg\[445]
Removing Lhs of wire \Motor1:PWMUDB:cmp2_status\[443] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:cmp2\[444] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:cmp1_status_reg\\R\[448] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:cmp1_status_reg\\S\[449] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:cmp2_status_reg\\R\[450] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:cmp2_status_reg\\S\[451] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:final_kill_reg\\R\[452] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:final_kill_reg\\S\[453] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:cs_addr_2\[455] = \Motor1:PWMUDB:tc_i\[410]
Removing Lhs of wire \Motor1:PWMUDB:cs_addr_1\[456] = \Motor1:PWMUDB:runmode_enable\[405]
Removing Lhs of wire \Motor1:PWMUDB:cs_addr_0\[457] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:compare1\[538] = \Motor1:PWMUDB:cmp1_less\[509]
Removing Lhs of wire \Motor1:PWMUDB:pwm1_i\[543] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:pwm2_i\[545] = zero[32]
Removing Rhs of wire \Motor1:Net_96\[548] = \Motor1:PWMUDB:pwm_i_reg\[540]
Removing Lhs of wire \Motor1:PWMUDB:pwm_temp\[551] = \Motor1:PWMUDB:cmp1\[441]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_23\[592] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_22\[593] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_21\[594] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_20\[595] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_19\[596] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_18\[597] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_17\[598] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_16\[599] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_15\[600] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_14\[601] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_13\[602] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_12\[603] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_11\[604] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_10\[605] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_9\[606] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_8\[607] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_7\[608] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_6\[609] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_5\[610] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_4\[611] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_3\[612] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_2\[613] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_1\[614] = \Motor1:PWMUDB:MODIN5_1\[615]
Removing Lhs of wire \Motor1:PWMUDB:MODIN5_1\[615] = \Motor1:PWMUDB:dith_count_1\[421]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:a_0\[616] = \Motor1:PWMUDB:MODIN5_0\[617]
Removing Lhs of wire \Motor1:PWMUDB:MODIN5_0\[617] = \Motor1:PWMUDB:dith_count_0\[423]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[749] = one[37]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[750] = one[37]
Removing Rhs of wire Net_106[751] = \Motor1:Net_96\[548]
Removing Lhs of wire tmpOE__Pin_1_net_0[759] = one[37]
Removing Lhs of wire \Motor2:PWMUDB:ctrl_enable\[778] = \Motor2:PWMUDB:control_7\[770]
Removing Lhs of wire \Motor2:PWMUDB:hwCapture\[788] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:hwEnable\[789] = \Motor2:PWMUDB:control_7\[770]
Removing Lhs of wire \Motor2:PWMUDB:trig_out\[793] = one[37]
Removing Lhs of wire \Motor2:PWMUDB:runmode_enable\\R\[795] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:runmode_enable\\S\[796] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:final_enable\[797] = \Motor2:PWMUDB:runmode_enable\[794]
Removing Lhs of wire \Motor2:PWMUDB:ltch_kill_reg\\R\[801] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:ltch_kill_reg\\S\[802] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:min_kill_reg\\R\[803] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:min_kill_reg\\S\[804] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:final_kill\[807] = one[37]
Removing Lhs of wire \Motor2:PWMUDB:add_vi_vv_MODGEN_7_1\[811] = \Motor2:PWMUDB:MODULE_7:g2:a0:s_1\[1099]
Removing Lhs of wire \Motor2:PWMUDB:add_vi_vv_MODGEN_7_0\[813] = \Motor2:PWMUDB:MODULE_7:g2:a0:s_0\[1100]
Removing Lhs of wire \Motor2:PWMUDB:dith_count_1\\R\[814] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:dith_count_1\\S\[815] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:dith_count_0\\R\[816] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:dith_count_0\\S\[817] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:reset\[820] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:status_6\[821] = zero[32]
Removing Rhs of wire \Motor2:PWMUDB:status_5\[822] = \Motor2:PWMUDB:final_kill_reg\[836]
Removing Lhs of wire \Motor2:PWMUDB:status_4\[823] = zero[32]
Removing Rhs of wire \Motor2:PWMUDB:status_3\[824] = \Motor2:PWMUDB:fifo_full\[843]
Removing Rhs of wire \Motor2:PWMUDB:status_1\[826] = \Motor2:PWMUDB:cmp2_status_reg\[835]
Removing Rhs of wire \Motor2:PWMUDB:status_0\[827] = \Motor2:PWMUDB:cmp1_status_reg\[834]
Removing Lhs of wire \Motor2:PWMUDB:cmp2_status\[832] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:cmp2\[833] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:cmp1_status_reg\\R\[837] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:cmp1_status_reg\\S\[838] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:cmp2_status_reg\\R\[839] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:cmp2_status_reg\\S\[840] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:final_kill_reg\\R\[841] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:final_kill_reg\\S\[842] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:cs_addr_2\[844] = \Motor2:PWMUDB:tc_i\[799]
Removing Lhs of wire \Motor2:PWMUDB:cs_addr_1\[845] = \Motor2:PWMUDB:runmode_enable\[794]
Removing Lhs of wire \Motor2:PWMUDB:cs_addr_0\[846] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:compare1\[927] = \Motor2:PWMUDB:cmp1_less\[898]
Removing Lhs of wire \Motor2:PWMUDB:pwm1_i\[932] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:pwm2_i\[934] = zero[32]
Removing Rhs of wire \Motor2:Net_96\[937] = \Motor2:PWMUDB:pwm_i_reg\[929]
Removing Lhs of wire \Motor2:PWMUDB:pwm_temp\[940] = \Motor2:PWMUDB:cmp1\[830]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_23\[981] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_22\[982] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_21\[983] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_20\[984] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_19\[985] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_18\[986] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_17\[987] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_16\[988] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_15\[989] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_14\[990] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_13\[991] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_12\[992] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_11\[993] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_10\[994] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_9\[995] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_8\[996] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_7\[997] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_6\[998] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_5\[999] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_4\[1000] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_3\[1001] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_2\[1002] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_1\[1003] = \Motor2:PWMUDB:MODIN6_1\[1004]
Removing Lhs of wire \Motor2:PWMUDB:MODIN6_1\[1004] = \Motor2:PWMUDB:dith_count_1\[810]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:a_0\[1005] = \Motor2:PWMUDB:MODIN6_0\[1006]
Removing Lhs of wire \Motor2:PWMUDB:MODIN6_0\[1006] = \Motor2:PWMUDB:dith_count_0\[812]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1138] = one[37]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1139] = one[37]
Removing Rhs of wire Net_134[1140] = \Motor2:Net_96\[937]
Removing Lhs of wire tmpOE__Pin_2_net_0[1148] = one[37]
Removing Lhs of wire \Motor3:PWMUDB:ctrl_enable\[1167] = \Motor3:PWMUDB:control_7\[1159]
Removing Lhs of wire \Motor3:PWMUDB:hwCapture\[1177] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:hwEnable\[1178] = \Motor3:PWMUDB:control_7\[1159]
Removing Lhs of wire \Motor3:PWMUDB:trig_out\[1182] = one[37]
Removing Lhs of wire \Motor3:PWMUDB:runmode_enable\\R\[1184] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:runmode_enable\\S\[1185] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:final_enable\[1186] = \Motor3:PWMUDB:runmode_enable\[1183]
Removing Lhs of wire \Motor3:PWMUDB:ltch_kill_reg\\R\[1190] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:ltch_kill_reg\\S\[1191] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:min_kill_reg\\R\[1192] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:min_kill_reg\\S\[1193] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:final_kill\[1196] = one[37]
Removing Lhs of wire \Motor3:PWMUDB:add_vi_vv_MODGEN_8_1\[1200] = \Motor3:PWMUDB:MODULE_8:g2:a0:s_1\[1488]
Removing Lhs of wire \Motor3:PWMUDB:add_vi_vv_MODGEN_8_0\[1202] = \Motor3:PWMUDB:MODULE_8:g2:a0:s_0\[1489]
Removing Lhs of wire \Motor3:PWMUDB:dith_count_1\\R\[1203] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:dith_count_1\\S\[1204] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:dith_count_0\\R\[1205] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:dith_count_0\\S\[1206] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:reset\[1209] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:status_6\[1210] = zero[32]
Removing Rhs of wire \Motor3:PWMUDB:status_5\[1211] = \Motor3:PWMUDB:final_kill_reg\[1225]
Removing Lhs of wire \Motor3:PWMUDB:status_4\[1212] = zero[32]
Removing Rhs of wire \Motor3:PWMUDB:status_3\[1213] = \Motor3:PWMUDB:fifo_full\[1232]
Removing Rhs of wire \Motor3:PWMUDB:status_1\[1215] = \Motor3:PWMUDB:cmp2_status_reg\[1224]
Removing Rhs of wire \Motor3:PWMUDB:status_0\[1216] = \Motor3:PWMUDB:cmp1_status_reg\[1223]
Removing Lhs of wire \Motor3:PWMUDB:cmp2_status\[1221] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:cmp2\[1222] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:cmp1_status_reg\\R\[1226] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:cmp1_status_reg\\S\[1227] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:cmp2_status_reg\\R\[1228] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:cmp2_status_reg\\S\[1229] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:final_kill_reg\\R\[1230] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:final_kill_reg\\S\[1231] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:cs_addr_2\[1233] = \Motor3:PWMUDB:tc_i\[1188]
Removing Lhs of wire \Motor3:PWMUDB:cs_addr_1\[1234] = \Motor3:PWMUDB:runmode_enable\[1183]
Removing Lhs of wire \Motor3:PWMUDB:cs_addr_0\[1235] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:compare1\[1316] = \Motor3:PWMUDB:cmp1_less\[1287]
Removing Lhs of wire \Motor3:PWMUDB:pwm1_i\[1321] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:pwm2_i\[1323] = zero[32]
Removing Rhs of wire \Motor3:Net_96\[1326] = \Motor3:PWMUDB:pwm_i_reg\[1318]
Removing Lhs of wire \Motor3:PWMUDB:pwm_temp\[1329] = \Motor3:PWMUDB:cmp1\[1219]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_23\[1370] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_22\[1371] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_21\[1372] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_20\[1373] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_19\[1374] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_18\[1375] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_17\[1376] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_16\[1377] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_15\[1378] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_14\[1379] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_13\[1380] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_12\[1381] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_11\[1382] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_10\[1383] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_9\[1384] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_8\[1385] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_7\[1386] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_6\[1387] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_5\[1388] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_4\[1389] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_3\[1390] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_2\[1391] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_1\[1392] = \Motor3:PWMUDB:MODIN7_1\[1393]
Removing Lhs of wire \Motor3:PWMUDB:MODIN7_1\[1393] = \Motor3:PWMUDB:dith_count_1\[1199]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:a_0\[1394] = \Motor3:PWMUDB:MODIN7_0\[1395]
Removing Lhs of wire \Motor3:PWMUDB:MODIN7_0\[1395] = \Motor3:PWMUDB:dith_count_0\[1201]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1527] = one[37]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1528] = one[37]
Removing Rhs of wire Net_162[1529] = \Motor3:Net_96\[1326]
Removing Lhs of wire tmpOE__Pin_3_net_0[1537] = one[37]
Removing Lhs of wire \Motor4:PWMUDB:ctrl_enable\[1556] = \Motor4:PWMUDB:control_7\[1548]
Removing Lhs of wire \Motor4:PWMUDB:hwCapture\[1566] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:hwEnable\[1567] = \Motor4:PWMUDB:control_7\[1548]
Removing Lhs of wire \Motor4:PWMUDB:trig_out\[1571] = one[37]
Removing Lhs of wire \Motor4:PWMUDB:runmode_enable\\R\[1573] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:runmode_enable\\S\[1574] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:final_enable\[1575] = \Motor4:PWMUDB:runmode_enable\[1572]
Removing Lhs of wire \Motor4:PWMUDB:ltch_kill_reg\\R\[1579] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:ltch_kill_reg\\S\[1580] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:min_kill_reg\\R\[1581] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:min_kill_reg\\S\[1582] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:final_kill\[1585] = one[37]
Removing Lhs of wire \Motor4:PWMUDB:add_vi_vv_MODGEN_9_1\[1589] = \Motor4:PWMUDB:MODULE_9:g2:a0:s_1\[1877]
Removing Lhs of wire \Motor4:PWMUDB:add_vi_vv_MODGEN_9_0\[1591] = \Motor4:PWMUDB:MODULE_9:g2:a0:s_0\[1878]
Removing Lhs of wire \Motor4:PWMUDB:dith_count_1\\R\[1592] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:dith_count_1\\S\[1593] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:dith_count_0\\R\[1594] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:dith_count_0\\S\[1595] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:reset\[1598] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:status_6\[1599] = zero[32]
Removing Rhs of wire \Motor4:PWMUDB:status_5\[1600] = \Motor4:PWMUDB:final_kill_reg\[1614]
Removing Lhs of wire \Motor4:PWMUDB:status_4\[1601] = zero[32]
Removing Rhs of wire \Motor4:PWMUDB:status_3\[1602] = \Motor4:PWMUDB:fifo_full\[1621]
Removing Rhs of wire \Motor4:PWMUDB:status_1\[1604] = \Motor4:PWMUDB:cmp2_status_reg\[1613]
Removing Rhs of wire \Motor4:PWMUDB:status_0\[1605] = \Motor4:PWMUDB:cmp1_status_reg\[1612]
Removing Lhs of wire \Motor4:PWMUDB:cmp2_status\[1610] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:cmp2\[1611] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:cmp1_status_reg\\R\[1615] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:cmp1_status_reg\\S\[1616] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:cmp2_status_reg\\R\[1617] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:cmp2_status_reg\\S\[1618] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:final_kill_reg\\R\[1619] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:final_kill_reg\\S\[1620] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:cs_addr_2\[1622] = \Motor4:PWMUDB:tc_i\[1577]
Removing Lhs of wire \Motor4:PWMUDB:cs_addr_1\[1623] = \Motor4:PWMUDB:runmode_enable\[1572]
Removing Lhs of wire \Motor4:PWMUDB:cs_addr_0\[1624] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:compare1\[1705] = \Motor4:PWMUDB:cmp1_less\[1676]
Removing Lhs of wire \Motor4:PWMUDB:pwm1_i\[1710] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:pwm2_i\[1712] = zero[32]
Removing Rhs of wire \Motor4:Net_96\[1715] = \Motor4:PWMUDB:pwm_i_reg\[1707]
Removing Lhs of wire \Motor4:PWMUDB:pwm_temp\[1718] = \Motor4:PWMUDB:cmp1\[1608]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_23\[1759] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_22\[1760] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_21\[1761] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_20\[1762] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_19\[1763] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_18\[1764] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_17\[1765] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_16\[1766] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_15\[1767] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_14\[1768] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_13\[1769] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_12\[1770] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_11\[1771] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_10\[1772] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_9\[1773] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_8\[1774] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_7\[1775] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_6\[1776] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_5\[1777] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_4\[1778] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_3\[1779] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_2\[1780] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_1\[1781] = \Motor4:PWMUDB:MODIN8_1\[1782]
Removing Lhs of wire \Motor4:PWMUDB:MODIN8_1\[1782] = \Motor4:PWMUDB:dith_count_1\[1588]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:a_0\[1783] = \Motor4:PWMUDB:MODIN8_0\[1784]
Removing Lhs of wire \Motor4:PWMUDB:MODIN8_0\[1784] = \Motor4:PWMUDB:dith_count_0\[1590]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1916] = one[37]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1917] = one[37]
Removing Rhs of wire Net_203[1918] = \Motor4:Net_96\[1715]
Removing Lhs of wire tmpOE__Pin_4_net_0[1926] = one[37]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1932] = zero[32]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[1937] = \UART:BUART:tx_bitclk_enable_pre\[101]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1947] = \UART:BUART:rx_bitclk_pre\[204]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1956] = \UART:BUART:rx_parity_error_pre\[281]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1957] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:min_kill_reg\\D\[1961] = one[37]
Removing Lhs of wire \Motor1:PWMUDB:prevCapture\\D\[1962] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:trig_last\\D\[1963] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:ltch_kill_reg\\D\[1966] = one[37]
Removing Lhs of wire \Motor1:PWMUDB:prevCompare1\\D\[1969] = \Motor1:PWMUDB:cmp1\[441]
Removing Lhs of wire \Motor1:PWMUDB:cmp1_status_reg\\D\[1970] = \Motor1:PWMUDB:cmp1_status\[442]
Removing Lhs of wire \Motor1:PWMUDB:cmp2_status_reg\\D\[1971] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:pwm_i_reg\\D\[1973] = \Motor1:PWMUDB:pwm_i\[541]
Removing Lhs of wire \Motor1:PWMUDB:pwm1_i_reg\\D\[1974] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:pwm2_i_reg\\D\[1975] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:tc_i_reg\\D\[1976] = \Motor1:PWMUDB:status_2\[436]
Removing Lhs of wire \Motor2:PWMUDB:min_kill_reg\\D\[1977] = one[37]
Removing Lhs of wire \Motor2:PWMUDB:prevCapture\\D\[1978] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:trig_last\\D\[1979] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:ltch_kill_reg\\D\[1982] = one[37]
Removing Lhs of wire \Motor2:PWMUDB:prevCompare1\\D\[1985] = \Motor2:PWMUDB:cmp1\[830]
Removing Lhs of wire \Motor2:PWMUDB:cmp1_status_reg\\D\[1986] = \Motor2:PWMUDB:cmp1_status\[831]
Removing Lhs of wire \Motor2:PWMUDB:cmp2_status_reg\\D\[1987] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:pwm_i_reg\\D\[1989] = \Motor2:PWMUDB:pwm_i\[930]
Removing Lhs of wire \Motor2:PWMUDB:pwm1_i_reg\\D\[1990] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:pwm2_i_reg\\D\[1991] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:tc_i_reg\\D\[1992] = \Motor2:PWMUDB:status_2\[825]
Removing Lhs of wire \Motor3:PWMUDB:min_kill_reg\\D\[1993] = one[37]
Removing Lhs of wire \Motor3:PWMUDB:prevCapture\\D\[1994] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:trig_last\\D\[1995] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:ltch_kill_reg\\D\[1998] = one[37]
Removing Lhs of wire \Motor3:PWMUDB:prevCompare1\\D\[2001] = \Motor3:PWMUDB:cmp1\[1219]
Removing Lhs of wire \Motor3:PWMUDB:cmp1_status_reg\\D\[2002] = \Motor3:PWMUDB:cmp1_status\[1220]
Removing Lhs of wire \Motor3:PWMUDB:cmp2_status_reg\\D\[2003] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:pwm_i_reg\\D\[2005] = \Motor3:PWMUDB:pwm_i\[1319]
Removing Lhs of wire \Motor3:PWMUDB:pwm1_i_reg\\D\[2006] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:pwm2_i_reg\\D\[2007] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:tc_i_reg\\D\[2008] = \Motor3:PWMUDB:status_2\[1214]
Removing Lhs of wire \Motor4:PWMUDB:min_kill_reg\\D\[2009] = one[37]
Removing Lhs of wire \Motor4:PWMUDB:prevCapture\\D\[2010] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:trig_last\\D\[2011] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:ltch_kill_reg\\D\[2014] = one[37]
Removing Lhs of wire \Motor4:PWMUDB:prevCompare1\\D\[2017] = \Motor4:PWMUDB:cmp1\[1608]
Removing Lhs of wire \Motor4:PWMUDB:cmp1_status_reg\\D\[2018] = \Motor4:PWMUDB:cmp1_status\[1609]
Removing Lhs of wire \Motor4:PWMUDB:cmp2_status_reg\\D\[2019] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:pwm_i_reg\\D\[2021] = \Motor4:PWMUDB:pwm_i\[1708]
Removing Lhs of wire \Motor4:PWMUDB:pwm1_i_reg\\D\[2022] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:pwm2_i_reg\\D\[2023] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:tc_i_reg\\D\[2024] = \Motor4:PWMUDB:status_2\[1603]

------------------------------------------------------
Aliased 0 equations, 433 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Motor1:PWMUDB:cmp1\' (cost = 0):
\Motor1:PWMUDB:cmp1\ <= (\Motor1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Motor1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor1:PWMUDB:dith_count_1\ and \Motor1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor2:PWMUDB:cmp1\' (cost = 0):
\Motor2:PWMUDB:cmp1\ <= (\Motor2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Motor2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor2:PWMUDB:dith_count_1\ and \Motor2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor3:PWMUDB:cmp1\' (cost = 0):
\Motor3:PWMUDB:cmp1\ <= (\Motor3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \Motor3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor3:PWMUDB:dith_count_1\ and \Motor3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor4:PWMUDB:cmp1\' (cost = 0):
\Motor4:PWMUDB:cmp1\ <= (\Motor4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \Motor4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor4:PWMUDB:dith_count_1\ and \Motor4:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Motor1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Motor1:PWMUDB:dith_count_0\ and \Motor1:PWMUDB:dith_count_1\)
	OR (not \Motor1:PWMUDB:dith_count_1\ and \Motor1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Motor2:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Motor2:PWMUDB:dith_count_0\ and \Motor2:PWMUDB:dith_count_1\)
	OR (not \Motor2:PWMUDB:dith_count_1\ and \Motor2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\Motor3:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \Motor3:PWMUDB:dith_count_0\ and \Motor3:PWMUDB:dith_count_1\)
	OR (not \Motor3:PWMUDB:dith_count_1\ and \Motor3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\Motor4:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \Motor4:PWMUDB:dith_count_0\ and \Motor4:PWMUDB:dith_count_1\)
	OR (not \Motor4:PWMUDB:dith_count_1\ and \Motor4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_67 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_67 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_67 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_67 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_67 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 131 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Motor1:PWMUDB:final_capture\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor2:PWMUDB:final_capture\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor3:PWMUDB:final_capture\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor4:PWMUDB:final_capture\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Motor1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor4:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[168] = \UART:BUART:rx_bitclk\[216]
Removing Lhs of wire \UART:BUART:rx_status_0\[267] = zero[32]
Removing Lhs of wire \UART:BUART:rx_status_6\[276] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:final_capture\[459] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[720] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[730] = zero[32]
Removing Lhs of wire \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[740] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:final_capture\[848] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1109] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1119] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1129] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:final_capture\[1237] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1498] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1508] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1518] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:final_capture\[1626] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1887] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1897] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1907] = zero[32]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1939] = \UART:BUART:tx_ctrl_mark_last\[159]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1951] = zero[32]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1952] = zero[32]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1954] = zero[32]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1955] = \UART:BUART:rx_markspace_pre\[280]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1960] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \Motor1:PWMUDB:runmode_enable\\D\[1964] = \Motor1:PWMUDB:control_7\[381]
Removing Lhs of wire \Motor1:PWMUDB:final_kill_reg\\D\[1972] = zero[32]
Removing Lhs of wire \Motor2:PWMUDB:runmode_enable\\D\[1980] = \Motor2:PWMUDB:control_7\[770]
Removing Lhs of wire \Motor2:PWMUDB:final_kill_reg\\D\[1988] = zero[32]
Removing Lhs of wire \Motor3:PWMUDB:runmode_enable\\D\[1996] = \Motor3:PWMUDB:control_7\[1159]
Removing Lhs of wire \Motor3:PWMUDB:final_kill_reg\\D\[2004] = zero[32]
Removing Lhs of wire \Motor4:PWMUDB:runmode_enable\\D\[2012] = \Motor4:PWMUDB:control_7\[1548]
Removing Lhs of wire \Motor4:PWMUDB:final_kill_reg\\D\[2020] = zero[32]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_67 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_67 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : d:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj" -dcpsoc3 USB_UART01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.312ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Tuesday, 19 May 2015 16:17:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\senior design ECE\Psoc Motor conrol V9 - Copy\USB_UART01.cydsn\USB_UART01.cyprj -d CY8C5868AXI-LP035 USB_UART01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Motor1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor4:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
Assigning clock USBUART_1_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_124
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_179
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_152
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_193
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Motor1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Motor2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Motor3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Motor4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_106 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_134 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_162 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_203 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_67 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_62 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_106, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:control_7\ * \Motor1:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=1)

    MacroCell: Name=Net_134, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:control_7\ * \Motor2:PWMUDB:cmp1_less\
        );
        Output = Net_134 (fanout=1)

    MacroCell: Name=Net_162, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:control_7\ * \Motor3:PWMUDB:cmp1_less\
        );
        Output = Net_162 (fanout=1)

    MacroCell: Name=Net_203, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:control_7\ * \Motor4:PWMUDB:cmp1_less\
        );
        Output = Net_203 (fanout=1)

    MacroCell: Name=Net_62, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_62 (fanout=1)

    MacroCell: Name=\Motor1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:cmp1_less\
        );
        Output = \Motor1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:control_7\
        );
        Output = \Motor1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor1:PWMUDB:prevCompare1\ * \Motor1:PWMUDB:cmp1_less\
        );
        Output = \Motor1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:runmode_enable\ * \Motor1:PWMUDB:tc_i\
        );
        Output = \Motor1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:cmp1_less\
        );
        Output = \Motor2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:control_7\
        );
        Output = \Motor2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor2:PWMUDB:prevCompare1\ * \Motor2:PWMUDB:cmp1_less\
        );
        Output = \Motor2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:runmode_enable\ * \Motor2:PWMUDB:tc_i\
        );
        Output = \Motor2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:cmp1_less\
        );
        Output = \Motor3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:control_7\
        );
        Output = \Motor3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor3:PWMUDB:prevCompare1\ * \Motor3:PWMUDB:cmp1_less\
        );
        Output = \Motor3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:runmode_enable\ * \Motor3:PWMUDB:tc_i\
        );
        Output = \Motor3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:cmp1_less\
        );
        Output = \Motor4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:control_7\
        );
        Output = \Motor4:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor4:PWMUDB:prevCompare1\ * \Motor4:PWMUDB:cmp1_less\
        );
        Output = \Motor4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:runmode_enable\ * \Motor4:PWMUDB:tc_i\
        );
        Output = \Motor4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_67_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_67_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_67_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_67_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_67_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_67_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_67_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              \UART:BUART:rx_last\ * !Net_67_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_67_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Motor1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_179 ,
            cs_addr_2 => \Motor1:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor1:PWMUDB:runmode_enable\ ,
            chain_out => \Motor1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Motor1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Motor1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_179 ,
            cs_addr_2 => \Motor1:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor1:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor1:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor1:PWMUDB:status_3\ ,
            chain_in => \Motor1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Motor1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Motor2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \Motor2:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor2:PWMUDB:runmode_enable\ ,
            chain_out => \Motor2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Motor2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Motor2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \Motor2:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor2:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor2:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor2:PWMUDB:status_3\ ,
            chain_in => \Motor2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Motor2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Motor3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_152 ,
            cs_addr_2 => \Motor3:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor3:PWMUDB:runmode_enable\ ,
            chain_out => \Motor3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Motor3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Motor3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_152 ,
            cs_addr_2 => \Motor3:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor3:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor3:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor3:PWMUDB:status_3\ ,
            chain_in => \Motor3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Motor3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Motor4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_193 ,
            cs_addr_2 => \Motor4:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor4:PWMUDB:runmode_enable\ ,
            chain_out => \Motor4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Motor4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Motor4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_193 ,
            cs_addr_2 => \Motor4:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor4:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor4:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor4:PWMUDB:status_3\ ,
            chain_in => \Motor4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Motor4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Motor1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_179 ,
            status_3 => \Motor1:PWMUDB:status_3\ ,
            status_2 => \Motor1:PWMUDB:status_2\ ,
            status_0 => \Motor1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \Motor2:PWMUDB:status_3\ ,
            status_2 => \Motor2:PWMUDB:status_2\ ,
            status_0 => \Motor2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_152 ,
            status_3 => \Motor3:PWMUDB:status_3\ ,
            status_2 => \Motor3:PWMUDB:status_2\ ,
            status_0 => \Motor3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_193 ,
            status_3 => \Motor4:PWMUDB:status_3\ ,
            status_2 => \Motor4:PWMUDB:status_2\ ,
            status_0 => \Motor4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_91 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_67 ,
            out => Net_67_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Motor1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_179 ,
            control_7 => \Motor1:PWMUDB:control_7\ ,
            control_6 => \Motor1:PWMUDB:control_6\ ,
            control_5 => \Motor1:PWMUDB:control_5\ ,
            control_4 => \Motor1:PWMUDB:control_4\ ,
            control_3 => \Motor1:PWMUDB:control_3\ ,
            control_2 => \Motor1:PWMUDB:control_2\ ,
            control_1 => \Motor1:PWMUDB:control_1\ ,
            control_0 => \Motor1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_124 ,
            control_7 => \Motor2:PWMUDB:control_7\ ,
            control_6 => \Motor2:PWMUDB:control_6\ ,
            control_5 => \Motor2:PWMUDB:control_5\ ,
            control_4 => \Motor2:PWMUDB:control_4\ ,
            control_3 => \Motor2:PWMUDB:control_3\ ,
            control_2 => \Motor2:PWMUDB:control_2\ ,
            control_1 => \Motor2:PWMUDB:control_1\ ,
            control_0 => \Motor2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_152 ,
            control_7 => \Motor3:PWMUDB:control_7\ ,
            control_6 => \Motor3:PWMUDB:control_6\ ,
            control_5 => \Motor3:PWMUDB:control_5\ ,
            control_4 => \Motor3:PWMUDB:control_4\ ,
            control_3 => \Motor3:PWMUDB:control_3\ ,
            control_2 => \Motor3:PWMUDB:control_2\ ,
            control_1 => \Motor3:PWMUDB:control_1\ ,
            control_0 => \Motor3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_193 ,
            control_7 => \Motor4:PWMUDB:control_7\ ,
            control_6 => \Motor4:PWMUDB:control_6\ ,
            control_5 => \Motor4:PWMUDB:control_5\ ,
            control_4 => \Motor4:PWMUDB:control_4\ ,
            control_3 => \Motor4:PWMUDB:control_3\ ,
            control_2 => \Motor4:PWMUDB:control_2\ ,
            control_1 => \Motor4:PWMUDB:control_1\ ,
            control_0 => \Motor4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_91 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    5 :    3 :    8 :  62.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   12 :   60 :   72 :  16.67%
UDB Macrocells                :   45 :  147 :  192 :  23.44%
UDB Unique Pterms             :   62 :  322 :  384 :  16.15%
UDB Total Pterms              :   72 :      :      : 
UDB Datapath Cells            :   11 :   13 :   24 :  45.83%
UDB Status Cells              :    8 :   16 :   24 :  33.33%
            StatusI Registers :    6 
                   Sync Cells :    1 (in 1 status cell)
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    4 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   10 :   22 :   32 :  31.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    1 :    0 :    1 : 100.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.234ms
Tech mapping phase: Elapsed time ==> 1s.671ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : Pin_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.31
                   Pterms :            4.06
               Macrocells :            2.81
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 383, final cost is 383 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       5.08 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_67_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              \UART:BUART:rx_last\ * !Net_67_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_67_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_67_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_67_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_91 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_67_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_67_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_67_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_67_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_67 ,
        out => Net_67_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_62, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_62 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\Motor3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_152 ,
        cs_addr_2 => \Motor3:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor3:PWMUDB:runmode_enable\ ,
        chain_out => \Motor3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Motor3:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:control_7\
        );
        Output = \Motor1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:runmode_enable\ * \Motor1:PWMUDB:tc_i\
        );
        Output = \Motor1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_106, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:control_7\ * \Motor1:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor1:PWMUDB:cmp1_less\
        );
        Output = \Motor1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motor1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor1:PWMUDB:prevCompare1\ * \Motor1:PWMUDB:cmp1_less\
        );
        Output = \Motor1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_179 ,
        cs_addr_2 => \Motor1:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor1:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor1:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor1:PWMUDB:status_3\ ,
        chain_in => \Motor1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Motor1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Motor1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_179 ,
        status_3 => \Motor1:PWMUDB:status_3\ ,
        status_2 => \Motor1:PWMUDB:status_2\ ,
        status_0 => \Motor1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_179 ,
        control_7 => \Motor1:PWMUDB:control_7\ ,
        control_6 => \Motor1:PWMUDB:control_6\ ,
        control_5 => \Motor1:PWMUDB:control_5\ ,
        control_4 => \Motor1:PWMUDB:control_4\ ,
        control_3 => \Motor1:PWMUDB:control_3\ ,
        control_2 => \Motor1:PWMUDB:control_2\ ,
        control_1 => \Motor1:PWMUDB:control_1\ ,
        control_0 => \Motor1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:control_7\
        );
        Output = \Motor2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:runmode_enable\ * \Motor2:PWMUDB:tc_i\
        );
        Output = \Motor2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_134, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:control_7\ * \Motor2:PWMUDB:cmp1_less\
        );
        Output = Net_134 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor2:PWMUDB:cmp1_less\
        );
        Output = \Motor2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motor2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor2:PWMUDB:prevCompare1\ * \Motor2:PWMUDB:cmp1_less\
        );
        Output = \Motor2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \Motor2:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor2:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor2:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor2:PWMUDB:status_3\ ,
        chain_in => \Motor2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Motor2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Motor2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \Motor2:PWMUDB:status_3\ ,
        status_2 => \Motor2:PWMUDB:status_2\ ,
        status_0 => \Motor2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_124 ,
        control_7 => \Motor2:PWMUDB:control_7\ ,
        control_6 => \Motor2:PWMUDB:control_6\ ,
        control_5 => \Motor2:PWMUDB:control_5\ ,
        control_4 => \Motor2:PWMUDB:control_4\ ,
        control_3 => \Motor2:PWMUDB:control_3\ ,
        control_2 => \Motor2:PWMUDB:control_2\ ,
        control_1 => \Motor2:PWMUDB:control_1\ ,
        control_0 => \Motor2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\Motor4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_193 ,
        cs_addr_2 => \Motor4:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor4:PWMUDB:runmode_enable\ ,
        chain_out => \Motor4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Motor4:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:control_7\
        );
        Output = \Motor3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:runmode_enable\ * \Motor3:PWMUDB:tc_i\
        );
        Output = \Motor3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_162, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:control_7\ * \Motor3:PWMUDB:cmp1_less\
        );
        Output = Net_162 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor3:PWMUDB:cmp1_less\
        );
        Output = \Motor3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motor3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_152) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor3:PWMUDB:prevCompare1\ * \Motor3:PWMUDB:cmp1_less\
        );
        Output = \Motor3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_152 ,
        cs_addr_2 => \Motor3:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor3:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor3:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor3:PWMUDB:status_3\ ,
        chain_in => \Motor3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Motor3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Motor3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_152 ,
        status_3 => \Motor3:PWMUDB:status_3\ ,
        status_2 => \Motor3:PWMUDB:status_2\ ,
        status_0 => \Motor3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_152 ,
        control_7 => \Motor3:PWMUDB:control_7\ ,
        control_6 => \Motor3:PWMUDB:control_6\ ,
        control_5 => \Motor3:PWMUDB:control_5\ ,
        control_4 => \Motor3:PWMUDB:control_4\ ,
        control_3 => \Motor3:PWMUDB:control_3\ ,
        control_2 => \Motor3:PWMUDB:control_2\ ,
        control_1 => \Motor3:PWMUDB:control_1\ ,
        control_0 => \Motor3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Motor1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_179 ,
        cs_addr_2 => \Motor1:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor1:PWMUDB:runmode_enable\ ,
        chain_out => \Motor1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Motor1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Motor2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \Motor2:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor2:PWMUDB:runmode_enable\ ,
        chain_out => \Motor2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Motor2:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:control_7\
        );
        Output = \Motor4:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:runmode_enable\ * \Motor4:PWMUDB:tc_i\
        );
        Output = \Motor4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_203, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:control_7\ * \Motor4:PWMUDB:cmp1_less\
        );
        Output = Net_203 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor4:PWMUDB:cmp1_less\
        );
        Output = \Motor4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motor4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor4:PWMUDB:prevCompare1\ * \Motor4:PWMUDB:cmp1_less\
        );
        Output = \Motor4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_193 ,
        cs_addr_2 => \Motor4:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor4:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor4:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor4:PWMUDB:status_3\ ,
        chain_in => \Motor4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Motor4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Motor4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_193 ,
        status_3 => \Motor4:PWMUDB:status_3\ ,
        status_2 => \Motor4:PWMUDB:status_2\ ,
        status_0 => \Motor4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_193 ,
        control_7 => \Motor4:PWMUDB:control_7\ ,
        control_6 => \Motor4:PWMUDB:control_6\ ,
        control_5 => \Motor4:PWMUDB:control_5\ ,
        control_4 => \Motor4:PWMUDB:control_4\ ,
        control_3 => \Motor4:PWMUDB:control_3\ ,
        control_2 => \Motor4:PWMUDB:control_2\ ,
        control_1 => \Motor4:PWMUDB:control_1\ ,
        control_0 => \Motor4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_91 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_106 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_134 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_162 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_203 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_67 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_62 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => Net_124 ,
            dclk_1 => Net_124_local ,
            dclk_glb_2 => Net_179 ,
            dclk_2 => Net_179_local ,
            dclk_glb_3 => Net_152 ,
            dclk_3 => Net_152_local ,
            dclk_glb_4 => Net_193 ,
            dclk_4 => Net_193_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: 
    DFB Block @ [FFB(DFB,0)]: 
    dfbcell: Name =\Filter_1:DFB\
        PORT MAP (
            out_1 => \Filter_1:Net_8\ ,
            out_2 => \Filter_1:Net_9\ ,
            dmareq_1 => Net_1288 ,
            dmareq_2 => Net_1289 ,
            interrupt => Net_1290 );
        Properties:
        {
            cy_registers = ""
        }
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_55 ,
            arb_int => \USBUART_1:Net_79\ ,
            usb_int => \USBUART_1:Net_81\ ,
            ept_int_8 => \USBUART_1:ept_int_8\ ,
            ept_int_7 => \USBUART_1:ept_int_7\ ,
            ept_int_6 => \USBUART_1:ept_int_6\ ,
            ept_int_5 => \USBUART_1:ept_int_5\ ,
            ept_int_4 => \USBUART_1:ept_int_4\ ,
            ept_int_3 => \USBUART_1:ept_int_3\ ,
            ept_int_2 => \USBUART_1:ept_int_2\ ,
            ept_int_1 => \USBUART_1:ept_int_1\ ,
            ept_int_0 => \USBUART_1:ept_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_req_7\ ,
            dma_req_6 => \USBUART_1:dma_req_6\ ,
            dma_req_5 => \USBUART_1:dma_req_5\ ,
            dma_req_4 => \USBUART_1:dma_req_4\ ,
            dma_req_3 => \USBUART_1:dma_req_3\ ,
            dma_req_2 => \USBUART_1:dma_req_2\ ,
            dma_req_1 => \USBUART_1:dma_req_1\ ,
            dma_req_0 => \USBUART_1:dma_req_0\ ,
            dma_termin => \USBUART_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |          Pin_1(0) | In(Net_106)
     |   2 |     * |      NONE |         CMOS_OUT |          Pin_2(0) | In(Net_134)
     |   3 |     * |      NONE |         CMOS_OUT |          Pin_3(0) | In(Net_162)
     |   4 |     * |      NONE |         CMOS_OUT |          Pin_4(0) | In(Net_203)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_67)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_62)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 3s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.765ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in USB_UART01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.812ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.843ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.937ms
API generation phase: Elapsed time ==> 2s.437ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.015ms
