Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 11:55:46 2019
| Host         : DESKTOP-A66E6H3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.184        0.000                      0                14941        0.030        0.000                      0                14941        3.750        0.000                       0                  4705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.184        0.000                      0                14941        0.030        0.000                      0                14941        3.750        0.000                       0                  4705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.347ns (25.473%)  route 6.867ns (74.527%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.347 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[3]
                         net (fo=7, routed)           1.983    10.330    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[15]
    SLICE_X37Y111        LUT5 (Prop_lut5_I0_O)        0.307    10.637 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_3/O
                         net (fo=4, routed)           1.505    12.143    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_3_n_1
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.687    12.867    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/CLKARDCLK
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    12.326    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 2.347ns (25.575%)  route 6.830ns (74.425%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.347 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[3]
                         net (fo=7, routed)           1.983    10.330    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[15]
    SLICE_X37Y111        LUT5 (Prop_lut5_I0_O)        0.307    10.637 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_3/O
                         net (fo=4, routed)           1.468    12.106    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_3_n_1
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.683    12.863    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    12.322    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.239ns (25.056%)  route 6.697ns (74.944%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.251 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[0]
                         net (fo=7, routed)           1.560     9.811    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[12]
    SLICE_X42Y95         LUT5 (Prop_lut5_I0_O)        0.295    10.106 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_6/O
                         net (fo=4, routed)           1.759    11.865    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_6_n_1
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.687    12.867    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/CLKARDCLK
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.275    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.237ns (25.146%)  route 6.659ns (74.854%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.238 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/O[1]
                         net (fo=7, routed)           1.374     9.612    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[9]
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.306     9.918 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_9/O
                         net (fo=4, routed)           1.907    11.825    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_9_n_1
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.687    12.867    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/CLKARDCLK
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.275    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 2.354ns (26.539%)  route 6.516ns (73.461%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.355 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[1]
                         net (fo=7, routed)           0.831     9.185    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[13]
    SLICE_X45Y74         LUT5 (Prop_lut5_I0_O)        0.306     9.491 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_5/O
                         net (fo=4, routed)           2.308    11.799    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_5_n_1
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.687    12.867    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/CLKARDCLK
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.275    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 2.239ns (25.270%)  route 6.621ns (74.730%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.251 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[0]
                         net (fo=7, routed)           1.560     9.811    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[12]
    SLICE_X42Y95         LUT5 (Prop_lut5_I0_O)        0.295    10.106 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_6/O
                         net (fo=4, routed)           1.683    11.789    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_6_n_1
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.683    12.863    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.271    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_10/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.347ns (26.451%)  route 6.526ns (73.549%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 12.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.347 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[3]
                         net (fo=7, routed)           0.704     9.051    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[15]
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.307     9.358 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_10_i_3/O
                         net (fo=10, routed)          2.444    11.802    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_10_i_3_n_1
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.678    12.858    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_10/CLKARDCLK
                         clock pessimism              0.129    12.986    
                         clock uncertainty           -0.154    12.832    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    12.317    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_10
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_22/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.347ns (26.782%)  route 6.416ns (73.218%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.032    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41_n_1
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.347 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_39/O[3]
                         net (fo=7, routed)           0.654     9.001    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[15]
    SLICE_X55Y70         LUT5 (Prop_lut5_I0_O)        0.307     9.308 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_20_i_3/O
                         net (fo=10, routed)          2.384    11.692    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_20_i_3_n_1
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_22/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.609    12.788    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    12.234    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.148ns (24.412%)  route 6.651ns (75.588%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.154 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/O[2]
                         net (fo=7, routed)           1.324     9.478    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[10]
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.301     9.779 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_8/O
                         net (fo=4, routed)           1.949    11.728    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_8_n_1
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.687    12.867    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31/CLKARDCLK
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.275    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_31
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.237ns (25.456%)  route 6.551ns (74.544%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.635     2.929    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.419     3.348 r  design_1_i/HMM_Scoring_0/inst/gmem_addr_2_read_reg_1163_reg[20]/Q
                         net (fo=3, routed)           1.003     4.351    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/icmp_ln67_reg_1180_reg[0][20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.296     4.647 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110/O
                         net (fo=2, routed)           0.957     5.604    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_0_i_110_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.728 f  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/add_ln124_reg_1202[29]_i_2/O
                         net (fo=2, routed)           0.507     6.235    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_36
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.359 r  design_1_i/HMM_Scoring_0/inst/add_ln124_reg_1202[29]_i_1/O
                         net (fo=55, routed)          0.496     6.855    design_1_i/HMM_Scoring_0/inst/grading_arr_address01
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.124     6.979 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_87/O
                         net (fo=1, routed)           0.415     7.394    design_1_i/HMM_Scoring_0/inst/p_1_in[2]
    SLICE_X54Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.798 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.798    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_43_n_1
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.915 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_42_n_1
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.238 r  design_1_i/HMM_Scoring_0/inst/ram_reg_0_0_i_41/O[1]
                         net (fo=7, routed)           1.374     9.612    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/grading_arr_address0__0[9]
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.306     9.918 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_9/O
                         net (fo=4, routed)           1.799    11.717    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_30_i_9_n_1
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        1.683    12.863    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ap_clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.271    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.267%)  route 0.218ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X48Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/Q
                         net (fo=2, routed)           0.218     1.257    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/mem_reg_0[14]
    SLICE_X51Y47         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.826     1.192    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X51Y47         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[14]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.070     1.227    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.596     0.932    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X15Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X14Y43         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.865     1.231    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X14Y43         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_MMis_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/MMis_read_reg_995_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.038%)  route 0.176ns (57.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.547     0.883    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y80         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_MMis_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_MMis_reg[11]/Q
                         net (fo=3, routed)           0.176     1.187    design_1_i/HMM_Scoring_0/inst/MMis[11]
    SLICE_X50Y81         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/MMis_read_reg_995_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.811     1.177    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X50Y81         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/MMis_read_reg_995_reg[11]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.005     1.147    design_1_i/HMM_Scoring_0/inst/MMis_read_reg_995_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.303%)  route 0.237ns (62.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.553     0.889    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X52Y51         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[5]/Q
                         net (fo=2, routed)           0.237     1.267    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[31]_0[5]
    SLICE_X49Y53         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.824     1.190    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y53         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.071     1.226    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.643%)  route 0.224ns (61.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X47Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1063]/Q
                         net (fo=2, routed)           0.224     1.263    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/mem_reg_0[4]
    SLICE_X51Y45         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.825     1.191    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X51Y45         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.049%)  route 0.192ns (59.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.558     0.894    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X52Y45         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[30]/Q
                         net (fo=1, routed)           0.192     1.213    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata_n_6
    SLICE_X50Y51         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.821     1.187    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X50Y51         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[30]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.009     1.166    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.153%)  route 0.225ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.553     0.889    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[25]/Q
                         net (fo=2, routed)           0.225     1.278    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[31]_0[25]
    SLICE_X49Y53         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.824     1.190    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y53         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.075     1.230    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.332%)  route 0.223ns (57.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.553     0.889    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X50Y52         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[27]/Q
                         net (fo=2, routed)           0.223     1.276    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[31]_0[27]
    SLICE_X47Y53         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.824     1.190    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y53         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.072     1.227    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_MisMis_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/MisMis_read_reg_980_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.562%)  route 0.188ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.547     0.883    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y80         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_MisMis_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_MisMis_reg[9]/Q
                         net (fo=3, routed)           0.188     1.198    design_1_i/HMM_Scoring_0/inst/MisMis[9]
    SLICE_X50Y79         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/MisMis_read_reg_980_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.809     1.175    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/MisMis_read_reg_980_reg[9]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.009     1.149    design_1_i/HMM_Scoring_0/inst/MisMis_read_reg_980_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.716%)  route 0.243ns (63.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.558     0.894    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X52Y45         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[15]/Q
                         net (fo=1, routed)           0.243     1.278    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata_n_21
    SLICE_X51Y52         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4706, routed)        0.821     1.187    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X51Y52         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.070     1.227    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y28   design_1_i/HMM_Scoring_0/inst/mul_ln79_reg_1121_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_17/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_0_24/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y16  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradicud_ram_U/ram_reg_1_23/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/HMM_Scoring_0/inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg_0_3_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/HMM_Scoring_0/inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg_0_3_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/HMM_Scoring_0/inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg_0_3_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/HMM_Scoring_0/inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg_0_3_23_23/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



