Warning (10268): Verilog HDL information at music_modules.sv(18): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.0/ECE385_FinalProj/music_modules.sv Line: 18
