// Seed: 263138322
module module_0 (
    input  tri1 id_0
    , id_5,
    input  tri  id_1,
    output tri0 id_2
    , id_6,
    output wand id_3
);
  wire id_7;
  assign id_2 = -1 ^ "";
endmodule
module module_1 (
    output tri1  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  wand  id_3
    , id_6,
    output logic id_4
);
  assign id_4 = -1;
  always @(posedge id_3 or posedge id_2) begin : LABEL_0
    id_4 <= id_2;
    id_6 <= 1'h0 && id_3;
  end
  id_7 :
  assert property (@(posedge id_6) (id_7))
  else $unsigned(5);
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire  id_8;
  logic id_9;
  ;
  wire id_10;
endmodule
