# Register Region: OTP


## Info
| Name | value |
| --- | --- |
| description | One Time programmable |
| base | 0x7e20f000 |
| id | 0x206f7470 |

## Registers

| register name | address | type | width | mask | reset |
| --- | --- | --- | --- | --- | --- |
| OTP_BOOTMODE_REG | 0x7e20f000 | RW | 32 | 0xffffffff |  |
| OTP_CONFIG_REG | 0x7e20f004 | RW | 3 | 0x00000007 |  |
| OTP_CTRL_LO_REG | 0x7e20f008 | RW | 32 | 0xffffffff |  |
| OTP_CTRL_HI_REG | 0x7e20f00c | RW | 16 | 0x0000ffff |  |
| OTP_STATUS_REG | 0x7e20f010 | RO | 32 | 0xffffffff |  |
| OTP_BITSEL_REG | 0x7e20f014 | RW | 5 | 0x0000001f |  |
| OTP_DATA_REG | 0x7e20f018 | RW | 5 | 0x0000001f |  |
| OTP_ADDR_REG | 0x7e20f01c | RW | 5 | 0x0000001f |  |
| OTP_WRITE_DATA_READ_REG | 0x7e20f020 | RW | 32 | 0xffffffff |  |
| OTP_INIT_STATUS_REG | 0x7e20f024 | RW | 32 | 0xffffffff |  |

## Unsupported defines

| define | value |
| --- | --- |
| OTP_ARM_DISABLE_BIT | 24 |
| OTP_ARM_DISABLE_REDUNDANT_BIT | 25 |
| OTP_BASE_ADDRESS | 0x7e20f000 |
| OTP_BOOT_EXTRAS_ROW | 67 |
| OTP_BOOT_EXTRAS_ROW_SIZE_IN_ROWS | 1 |
| OTP_BOOT_ROM_ROW | 17 |
| OTP_BOOT_ROM_ROW_REDUNDANT | 18 |
| OTP_BOOT_ROM_SIZE_IN_ROWS | 1 |
| OTP_BOOT_SIGNING_KEY_ROW | 19 |
| OTP_BOOT_SIGNING_KEY_ROW_REDUNDANT | 23 |
| OTP_BOOT_SIGNING_KEY_SIZE_IN_ROWS | 4 |
| OTP_BOOT_SIGNING_PARITY_ROW | 27 |
| OTP_BOOT_SIGNING_PARITY_SIZE_IN_ROWS | 1 |
| OTP_BYTES_PER_ROW | 4 |
| OTP_CODE_SIGNING_FLAG_ROW | 64 |
| OTP_CODE_SIGNING_FLAG_SIZE_IN_ROWS | 1 |
| OTP_CODE_SIGNING_KEY_ROW | 28 |
| OTP_CODE_SIGNING_KEY_ROW_REDUNDANT | 32 |
| OTP_CODE_SIGNING_KEY_SIZE_IN_ROWS | 4 |
| OTP_CODE_SIGNING_PARITY_ROW | 36 |
| OTP_CODE_SIGNING_PARITY_SIZE_IN_ROWS | 1 |
| OTP_CONTROL_ROW | 16 |
| OTP_CONTROL_SIZE_IN_ROWS | 1 |
| OTP_DECRYPTION_ENABLE_FOR_DEBUG | 22 |
| OTP_HDCP_AES_KEY_ROW | 37 |
| OTP_HDCP_AES_KEY_ROW_REDUNDANT | 41 |
| OTP_HDCP_AES_KEY_SIZE_IN_ROWS | 4 |
| OTP_HDCP_AES_PARITY_ROW | 45 |
| OTP_HDCP_AES_PARITY_SIZE_IN_ROWS | 1 |
| OTP_JTAG_DEBUG_KEY_PARITY_START_BIT | 0 |
| OTP_JTAG_DEBUG_KEY_ROW | 8 |
| OTP_JTAG_DEBUG_KEY_ROW_REDUNDANT | 68 |
| OTP_JTAG_DEBUG_KEY_SIZE_IN_ROWS | 4 |
| OTP_JTAG_DISABLE_BIT | 16 |
| OTP_JTAG_DISABLE_REDUNDANT_BIT | 17 |
| OTP_JTAG_PARITY_MASK | 0xFF |
| OTP_JTAG_VPU_PARITY_REDUNDANT | 76 |
| OTP_MACROVISION_REDUNDANT_START_BIT | 20 |
| OTP_MACROVISION_START_BIT | 18 |
| OTP_MAX_ROW | 65 |
| OTP_MIN_ROW | 8 |
| OTP_PRIVATE_KEY_ROW | 55 |
| OTP_PRIVATE_KEY_ROW_REDUNDANT | 59 |
| OTP_PRIVATE_KEY_SIZE_IN_ROWS | 4 |
| OTP_PRIVATE_PARITY_ROW | 63 |
| OTP_PRIVATE_PARITY_SIZE_IN_ROWS | 1 |
| OTP_PUBLIC_KEY_ROW | 46 |
| OTP_PUBLIC_KEY_ROW_REDUNDANT | 50 |
| OTP_PUBLIC_KEY_SIZE_IN_ROWS | 4 |
| OTP_PUBLIC_PARITY_ROW | 54 |
| OTP_PUBLIC_PARITY_SIZE_IN_ROWS | 1 |
| OTP_SUSPEND_SECURE_RAM_KEY | 65 |
| OTP_SUSPEND_SECURE_RAM_KEY_SIZE_IN_ROWS | 2 |
| OTP_VPU_CACHE_KEY_PARITY_START_BIT | 8 |
| OTP_VPU_CACHE_KEY_ROW | 12 |
| OTP_VPU_CACHE_KEY_ROW_REDUNDANT | 72 |
| OTP_VPU_CACHE_KEY_SIZE_IN_ROWS | 4 |
| OTP_VPU_CACHE_PARITY_MASK | 0xFF |

## Register info

