[2025-09-16 23:23:21] START suite=qualcomm_srv trace=srv571_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv571_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2580144 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5439824 heartbeat IPC: 3.497 cumulative IPC: 3.677 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5439824 cumulative IPC: 3.677 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5439824 cumulative IPC: 3.677 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 9422162 heartbeat IPC: 2.511 cumulative IPC: 2.511 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 13588664 heartbeat IPC: 2.4 cumulative IPC: 2.454 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 17546714 heartbeat IPC: 2.526 cumulative IPC: 2.478 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 21515780 heartbeat IPC: 2.519 cumulative IPC: 2.488 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 25465657 heartbeat IPC: 2.532 cumulative IPC: 2.497 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 29416146 heartbeat IPC: 2.531 cumulative IPC: 2.502 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 33368887 heartbeat IPC: 2.53 cumulative IPC: 2.506 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 37321280 heartbeat IPC: 2.53 cumulative IPC: 2.509 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 41270743 heartbeat IPC: 2.532 cumulative IPC: 2.512 (Simulation time: 00 hr 05 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 39784982 cumulative IPC: 2.514 (Simulation time: 00 hr 06 min 25 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 39784982 cumulative IPC: 2.514 (Simulation time: 00 hr 06 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv571_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.514 instructions: 100000000 cycles: 39784982
CPU 0 Branch Prediction Accuracy: 97.21% MPKI: 4.338 Average ROB Occupancy at Mispredict: 57.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00046
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.17
BRANCH_DIRECT_CALL: 0.00125
BRANCH_INDIRECT_CALL: 0.0023
BRANCH_RETURN: 0.164


====Backend Stall Breakdown====
ROB_STALL: 61301
LQ_STALL: 0
SQ_STALL: 978219


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 206.66667
REPLAY_LOAD: 85.542854
NON_REPLAY_LOAD: 50.27639

== Total ==
ADDR_TRANS: 16120
REPLAY_LOAD: 8982
NON_REPLAY_LOAD: 36199

== Counts ==
ADDR_TRANS: 78
REPLAY_LOAD: 105
NON_REPLAY_LOAD: 720

cpu0->cpu0_STLB TOTAL        ACCESS:     841822 HIT:     841571 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     841822 HIT:     841571 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 473.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1485632 HIT:    1482153 MISS:       3479 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1483416 HIT:    1480557 MISS:       2859 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        363 HIT:        157 MISS:        206 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       1431 HIT:       1427 MISS:          4 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        422 HIT:         12 MISS:        410 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 114.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16214170 HIT:   14080545 MISS:    2133625 MSHR_MERGE:     653180
cpu0->cpu0_L1I LOAD         ACCESS:   16214170 HIT:   14080545 MISS:    2133625 MSHR_MERGE:     653180
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28617432 HIT:   28612036 MISS:       5396 MSHR_MERGE:       1640
cpu0->cpu0_L1D LOAD         ACCESS:   12832456 HIT:   12828441 MISS:       4015 MSHR_MERGE:       1044
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   15784441 HIT:   15783490 MISS:        951 MSHR_MERGE:        588
cpu0->cpu0_L1D TRANSLATION  ACCESS:        535 HIT:        105 MISS:        430 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 97.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13354833 HIT:   12434199 MISS:     920634 MSHR_MERGE:     545634
cpu0->cpu0_ITLB LOAD         ACCESS:   13354833 HIT:   12434199 MISS:     920634 MSHR_MERGE:     545634
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.043 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26179091 HIT:   25316903 MISS:     862188 MSHR_MERGE:     395366
cpu0->cpu0_DTLB LOAD         ACCESS:   26179091 HIT:   25316903 MISS:     862188 MSHR_MERGE:     395366
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.239 cycles
cpu0->LLC TOTAL        ACCESS:       5079 HIT:       2006 MISS:       3073 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2859 HIT:        380 MISS:       2479 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        206 HIT:         15 MISS:        191 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1604 HIT:       1603 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        410 HIT:          8 MISS:        402 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         58
  ROW_BUFFER_MISS:       3014
  AVG DBUS CONGESTED CYCLE: 7.376
Channel 0 WQ ROW_BUFFER_HIT:        592
  ROW_BUFFER_MISS:       1521
  FULL:          0
Channel 0 REFRESHES ISSUED:       3315

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       723037          373          125          322
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16           11           13          123
  STLB miss resolved @ L2C                0            0            2            2           11
  STLB miss resolved @ LLC                0            0            0            0           11
  STLB miss resolved @ MEM                0           26           23           19          313

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             705726        18178       158365           39           67
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            6
  STLB miss resolved @ L2C                0            0            2            0            0
  STLB miss resolved @ LLC                0            0            1            0            3
  STLB miss resolved @ MEM                0            0           14            1           41
[2025-09-16 23:29:46] END   suite=qualcomm_srv trace=srv571_ap (rc=0)
