
---------- Begin Simulation Statistics ----------
final_tick                               2478119422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703388                       # Number of bytes of host memory used
host_op_rate                                    58042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 44914.92                       # Real time elapsed on the host
host_tick_rate                               55173637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599338722                       # Number of instructions simulated
sim_ops                                    2606947660                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.478119                       # Number of seconds simulated
sim_ticks                                2478119422500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.213998                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              322183085                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           378087044                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24786780                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        500425761                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52688951                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       53019394                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          330443                       # Number of indirect misses.
system.cpu0.branchPred.lookups              643714713                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4031794                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801880                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15990480                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581781123                       # Number of branches committed
system.cpu0.commit.bw_lim_events             77747896                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419557                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      286271694                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379381446                       # Number of instructions committed
system.cpu0.commit.committedOps            2383188623                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4194589032                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3087071165     73.60%     73.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    647339398     15.43%     89.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    162944177      3.88%     92.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135292581      3.23%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     55835004      1.33%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16681262      0.40%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6389209      0.15%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5288340      0.13%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     77747896      1.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4194589032                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48956593                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306319191                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725995457                       # Number of loads committed
system.cpu0.commit.membars                    7608921                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608927      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329984950     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369804      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729797329     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290528991     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383188623                       # Class of committed instruction
system.cpu0.commit.refs                    1020326348                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379381446                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383188623                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.080868                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.080868                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            807304586                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8806347                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           316231688                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2700762841                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1508835623                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1894315808                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16020967                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             27882268                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             15668175                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  643714713                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                485398693                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2702846544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10216634                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2757413334                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          692                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49634736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130012                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1514480315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         374872036                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556921                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4242145159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.650902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2244859370     52.92%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1497688106     35.30%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               312567634      7.37%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142544292      3.36%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21140002      0.50%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17689719      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1841557      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809013      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5466      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4242145159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      709033206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16198268                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               615202445                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532770                       # Inst execution rate
system.cpu0.iew.exec_refs                  1179183683                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 357146146                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              626054317                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            819809938                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810882                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6519292                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           367486200                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2669431474                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            822037537                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11589330                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2637838077                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2505681                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             24317711                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16020967                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             31957574                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1216563                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        57135103                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        20656                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        32957                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15288695                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93814481                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     73155298                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         32957                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1529586                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14668682                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1131191175                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2613149108                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847801                       # average fanout of values written-back
system.cpu0.iew.wb_producers                959024668                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527783                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2613304877                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3257645877                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1665329002                       # number of integer regfile writes
system.cpu0.ipc                              0.480569                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.480569                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611910      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1434564925     54.15%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19388076      0.73%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900133      0.22%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           827971441     31.25%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          353990867     13.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2649427408                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           56                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8039148                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003034                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1428341     17.77%     17.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   994      0.01%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1194873     14.86%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4677893     58.19%     90.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               737043      9.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2649854586                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9549549191                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2613149052                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2955706141                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2658011407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2649427408                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420067                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      286242770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           510185                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           510                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     63156618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4242145159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.839629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2336916103     55.09%     55.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1327000880     31.28%     86.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          468061010     11.03%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75345710      1.78%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22843240      0.54%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4622082      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6048769      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             967526      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             339839      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4242145159                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535110                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         42460421                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24455731                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           819809938                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          367486200                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4951178365                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7197792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              689251602                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525743874                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28105546                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1527020257                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              45429849                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               112311                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3331874687                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2691782094                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1720604027                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1889836247                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              45297729                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16020967                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            119776681                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               194860089                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3331874630                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        239405                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8936                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 61989422                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8927                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6786264234                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5386524083                       # The number of ROB writes
system.cpu0.timesIdled                       46313156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.284428                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26513248                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31456876                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2516491                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40160598                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3020793                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3031083                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10290                       # Number of indirect misses.
system.cpu1.branchPred.lookups               48895439                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112335                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801582                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1688070                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41145757                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9527292                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21156165                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219957276                       # Number of instructions committed
system.cpu1.commit.committedOps             223759037                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    817704609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.273643                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.096814                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    733870833     89.75%     89.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     40012611      4.89%     94.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14904417      1.82%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8426843      1.03%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5263532      0.64%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3428247      0.42%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1652474      0.20%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       618360      0.08%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9527292      1.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    817704609                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482095                       # Number of function calls committed.
system.cpu1.commit.int_insts                213867265                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55665377                       # Number of loads committed
system.cpu1.commit.membars                    7603285                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603285      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132573374     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59466959     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21555895      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223759037                       # Class of committed instruction
system.cpu1.commit.refs                      81022866                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219957276                       # Number of Instructions Simulated
system.cpu1.committedOps                    223759037                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.765905                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.765905                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            658416424                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               839537                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25089429                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             253008403                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39514509                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                112386029                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1689138                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2116105                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9513974                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   48895439                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36095417                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    774370772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               595412                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     258288508                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5035118                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059028                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44631742                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29534041                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311815                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         821520074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.319031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774482                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               654537759     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               109115915     13.28%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36701737      4.47%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12171017      1.48%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3543847      0.43%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3816532      0.46%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633006      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      19      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     242      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           821520074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6818028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1817837                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                43897162                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.287468                       # Inst execution rate
system.cpu1.iew.exec_refs                    85359717                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26058830                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              544311253                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             59884320                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802262                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1320209                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26922431                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          244903564                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59300887                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1597168                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            238120288                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2149292                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8294219                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1689138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15451589                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        69567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2506140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        24405                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1394                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          926                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4218943                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1564942                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1394                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       384726                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1433111                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                136011170                       # num instructions consuming a value
system.cpu1.iew.wb_count                    236695691                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819444                       # average fanout of values written-back
system.cpu1.iew.wb_producers                111453508                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.285748                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     236775765                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               302729160                       # number of integer regfile reads
system.cpu1.int_regfile_writes              165752487                       # number of integer regfile writes
system.cpu1.ipc                              0.265540                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.265540                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603390      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            143597085     59.90%     63.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855356      0.36%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704462      0.71%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63610508     26.54%     90.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22346643      9.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             239717456                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6611081                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027579                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 865114     13.09%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 10327      0.16%     13.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1123566     17.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4099145     62.00%     92.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               512925      7.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             238725131                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1307884619                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    236695679                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        266049335                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 233497821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                239717456                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405743                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21144526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           318580                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10224573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    821520074                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.291797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.768520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          671646814     81.76%     81.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           98387915     11.98%     93.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31770674      3.87%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7688532      0.94%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8467192      1.03%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1493893      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1272778      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             590512      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             201764      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      821520074                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.289396                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25750054                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4507963                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            59884320                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26922431                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       828338102                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4127884410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              589183960                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156125258                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26978301                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43870316                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7472311                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                84031                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            320057831                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             250185963                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          175301117                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                115761735                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              35673181                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1689138                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             70984105                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19175859                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       320057819                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30820                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               626                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52349782                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           625                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1053092220                       # The number of ROB reads
system.cpu1.rob.rob_writes                  493665908                       # The number of ROB writes
system.cpu1.timesIdled                         388154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8372075                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24587                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9188579                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              24611001                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23260975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46315442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3053870                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1769191                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138779501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27434177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277546927                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       29203368                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14996824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10070415                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12984026                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8263023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8263019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14996824                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           520                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69575285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69575285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2133136512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2133136512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23261001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23261001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23261001                       # Request fanout histogram
system.membus.respLayer1.occupancy       122335946510                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         92874532619                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       514128500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   717095433.111591                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       210500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1705798000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2474520523000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3598899500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    426734640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       426734640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    426734640                       # number of overall hits
system.cpu0.icache.overall_hits::total      426734640                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58664053                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58664053                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58664053                       # number of overall misses
system.cpu0.icache.overall_misses::total     58664053                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1003035453995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1003035453995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1003035453995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1003035453995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    485398693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    485398693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    485398693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    485398693                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120857                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120857                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17097.956972                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17097.956972                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17097.956972                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17097.956972                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2923                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.626866                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52946620                       # number of writebacks
system.cpu0.icache.writebacks::total         52946620                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5717400                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5717400                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5717400                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5717400                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52946653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52946653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52946653                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52946653                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 898654570996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 898654570996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 898654570996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 898654570996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109079                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109079                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109079                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109079                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16972.830577                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16972.830577                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16972.830577                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16972.830577                       # average overall mshr miss latency
system.cpu0.icache.replacements              52946620                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    426734640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      426734640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58664053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58664053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1003035453995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1003035453995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    485398693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    485398693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17097.956972                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17097.956972                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5717400                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5717400                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52946653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52946653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 898654570996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 898654570996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109079                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109079                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16972.830577                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16972.830577                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          479681169                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52946620                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.059713                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1023744038                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1023744038                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    905177579                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       905177579                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    905177579                       # number of overall hits
system.cpu0.dcache.overall_hits::total      905177579                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    132604419                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     132604419                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    132604419                       # number of overall misses
system.cpu0.dcache.overall_misses::total    132604419                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3747633934777                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3747633934777                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3747633934777                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3747633934777                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1037781998                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1037781998                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1037781998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1037781998                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.127777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.127777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.127777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.127777                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28261.757512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28261.757512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28261.757512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28261.757512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     39626431                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       110091                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3862486                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2012                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.259307                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.717197                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80364096                       # number of writebacks
system.cpu0.dcache.writebacks::total         80364096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     53705332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     53705332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     53705332                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     53705332                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78899087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78899087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78899087                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78899087                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1640883019362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1640883019362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1640883019362                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1640883019362                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076027                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076027                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076027                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076027                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20797.237101                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20797.237101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20797.237101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20797.237101                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80364096                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    664160622                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      664160622                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     83098248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     83098248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2152331487500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2152331487500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    747258870                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    747258870                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25901.045320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25901.045320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     22061138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     22061138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     61037110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     61037110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1164351683500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1164351683500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.081681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.081681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19076.127351                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19076.127351                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    241016957                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     241016957                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     49506171                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     49506171                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1595302447277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1595302447277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290523128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290523128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.170404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.170404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32224.314970                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32224.314970                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     31644194                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     31644194                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     17861977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     17861977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 476531335862                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 476531335862                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26678.532609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26678.532609                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17233500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17233500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.463320                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.463320                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6244.021739                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6244.021739                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       481500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       481500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002350                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002350                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       787000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       787000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4858.024691                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4858.024691                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       625000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       625000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3858.024691                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3858.024691                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330150                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330150                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131974473500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131974473500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387106                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387106                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89673.019847                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89673.019847                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 130502743500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 130502743500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387106                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387106                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88673.019847                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88673.019847                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996601                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          987887734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80370525                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.291667                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996601                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999894                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2163561985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2163561985                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49449993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            69562569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              416958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1504043                       # number of demand (read+write) hits
system.l2.demand_hits::total                120933563                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49449993                       # number of overall hits
system.l2.overall_hits::.cpu0.data           69562569                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             416958                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1504043                       # number of overall hits
system.l2.overall_hits::total               120933563                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3496660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10800403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             31462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3503296                       # number of demand (read+write) misses
system.l2.demand_misses::total               17831821                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3496660                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10800403                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            31462                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3503296                       # number of overall misses
system.l2.overall_misses::total              17831821                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 287263339999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 857386342460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2743344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 365640719452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1513033745911                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 287263339999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 857386342460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2743344000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 365640719452                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1513033745911                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52946653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80362972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          448420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5007339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138765384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52946653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80362972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         448420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5007339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138765384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.134395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.070162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.699632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.134395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.070162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.699632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82153.638043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79384.662078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87195.473905                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104370.489805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84850.209404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82153.638043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79384.662078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87195.473905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104370.489805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84850.209404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              41559                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       495                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      83.957576                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2779909                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            10070415                       # number of writebacks
system.l2.writebacks::total                  10070415                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         157039                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              188372                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        157039                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             188372                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3496626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10643364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        31420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3472039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17643449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3496626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10643364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        31420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3472039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6112193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23755642                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 252295487999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 740546506969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2426934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 328644305465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1323913234433                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 252295487999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 740546506969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2426934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 328644305465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 454587562269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1778500796702                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.132441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.070068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.693390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.132441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.070068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.693390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171193                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72153.981581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69578.237385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77241.693189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94654.554705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75037.099290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72153.981581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69578.237385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77241.693189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94654.554705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74373.888761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74866.458953                       # average overall mshr miss latency
system.l2.replacements                       49837830                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23221088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23221088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23221088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23221088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    114949662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        114949662                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    114949662                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    114949662                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6112193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6112193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 454587562269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 454587562269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74373.888761                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74373.888761                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1460500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1674000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.821053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.550000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.773913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18724.358974                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 19409.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18808.988764                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1582500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       224500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1807000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.821053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.550000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.773913                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20288.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20303.370787                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       143500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         13323851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           606435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13930286                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        6004967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2342194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8347161                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 430802913983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 243597357478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  674400271461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     19328818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2948629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22277447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.310674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.794333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 71741.095993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104003.920033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80793.969526                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        69613                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16596                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            86209                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      5935354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2325598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8260952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 366099026488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 218806538487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 584905564975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.307073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.788705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 61681.076898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94086.139774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70803.651319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49449993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        416958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           49866951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3496660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        31462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3528122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 287263339999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2743344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 290006683999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52946653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       448420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53395073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.070162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82153.638043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87195.473905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82198.598574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3496626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        31420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3528046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 252295487999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2426934000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 254722421999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.070068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72153.981581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77241.693189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72199.291619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     56238718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       897608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          57136326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4795436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1161102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5956538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 426583428477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 122043361974                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 548626790451                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     61034154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2058710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      63092864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.078570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.563995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88956.130053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105109.940362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92104.976154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        87426                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       102087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4708010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1146441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5854451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 374447480481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 109837766978                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 484285247459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.077137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.556873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79534.130234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95807.605431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82720.864426                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          423                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               459                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          526                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           93                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             619                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5600500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1118000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6718500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          949                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1078                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.554268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.720930                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.574212                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10647.338403                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12021.505376                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10853.796446                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          437                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          514                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8631492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1505000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10136492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.460485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.596899                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.476809                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19751.697941                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19545.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19720.801556                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                   282364658                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  49838388                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.665606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.043100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.092541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.521665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.053543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.074663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.214437                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.195651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2265337212                       # Number of tag accesses
system.l2.tags.data_accesses               2265337212                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     223784000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     681301696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2010880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     222233600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    359299776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1488629952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    223784000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2010880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     225794880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    644506560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       644506560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3496625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10645339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          31420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3472400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5614059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23259843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10070415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10070415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         90303961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        274926902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           811454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89678325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    144988887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             600709529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     90303961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       811454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91115415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      260078895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            260078895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      260078895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        90303961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       274926902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          811454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89678325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    144988887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            860788424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7119731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3496625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7596540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     31420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3383245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5532277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015733209750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       430631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       430632                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45207833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6709202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23259843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10070415                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23259843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10070415                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3219736                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2950684                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            721057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            720061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            751324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            807589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3174954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2856821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            822928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            831640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            809313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            761683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           758184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1182583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1163669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2835578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           755878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1086845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            401399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            397720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            417083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            452474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            468090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            460677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            456684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            430345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           422128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           532307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           576780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           432789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           432204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           408765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 527263639815                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               100200535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            903015646065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26310.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45060.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12883051                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4333354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23259843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10070415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10789928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3371632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1857554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1416764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1049574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  515698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  322810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  224133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  154304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  106847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  75288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  57710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  36644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  66269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 189854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 325588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 404100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 436194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 448503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 454403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 462639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 465684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 472912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 486999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 465022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 460875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 455519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 444750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 441373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 444529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  26050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9943402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.811993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.969360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.653648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5948895     59.83%     59.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1938760     19.50%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       755820      7.60%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       412157      4.15%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       363327      3.65%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80721      0.81%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53183      0.53%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42716      0.43%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       347823      3.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9943402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       430632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.536502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.898836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.774299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       430631    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        430632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       430631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.183748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           341428     79.29%     79.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10677      2.48%     81.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            42774      9.93%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20721      4.81%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             8711      2.02%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3650      0.85%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1500      0.35%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              660      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              290      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              119      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               53      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        430631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1282566848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               206063104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               455661376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1488629952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            644506560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       517.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    600.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2478119391500                       # Total gap between requests
system.mem_ctrls.avgGap                      74350.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    223784000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    486178560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2010880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    216527680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    354065728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    455661376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 90303961.128007352352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 196188511.169299811125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 811454.033143957611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87375805.231194421649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 142876781.798840045929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183873856.870188832283                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3496625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10645339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        31420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3472400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5614059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10070415                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 108658682932                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 330411643937                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1106981396                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 185093711694                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 277744626106                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 60716712202148                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31075.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31038.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35231.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53304.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49473.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6029216.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          31613770860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16803094935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         66785653620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19272219120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     195620243520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1074720272910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46570260000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1451385514965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.680215                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110936602444                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82749680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2284433140056                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          39382183680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20932111860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         76300710360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17892630540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     195620243520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1081111143690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41188474080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1472427497730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.171324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95710157855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82749680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2299659584645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25165741518.292683                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   115906266550.653397                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     92.68%     92.68% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.44%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 876737142000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   414528618000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2063590804500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35638658                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35638658                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35638658                       # number of overall hits
system.cpu1.icache.overall_hits::total       35638658                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       456759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        456759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       456759                       # number of overall misses
system.cpu1.icache.overall_misses::total       456759                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8716783000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8716783000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8716783000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8716783000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36095417                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36095417                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36095417                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36095417                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012654                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012654                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012654                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012654                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19083.987398                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19083.987398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19083.987398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19083.987398                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          691                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   115.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       448388                       # number of writebacks
system.cpu1.icache.writebacks::total           448388                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8339                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8339                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8339                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8339                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       448420                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       448420                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       448420                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       448420                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8064970500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8064970500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8064970500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8064970500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012423                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012423                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012423                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012423                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17985.305071                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17985.305071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17985.305071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17985.305071                       # average overall mshr miss latency
system.cpu1.icache.replacements                448388                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35638658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35638658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       456759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       456759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8716783000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8716783000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36095417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36095417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012654                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012654                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19083.987398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19083.987398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8339                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8339                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       448420                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       448420                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8064970500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8064970500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012423                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012423                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17985.305071                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17985.305071                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995341                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35998991                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           448388                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.285358                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359622000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995341                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999854                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         72639254                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        72639254                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     63355323                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        63355323                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     63355323                       # number of overall hits
system.cpu1.dcache.overall_hits::total       63355323                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14733169                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14733169                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14733169                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14733169                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1244870465132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1244870465132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1244870465132                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1244870465132                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78088492                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78088492                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78088492                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78088492                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188673                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84494.412922                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84494.412922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84494.412922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84494.412922                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4772164                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       364257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77322                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4083                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.718062                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.213079                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5007293                       # number of writebacks
system.cpu1.dcache.writebacks::total          5007293                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11082383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11082383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11082383                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11082383                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3650786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3650786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3650786                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3650786                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 273037379374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 273037379374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 273037379374                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 273037379374                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046752                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74788.656299                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74788.656299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74788.656299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74788.656299                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5007293                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48297788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48297788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8235257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8235257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 588291063500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 588291063500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56533045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56533045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145672                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145672                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71435.665396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71435.665396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6176217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6176217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2059040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2059040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136240150000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136240150000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66166.830173                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66166.830173                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15057535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15057535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6497912                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6497912                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 656579401632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 656579401632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21555447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21555447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.301451                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.301451                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101044.674294                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101044.674294                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4906166                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4906166                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1591746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1591746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 136797229374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 136797229374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073844                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073844                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85941.619689                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85941.619689                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6070500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6070500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.311983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.311983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40201.986755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40201.986755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006198                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006198                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       688000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       688000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251092                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251092                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5982.608696                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5982.608696                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251092                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251092                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4982.608696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4982.608696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438252                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438252                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120998956000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120998956000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801582                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801582                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358622                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358622                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88752.507463                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88752.507463                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119635626000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119635626000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358622                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358622                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87752.507463                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87752.507463                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.635603                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70805739                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5013978                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.121669                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359633500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.635603                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.957363                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.957363                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168796039                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168796039                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2478119422500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         116488731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33291503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115545301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39767415                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10034170                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22289828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22289827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53395073                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     63093659                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1078                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1078                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158839925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    241099151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1345228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15029055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             416313359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6777169408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10286534848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57395712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    640938432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17762038400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        59885788                       # Total snoops (count)
system.tol2bus.snoopTraffic                 645354880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        198652434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.171351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              166382278     83.76%     83.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               30500965     15.35%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1769191      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          198652434                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277539964321                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120576055997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80459238314                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7527253942                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         672964828                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           118629                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4447672115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760952                       # Number of bytes of host memory used
host_op_rate                                   112481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30728.83                       # Real time elapsed on the host
host_tick_rate                               64094612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437245413                       # Number of instructions simulated
sim_ops                                    3456406247                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.969553                       # Number of seconds simulated
sim_ticks                                1969552692500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.424619                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54750954                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58604418                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9046176                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121389946                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1520446                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1910115                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          389669                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131873841                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       210487                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        293186                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7940639                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  71109365                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25961557                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12815375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      203144365                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           417359285                       # Number of instructions committed
system.cpu0.commit.committedOps             423506927                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2849268676                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.148637                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.895198                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2720647326     95.49%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     54628357      1.92%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12808543      0.45%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21628523      0.76%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5277302      0.19%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2325115      0.08%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3994995      0.14%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1996958      0.07%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25961557      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2849268676                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     32898                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2673145                       # Number of function calls committed.
system.cpu0.commit.int_insts                409775293                       # Number of committed integer instructions.
system.cpu0.commit.loads                    144533123                       # Number of loads committed
system.cpu0.commit.membars                    9326432                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9333992      2.20%      2.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238391347     56.29%     58.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5820137      1.37%     59.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2948664      0.70%     60.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          5040      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         15121      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2520      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2554      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      144821215     34.20%     94.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      22158674      5.23%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         5094      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2553      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        423506927                       # Class of committed instruction
system.cpu0.commit.refs                     166987536                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  417359285                       # Number of Instructions Simulated
system.cpu0.committedOps                    423506927                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.119013                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.119013                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2500804659                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1115766                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43470420                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             675307014                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               155879342                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                192293544                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7993024                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2772290                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24018034                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131873841                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 37219793                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2697186016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1507983                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        22243                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     819254853                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4776                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        19107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18203196                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038918                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174654863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56271400                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.241772                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2880988603                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.287774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.843776                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2432768945     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               272965233      9.47%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59591650      2.07%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51378089      1.78%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53071879      1.84%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6045396      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  470860      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  121559      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4574992      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2880988603                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    28359                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   20484                       # number of floating regfile writes
system.cpu0.idleCycles                      507556854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8415688                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83838373                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.173177                       # Inst execution rate
system.cpu0.iew.exec_refs                   269843376                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  23412191                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               73274256                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            227041111                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4804583                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1580219                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25232493                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          621044642                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            246431185                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5152411                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            586818445                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                724990                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            749737182                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7993024                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            749429455                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10813875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          518219                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6832                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4367                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          701                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82507988                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2778091                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4367                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3858421                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4557267                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                465683072                       # num instructions consuming a value
system.cpu0.iew.wb_count                    528113692                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764567                       # average fanout of values written-back
system.cpu0.iew.wb_producers                356045794                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155853                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     530000798                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               765439209                       # number of integer regfile reads
system.cpu0.int_regfile_writes              418671366                       # number of integer regfile writes
system.cpu0.ipc                              0.123168                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123168                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9387052      1.59%      1.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            298124208     50.36%     51.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8190445      1.38%     53.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2949834      0.50%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 60      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               5040      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              15121      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             89      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2520      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2554      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           250049288     42.24%     96.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           23236471      3.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5440      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2733      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             591970855                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  33568                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              67128                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        33257                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             34284                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7814730                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013201                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1930752     24.71%     24.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10603      0.14%     24.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    415      0.01%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     24.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5483318     70.17%     95.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               389631      4.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             590364965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4074388293                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    528080435                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        818551935                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 604407054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                591970855                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16637588                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197537795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1710377                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3822213                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    119522739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2880988603                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.205475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.715892                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2568010057     89.14%     89.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          165052976      5.73%     94.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76807031      2.67%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33238822      1.15%     98.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           24019469      0.83%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7798646      0.27%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4570802      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             834967      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             655833      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2880988603                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.174698                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14767334                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1684715                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           227041111                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25232493                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  87130                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 25251                       # number of misc regfile writes
system.cpu0.numCycles                      3388545457                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   550560252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              842960729                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            325511600                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14907062                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               171823786                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             614650216                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               988625                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            852269382                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637655278                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          505190989                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                198083457                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13699761                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7993024                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            637084555                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179679453                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            28444                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       852240938                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles    1023043052                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4518930                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                130677158                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4610540                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3449519661                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1285035854                       # The number of ROB writes
system.cpu0.timesIdled                        5414911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                49175                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.364688                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55083205                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            59636649                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9097197                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        119939582                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2128973                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2602068                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          473095                       # Number of indirect misses.
system.cpu1.branchPred.lookups              130946701                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       340214                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8023693                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  71896390                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25343879                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11324405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      200449538                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           420547406                       # Number of instructions committed
system.cpu1.commit.committedOps             425951660                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2699689950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.157778                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.912788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2566804282     95.08%     95.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57162960      2.12%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14601274      0.54%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22002679      0.82%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5634162      0.21%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2462199      0.09%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3770165      0.14%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1908350      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25343879      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2699689950                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    131426                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3761476                       # Number of function calls committed.
system.cpu1.commit.int_insts                413675087                       # Number of committed integer instructions.
system.cpu1.commit.loads                    143002899                       # Number of loads committed
system.cpu1.commit.membars                    8185640                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8215958      1.93%      1.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       242604475     56.96%     58.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5589960      1.31%     60.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2654751      0.62%     60.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20212      0.00%     60.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         60636      0.01%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10106      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10106      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      143245652     33.63%     94.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23509438      5.52%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20244      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10122      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        425951660                       # Class of committed instruction
system.cpu1.commit.refs                     166785456                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  420547406                       # Number of Instructions Simulated
system.cpu1.committedOps                    425951660                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.106580                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.106580                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2309309060                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1082910                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44156101                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             674245884                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               189520379                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                200816056                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8106801                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2429754                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23455528                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  130946701                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 38639272                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2513009548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1687733                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        45166                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     814617789                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                4051                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        11025                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18364068                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038410                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         208956000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57212178                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238947                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2731207824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2282469343     83.57%     83.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               275610339     10.09%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                59430233      2.18%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50503880      1.85%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                52529890      1.92%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5571733      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  573199      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  185126      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4334081      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2731207824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   111510                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   81022                       # number of floating regfile writes
system.cpu1.idleCycles                      677993232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8470958                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                84388648                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.172263                       # Inst execution rate
system.cpu1.iew.exec_refs                   268600382                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  24696102                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               72076223                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            224512770                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4363516                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1759192                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26412247                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          620828134                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            243904280                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5270190                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            587278533                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                733802                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            740155227                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8106801                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            739863723                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10691169                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          930739                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8906                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         5458                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          528                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81509871                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2629690                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          5458                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3963621                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4507337                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                454509229                       # num instructions consuming a value
system.cpu1.iew.wb_count                    528876232                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768521                       # average fanout of values written-back
system.cpu1.iew.wb_producers                349299813                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.155132                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     530768487                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               765290398                       # number of integer regfile reads
system.cpu1.int_regfile_writes              418824079                       # number of integer regfile writes
system.cpu1.ipc                              0.123357                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123357                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8298945      1.40%      1.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            301456811     50.87%     52.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             7933803      1.34%     53.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2657584      0.45%     54.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 18      0.00%     54.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20212      0.00%     54.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              60636      0.01%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             52      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10106      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10106      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           247514756     41.77%     95.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24554948      4.14%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          20461      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10285      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             592548723                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 131877                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             263753                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       131695                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            132358                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7957052                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013429                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1968661     24.74%     24.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 13726      0.17%     24.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1855      0.02%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5572113     70.03%     94.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               400696      5.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             592074953                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3925700993                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    528744537                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        815575749                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 605982993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                592548723                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14845141                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      194876474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1702424                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3520736                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118442144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2731207824                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2417461681     88.51%     88.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          167175904      6.12%     94.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           75202121      2.75%     97.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33106019      1.21%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24072635      0.88%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8034577      0.29%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4586340      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             879321      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             689226      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2731207824                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.173809                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13293162                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1566869                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           224512770                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26412247                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 231909                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                101060                       # number of misc regfile writes
system.cpu1.numCycles                      3409201056                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   529816504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              831713198                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            327091006                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15233727                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               205079816                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             600634779                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               969080                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            851266841                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             637675769                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          505052061                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                206475190                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12234281                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8106801                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            620970328                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               177961055                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           111575                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       851155266                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     858862491                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4055123                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                125363314                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4136992                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3299984533                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1284337782                       # The number of ROB writes
system.cpu1.timesIdled                        6927443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         27493165                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               460176                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            31532599                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             159406697                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     88891737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     173904944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6080596                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3975838                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77713162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     52784885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155505219                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       56760723                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           81799968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17453679                       # Transaction distribution
system.membus.trans_dist::CleanEvict         67585858                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           182805                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         105745                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6754013                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6746464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      81799969                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22872                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    262451373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              262451373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6784007104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6784007104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           234554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          88865404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                88865404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            88865404                       # Request fanout histogram
system.membus.respLayer1.occupancy       468883877295                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        263617489425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31144                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17678391.471873                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   87810544.435562                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15572    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5589706500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1694264780500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 275287912000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31962012                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31962012                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31962012                       # number of overall hits
system.cpu0.icache.overall_hits::total       31962012                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5257775                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5257775                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5257775                       # number of overall misses
system.cpu0.icache.overall_misses::total      5257775                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 382805456401                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 382805456401                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 382805456401                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 382805456401                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     37219787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     37219787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     37219787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     37219787                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141263                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72807.500587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72807.500587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72807.500587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72807.500587                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       413965                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             5783                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.583088                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4855367                       # number of writebacks
system.cpu0.icache.writebacks::total          4855367                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       400722                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       400722                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       400722                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       400722                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4857053                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4857053                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4857053                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4857053                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 351870685408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 351870685408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 351870685408                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 351870685408                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130497                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130497                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130497                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130497                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72445.304881                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72445.304881                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72445.304881                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72445.304881                       # average overall mshr miss latency
system.cpu0.icache.replacements               4855367                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31962012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31962012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5257775                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5257775                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 382805456401                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 382805456401                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     37219787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     37219787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72807.500587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72807.500587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       400722                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       400722                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4857053                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4857053                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 351870685408                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 351870685408                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72445.304881                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72445.304881                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993143                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36819187                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4857084                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.580513                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993143                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999786                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999786                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         79296626                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        79296626                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    146056220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       146056220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    146056220                       # number of overall hits
system.cpu0.dcache.overall_hits::total      146056220                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71339833                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71339833                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71339833                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71339833                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6348697182941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6348697182941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6348697182941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6348697182941                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    217396053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    217396053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    217396053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    217396053                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328156                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88992.319101                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88992.319101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88992.319101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88992.319101                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    771553001                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       175768                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12002527                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2531                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.282547                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.446069                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33553317                       # number of writebacks
system.cpu0.dcache.writebacks::total         33553317                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37632859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37632859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37632859                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37632859                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33706974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33706974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33706974                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33706974                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3338621438633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3338621438633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3338621438633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3338621438633                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155049                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155049                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99048.387987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99048.387987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99048.387987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99048.387987                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33553237                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    135406258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      135406258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     62967590                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     62967590                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5679611811000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5679611811000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    198373848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    198373848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90198.970788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90198.970788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     33294725                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     33294725                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29672865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29672865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2959828449000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2959828449000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149581                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149581                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99748.657536                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99748.657536                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10649962                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10649962                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8372243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8372243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 669085371941                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 669085371941                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     19022205                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19022205                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.440130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.440130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79917.098911                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79917.098911                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4338134                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4338134                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4034109                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4034109                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 378792989633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 378792989633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.212074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.212074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93897.559444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93897.559444                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      3075250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      3075250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       112485                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       112485                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5021370000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5021370000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3187735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3187735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.035287                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.035287                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44640.352047                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44640.352047                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        67626                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        67626                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        44859                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        44859                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    823487500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    823487500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014072                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014072                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18357.241579                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18357.241579                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      3074364                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      3074364                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        62393                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        62393                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    644258000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    644258000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3136757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3136757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10325.805779                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10325.805779                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        62082                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        62082                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    582494000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    582494000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.019792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9382.655198                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9382.655198                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      5093000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      5093000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      4775000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      4775000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       184291                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         184291                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       108895                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       108895                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3969998952                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3969998952                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       293186                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       293186                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.371420                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.371420                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36457.127986                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36457.127986                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       108889                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       108889                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3861039952                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3861039952                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.371399                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.371399                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35458.493989                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35458.493989                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.886492                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          186354247                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33747457                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.522023                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.886492                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996453                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996453                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        481774887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       481774887                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1234826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3877730                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1445228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3915424                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10473208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1234826                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3877730                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1445228                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3915424                       # number of overall hits
system.l2.overall_hits::total                10473208                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3621946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29645927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4945647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28602997                       # number of demand (read+write) misses
system.l2.demand_misses::total               66816517                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3621946                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29645927                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4945647                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28602997                       # number of overall misses
system.l2.overall_misses::total              66816517                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 330406374455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3237229243663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 437601377445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3132409663654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7137646659217                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 330406374455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3237229243663                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 437601377445                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3132409663654                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7137646659217                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4856772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33523657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6390875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32518421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77289725                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4856772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33523657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6390875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32518421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77289725                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.745752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.884329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.773861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879594                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.745752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.884329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.773861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879594                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91223.440232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109196.424982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88482.129324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109513.337489                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106824.584395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91223.440232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109196.424982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88482.129324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109513.337489                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106824.584395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             508084                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12413                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.931604                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20161843                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17453679                       # number of writebacks
system.l2.writebacks::total                  17453679                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          31023                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         431544                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          31403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         414316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              908286                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         31023                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        431544                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         31403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        414316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             908286                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3590923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29214383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4914244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28188681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          65908231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3590923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29214383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4914244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28188681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     22851646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         88759877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 292276865027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2916001594924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 386184436037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2822813294405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6417276190393                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 292276865027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2916001594924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 386184436037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2822813294405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2042386255302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8459662445695                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.739364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.871456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.768947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.866853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.852742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.739364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.871456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.768947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.866853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.148405                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81393.242079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99813.903135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78584.709273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100139.956687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97366.840120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81393.242079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99813.903135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78584.709273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100139.956687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89375.892454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95309.533222                       # average overall mshr miss latency
system.l2.replacements                      140670564                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18608724                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18608724                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18608724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18608724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53782224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53782224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53782224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53782224                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     22851646                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       22851646                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2042386255302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2042386255302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89375.892454                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89375.892454                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           15264                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4652                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                19916                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         26488                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         16068                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              42556                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    331426500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    237518500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    568945000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41752                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20720                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            62472                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.634413                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.775483                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.681201                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12512.326336                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14782.082400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13369.325125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           57                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           50                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             107                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        26431                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        16018                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         42449                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    538287995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    326699499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    864987494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.633048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.773069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.679488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20365.782415                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20395.773442                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20377.099437                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          9061                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          3924                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              12985                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        10589                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6407                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16996                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    162739000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     65619500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    228358500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        19650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        10331                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          29981                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.538880                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.620172                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.566892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15368.684484                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 10241.844857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13436.014356                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            45                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        10559                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6392                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16951                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    214443388                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    129430455                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    343873843                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.537354                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.618720                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.565391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20309.062222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20248.819618                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20286.345525                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           359992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           359033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                719025                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3625559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3324906                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6950465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 370412200396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 338002774911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  708414975307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3985551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3683939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7669490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.909676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.902541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102166.921127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101657.843834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101923.392939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       108174                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        99869                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           208043                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3517385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3225037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6742422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 327203433925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 298322594449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 625526028374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.882534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93024.628787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92502.068798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92774.677760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1234826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1445228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2680054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3621946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4945647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8567593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 330406374455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 437601377445                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 768007751900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4856772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6390875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11247647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.745752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.773861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.761723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91223.440232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88482.129324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89641.017250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        31023                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        31403                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         62426                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3590923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4914244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8505167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 292276865027                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 386184436037                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 678461301064                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.739364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.768947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.756173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81393.242079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78584.709273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79770.485525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3517738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3556391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7074129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26020368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25278091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51298459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2866817043267                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2794406888743                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5661223932010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29538106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     28834482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58372588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.876662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110175.883879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110546.595023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110358.557399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       323370                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       314447                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       637817                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25696998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24963644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50660642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2588798160999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2524490699956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5113288860955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.869961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.865757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.867884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100743.213701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101126.690477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100932.176520                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         6317                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2402                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              8719                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        12452                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        10955                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           23407                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17376998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     13325499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     30702497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        18769                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        13357                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         32126                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.663434                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.820169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.728600                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1395.518632                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1216.385121                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1311.680138                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          311                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          238                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          549                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        10717                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        22858                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    235506489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    209403991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    444910480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.646865                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.802351                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.711511                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19397.618730                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19539.422506                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19464.103596                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998448                       # Cycle average of tags in use
system.l2.tags.total_refs                   171480415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 140679888                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.218941                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.586033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.856770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.807064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.369364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       11.829341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.549876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.368532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.068271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.184833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.133592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1339125176                       # Number of tag accesses
system.l2.tags.data_accesses               1339125176                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     229819072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1870654528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     314511616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1805080512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1446905920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5666971648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    229819072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    314511616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     544330688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1117035456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1117035456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3590923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29228977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4914244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28204383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     22607905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            88546432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17453679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17453679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        116685922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        949786485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        159686825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        916492622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    734636817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2877288670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    116685922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    159686825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        276372747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      567151851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            567151851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      567151851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       116685922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       949786485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       159686825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       916492622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    734636817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3444440522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17173291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3590913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28644159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4914237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27669774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  22512440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283059750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1064000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1063999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           146531672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16172045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    88546433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17453679                       # Number of write requests accepted
system.mem_ctrls.readBursts                  88546433                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17453679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1214910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                280388                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2997738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3706231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4379185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3661956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3756688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7965080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6471963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7179836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5722798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5564303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5906676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9626961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5020711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4994754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6415196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3961447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            738505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1232485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            904890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            823627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            868405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            760979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            733938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            935532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            825152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            762078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1198600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1887784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1284465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1455408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1756831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1004605                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3369964682060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               436657615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5007430738310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38588.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57338.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 45328062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9175598                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              88546433                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17453679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14957321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14804059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13429589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11395255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8890076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6569287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4847560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3606104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2634352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1931331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1427467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1120991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 696432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 437387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 277978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 165811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  89233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  43124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  39433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  53595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 439014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 762627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 956073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1056862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1107112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1132381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1150719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1156638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1165095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1182388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1151321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1143013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1130915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1118340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1108372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1108216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  92845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  38429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50001149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.763109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.120823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.996350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     34512998     69.02%     69.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8830729     17.66%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2806957      5.61%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1546186      3.09%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       724969      1.45%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       475255      0.95%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       286754      0.57%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       185776      0.37%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       631525      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50001149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1063999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.078503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.841282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.341760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         112020     10.53%     10.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        382243     35.93%     46.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        260353     24.47%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       142702     13.41%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        73657      6.92%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        39766      3.74%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        22934      2.16%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        13995      1.32%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         7532      0.71%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3598      0.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2104      0.20%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1174      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          728      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          459      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          269      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          185      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          109      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           62      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           37      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           30      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1063999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1064000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.130661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.588952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           995590     93.57%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            15539      1.46%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32949      3.10%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14150      1.33%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4154      0.39%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1130      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              336      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1064000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5589217472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                77754240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1099090176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5666971712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1117035456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2837.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2877.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    567.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1969552677000                       # Total gap between requests
system.mem_ctrls.avgGap                      18580.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    229818432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1833226176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    314511168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1770865536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1440796160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1099090176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 116685597.128293126822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 930783006.202815771103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159686597.468374162912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 899120669.755830883980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 731534711.148633003235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 558040503.402271866798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3590924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29228977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4914244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28204383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     22607905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17453679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 143179099731                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1703079202224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 182434571297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1652414986642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1326322878416                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49238299873302                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39872.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58266.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37123.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58587.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58666.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2821084.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         196063086240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         104210016900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        337099720440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        53113129380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155475031920.018799                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     889099030770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7593260640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1742653276290.235107                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        884.796473                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12401750988                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65767780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1891383161512                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         160945103340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          85544347350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        286447353780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        36531444420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155475031920.018799                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     889720090230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7070263200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1621733634240.187500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        823.402004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11030667261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65767780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1892754245239                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43284                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21643                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12242434.782609                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   121940364.936373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21643    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6793594000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21643                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1704589676500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 264963016000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     31799693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31799693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     31799693                       # number of overall hits
system.cpu1.icache.overall_hits::total       31799693                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6839574                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6839574                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6839574                       # number of overall misses
system.cpu1.icache.overall_misses::total      6839574                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 500236004511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 500236004511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 500236004511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 500236004511                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     38639267                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     38639267                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     38639267                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     38639267                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.177011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.177011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.177011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.177011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73138.473904                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73138.473904                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73138.473904                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73138.473904                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1621253                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            13571                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   119.464520                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6389998                       # number of writebacks
system.cpu1.icache.writebacks::total          6389998                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       448481                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       448481                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       448481                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       448481                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6391093                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6391093                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6391093                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6391093                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 464041007023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 464041007023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 464041007023                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 464041007023                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.165404                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.165404                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.165404                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.165404                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72607.456506                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72607.456506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72607.456506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72607.456506                       # average overall mshr miss latency
system.cpu1.icache.replacements               6389998                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     31799693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31799693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6839574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6839574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 500236004511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 500236004511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     38639267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     38639267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.177011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.177011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73138.473904                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73138.473904                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       448481                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       448481                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6391093                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6391093                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 464041007023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 464041007023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.165404                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.165404                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72607.456506                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72607.456506                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989170                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38278873                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6391125                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.989379                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989170                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999662                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         83669627                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        83669627                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    146932503                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       146932503                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    146932503                       # number of overall hits
system.cpu1.dcache.overall_hits::total      146932503                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     69831264                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      69831264                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     69831264                       # number of overall misses
system.cpu1.dcache.overall_misses::total     69831264                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6173140860734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6173140860734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6173140860734                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6173140860734                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    216763767                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    216763767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    216763767                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    216763767                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.322154                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.322154                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.322154                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.322154                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88400.818017                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88400.818017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88400.818017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88400.818017                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    762804013                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       173907                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11843025                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2532                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.409559                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.683649                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32594939                       # number of writebacks
system.cpu1.dcache.writebacks::total         32594939                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     37133499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     37133499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     37133499                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     37133499                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     32697765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     32697765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     32697765                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     32697765                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3229809394298                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3229809394298                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3229809394298                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3229809394298                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150845                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150845                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150845                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150845                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98777.680808                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98777.680808                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98777.680808                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98777.680808                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32594936                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134248566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134248566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     61760821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     61760821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5544565823000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5544565823000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    196009387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    196009387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.315091                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.315091                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89774.807608                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89774.807608                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     32798867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     32798867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     28961954                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     28961954                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2883117263000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2883117263000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99548.437340                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99548.437340                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12683937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12683937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8070443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8070443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 628575037734                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 628575037734                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     20754380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20754380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.388855                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.388855                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77886.063718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77886.063718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4334632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4334632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3735811                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3735811                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 346692131298                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 346692131298                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.180001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.180001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92802.374450                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92802.374450                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2690733                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2690733                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       136624                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       136624                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   6913095000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   6913095000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2827357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2827357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.048322                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048322                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50599.418843                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50599.418843                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        51183                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        51183                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        85441                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        85441                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   4533736000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4533736000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030219                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030219                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 53062.768460                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53062.768460                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2701777                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2701777                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        57618                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        57618                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    452181000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    452181000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2759395                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2759395                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020881                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020881                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7847.912111                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7847.912111                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        57578                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        57578                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    395206000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    395206000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6863.836882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6863.836882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      7154000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      7154000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      6551000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      6551000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       166295                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         166295                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        96702                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        96702                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3340579462                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3340579462                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367692                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367692                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34545.091746                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34545.091746                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          428                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          428                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        96274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        96274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3234896963                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3234896963                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.366065                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.366065                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33600.940680                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33600.940680                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.879787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          185463532                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         32793184                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.655551                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.879787                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        478020187                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       478020187                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1969552692500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70013184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36062403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58784861                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       123216885                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         39345675                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          200719                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        118739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         319458                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          921                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7742581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7742582                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11248145                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58765040                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        32126                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        32126                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14569191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    101080071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19171966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     98094996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232916224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    621576896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4292927232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    817975872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4167255936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9899735936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       180710270                       # Total snoops (count)
system.tol2bus.snoopTraffic                1146925120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        258126186                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.260022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              194984011     75.54%     75.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1               59166079     22.92%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3975960      1.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    136      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          258126186                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155148558789                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50721976388                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7304577892                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49280060472                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9606045071                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            96064                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
