

================================================================
== Vitis HLS Report for 'matmul_Pipeline_readA'
================================================================
* Date:           Fri Jun 24 10:49:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65539|    65539|  0.655 ms|  0.655 ms|  65539|  65539|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |    65537|    65537|        18|         16|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shiftreg4 = alloca i32 1"   --->   Operation 21 'alloca' 'shiftreg4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%itr = alloca i32 1"   --->   Operation 24 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln34"   --->   Operation 25 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i30 %sext_ln34_read"   --->   Operation 26 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %itr"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg4"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%itr_2 = load i13 %itr"   --->   Operation 33 'load' 'itr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.90ns)   --->   "%icmp_ln34 = icmp_eq  i13 %itr_2, i13 4096" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 34 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.53ns)   --->   "%add_ln34 = add i13 %itr_2, i13 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 35 'add' 'add_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split44, void %.exitStub" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 36 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_30 = trunc i13 %itr_2"   --->   Operation 37 'trunc' 'empty_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%icmp_ln40 = icmp_eq  i5 %empty_30, i5 0" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 38 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln34 = store i13 %add_ln34, i13 %itr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln34_cast" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 41 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 44 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [1/1] (7.30ns)   --->   "%gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 45 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [1/1] (7.30ns)   --->   "%gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 46 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [1/1] (7.30ns)   --->   "%gmem0_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 47 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [1/1] (7.30ns)   --->   "%gmem0_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 48 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [1/1] (7.30ns)   --->   "%gmem0_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 49 'read' 'gmem0_addr_read_5' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [1/1] (7.30ns)   --->   "%gmem0_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 50 'read' 'gmem0_addr_read_6' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [1/1] (7.30ns)   --->   "%gmem0_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 51 'read' 'gmem0_addr_read_7' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 52 [1/1] (7.30ns)   --->   "%gmem0_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 52 'read' 'gmem0_addr_read_8' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 53 [1/1] (7.30ns)   --->   "%gmem0_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 53 'read' 'gmem0_addr_read_9' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 54 [1/1] (7.30ns)   --->   "%gmem0_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 54 'read' 'gmem0_addr_read_10' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 55 [1/1] (7.30ns)   --->   "%gmem0_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 55 'read' 'gmem0_addr_read_11' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 56 [1/1] (7.30ns)   --->   "%gmem0_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 56 'read' 'gmem0_addr_read_12' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 57 [1/1] (7.30ns)   --->   "%gmem0_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 57 'read' 'gmem0_addr_read_13' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 58 [1/1] (7.30ns)   --->   "%gmem0_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 58 'read' 'gmem0_addr_read_14' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%shiftreg4_load = load i496 %shiftreg4"   --->   Operation 59 'load' 'shiftreg4_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%shiftreg4_cast = zext i496 %shiftreg4_load"   --->   Operation 60 'zext' 'shiftreg4_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (1.29ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split44._crit_edge, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 61 'br' 'br_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.29>
ST_17 : Operation 62 [1/1] (7.30ns)   --->   "%gmem0_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 62 'read' 'gmem0_addr_read_15' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 6.92>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i13 %j" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 63 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:38]   --->   Operation 64 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 65 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (1.90ns)   --->   "%icmp_ln36 = icmp_eq  i13 %j_load, i13 64" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 66 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 67 [1/1] (1.89ns)   --->   "%add_ln38 = add i32 %i_load, i32 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:38]   --->   Operation 67 'add' 'add_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 68 [1/1] (0.58ns)   --->   "%j_5 = select i1 %icmp_ln36, i13 0, i13 %j_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 68 'select' 'j_5' <Predicate = (!icmp_ln34)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i13 %j_5" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 69 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.70ns)   --->   "%i_3 = select i1 %icmp_ln36, i32 %add_ln38, i32 %i_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 70 'select' 'i_3' <Predicate = (!icmp_ln34)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %i_3" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 71 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln40, i6 0" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 72 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln40 = add i12 %tmp_1_cast, i12 %trunc_ln36" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 73 'add' 'add_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %add_ln40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 74 'zext' 'zext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i16 %A_V, i32 0, i32 %zext_ln40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 75 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln40_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %gmem0_addr_read_15, i32 %gmem0_addr_read_14, i32 %gmem0_addr_read_13, i32 %gmem0_addr_read_12, i32 %gmem0_addr_read_11, i32 %gmem0_addr_read_10, i32 %gmem0_addr_read_9, i32 %gmem0_addr_read_8, i32 %gmem0_addr_read_7, i32 %gmem0_addr_read_6, i32 %gmem0_addr_read_5, i32 %gmem0_addr_read_4, i32 %gmem0_addr_read_3, i32 %gmem0_addr_read_2, i32 %gmem0_addr_read_1, i32 %gmem0_addr_read" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 76 'bitconcatenate' 'or_ln40_s' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln40 = br void %.split44._crit_edge" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 77 'br' 'br_ln40' <Predicate = (!icmp_ln34 & icmp_ln40)> <Delay = 1.29>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%empty_29 = phi i512 %or_ln40_s, void, i512 %shiftreg4_cast, void %.split44" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 78 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i512 %empty_29" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 79 'trunc' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_29, i32 16, i32 511" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 80 'partselect' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %trunc_ln40_2, i12 %A_V_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 81 'store' 'store_ln40' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 82 [1/1] (1.53ns)   --->   "%j_6 = add i13 %j_5, i13 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 82 'add' 'j_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %i_3, i32 %i" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:36]   --->   Operation 83 'store' 'store_ln36' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln34 = store i13 %j_6, i13 %j" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34]   --->   Operation 84 'store' 'store_ln34' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln40 = store i496 %trunc_ln40_1, i496 %shiftreg4" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40]   --->   Operation 85 'store' 'store_ln40' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg4          (alloca           ) [ 0111111111111111111]
j                  (alloca           ) [ 0111111111111111111]
i                  (alloca           ) [ 0111111111111111111]
itr                (alloca           ) [ 0100000000000000000]
sext_ln34_read     (read             ) [ 0000000000000000000]
sext_ln34_cast     (sext             ) [ 0010000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
itr_2              (load             ) [ 0000000000000000000]
icmp_ln34          (icmp             ) [ 0111111111111111111]
add_ln34           (add              ) [ 0000000000000000000]
br_ln34            (br               ) [ 0000000000000000000]
empty_30           (trunc            ) [ 0000000000000000000]
icmp_ln40          (icmp             ) [ 0111111111111111111]
store_ln34         (store            ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000]
gmem0_addr         (getelementptr    ) [ 0101111111111111110]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
gmem0_addr_read    (read             ) [ 0111111111111111111]
gmem0_addr_read_1  (read             ) [ 0110111111111111111]
gmem0_addr_read_2  (read             ) [ 0110011111111111111]
gmem0_addr_read_3  (read             ) [ 0110001111111111111]
gmem0_addr_read_4  (read             ) [ 0110000111111111111]
gmem0_addr_read_5  (read             ) [ 0110000011111111111]
gmem0_addr_read_6  (read             ) [ 0110000001111111111]
gmem0_addr_read_7  (read             ) [ 0110000000111111111]
gmem0_addr_read_8  (read             ) [ 0110000000011111111]
gmem0_addr_read_9  (read             ) [ 0110000000001111111]
gmem0_addr_read_10 (read             ) [ 0110000000000111111]
gmem0_addr_read_11 (read             ) [ 0110000000000011111]
gmem0_addr_read_12 (read             ) [ 0110000000000001111]
gmem0_addr_read_13 (read             ) [ 0110000000000000111]
gmem0_addr_read_14 (read             ) [ 0110000000000000011]
shiftreg4_load     (load             ) [ 0000000000000000000]
shiftreg4_cast     (zext             ) [ 0110000000000000011]
br_ln40            (br               ) [ 0110000000000000011]
gmem0_addr_read_15 (read             ) [ 0010000000000000001]
j_load             (load             ) [ 0000000000000000000]
i_load             (load             ) [ 0000000000000000000]
specloopname_ln34  (specloopname     ) [ 0000000000000000000]
icmp_ln36          (icmp             ) [ 0000000000000000000]
add_ln38           (add              ) [ 0000000000000000000]
j_5                (select           ) [ 0000000000000000000]
trunc_ln36         (trunc            ) [ 0000000000000000000]
i_3                (select           ) [ 0000000000000000000]
trunc_ln40         (trunc            ) [ 0000000000000000000]
tmp_1_cast         (bitconcatenate   ) [ 0000000000000000000]
add_ln40           (add              ) [ 0000000000000000000]
zext_ln40          (zext             ) [ 0000000000000000000]
A_V_addr           (getelementptr    ) [ 0000000000000000000]
or_ln40_s          (bitconcatenate   ) [ 0000000000000000000]
br_ln40            (br               ) [ 0000000000000000000]
empty_29           (phi              ) [ 0010000000000000001]
trunc_ln40_2       (trunc            ) [ 0000000000000000000]
trunc_ln40_1       (partselect       ) [ 0000000000000000000]
store_ln40         (store            ) [ 0000000000000000000]
j_6                (add              ) [ 0000000000000000000]
store_ln36         (store            ) [ 0000000000000000000]
store_ln34         (store            ) [ 0000000000000000000]
store_ln40         (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln34">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="shiftreg4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="itr_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln34_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="30" slack="0"/>
<pin id="85" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln34_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 gmem0_addr_read_1/3 gmem0_addr_read_2/4 gmem0_addr_read_3/5 gmem0_addr_read_4/6 gmem0_addr_read_5/7 gmem0_addr_read_6/8 gmem0_addr_read_7/9 gmem0_addr_read_8/10 gmem0_addr_read_9/11 gmem0_addr_read_10/12 gmem0_addr_read_11/13 gmem0_addr_read_12/14 gmem0_addr_read_13/15 gmem0_addr_read_14/16 gmem0_addr_read_15/17 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="12" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/18 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln40_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/18 "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_29_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_29 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_29_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="512" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="496" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_29/18 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sext_ln34_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="30" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="13" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="13" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="496" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="itr_2_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln34_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln34_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_30_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln40_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln34_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="0" index="1" bw="13" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem0_addr_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="30" slack="1"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shiftreg4_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="496" slack="16"/>
<pin id="177" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg4_load/17 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shiftreg4_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="496" slack="0"/>
<pin id="180" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg4_cast/17 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="17"/>
<pin id="184" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/18 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="17"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/18 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln36_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/18 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln38_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/18 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_5/18 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln36_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/18 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3/18 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln40_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/18 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_1_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/18 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln40_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="0"/>
<pin id="235" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/18 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln40_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/18 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln40_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="0" index="2" bw="32" slack="2"/>
<pin id="247" dir="0" index="3" bw="32" slack="3"/>
<pin id="248" dir="0" index="4" bw="32" slack="4"/>
<pin id="249" dir="0" index="5" bw="32" slack="5"/>
<pin id="250" dir="0" index="6" bw="32" slack="6"/>
<pin id="251" dir="0" index="7" bw="32" slack="7"/>
<pin id="252" dir="0" index="8" bw="32" slack="8"/>
<pin id="253" dir="0" index="9" bw="32" slack="9"/>
<pin id="254" dir="0" index="10" bw="32" slack="10"/>
<pin id="255" dir="0" index="11" bw="32" slack="11"/>
<pin id="256" dir="0" index="12" bw="32" slack="12"/>
<pin id="257" dir="0" index="13" bw="32" slack="13"/>
<pin id="258" dir="0" index="14" bw="32" slack="14"/>
<pin id="259" dir="0" index="15" bw="32" slack="15"/>
<pin id="260" dir="0" index="16" bw="32" slack="16"/>
<pin id="261" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_s/18 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln40_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="512" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_2/18 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln40_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="496" slack="0"/>
<pin id="271" dir="0" index="1" bw="512" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="10" slack="0"/>
<pin id="274" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/18 "/>
</bind>
</comp>

<comp id="279" class="1004" name="j_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/18 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln36_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="17"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/18 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln34_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="17"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/18 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln40_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="496" slack="0"/>
<pin id="297" dir="0" index="1" bw="496" slack="17"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/18 "/>
</bind>
</comp>

<comp id="300" class="1005" name="shiftreg4_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="496" slack="0"/>
<pin id="302" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="j_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="321" class="1005" name="itr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="0"/>
<pin id="323" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="328" class="1005" name="sext_ln34_cast_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_cast "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln34_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="337" class="1005" name="icmp_ln40_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="341" class="1005" name="gmem0_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="gmem0_addr_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="16"/>
<pin id="348" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="gmem0_addr_read_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="15"/>
<pin id="353" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="gmem0_addr_read_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="14"/>
<pin id="358" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="gmem0_addr_read_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="13"/>
<pin id="363" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="gmem0_addr_read_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="12"/>
<pin id="368" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="gmem0_addr_read_5_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="11"/>
<pin id="373" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="gmem0_addr_read_6_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="10"/>
<pin id="378" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_6 "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem0_addr_read_7_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="9"/>
<pin id="383" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_7 "/>
</bind>
</comp>

<comp id="386" class="1005" name="gmem0_addr_read_8_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="8"/>
<pin id="388" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_8 "/>
</bind>
</comp>

<comp id="391" class="1005" name="gmem0_addr_read_9_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="7"/>
<pin id="393" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_9 "/>
</bind>
</comp>

<comp id="396" class="1005" name="gmem0_addr_read_10_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="6"/>
<pin id="398" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_10 "/>
</bind>
</comp>

<comp id="401" class="1005" name="gmem0_addr_read_11_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="5"/>
<pin id="403" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_11 "/>
</bind>
</comp>

<comp id="406" class="1005" name="gmem0_addr_read_12_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="4"/>
<pin id="408" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_12 "/>
</bind>
</comp>

<comp id="411" class="1005" name="gmem0_addr_read_13_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_13 "/>
</bind>
</comp>

<comp id="416" class="1005" name="gmem0_addr_read_14_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_14 "/>
</bind>
</comp>

<comp id="421" class="1005" name="shiftreg4_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="512" slack="1"/>
<pin id="423" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shiftreg4_cast "/>
</bind>
</comp>

<comp id="426" class="1005" name="gmem0_addr_read_15_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="82" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="148" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="169" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="182" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="188" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="194" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="185" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="208" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="263"><net_src comp="243" pin="17"/><net_sink comp="109" pin=0"/></net>

<net id="267"><net_src comp="109" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="109" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="200" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="212" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="269" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="66" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="310"><net_src comp="70" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="317"><net_src comp="74" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="324"><net_src comp="78" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="331"><net_src comp="115" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="336"><net_src comp="142" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="158" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="169" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="349"><net_src comp="88" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="243" pin=16"/></net>

<net id="354"><net_src comp="88" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="243" pin=15"/></net>

<net id="359"><net_src comp="88" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="243" pin=14"/></net>

<net id="364"><net_src comp="88" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="243" pin=13"/></net>

<net id="369"><net_src comp="88" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="243" pin=12"/></net>

<net id="374"><net_src comp="88" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="243" pin=11"/></net>

<net id="379"><net_src comp="88" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="243" pin=10"/></net>

<net id="384"><net_src comp="88" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="243" pin=9"/></net>

<net id="389"><net_src comp="88" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="394"><net_src comp="88" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="399"><net_src comp="88" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="404"><net_src comp="88" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="409"><net_src comp="88" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="414"><net_src comp="88" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="419"><net_src comp="88" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="424"><net_src comp="178" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="429"><net_src comp="88" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="243" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_V | {18 }
 - Input state : 
	Port: matmul_Pipeline_readA : gmem0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: matmul_Pipeline_readA : sext_ln34 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		itr_2 : 1
		icmp_ln34 : 2
		add_ln34 : 2
		br_ln34 : 3
		empty_30 : 2
		icmp_ln40 : 3
		store_ln34 : 3
	State 2
		gmem0_addr_read : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		shiftreg4_cast : 1
	State 18
		icmp_ln36 : 1
		add_ln38 : 1
		j_5 : 2
		trunc_ln36 : 3
		i_3 : 2
		trunc_ln40 : 3
		tmp_1_cast : 4
		add_ln40 : 5
		zext_ln40 : 6
		A_V_addr : 7
		empty_29 : 1
		trunc_ln40_2 : 2
		trunc_ln40_1 : 2
		store_ln40 : 8
		j_6 : 3
		store_ln36 : 3
		store_ln34 : 4
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln34_fu_148      |    0    |    13   |
|    add   |      add_ln38_fu_194      |    0    |    32   |
|          |      add_ln40_fu_232      |    0    |    12   |
|          |         j_6_fu_279        |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |         j_5_fu_200        |    0    |    13   |
|          |         i_3_fu_212        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln34_fu_142     |    0    |    5    |
|   icmp   |      icmp_ln40_fu_158     |    0    |    2    |
|          |      icmp_ln36_fu_188     |    0    |    5    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln34_read_read_fu_82 |    0    |    0    |
|          |       grp_read_fu_88      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln34_cast_fu_115   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_30_fu_154      |    0    |    0    |
|   trunc  |     trunc_ln36_fu_208     |    0    |    0    |
|          |     trunc_ln40_fu_220     |    0    |    0    |
|          |    trunc_ln40_2_fu_264    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   shiftreg4_cast_fu_178   |    0    |    0    |
|          |      zext_ln40_fu_238     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     tmp_1_cast_fu_224     |    0    |    0    |
|          |      or_ln40_s_fu_243     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln40_1_fu_269    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   127   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     empty_29_reg_106     |   512  |
|gmem0_addr_read_10_reg_396|   32   |
|gmem0_addr_read_11_reg_401|   32   |
|gmem0_addr_read_12_reg_406|   32   |
|gmem0_addr_read_13_reg_411|   32   |
|gmem0_addr_read_14_reg_416|   32   |
|gmem0_addr_read_15_reg_426|   32   |
| gmem0_addr_read_1_reg_351|   32   |
| gmem0_addr_read_2_reg_356|   32   |
| gmem0_addr_read_3_reg_361|   32   |
| gmem0_addr_read_4_reg_366|   32   |
| gmem0_addr_read_5_reg_371|   32   |
| gmem0_addr_read_6_reg_376|   32   |
| gmem0_addr_read_7_reg_381|   32   |
| gmem0_addr_read_8_reg_386|   32   |
| gmem0_addr_read_9_reg_391|   32   |
|  gmem0_addr_read_reg_346 |   32   |
|    gmem0_addr_reg_341    |   32   |
|         i_reg_314        |   32   |
|     icmp_ln34_reg_333    |    1   |
|     icmp_ln40_reg_337    |    1   |
|        itr_reg_321       |   13   |
|         j_reg_307        |   13   |
|  sext_ln34_cast_reg_328  |   32   |
|  shiftreg4_cast_reg_421  |   512  |
|     shiftreg4_reg_300    |   496  |
+--------------------------+--------+
|           Total          |  2156  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| grp_read_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   64   ||  1.298  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2156  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2156  |   136  |
+-----------+--------+--------+--------+
