<stg><name>relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config5></name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer5_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln41 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop:0 %i_3 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:1 %icmp_ln41 = icmp_eq  i8 %i_3, i8 238

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:2 %i_4 = add i8 %i_3, i8 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop:3 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end14

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split:56 %store_ln41 = store i8 %i_4, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
ReLUPackLoop.split:3 %layer4_out_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %layer4_out

]]></Node>
<StgValue><ssdm name="layer4_out_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="160">
<![CDATA[
ReLUPackLoop.split:4 %in_data = trunc i160 %layer4_out_read

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="160">
<![CDATA[
ReLUPackLoop.split:5 %trunc_ln44_45 = trunc i160 %layer4_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44_45"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:6 %in_data_10 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_10"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:7 %trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:8 %in_data_11 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_11"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:9 %trunc_ln44_35 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 32, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln44_35"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:10 %in_data_12 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_12"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:11 %trunc_ln44_36 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 48, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln44_36"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:12 %trunc_ln44_23 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln44_23"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:13 %trunc_ln44_37 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 64, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln44_37"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:14 %trunc_ln44_24 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln44_24"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:15 %trunc_ln44_38 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 80, i32 94

]]></Node>
<StgValue><ssdm name="trunc_ln44_38"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:16 %trunc_ln44_25 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln44_25"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:17 %trunc_ln44_39 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 96, i32 110

]]></Node>
<StgValue><ssdm name="trunc_ln44_39"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:18 %trunc_ln44_26 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln44_26"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:19 %trunc_ln44_40 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 112, i32 126

]]></Node>
<StgValue><ssdm name="trunc_ln44_40"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:20 %trunc_ln44_27 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="trunc_ln44_27"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:21 %trunc_ln44_41 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 128, i32 142

]]></Node>
<StgValue><ssdm name="trunc_ln44_41"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:22 %trunc_ln44_28 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer4_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln44_28"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:23 %trunc_ln44_42 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer4_out_read, i32 144, i32 158

]]></Node>
<StgValue><ssdm name="trunc_ln44_42"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:24 %icmp_ln51 = icmp_sgt  i16 %in_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:25 %out_data_8 = select i1 %icmp_ln51, i15 %trunc_ln44_45, i15 0

]]></Node>
<StgValue><ssdm name="out_data_8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:27 %icmp_ln51_20 = icmp_sgt  i16 %in_data_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_20"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:28 %out_data_10 = select i1 %icmp_ln51_20, i15 %trunc_ln44_s, i15 0

]]></Node>
<StgValue><ssdm name="out_data_10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:30 %icmp_ln51_21 = icmp_sgt  i16 %in_data_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_21"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:31 %out_data_12 = select i1 %icmp_ln51_21, i15 %trunc_ln44_35, i15 0

]]></Node>
<StgValue><ssdm name="out_data_12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:33 %icmp_ln51_22 = icmp_sgt  i16 %in_data_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_22"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:34 %out_data_14 = select i1 %icmp_ln51_22, i15 %trunc_ln44_36, i15 0

]]></Node>
<StgValue><ssdm name="out_data_14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:36 %icmp_ln51_23 = icmp_sgt  i16 %trunc_ln44_23, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_23"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:37 %select_ln51 = select i1 %icmp_ln51_23, i15 %trunc_ln44_37, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:39 %icmp_ln51_24 = icmp_sgt  i16 %trunc_ln44_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_24"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:40 %select_ln51_16 = select i1 %icmp_ln51_24, i15 %trunc_ln44_38, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_16"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:42 %icmp_ln51_25 = icmp_sgt  i16 %trunc_ln44_25, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_25"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:43 %select_ln51_17 = select i1 %icmp_ln51_25, i15 %trunc_ln44_39, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_17"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:45 %icmp_ln51_26 = icmp_sgt  i16 %trunc_ln44_26, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_26"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:46 %select_ln51_18 = select i1 %icmp_ln51_26, i15 %trunc_ln44_40, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_18"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:48 %icmp_ln51_27 = icmp_sgt  i16 %trunc_ln44_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_27"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:49 %select_ln51_19 = select i1 %icmp_ln51_27, i15 %trunc_ln44_41, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_19"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:51 %icmp_ln51_28 = icmp_sgt  i16 %trunc_ln44_28, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_28"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:52 %select_ln51_20 = select i1 %icmp_ln51_28, i15 %trunc_ln44_42, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_20"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
for.end14:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split:1 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:26 %zext_ln45 = zext i15 %out_data_8

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:29 %zext_ln45_4 = zext i15 %out_data_10

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:32 %zext_ln45_5 = zext i15 %out_data_12

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:35 %zext_ln45_6 = zext i15 %out_data_14

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:38 %zext_ln51 = zext i15 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:41 %zext_ln51_15 = zext i15 %select_ln51_16

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:44 %zext_ln51_16 = zext i15 %select_ln51_17

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:47 %zext_ln51_17 = zext i15 %select_ln51_18

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:50 %zext_ln51_18 = zext i15 %select_ln51_19

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="159" op_0_bw="159" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
ReLUPackLoop.split:53 %or_ln57_s = bitconcatenate i159 @_ssdm_op_BitConcatenate.i159.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_20, i16 %zext_ln51_18, i16 %zext_ln51_17, i16 %zext_ln51_16, i16 %zext_ln51_15, i16 %zext_ln51, i16 %zext_ln45_6, i16 %zext_ln45_5, i16 %zext_ln45_4, i16 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="160" op_0_bw="159">
<![CDATA[
ReLUPackLoop.split:54 %zext_ln57 = zext i159 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160">
<![CDATA[
ReLUPackLoop.split:55 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %layer5_out, i160 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
ReLUPackLoop.split:57 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
