Analysis & Synthesis report for BA1533_TX
Tue Jul 03 01:17:57 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BA1533_TX|uart_control:uart_control_c|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram
 17. Source assignments for uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: tx_pll:tx_pll_c|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: uart_control:uart_control_c
 21. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0
 22. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 23. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 24. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 25. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 26. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 27. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 28. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 29. Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. altpll Parameter Settings by Entity Instance
 32. scfifo Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
 34. Port Connectivity Checks: "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
 35. Port Connectivity Checks: "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer"
 36. Port Connectivity Checks: "uart_mcu:uart_mcu_c"
 37. Port Connectivity Checks: "uart_control:uart_control_c"
 38. Port Connectivity Checks: "tx:tx_c"
 39. SignalTap II Logic Analyzer Settings
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Connections to In-System Debugging Instance "auto_signaltap_0"
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 03 01:17:57 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; BA1533_TX                                   ;
; Top-level Entity Name              ; BA1533_TX                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,124                                       ;
;     Total combinational functions  ; 637                                         ;
;     Dedicated logic registers      ; 890                                         ;
; Total registers                    ; 890                                         ;
; Total pins                         ; 8                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,760                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; BA1533_TX          ; BA1533_TX          ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                             ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/uart_control.v                                                                                                                ; yes             ; User Verilog HDL File                        ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/uart_control.v                                                 ;             ;
; rtl/tx.v                                                                                                                          ; yes             ; User Verilog HDL File                        ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v                                                           ;             ;
; rtl/BA1533_TX.v                                                                                                                   ; yes             ; User Verilog HDL File                        ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v                                                    ;             ;
; rtl/pll/tx_pll.v                                                                                                                  ; yes             ; User Wizard-Generated File                   ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v                                                   ;             ;
; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v        ; yes             ; Auto-Found Verilog HDL File                  ; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v               ; uart_mcu    ;
; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v        ; uart_mcu    ;
; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v  ; yes             ; Auto-Found Verilog HDL File                  ; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v         ; uart_mcu    ;
; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v             ; yes             ; Auto-Found Verilog HDL File                  ; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v                    ; uart_mcu    ;
; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v                ; yes             ; Auto-Found Verilog HDL File                  ; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v                       ; uart_mcu    ;
; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/uart_mcu.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/ba/software_projects/fpga/1533_fpga/temp/test_on_devkit/ba_1533_tx/db/ip/uart_mcu/uart_mcu.v                                          ; uart_mcu    ;
; altpll.tdf                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                           ;             ;
; aglobal151.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                       ;             ;
; stratix_pll.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                      ;             ;
; stratixii_pll.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                    ;             ;
; cycloneii_pll.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                    ;             ;
; db/tx_pll_altpll.v                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/tx_pll_altpll.v                                                 ;             ;
; scfifo.tdf                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                           ;             ;
; a_regfifo.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                        ;             ;
; a_dpfifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                         ;             ;
; a_i2fifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                         ;             ;
; a_fffifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                         ;             ;
; a_f2fifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                         ;             ;
; db/scfifo_0e31.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf                                                 ;             ;
; db/a_dpfifo_j531.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf                                               ;             ;
; db/altsyncram_35b1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf                                             ;             ;
; db/cmpr_a78.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_a78.tdf                                                    ;             ;
; db/cntr_lka.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_lka.tdf                                                    ;             ;
; db/cntr_2l6.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_2l6.tdf                                                    ;             ;
; db/cntr_mka.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_mka.tdf                                                    ;             ;
; sld_signaltap.vhd                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                               ;             ;
; sld_ela_control.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                  ;             ;
; lpm_shiftreg.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                     ;             ;
; lpm_constant.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                     ;             ;
; dffeea.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                           ;             ;
; sld_mbpmg.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                         ;             ;
; sld_buffer_manager.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                               ;             ;
; altsyncram.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; a_rdenreg.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_a914.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_a914.tdf                                             ;             ;
; altdpram.tdf                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                         ;             ;
; memmodes.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                       ;             ;
; a_hdffe.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                          ;             ;
; alt_le_rden_reg.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                  ;             ;
; altsyncram.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                       ;             ;
; lpm_mux.tdf                                                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                          ;             ;
; muxlut.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                           ;             ;
; bypassff.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                         ;             ;
; altshift.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                         ;             ;
; db/mux_i7c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                       ;             ;
; declut.inc                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                           ;             ;
; lpm_compare.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                      ;             ;
; db/decode_3af.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                      ;             ;
; lpm_add_sub.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                      ;             ;
; cmpconst.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                         ;             ;
; lpm_counter.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                      ;             ;
; alt_counter_stratix.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                              ;             ;
; db/cntr_arh.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_arh.tdf                                                    ;             ;
; db/cmpr_irb.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_irb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; sld_hub.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sld1e9b8050/alt_sld_fab.v                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,124                    ;
;                                             ;                          ;
; Total combinational functions               ; 637                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 273                      ;
;     -- 3 input functions                    ; 169                      ;
;     -- <=2 input functions                  ; 195                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 514                      ;
;     -- arithmetic mode                      ; 123                      ;
;                                             ;                          ;
; Total registers                             ; 890                      ;
;     -- Dedicated logic registers            ; 890                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 8                        ;
; Total memory bits                           ; 5760                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 472                      ;
; Total fan-out                               ; 5406                     ;
; Average fan-out                             ; 3.38                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |BA1533_TX                                                                                                                              ; 637 (1)           ; 890 (0)      ; 5760        ; 0          ; 0            ; 0       ; 0         ; 8    ; 0            ; 0          ; |BA1533_TX                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)           ; 90 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)           ; 85 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (80)          ; 85 (57)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 416 (2)           ; 717 (74)     ; 4736        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 414 (0)           ; 643 (0)      ; 4736        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 414 (88)          ; 643 (222)    ; 4736        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 4736        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_a914:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 4736        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a914:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 88 (1)            ; 201 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 74 (0)            ; 185 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 74 (0)            ; 74 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 13 (13)           ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 101 (10)          ; 85 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_arh:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 37 (37)           ; 37 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
;    |tx:tx_c|                                                                                                                            ; 42 (42)           ; 34 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|tx:tx_c                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |tx_pll:tx_pll_c|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|tx_pll:tx_pll_c                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|tx_pll:tx_pll_c|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |tx_pll_altpll:auto_generated|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;    |uart_mcu:uart_mcu_c|                                                                                                                ; 57 (0)            ; 49 (0)       ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c                                                                                                                                                                                                                                                                                                                        ; uart_mcu     ;
;       |uart_mcu_rs232_0:rs232_0|                                                                                                        ; 57 (0)            ; 49 (0)       ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0                                                                                                                                                                                                                                                                                               ; uart_mcu     ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 57 (12)           ; 49 (11)      ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                           ; uart_mcu     ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 20 (20)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                               ; uart_mcu     ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 25 (0)            ; 24 (0)       ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                        ; uart_mcu     ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 25 (0)            ; 24 (0)       ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                       ; work         ;
;                   |scfifo_0e31:auto_generated|                                                                                          ; 25 (0)            ; 24 (0)       ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated                                                                                                                                                            ; work         ;
;                      |a_dpfifo_j531:dpfifo|                                                                                             ; 25 (10)           ; 24 (11)      ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo                                                                                                                                       ; work         ;
;                         |altsyncram_35b1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram                                                                                                               ; work         ;
;                         |cmpr_a78:three_comparison|                                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cmpr_a78:three_comparison                                                                                                             ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter                                                                                                                ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a914:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 128          ; 37           ; 128          ; 37           ; 4736 ; None ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BA1533_TX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                  ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |BA1533_TX|tx_pll:tx_pll_c                                                                                                                                                                                                                                                     ; rtl/pll/tx_pll.v                                                                                 ;
; N/A    ; Qsys         ; 15.1    ; N/A          ; N/A          ; |BA1533_TX|uart_mcu:uart_mcu_c                                                                                                                                                                                                                                                 ; C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/uart_mcu/uart_mcu.qsys ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BA1533_TX|uart_control:uart_control_c|state                                                                                                                  ;
+------------------------+--------------------+--------------------+--------------------+------------------------+------------------------+------------------------+------------+
; Name                   ; state.CH_REG_DATA3 ; state.CH_REG_DATA2 ; state.CH_REG_DATA1 ; state.CH_MAX_TX_COUNT3 ; state.CH_MAX_TX_COUNT2 ; state.CH_MAX_TX_COUNT1 ; state.0000 ;
+------------------------+--------------------+--------------------+--------------------+------------------------+------------------------+------------------------+------------+
; state.0000             ; 0                  ; 0                  ; 0                  ; 0                      ; 0                      ; 0                      ; 0          ;
; state.CH_MAX_TX_COUNT1 ; 0                  ; 0                  ; 0                  ; 0                      ; 0                      ; 1                      ; 1          ;
; state.CH_MAX_TX_COUNT2 ; 0                  ; 0                  ; 0                  ; 0                      ; 1                      ; 0                      ; 1          ;
; state.CH_MAX_TX_COUNT3 ; 0                  ; 0                  ; 0                  ; 1                      ; 0                      ; 0                      ; 1          ;
; state.CH_REG_DATA1     ; 0                  ; 0                  ; 1                  ; 0                      ; 0                      ; 0                      ; 1          ;
; state.CH_REG_DATA2     ; 0                  ; 1                  ; 0                  ; 0                      ; 0                      ; 0                      ; 1          ;
; state.CH_REG_DATA3     ; 1                  ; 0                  ; 0                  ; 0                      ; 0                      ; 0                      ; 1          ;
+------------------------+--------------------+--------------------+--------------------+------------------------+------------------------+------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|fifo_write_space[0..7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[0..6]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_0_dff                                ; Merged with uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|empty_dff ;
; uart_control:uart_control_c|state~11                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state~12                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state~13                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state~14                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[0]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[1]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[0]       ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[2]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[1]       ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[3]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[2]       ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[4]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[3]       ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[5]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[4]       ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[6]                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[5]       ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2..8]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0..3]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge                                                                              ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0..7]                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.0000                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.CH_MAX_TX_COUNT1                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.CH_MAX_TX_COUNT2                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.CH_MAX_TX_COUNT3                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.CH_REG_DATA1                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.CH_REG_DATA2                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; uart_control:uart_control_c|state.CH_REG_DATA3                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 85                                                                                                                                                                                                             ;                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                         ; Reason for Removal ; Registers Removed due to This Register                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_control:uart_control_c|state~11                                                                                                                                                                                  ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted,                                                                              ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|usedw_is_2_dff,                            ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2],                                                                                    ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1],                                                                                    ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0],                                                                                    ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3],                                                                                    ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[5], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[4], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data,                                                                                                                               ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_control:uart_control_c|state.0000,                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                       ;                    ; uart_control:uart_control_c|state.CH_MAX_TX_COUNT1,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                       ;                    ; uart_control:uart_control_c|state.CH_MAX_TX_COUNT2                                                                                                                                                                                               ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                               ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge,                                                                           ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9],                                                                                                                         ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[4],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6],                                                                                   ;
;                                                                                                                                                                                                                       ;                    ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7]                                                                                    ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|fifo_write_space[0]                                                                                                  ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|full_dff                                    ;
; uart_control:uart_control_c|state~12                                                                                                                                                                                  ; Lost Fanouts       ; uart_control:uart_control_c|state.CH_REG_DATA2                                                                                                                                                                                                   ;
; uart_control:uart_control_c|state~13                                                                                                                                                                                  ; Lost Fanouts       ; uart_control:uart_control_c|state.CH_REG_DATA1                                                                                                                                                                                                   ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[0] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|rd_ptr_lsb                                 ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[1] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[0]     ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[2] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[1]     ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[3] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[2]     ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[4] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[3]     ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[5] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[4]     ;
; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|low_addressa[6] ; Lost Fanouts       ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[5]     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 890   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 284   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 435   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BA1533_TX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |BA1533_TX|uart_control:uart_control_c|state                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_pll:tx_pll_c|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------+
; Parameter Name                ; Value                    ; Type                      ;
+-------------------------------+--------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                   ;
; PLL_TYPE                      ; AUTO                     ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=tx_pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                   ;
; LOCK_HIGH                     ; 1                        ; Untyped                   ;
; LOCK_LOW                      ; 1                        ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                   ;
; SKIP_VCO                      ; OFF                      ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                   ;
; BANDWIDTH                     ; 0                        ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                   ;
; DOWN_SPREAD                   ; 0                        ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 9                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 50                       ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                   ;
; DPA_DIVIDER                   ; 0                        ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; VCO_MIN                       ; 0                        ; Untyped                   ;
; VCO_MAX                       ; 0                        ; Untyped                   ;
; VCO_CENTER                    ; 0                        ; Untyped                   ;
; PFD_MIN                       ; 0                        ; Untyped                   ;
; PFD_MAX                       ; 0                        ; Untyped                   ;
; M_INITIAL                     ; 0                        ; Untyped                   ;
; M                             ; 0                        ; Untyped                   ;
; N                             ; 1                        ; Untyped                   ;
; M2                            ; 1                        ; Untyped                   ;
; N2                            ; 1                        ; Untyped                   ;
; SS                            ; 1                        ; Untyped                   ;
; C0_HIGH                       ; 0                        ; Untyped                   ;
; C1_HIGH                       ; 0                        ; Untyped                   ;
; C2_HIGH                       ; 0                        ; Untyped                   ;
; C3_HIGH                       ; 0                        ; Untyped                   ;
; C4_HIGH                       ; 0                        ; Untyped                   ;
; C5_HIGH                       ; 0                        ; Untyped                   ;
; C6_HIGH                       ; 0                        ; Untyped                   ;
; C7_HIGH                       ; 0                        ; Untyped                   ;
; C8_HIGH                       ; 0                        ; Untyped                   ;
; C9_HIGH                       ; 0                        ; Untyped                   ;
; C0_LOW                        ; 0                        ; Untyped                   ;
; C1_LOW                        ; 0                        ; Untyped                   ;
; C2_LOW                        ; 0                        ; Untyped                   ;
; C3_LOW                        ; 0                        ; Untyped                   ;
; C4_LOW                        ; 0                        ; Untyped                   ;
; C5_LOW                        ; 0                        ; Untyped                   ;
; C6_LOW                        ; 0                        ; Untyped                   ;
; C7_LOW                        ; 0                        ; Untyped                   ;
; C8_LOW                        ; 0                        ; Untyped                   ;
; C9_LOW                        ; 0                        ; Untyped                   ;
; C0_INITIAL                    ; 0                        ; Untyped                   ;
; C1_INITIAL                    ; 0                        ; Untyped                   ;
; C2_INITIAL                    ; 0                        ; Untyped                   ;
; C3_INITIAL                    ; 0                        ; Untyped                   ;
; C4_INITIAL                    ; 0                        ; Untyped                   ;
; C5_INITIAL                    ; 0                        ; Untyped                   ;
; C6_INITIAL                    ; 0                        ; Untyped                   ;
; C7_INITIAL                    ; 0                        ; Untyped                   ;
; C8_INITIAL                    ; 0                        ; Untyped                   ;
; C9_INITIAL                    ; 0                        ; Untyped                   ;
; C0_MODE                       ; BYPASS                   ; Untyped                   ;
; C1_MODE                       ; BYPASS                   ; Untyped                   ;
; C2_MODE                       ; BYPASS                   ; Untyped                   ;
; C3_MODE                       ; BYPASS                   ; Untyped                   ;
; C4_MODE                       ; BYPASS                   ; Untyped                   ;
; C5_MODE                       ; BYPASS                   ; Untyped                   ;
; C6_MODE                       ; BYPASS                   ; Untyped                   ;
; C7_MODE                       ; BYPASS                   ; Untyped                   ;
; C8_MODE                       ; BYPASS                   ; Untyped                   ;
; C9_MODE                       ; BYPASS                   ; Untyped                   ;
; C0_PH                         ; 0                        ; Untyped                   ;
; C1_PH                         ; 0                        ; Untyped                   ;
; C2_PH                         ; 0                        ; Untyped                   ;
; C3_PH                         ; 0                        ; Untyped                   ;
; C4_PH                         ; 0                        ; Untyped                   ;
; C5_PH                         ; 0                        ; Untyped                   ;
; C6_PH                         ; 0                        ; Untyped                   ;
; C7_PH                         ; 0                        ; Untyped                   ;
; C8_PH                         ; 0                        ; Untyped                   ;
; C9_PH                         ; 0                        ; Untyped                   ;
; L0_HIGH                       ; 1                        ; Untyped                   ;
; L1_HIGH                       ; 1                        ; Untyped                   ;
; G0_HIGH                       ; 1                        ; Untyped                   ;
; G1_HIGH                       ; 1                        ; Untyped                   ;
; G2_HIGH                       ; 1                        ; Untyped                   ;
; G3_HIGH                       ; 1                        ; Untyped                   ;
; E0_HIGH                       ; 1                        ; Untyped                   ;
; E1_HIGH                       ; 1                        ; Untyped                   ;
; E2_HIGH                       ; 1                        ; Untyped                   ;
; E3_HIGH                       ; 1                        ; Untyped                   ;
; L0_LOW                        ; 1                        ; Untyped                   ;
; L1_LOW                        ; 1                        ; Untyped                   ;
; G0_LOW                        ; 1                        ; Untyped                   ;
; G1_LOW                        ; 1                        ; Untyped                   ;
; G2_LOW                        ; 1                        ; Untyped                   ;
; G3_LOW                        ; 1                        ; Untyped                   ;
; E0_LOW                        ; 1                        ; Untyped                   ;
; E1_LOW                        ; 1                        ; Untyped                   ;
; E2_LOW                        ; 1                        ; Untyped                   ;
; E3_LOW                        ; 1                        ; Untyped                   ;
; L0_INITIAL                    ; 1                        ; Untyped                   ;
; L1_INITIAL                    ; 1                        ; Untyped                   ;
; G0_INITIAL                    ; 1                        ; Untyped                   ;
; G1_INITIAL                    ; 1                        ; Untyped                   ;
; G2_INITIAL                    ; 1                        ; Untyped                   ;
; G3_INITIAL                    ; 1                        ; Untyped                   ;
; E0_INITIAL                    ; 1                        ; Untyped                   ;
; E1_INITIAL                    ; 1                        ; Untyped                   ;
; E2_INITIAL                    ; 1                        ; Untyped                   ;
; E3_INITIAL                    ; 1                        ; Untyped                   ;
; L0_MODE                       ; BYPASS                   ; Untyped                   ;
; L1_MODE                       ; BYPASS                   ; Untyped                   ;
; G0_MODE                       ; BYPASS                   ; Untyped                   ;
; G1_MODE                       ; BYPASS                   ; Untyped                   ;
; G2_MODE                       ; BYPASS                   ; Untyped                   ;
; G3_MODE                       ; BYPASS                   ; Untyped                   ;
; E0_MODE                       ; BYPASS                   ; Untyped                   ;
; E1_MODE                       ; BYPASS                   ; Untyped                   ;
; E2_MODE                       ; BYPASS                   ; Untyped                   ;
; E3_MODE                       ; BYPASS                   ; Untyped                   ;
; L0_PH                         ; 0                        ; Untyped                   ;
; L1_PH                         ; 0                        ; Untyped                   ;
; G0_PH                         ; 0                        ; Untyped                   ;
; G1_PH                         ; 0                        ; Untyped                   ;
; G2_PH                         ; 0                        ; Untyped                   ;
; G3_PH                         ; 0                        ; Untyped                   ;
; E0_PH                         ; 0                        ; Untyped                   ;
; E1_PH                         ; 0                        ; Untyped                   ;
; E2_PH                         ; 0                        ; Untyped                   ;
; E3_PH                         ; 0                        ; Untyped                   ;
; M_PH                          ; 0                        ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; CLK0_COUNTER                  ; G0                       ; Untyped                   ;
; CLK1_COUNTER                  ; G0                       ; Untyped                   ;
; CLK2_COUNTER                  ; G0                       ; Untyped                   ;
; CLK3_COUNTER                  ; G0                       ; Untyped                   ;
; CLK4_COUNTER                  ; G0                       ; Untyped                   ;
; CLK5_COUNTER                  ; G0                       ; Untyped                   ;
; CLK6_COUNTER                  ; E0                       ; Untyped                   ;
; CLK7_COUNTER                  ; E1                       ; Untyped                   ;
; CLK8_COUNTER                  ; E2                       ; Untyped                   ;
; CLK9_COUNTER                  ; E3                       ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; M_TIME_DELAY                  ; 0                        ; Untyped                   ;
; N_TIME_DELAY                  ; 0                        ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                   ;
; VCO_POST_SCALE                ; 0                        ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                   ;
; CBXI_PARAMETER                ; tx_pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE            ;
+-------------------------------+--------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_control:uart_control_c ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; IDLE             ; 0000  ; Unsigned Binary                               ;
; CH_MAX_TX_COUNT1 ; 0001  ; Unsigned Binary                               ;
; CH_MAX_TX_COUNT2 ; 0010  ; Unsigned Binary                               ;
; CH_MAX_TX_COUNT3 ; 0011  ; Unsigned Binary                               ;
; CH_REG_DATA1     ; 0100  ; Unsigned Binary                               ;
; CH_REG_DATA2     ; 0101  ; Unsigned Binary                               ;
; CH_REG_DATA3     ; 0110  ; Unsigned Binary                               ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0 ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                             ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                             ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                             ;
; TDW                  ; 10    ; Signed Integer                                             ;
; DW                   ; 8     ; Signed Integer                                             ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                            ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                   ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                                                              ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                                                              ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                                                              ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_0e31 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                 ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                                 ;
; DW                   ; 7     ; Signed Integer                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 8     ; Signed Integer                                                                                                                                             ;
; BAUD_TICK_COUNT      ; 217   ; Signed Integer                                                                                                                                             ;
; HALF_BAUD_TICK_COUNT ; 108   ; Signed Integer                                                                                                                                             ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_0e31 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 37                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 37                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 132                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 37                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; tx_pll:tx_pll_c|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                              ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------+
; fifo_read_available ; Output ; Info     ; Explicitly unconnected                                                               ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "uart_mcu:uart_mcu_c"              ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; reset           ; Input  ; Info     ; Stuck at GND           ;
; from_uart_error ; Output ; Info     ; Explicitly unconnected ;
; to_uart_data    ; Input  ; Info     ; Explicitly unconnected ;
; to_uart_error   ; Input  ; Info     ; Explicitly unconnected ;
; to_uart_valid   ; Input  ; Info     ; Explicitly unconnected ;
; to_uart_ready   ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "uart_control:uart_control_c"   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; rst          ; Input  ; Info     ; Stuck at GND           ;
; max_tx_count ; Output ; Info     ; Explicitly unconnected ;
; reg_data     ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+----------------------------------------+
; Port Connectivity Checks: "tx:tx_c"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; rst  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 37                  ; 37               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 83                          ;
;     ENA               ; 57                          ;
;     SCLR              ; 8                           ;
;     plain             ; 18                          ;
; cycloneiii_lcell_comb ; 103                         ;
;     arith             ; 48                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 55                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 22                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                          ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                     ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                   ; N/A     ;
; tx:tx_c|max_tx_flag  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|max_tx_flag                                                                   ; N/A     ;
; tx:tx_c|max_tx_flag  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|max_tx_flag                                                                   ; N/A     ;
; tx:tx_c|tx_bit_data  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_bit_data                                                                   ; N/A     ;
; tx:tx_c|tx_bit_data  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_bit_data                                                                   ; N/A     ;
; tx:tx_c|tx_count[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[0]                                                                   ; N/A     ;
; tx:tx_c|tx_count[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[0]                                                                   ; N/A     ;
; tx:tx_c|tx_count[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[10]                                                                  ; N/A     ;
; tx:tx_c|tx_count[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[10]                                                                  ; N/A     ;
; tx:tx_c|tx_count[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[11]                                                                  ; N/A     ;
; tx:tx_c|tx_count[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[11]                                                                  ; N/A     ;
; tx:tx_c|tx_count[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[12]                                                                  ; N/A     ;
; tx:tx_c|tx_count[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[12]                                                                  ; N/A     ;
; tx:tx_c|tx_count[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[13]                                                                  ; N/A     ;
; tx:tx_c|tx_count[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[13]                                                                  ; N/A     ;
; tx:tx_c|tx_count[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[14]                                                                  ; N/A     ;
; tx:tx_c|tx_count[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[14]                                                                  ; N/A     ;
; tx:tx_c|tx_count[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[15]                                                                  ; N/A     ;
; tx:tx_c|tx_count[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[15]                                                                  ; N/A     ;
; tx:tx_c|tx_count[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[16]                                                                  ; N/A     ;
; tx:tx_c|tx_count[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[16]                                                                  ; N/A     ;
; tx:tx_c|tx_count[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[17]                                                                  ; N/A     ;
; tx:tx_c|tx_count[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[17]                                                                  ; N/A     ;
; tx:tx_c|tx_count[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[18]                                                                  ; N/A     ;
; tx:tx_c|tx_count[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[18]                                                                  ; N/A     ;
; tx:tx_c|tx_count[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[19]                                                                  ; N/A     ;
; tx:tx_c|tx_count[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[19]                                                                  ; N/A     ;
; tx:tx_c|tx_count[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[1]                                                                   ; N/A     ;
; tx:tx_c|tx_count[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[1]                                                                   ; N/A     ;
; tx:tx_c|tx_count[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[20]                                                                  ; N/A     ;
; tx:tx_c|tx_count[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[20]                                                                  ; N/A     ;
; tx:tx_c|tx_count[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[21]                                                                  ; N/A     ;
; tx:tx_c|tx_count[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[21]                                                                  ; N/A     ;
; tx:tx_c|tx_count[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[22]                                                                  ; N/A     ;
; tx:tx_c|tx_count[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[22]                                                                  ; N/A     ;
; tx:tx_c|tx_count[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[23]                                                                  ; N/A     ;
; tx:tx_c|tx_count[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[23]                                                                  ; N/A     ;
; tx:tx_c|tx_count[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[24]                                                                  ; N/A     ;
; tx:tx_c|tx_count[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[24]                                                                  ; N/A     ;
; tx:tx_c|tx_count[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[25]                                                                  ; N/A     ;
; tx:tx_c|tx_count[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[25]                                                                  ; N/A     ;
; tx:tx_c|tx_count[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[26]                                                                  ; N/A     ;
; tx:tx_c|tx_count[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[26]                                                                  ; N/A     ;
; tx:tx_c|tx_count[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[27]                                                                  ; N/A     ;
; tx:tx_c|tx_count[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[27]                                                                  ; N/A     ;
; tx:tx_c|tx_count[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[28]                                                                  ; N/A     ;
; tx:tx_c|tx_count[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[28]                                                                  ; N/A     ;
; tx:tx_c|tx_count[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[29]                                                                  ; N/A     ;
; tx:tx_c|tx_count[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[29]                                                                  ; N/A     ;
; tx:tx_c|tx_count[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[2]                                                                   ; N/A     ;
; tx:tx_c|tx_count[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[2]                                                                   ; N/A     ;
; tx:tx_c|tx_count[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[30]                                                                  ; N/A     ;
; tx:tx_c|tx_count[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[30]                                                                  ; N/A     ;
; tx:tx_c|tx_count[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[31]                                                                  ; N/A     ;
; tx:tx_c|tx_count[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[31]                                                                  ; N/A     ;
; tx:tx_c|tx_count[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[3]                                                                   ; N/A     ;
; tx:tx_c|tx_count[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[3]                                                                   ; N/A     ;
; tx:tx_c|tx_count[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[4]                                                                   ; N/A     ;
; tx:tx_c|tx_count[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[4]                                                                   ; N/A     ;
; tx:tx_c|tx_count[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[5]                                                                   ; N/A     ;
; tx:tx_c|tx_count[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[5]                                                                   ; N/A     ;
; tx:tx_c|tx_count[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[6]                                                                   ; N/A     ;
; tx:tx_c|tx_count[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[6]                                                                   ; N/A     ;
; tx:tx_c|tx_count[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[7]                                                                   ; N/A     ;
; tx:tx_c|tx_count[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[7]                                                                   ; N/A     ;
; tx:tx_c|tx_count[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[8]                                                                   ; N/A     ;
; tx:tx_c|tx_count[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[8]                                                                   ; N/A     ;
; tx:tx_c|tx_count[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[9]                                                                   ; N/A     ;
; tx:tx_c|tx_count[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_count[9]                                                                   ; N/A     ;
; tx_bit_data          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_bit_data                                                                   ; N/A     ;
; tx_bit_data          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx:tx_c|tx_bit_data                                                                   ; N/A     ;
; tx_pll:tx_pll_c|c0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; tx_pll:tx_pll_c|c0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; tx_pll:tx_pll_c|c1   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; tx_pll:tx_pll_c|c1   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Jul 03 01:16:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BA1533_TX -c BA1533_TX
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "uart_mcu.qsys"
Info (12250): 2018.07.03.01:17:08 Progress: Loading uart_mcu/uart_mcu.qsys
Info (12250): 2018.07.03.01:17:09 Progress: Reading input file
Info (12250): 2018.07.03.01:17:09 Progress: Adding rs232_0 [altera_up_avalon_rs232 15.1]
Info (12250): 2018.07.03.01:17:11 Progress: Parameterizing module rs232_0
Info (12250): 2018.07.03.01:17:11 Progress: Building connections
Info (12250): 2018.07.03.01:17:11 Progress: Parameterizing connections
Info (12250): 2018.07.03.01:17:11 Progress: Validating
Info (12250): 2018.07.03.01:17:12 Progress: Done reading input file
Info (12250): Uart_mcu: Generating uart_mcu "uart_mcu" for QUARTUS_SYNTH
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "uart_mcu" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Uart_mcu: Done "uart_mcu" with 2 modules, 6 files
Info (12249): Finished elaborating Qsys system entity "uart_mcu.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_control.v
    Info (12023): Found entity 1: uart_control File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/uart_control.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx.v
    Info (12023): Found entity 1: tx File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ba1533_tx.v
    Info (12023): Found entity 1: BA1533_TX File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll/tx_pll.v
    Info (12023): Found entity 1: tx_pll File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v
    Info (12023): Found entity 1: uart_mcu_rs232_0 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/uart_mcu.v
    Info (12023): Found entity 1: uart_mcu File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v Line: 6
Info (12127): Elaborating entity "BA1533_TX" for the top level hierarchy
Info (12128): Elaborating entity "tx_pll" for hierarchy "tx_pll:tx_pll_c" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "tx_pll:tx_pll_c|altpll:altpll_component" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "tx_pll:tx_pll_c|altpll:altpll_component" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v Line: 95
Info (12133): Instantiated megafunction "tx_pll:tx_pll_c|altpll:altpll_component" with the following parameter: File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/pll/tx_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=tx_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/tx_pll_altpll.v
    Info (12023): Found entity 1: tx_pll_altpll File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/tx_pll_altpll.v Line: 30
Info (12128): Elaborating entity "tx_pll_altpll" for hierarchy "tx_pll:tx_pll_c|altpll:altpll_component|tx_pll_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "tx" for hierarchy "tx:tx_c" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at tx.v(22): object "index" assigned a value but never read File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at tx.v(24): object "reg_data" assigned a value but never read File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/tx.v Line: 24
Info (12128): Elaborating entity "uart_control" for hierarchy "uart_control:uart_control_c" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 89
Info (12128): Elaborating entity "uart_mcu" for hierarchy "uart_mcu:uart_mcu_c" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 104
Info (12128): Elaborating entity "uart_mcu_rs232_0" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/uart_mcu.v Line: 34
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v Line: 156
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v Line: 162
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0e31.tdf
    Info (12023): Found entity 1: scfifo_0e31 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_0e31" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_j531.tdf
    Info (12023): Found entity 1: a_dpfifo_j531 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_j531" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/scfifo_0e31.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf
    Info (12023): Found entity 1: altsyncram_35b1 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_35b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_35b1" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf
    Info (12023): Found entity 1: cmpr_a78 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_a78.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cmpr_a78:almost_full_comparer" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 55
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cmpr_a78:three_comparison" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf
    Info (12023): Found entity 1: cntr_lka File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_lka.tdf Line: 26
Info (12128): Elaborating entity "cntr_lka" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_lka:rd_ptr_msb" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf
    Info (12023): Found entity 1: cntr_2l6 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_2l6.tdf Line: 26
Info (12128): Elaborating entity "cntr_2l6" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_2l6:usedw_counter" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf
    Info (12023): Found entity 1: cntr_mka File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_mka.tdf Line: 26
Info (12128): Elaborating entity "cntr_mka" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|cntr_mka:wr_ptr" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/a_dpfifo_j531.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v Line: 178
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a914.tdf
    Info (12023): Found entity 1: altsyncram_a914 File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/altsyncram_a914.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf
    Info (12023): Found entity 1: cmpr_irb File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_irb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.07.03.01:17:40 Progress: Loading sld1e9b8050/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led1" is stuck at VCC File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 32
    Warning (13410): Pin "led2" is stuck at GND File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 77 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/output_files/BA1533_TX.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 107 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/rtl/BA1533_TX.v Line: 29
Info (21057): Implemented 1204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 1145 logic cells
    Info (21064): Implemented 45 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5044 megabytes
    Info: Processing ended: Tue Jul 03 01:17:57 2018
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:02:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/output_files/BA1533_TX.map.smsg.


