{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762826338087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762826338091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 14:58:57 2025 " "Processing started: Tue Nov 11 14:58:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762826338091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826338091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappybird -c flappybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826338091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762826338928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762826338928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/ground_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/ground_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground_rom-Behavioral " "Found design unit 1: ground_rom-Behavioral" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347855 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground_rom " "Found entity 1: ground_rom" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/level_speed_changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/level_speed_changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-rtl " "Found design unit 1: speed_control-rtl" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347869 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/char_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347883 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisLFSR8-Behavioral " "Found design unit 1: GaloisLFSR8-Behavioral" {  } { { "../VhdlFiles/lfsr.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347895 ""} { "Info" "ISGN_ENTITY_NAME" "1 GaloisLFSR8 " "Found entity 1: GaloisLFSR8" {  } { { "../VhdlFiles/lfsr.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/gap_width_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/gap_width_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gap_width_control-rtl " "Found design unit 1: gap_width_control-rtl" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347907 ""} { "Info" "ISGN_ENTITY_NAME" "1 gap_width_control " "Found entity 1: gap_width_control" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/lives.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/lives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-behaviour " "Found design unit 1: lives_display-behaviour" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347918 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/static_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/static_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_text-behaviour " "Found design unit 1: static_text-behaviour" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347931 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_text " "Found entity 1: static_text" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-behaviour " "Found design unit 1: score_display-behaviour" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347946 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347957 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/powerups_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/powerups_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerup_collision-behaviour " "Found design unit 1: powerup_collision-behaviour" {  } { { "../VhdlFiles/powerups_collision.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups_collision.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347970 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerup_collision " "Found entity 1: powerup_collision" {  } { { "../VhdlFiles/powerups_collision.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/powerups.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/powerups.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerups-behaviour " "Found design unit 1: powerups-behaviour" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347985 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerups " "Found entity 1: powerups" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826347985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826347985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/ground.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/ground.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground-behavior " "Found design unit 1: ground-behavior" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348000 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground " "Found entity 1: ground" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behaviour " "Found design unit 1: bird-behaviour" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348014 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behaviour " "Found design unit 1: pipes-behaviour" {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348027 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/collisions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/collisions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collisions-Behavioral " "Found design unit 1: collisions-Behavioral" {  } { { "../VhdlFiles/collisions.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/collisions.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348039 ""} { "Info" "ISGN_ENTITY_NAME" "1 collisions " "Found entity 1: collisions" {  } { { "../VhdlFiles/collisions.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/collisions.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/game_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/game_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_fsm-Behavioral " "Found design unit 1: game_fsm-Behavioral" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348051 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/level_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/level_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_fsm-Behavioral " "Found design unit 1: level_fsm-Behavioral" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348064 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_fsm " "Found entity 1: level_fsm" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-behaviour " "Found design unit 1: display_controller-behaviour" {  } { { "../VhdlFiles/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/display_controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348069 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "../VhdlFiles/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/display_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348074 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/cleanproject/vhdlfiles/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348088 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappybird " "Found entity 1: flappybird" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348097 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappybird " "Elaborating entity \"flappybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762826348208 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[9..0\] " "Not all bits in bus \"LEDR\[9..0\]\" are used" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 536 504 680 552 "LEDR\[1\]" "" } { 560 496 672 576 "LEDR\[0\]" "" } { 736 3408 3584 752 "LEDR\[9\]" "" } { 760 3408 3584 776 "LEDR\[8\]" "" } { 784 3408 3584 800 "LEDR\[7\]" "" } { 808 3408 3584 824 "LEDR\[6\]" "" } { 832 3408 3584 848 "LEDR\[5\]" "" } { 856 3408 3584 872 "LEDR\[4\]" "" } { 880 3408 3584 896 "LEDR\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1762826348220 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[1\] LEDR1 " "Converted element name(s) from \"LEDR\[1\]\" to \"LEDR1\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 536 504 680 552 "LEDR\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[0\] LEDR0 " "Converted element name(s) from \"LEDR\[0\]\" to \"LEDR0\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 560 496 672 576 "LEDR\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[9\] LEDR9 " "Converted element name(s) from \"LEDR\[9\]\" to \"LEDR9\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 736 3408 3584 752 "LEDR\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[8\] LEDR8 " "Converted element name(s) from \"LEDR\[8\]\" to \"LEDR8\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 760 3408 3584 776 "LEDR\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[7\] LEDR7 " "Converted element name(s) from \"LEDR\[7\]\" to \"LEDR7\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 784 3408 3584 800 "LEDR\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[6\] LEDR6 " "Converted element name(s) from \"LEDR\[6\]\" to \"LEDR6\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 808 3408 3584 824 "LEDR\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[5\] LEDR5 " "Converted element name(s) from \"LEDR\[5\]\" to \"LEDR5\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 832 3408 3584 848 "LEDR\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[4\] LEDR4 " "Converted element name(s) from \"LEDR\[4\]\" to \"LEDR4\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 856 3408 3584 872 "LEDR\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[3\] LEDR3 " "Converted element name(s) from \"LEDR\[3\]\" to \"LEDR3\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 880 3408 3584 896 "LEDR\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348221 ""}  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 536 504 680 552 "LEDR\[1\]" "" } { 560 496 672 576 "LEDR\[0\]" "" } { 736 3408 3584 752 "LEDR\[9\]" "" } { 760 3408 3584 776 "LEDR\[8\]" "" } { 784 3408 3584 800 "LEDR\[7\]" "" } { 808 3408 3584 824 "LEDR\[6\]" "" } { 832 3408 3584 848 "LEDR\[5\]" "" } { 856 3408 3584 872 "LEDR\[4\]" "" } { 880 3408 3584 896 "LEDR\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1762826348221 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR4 " "Pin \"LEDR4\" is missing source" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 856 3408 3584 872 "LEDR\[4\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762826348224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "flappybird.bdf" "inst2" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 688 4576 4800 864 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "flappybird.bdf" "inst" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 248 168 328 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348335 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762826348347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348363 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826348363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:inst7 " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:inst7\"" {  } { { "flappybird.bdf" "inst7" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 712 4016 4248 1048 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:inst26 " "Elaborating entity \"bird\" for hierarchy \"bird:inst26\"" {  } { { "flappybird.bdf" "inst26" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 816 1368 1632 1024 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348379 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bird_x_pos bird.vhd(22) " "VHDL Signal Declaration warning at bird.vhd(22): used explicit default value for signal \"bird_x_pos\" because signal was never assigned a value" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_f_row bird.vhd(36) " "Verilog HDL or VHDL warning at bird.vhd(36): object \"u_f_row\" assigned a value but never read" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_f_col bird.vhd(36) " "Verilog HDL or VHDL warning at bird.vhd(36): object \"u_f_col\" assigned a value but never read" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"pause_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_state bird.vhd(61) " "VHDL Process Statement warning at bird.vhd(61): signal \"menu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_motion bird.vhd(65) " "VHDL Process Statement warning at bird.vhd(65): signal \"bird_y_motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348380 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(108) " "VHDL Process Statement warning at bird.vhd(108): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(108) " "VHDL Process Statement warning at bird.vhd(108): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(109) " "VHDL Process Statement warning at bird.vhd(109): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(109) " "VHDL Process Statement warning at bird.vhd(109): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(115) " "VHDL Process Statement warning at bird.vhd(115): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(117) " "VHDL Process Statement warning at bird.vhd(117): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(118) " "VHDL Process Statement warning at bird.vhd(118): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348382 "|flappybird|bird:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "flappybird.bdf" "inst1" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 496 72 336 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762826348395 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348396 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348396 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348396 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348397 "|flappybird|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game_fsm:inst5 " "Elaborating entity \"game_fsm\" for hierarchy \"game_fsm:inst5\"" {  } { { "flappybird.bdf" "inst5" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 792 2952 3176 1032 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(25) " "VHDL Process Statement warning at game_fsm.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348423 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(36) " "VHDL Process Statement warning at game_fsm.vhd(36): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348423 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(38) " "VHDL Process Statement warning at game_fsm.vhd(38): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348423 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(40) " "VHDL Process Statement warning at game_fsm.vhd(40): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348423 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(68) " "VHDL Process Statement warning at game_fsm.vhd(68): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348423 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(70) " "VHDL Process Statement warning at game_fsm.vhd(70): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348423 "|flappybird|game_fsm:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisions collisions:inst6 " "Elaborating entity \"collisions\" for hierarchy \"collisions:inst6\"" {  } { { "flappybird.bdf" "inst6" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1200 2952 3160 1312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst8 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst8\"" {  } { { "flappybird.bdf" "inst8" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 416 1400 1664 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348450 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_top pipes.vhd(33) " "VHDL Signal Declaration warning at pipes.vhd(33): used implicit default value for signal \"pipe3_top\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762826348451 "|flappybird|pipes:inst8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_bot pipes.vhd(33) " "VHDL Signal Declaration warning at pipes.vhd(33): used implicit default value for signal \"pipe3_bot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762826348451 "|flappybird|pipes:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GaloisLFSR8 pipes:inst8\|GaloisLFSR8:LFSR1 " "Elaborating entity \"GaloisLFSR8\" for hierarchy \"pipes:inst8\|GaloisLFSR8:LFSR1\"" {  } { { "../VhdlFiles/pipes.vhd" "LFSR1" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control pipes:inst8\|speed_control:SPEED_CHANGER " "Elaborating entity \"speed_control\" for hierarchy \"pipes:inst8\|speed_control:SPEED_CHANGER\"" {  } { { "../VhdlFiles/pipes.vhd" "SPEED_CHANGER" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348476 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed level_speed_changer.vhd(17) " "VHDL Process Statement warning at level_speed_changer.vhd(17): inferring latch(es) for signal or variable \"speed\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826348477 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[0\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[0\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348477 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[1\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[1\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348477 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[2\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[2\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[3\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[3\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[4\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[4\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[5\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[5\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[6\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[6\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[7\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[7\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[8\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[8\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[9\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[9\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[10\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[10\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[11\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[11\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[12\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[12\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[13\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[13\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[14\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[14\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[15\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[15\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[16\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[16\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[17\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[17\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[18\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[18\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348478 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[19\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[19\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[20\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[20\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[21\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[21\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[22\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[22\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[23\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[23\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[24\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[24\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[25\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[25\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[26\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[26\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[27\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[27\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[28\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[28\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[29\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[29\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[30\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[30\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[31\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[31\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348479 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gap_width_control pipes:inst8\|gap_width_control:GAP_WIDTH " "Elaborating entity \"gap_width_control\" for hierarchy \"pipes:inst8\|gap_width_control:GAP_WIDTH\"" {  } { { "../VhdlFiles/pipes.vhd" "GAP_WIDTH" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/pipes.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348488 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gap_half_width gap_width_control.vhd(17) " "VHDL Process Statement warning at gap_width_control.vhd(17): inferring latch(es) for signal or variable \"gap_half_width\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[0\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[0\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[1\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[1\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[2\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[2\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[3\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[3\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[4\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[4\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[5\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[5\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348489 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[6\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[6\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[7\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[7\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[8\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[8\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[9\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[9\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[10\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[10\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[11\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[11\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[12\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[12\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[13\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[13\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[14\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[14\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348490 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[15\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[15\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[16\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[16\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[17\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[17\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[18\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[18\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[19\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[19\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[20\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[20\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[21\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[21\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[22\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[22\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[23\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[23\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[24\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[24\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[25\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[25\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[26\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[26\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[27\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[27\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[28\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[28\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[29\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[29\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[30\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[30\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[31\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[31\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348491 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_fsm level_fsm:inst3 " "Elaborating entity \"level_fsm\" for hierarchy \"level_fsm:inst3\"" {  } { { "flappybird.bdf" "inst3" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 504 2952 3208 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348501 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset level_fsm.vhd(33) " "VHDL Process Statement warning at level_fsm.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348501 "|flappybird|level_fsm:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_state level_fsm.vhd(33) " "VHDL Process Statement warning at level_fsm.vhd(33): signal \"menu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348501 "|flappybird|level_fsm:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state level_fsm.vhd(66) " "VHDL Process Statement warning at level_fsm.vhd(66): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348501 "|flappybird|level_fsm:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:inst12 " "Elaborating entity \"score\" for hierarchy \"score:inst12\"" {  } { { "flappybird.bdf" "inst12" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1864 2344 2544 1976 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerup_collision powerup_collision:inst18 " "Elaborating entity \"powerup_collision\" for hierarchy \"powerup_collision:inst18\"" {  } { { "flappybird.bdf" "inst18" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1072 2360 2648 1216 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerups powerups:inst11 " "Elaborating entity \"powerups\" for hierarchy \"powerups:inst11\"" {  } { { "flappybird.bdf" "inst11" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1328 1360 1624 1600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screen_height powerups.vhd(22) " "Verilog HDL or VHDL warning at powerups.vhd(22): object \"screen_height\" assigned a value but never read" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762826348529 "|flappybird|powerups:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground ground:inst9 " "Elaborating entity \"ground\" for hierarchy \"ground:inst9\"" {  } { { "flappybird.bdf" "inst9" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1088 1360 1600 1200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348545 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u_rom_mux_out ground.vhd(52) " "VHDL Process Statement warning at ground.vhd(52): signal \"u_rom_mux_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826348546 "|flappybird|ground:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground_rom ground:inst9\|ground_rom:water " "Elaborating entity \"ground_rom\" for hierarchy \"ground:inst9\|ground_rom:water\"" {  } { { "../VhdlFiles/ground.vhd" "water" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/ground_rom.vhd" "altsyncram_inst" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst " "Instantiated megafunction \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file water.mif " "Parameter \"init_file\" = \"water.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826348887 ""}  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826348887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76g1 " "Found entity 1: altsyncram_76g1" {  } { { "db/altsyncram_76g1.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/altsyncram_76g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826348971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826348971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76g1 ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated " "Elaborating entity \"altsyncram_76g1\" for hierarchy \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826348974 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 256 C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/water.mif " "Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/water.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1762826348991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:inst13 " "Elaborating entity \"score_display\" for hierarchy \"score_display:inst13\"" {  } { { "flappybird.bdf" "inst13" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1840 2952 3208 1984 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds score_display.vhd(57) " "VHDL Process Statement warning at score_display.vhd(57): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349102 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens score_display.vhd(71) " "VHDL Process Statement warning at score_display.vhd(71): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349102 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones score_display.vhd(85) " "VHDL Process Statement warning at score_display.vhd(85): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349102 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_row score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"u_font_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_col score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"u_font_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_ones score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"score_ones\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_tens score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"score_tens\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_hundreds score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"score_hundreds\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349103 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[4\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[5\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[0\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[1\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[2\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[3\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[0\] score_display.vhd(47) " "Inferred latch for \"score_tens\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[1\] score_display.vhd(47) " "Inferred latch for \"score_tens\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[2\] score_display.vhd(47) " "Inferred latch for \"score_tens\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[3\] score_display.vhd(47) " "Inferred latch for \"score_tens\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[0\] score_display.vhd(47) " "Inferred latch for \"score_ones\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[1\] score_display.vhd(47) " "Inferred latch for \"score_ones\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[2\] score_display.vhd(47) " "Inferred latch for \"score_ones\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[3\] score_display.vhd(47) " "Inferred latch for \"score_ones\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[0\] score_display.vhd(47) " "Inferred latch for \"u_font_col\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[1\] score_display.vhd(47) " "Inferred latch for \"u_font_col\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[2\] score_display.vhd(47) " "Inferred latch for \"u_font_col\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[0\] score_display.vhd(47) " "Inferred latch for \"u_font_row\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[1\] score_display.vhd(47) " "Inferred latch for \"u_font_row\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[2\] score_display.vhd(47) " "Inferred latch for \"u_font_row\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349104 "|flappybird|score_display:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom score_display:inst13\|char_rom:char_rom_inst " "Elaborating entity \"char_rom\" for hierarchy \"score_display:inst13\|char_rom:char_rom_inst\"" {  } { { "../VhdlFiles/score_display.vhd" "char_rom_inst" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../VhdlFiles/char_rom.vhd" "altsyncram_component" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char.mif " "Parameter \"init_file\" = \"char.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826349167 ""}  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826349167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtf1 " "Found entity 1: altsyncram_vtf1" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/altsyncram_vtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826349222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtf1 score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated " "Elaborating entity \"altsyncram_vtf1\" for hierarchy \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_text static_text:inst14 " "Elaborating entity \"static_text\" for hierarchy \"static_text:inst14\"" {  } { { "flappybird.bdf" "inst14" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 2112 2944 3200 2320 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349310 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state static_text.vhd(366) " "VHDL Process Statement warning at static_text.vhd(366): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349322 "|flappybird|static_text:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row static_text.vhd(46) " "VHDL Process Statement warning at static_text.vhd(46): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349325 "|flappybird|static_text:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col static_text.vhd(46) " "VHDL Process Statement warning at static_text.vhd(46): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349325 "|flappybird|static_text:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address static_text.vhd(46) " "VHDL Process Statement warning at static_text.vhd(46): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349325 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[0\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349328 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[1\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[2\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[3\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[4\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[5\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] static_text.vhd(46) " "Inferred latch for \"u_f_col\[0\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] static_text.vhd(46) " "Inferred latch for \"u_f_col\[1\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] static_text.vhd(46) " "Inferred latch for \"u_f_col\[2\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] static_text.vhd(46) " "Inferred latch for \"u_f_row\[0\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349329 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] static_text.vhd(46) " "Inferred latch for \"u_f_row\[1\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349330 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] static_text.vhd(46) " "Inferred latch for \"u_f_row\[2\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349330 "|flappybird|static_text:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives_display lives_display:inst57 " "Elaborating entity \"lives_display\" for hierarchy \"lives_display:inst57\"" {  } { { "flappybird.bdf" "inst57" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 2096 2296 2536 2272 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826349367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(49) " "VHDL Process Statement warning at lives.vhd(49): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349367 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(53) " "VHDL Process Statement warning at lives.vhd(53): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349368 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(69) " "VHDL Process Statement warning at lives.vhd(69): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349368 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(83) " "VHDL Process Statement warning at lives.vhd(83): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349369 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(97) " "VHDL Process Statement warning at lives.vhd(97): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762826349369 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row lives.vhd(47) " "VHDL Process Statement warning at lives.vhd(47): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col lives.vhd(47) " "VHDL Process Statement warning at lives.vhd(47): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address lives.vhd(47) " "VHDL Process Statement warning at lives.vhd(47): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] lives.vhd(47) " "Inferred latch for \"u_char_address\[0\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] lives.vhd(47) " "Inferred latch for \"u_char_address\[1\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] lives.vhd(47) " "Inferred latch for \"u_char_address\[2\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] lives.vhd(47) " "Inferred latch for \"u_char_address\[3\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349370 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] lives.vhd(47) " "Inferred latch for \"u_char_address\[4\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] lives.vhd(47) " "Inferred latch for \"u_char_address\[5\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] lives.vhd(47) " "Inferred latch for \"u_f_col\[0\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] lives.vhd(47) " "Inferred latch for \"u_f_col\[1\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] lives.vhd(47) " "Inferred latch for \"u_f_col\[2\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] lives.vhd(47) " "Inferred latch for \"u_f_row\[0\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] lives.vhd(47) " "Inferred latch for \"u_f_row\[1\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] lives.vhd(47) " "Inferred latch for \"u_f_row\[2\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826349371 "|flappybird|lives_display:inst57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "powerups:inst11\|speed_control:SPEED_CHANGER\|speed\[1\] " "LATCH primitive \"powerups:inst11\|speed_control:SPEED_CHANGER\|speed\[1\]\" is permanently disabled" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1762826349590 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated\|q_a\[12\] " "Synthesized away node \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_76g1.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/altsyncram_76g1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } } { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/ground.vhd" 37 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1088 1360 1600 1200 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826349592 "|flappybird|ground:inst9|ground_rom:water|altsyncram:altsyncram_inst|altsyncram_76g1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1762826349592 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1762826349592 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "powerups:inst11\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"powerups:inst11\|Mod1\"" {  } { { "../VhdlFiles/powerups.vhd" "Mod1" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "powerups:inst11\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"powerups:inst11\|Mod0\"" {  } { { "../VhdlFiles/powerups.vhd" "Mod0" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Div1\"" {  } { { "../VhdlFiles/score_display.vhd" "Div1" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Mod2\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod2" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Mod0\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod0" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Div0\"" {  } { { "../VhdlFiles/score_display.vhd" "Div0" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Mod1\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod1" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826350743 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762826350743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerups:inst11\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"powerups:inst11\|lpm_divide:Mod1\"" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826350891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerups:inst11\|lpm_divide:Mod1 " "Instantiated megafunction \"powerups:inst11\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826350891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826350891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826350891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826350891 ""}  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826350891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826350952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826350952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826350991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826350991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerups:inst11\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"powerups:inst11\|lpm_divide:Mod0\"" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826351082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerups:inst11\|lpm_divide:Mod0 " "Instantiated megafunction \"powerups:inst11\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351082 ""}  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/powerups.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826351082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_display:inst13\|lpm_divide:Div1\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826351121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|lpm_divide:Div1 " "Instantiated megafunction \"score_display:inst13\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351121 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826351121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gkh " "Found entity 1: sign_div_unsign_gkh" {  } { { "db/sign_div_unsign_gkh.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/sign_div_unsign_gkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5te " "Found entity 1: alt_u_div_5te" {  } { { "db/alt_u_div_5te.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/alt_u_div_5te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"score_display:inst13\|lpm_divide:Mod2\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826351302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|lpm_divide:Mod2 " "Instantiated megafunction \"score_display:inst13\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351302 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826351302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2m " "Found entity 1: lpm_divide_e2m" {  } { { "db/lpm_divide_e2m.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/lpm_divide_e2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_display:inst13\|lpm_divide:Div0\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826351511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"score_display:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351511 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762826351511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/lpm_divide_6am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762826351645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826351645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762826351906 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_col\[2\] score_display:inst13\|u_font_col\[2\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_col\[2\]\" merged with LATCH primitive \"score_display:inst13\|u_font_col\[2\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_col\[1\] score_display:inst13\|u_font_col\[1\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_col\[1\]\" merged with LATCH primitive \"score_display:inst13\|u_font_col\[1\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_row\[0\] score_display:inst13\|u_font_row\[0\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_row\[0\]\" merged with LATCH primitive \"score_display:inst13\|u_font_row\[0\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_row\[1\] score_display:inst13\|u_font_row\[1\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_row\[1\]\" merged with LATCH primitive \"score_display:inst13\|u_font_row\[1\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_row\[2\] score_display:inst13\|u_font_row\[2\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_row\[2\]\" merged with LATCH primitive \"score_display:inst13\|u_font_row\[2\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_col\[0\] score_display:inst13\|u_font_col\[0\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_col\[0\]\" merged with LATCH primitive \"score_display:inst13\|u_font_col\[0\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762826351972 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1762826351972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_col\[2\] " "Latch static_text:inst14\|u_f_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Menu " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Menu" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_col\[1\] " "Latch static_text:inst14\|u_f_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Menu " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Menu" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_row\[0\] " "Latch static_text:inst14\|u_f_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[0\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_row\[1\] " "Latch static_text:inst14\|u_f_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[1\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_row\[2\] " "Latch static_text:inst14\|u_f_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[2\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[0\] " "Latch static_text:inst14\|u_char_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[1\] " "Latch static_text:inst14\|u_char_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[2\] " "Latch static_text:inst14\|u_char_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[3\] " "Latch static_text:inst14\|u_char_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[4\] " "Latch static_text:inst14\|u_char_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[5\] " "Latch static_text:inst14\|u_char_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_col\[0\] " "Latch static_text:inst14\|u_f_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Menu " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Menu" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lives_display:inst57\|u_char_address\[5\] " "Latch lives_display:inst57\|u_char_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Training " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Training" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762826351975 ""}  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762826351975 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762826351979 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762826351979 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[9\] bird:inst26\|bird_y_motion\[9\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[9\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[9\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[8\] bird:inst26\|bird_y_motion\[8\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[8\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[8\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[7\] bird:inst26\|bird_y_motion\[7\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[7\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[7\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[6\] bird:inst26\|bird_y_motion\[6\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[6\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[6\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[5\] bird:inst26\|bird_y_motion\[5\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[5\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[5\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[4\] bird:inst26\|bird_y_motion\[4\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[4\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[4\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[3\] bird:inst26\|bird_y_motion\[3\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[3\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[3\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[2\] bird:inst26\|bird_y_motion\[2\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[2\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[2\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[1\] bird:inst26\|bird_y_motion\[1\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[1\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[1\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[0\] bird:inst26\|bird_y_motion\[0\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[0\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[0\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762826351979 "|flappybird|bird:inst26|bird_y_motion[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1762826351979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 856 3408 3584 872 "LEDR\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762826353767 "|flappybird|LEDR4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762826353767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762826353875 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/db/altsyncram_vtf1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } } { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/VhdlFiles/score_display.vhd" 37 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 1840 2952 3208 1984 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826354767 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826354797 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1762826354797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762826355215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762826355215 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1762826355543 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1762826355543 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 800 2616 2784 816 "pb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826355664 "|flappybird|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/flappybird.bdf" { { 800 2616 2784 816 "pb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826355664 "|flappybird|pb[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762826355664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1549 " "Implemented 1549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762826355672 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762826355672 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1762826355672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1478 " "Implemented 1478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762826355672 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762826355672 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1762826355672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762826355672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762826355719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 14:59:15 2025 " "Processing ended: Tue Nov 11 14:59:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762826355719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762826355719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762826355719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762826355719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762826357665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762826357673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 14:59:16 2025 " "Processing started: Tue Nov 11 14:59:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762826357673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762826357673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762826357674 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762826359410 ""}
{ "Info" "0" "" "Project  = flappybird" {  } {  } 0 0 "Project  = flappybird" 0 0 "Fitter" 0 0 1762826359410 ""}
{ "Info" "0" "" "Revision = flappybird" {  } {  } 0 0 "Revision = flappybird" 0 0 "Fitter" 0 0 1762826359411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762826359577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762826359578 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "flappybird 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"flappybird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762826359592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762826359637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762826359637 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1762826359754 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1762826359754 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1762826359768 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762826360130 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762826360199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762826360670 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762826360693 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762826360893 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1762826369807 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 218 global CLKCTRL_G7 " "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 218 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762826370046 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762826370046 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762826370047 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1762826371580 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappybird.sdc " "Synopsys Design Constraints File file not found: 'flappybird.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762826371581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762826371581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762826371584 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~2\|combout " "Node \"inst57\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826371587 ""} { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~2\|datab " "Node \"inst57\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826371587 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1762826371587 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~3\|combout " "Node \"inst57\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826371587 ""} { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~3\|datab " "Node \"inst57\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826371587 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1762826371587 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|state_chooser~1  from: datae  to: combout " "Cell: inst14\|state_chooser~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826371590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|u_char_address\[1\]~44  from: dataf  to: combout " "Cell: inst14\|u_char_address\[1\]~44  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826371590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826371590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826371590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826371590 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1762826371590 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762826371595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762826371596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762826371596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762826371673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762826371675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762826371679 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762826371682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762826371683 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762826371686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762826372050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762826372051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762826372051 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762826372133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762826376892 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1762826377219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:46 " "Fitter placement preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762826422831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762826492526 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762826496809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762826496809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762826498493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762826510331 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762826510331 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1762826576744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762826590403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762826590403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:29 " "Fitter routing operations ending: elapsed time is 00:01:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762826590408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.93 " "Total time spent on timing analysis during the Fitter is 4.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762826595261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762826595302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762826595894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762826595895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762826596457 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762826599559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/output_files/flappybird.fit.smsg " "Generated suppressed messages file C:/Users/deven/Documents/FPGA/FPGA-Console/CleanProject/QuartusFiles/output_files/flappybird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762826599935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7855 " "Peak virtual memory: 7855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762826600693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 15:03:20 2025 " "Processing ended: Tue Nov 11 15:03:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762826600693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:04 " "Elapsed time: 00:04:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762826600693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:26 " "Total CPU time (on all processors): 00:16:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762826600693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762826600693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762826602128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762826602133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 15:03:22 2025 " "Processing started: Tue Nov 11 15:03:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762826602133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762826602133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762826602133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762826603044 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762826610834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762826611292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 15:03:31 2025 " "Processing ended: Tue Nov 11 15:03:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762826611292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762826611292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762826611292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762826611292 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762826612016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762826612824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762826612830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 15:03:32 2025 " "Processing started: Tue Nov 11 15:03:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762826612830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762826612830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flappybird -c flappybird " "Command: quartus_sta flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762826612830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762826613065 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762826613690 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1762826613690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762826614022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762826614023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614062 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1762826614526 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappybird.sdc " "Synopsys Design Constraints File file not found: 'flappybird.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762826614571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614571 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762826614574 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762826614574 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762826614574 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762826614574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614574 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762826614576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762826614576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipes:inst8\|pipe_x_pos\[10\] pipes:inst8\|pipe_x_pos\[10\] " "create_clock -period 1.000 -name pipes:inst8\|pipe_x_pos\[10\] pipes:inst8\|pipe_x_pos\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762826614576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_row\[0\] VGA_SYNC:inst2\|pixel_row\[0\] " "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_row\[0\] VGA_SYNC:inst2\|pixel_row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762826614576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game_fsm:inst5\|state.Normal game_fsm:inst5\|state.Normal " "create_clock -period 1.000 -name game_fsm:inst5\|state.Normal game_fsm:inst5\|state.Normal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762826614576 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762826614576 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~2\|combout " "Node \"inst57\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826614577 ""} { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~2\|datac " "Node \"inst57\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826614577 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1762826614577 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~3\|combout " "Node \"inst57\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826614578 ""} { "Warning" "WSTA_SCC_NODE" "inst57\|Add0~3\|datad " "Node \"inst57\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762826614578 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1762826614578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|state_chooser~1  from: dataf  to: combout " "Cell: inst14\|state_chooser~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826614581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout " "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826614581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826614581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826614581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826614581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762826614581 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1762826614584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762826614637 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762826614638 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762826614659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762826614718 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762826614718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.928 " "Worst-case setup slack is -15.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.928           -1324.149 VGA_SYNC:inst2\|vert_sync_out  " "  -15.928           -1324.149 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.282            -261.296 game_fsm:inst5\|state.Normal  " "  -14.282            -261.296 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.382            -165.822 VGA_SYNC:inst2\|pixel_row\[0\]  " "  -13.382            -165.822 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.525            -311.106 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -8.525            -311.106 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.854            -565.426 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.854            -565.426 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.275             -56.341 pipes:inst8\|pipe_x_pos\[10\]  " "   -6.275             -56.341 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.817 " "Worst-case hold slack is -6.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.817            -580.573 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.817            -580.573 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367              -5.541 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -1.367              -5.541 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -6.329 VGA_SYNC:inst2\|vert_sync_out  " "   -1.208              -6.329 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 game_fsm:inst5\|state.Normal  " "    0.332               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.340               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    0.634               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.097 " "Worst-case recovery slack is -8.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.097            -152.964 VGA_SYNC:inst2\|vert_sync_out  " "   -8.097            -152.964 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.826            -125.028 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -7.826            -125.028 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.075             -54.463 pipes:inst8\|pipe_x_pos\[10\]  " "   -6.075             -54.463 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.559               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.559               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.125 " "Worst-case removal slack is 1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.125               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.487               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    4.487               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.837               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    5.837               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.339               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    6.339               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -155.542 VGA_SYNC:inst2\|vert_sync_out  " "   -2.174            -155.542 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -7.034 pipes:inst8\|pipe_x_pos\[10\]  " "   -0.404              -7.034 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.324 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.394             -19.324 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 game_fsm:inst5\|state.Normal  " "    0.033               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 VGA_SYNC:inst2\|pixel_row\[0\]  " "    0.077               0.000 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 clk  " "    9.900               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.778               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.778               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826614739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826614739 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762826614769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762826614806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762826616163 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|state_chooser~1  from: dataf  to: combout " "Cell: inst14\|state_chooser~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826616286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout " "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826616286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826616286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826616286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826616286 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762826616286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762826616341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762826616359 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762826616359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.334 " "Worst-case setup slack is -16.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.334           -1318.378 VGA_SYNC:inst2\|vert_sync_out  " "  -16.334           -1318.378 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.622            -263.891 game_fsm:inst5\|state.Normal  " "  -14.622            -263.891 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.147            -163.726 VGA_SYNC:inst2\|pixel_row\[0\]  " "  -13.147            -163.726 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.486            -308.682 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -8.486            -308.682 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.533            -531.243 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.533            -531.243 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.203             -55.692 pipes:inst8\|pipe_x_pos\[10\]  " "   -6.203             -55.692 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826616361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.843 " "Worst-case hold slack is -6.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.843            -594.839 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.843            -594.839 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -5.431 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -1.314              -5.431 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -5.107 VGA_SYNC:inst2\|vert_sync_out  " "   -1.100              -5.107 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 game_fsm:inst5\|state.Normal  " "    0.265               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.367               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    0.608               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826616373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.047 " "Worst-case recovery slack is -8.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.047            -152.467 VGA_SYNC:inst2\|vert_sync_out  " "   -8.047            -152.467 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.809            -124.722 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -7.809            -124.722 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.101             -54.560 pipes:inst8\|pipe_x_pos\[10\]  " "   -6.101             -54.560 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.709               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.709               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826616377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.060               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.577               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    4.577               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    5.953               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.486               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    6.486               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826616381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -154.022 VGA_SYNC:inst2\|vert_sync_out  " "   -2.174            -154.022 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.124 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.394             -19.124 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.882 pipes:inst8\|pipe_x_pos\[10\]  " "   -0.394              -6.882 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 game_fsm:inst5\|state.Normal  " "    0.092               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 VGA_SYNC:inst2\|pixel_row\[0\]  " "    0.139               0.000 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 clk  " "    9.926               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.759               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.759               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826616383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826616383 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762826616403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762826616566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762826617752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|state_chooser~1  from: dataf  to: combout " "Cell: inst14\|state_chooser~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826617870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout " "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826617870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826617870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826617870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826617870 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762826617870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762826617922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762826617931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762826617931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.121 " "Worst-case setup slack is -8.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.121            -712.591 VGA_SYNC:inst2\|vert_sync_out  " "   -8.121            -712.591 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.790             -91.338 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -7.790             -91.338 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.339            -136.134 game_fsm:inst5\|state.Normal  " "   -7.339            -136.134 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.441            -358.299 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.441            -358.299 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.676            -168.741 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -4.676            -168.741 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154             -28.360 pipes:inst8\|pipe_x_pos\[10\]  " "   -3.154             -28.360 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826617933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.744 " "Worst-case hold slack is -3.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.744            -317.437 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.744            -317.437 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -3.999 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -1.052              -3.999 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -5.900 VGA_SYNC:inst2\|vert_sync_out  " "   -0.803              -5.900 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 game_fsm:inst5\|state.Normal  " "    0.148               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.205               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    0.327               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826617944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.268 " "Worst-case recovery slack is -4.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.268             -79.759 VGA_SYNC:inst2\|vert_sync_out  " "   -4.268             -79.759 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.254             -67.938 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -4.254             -67.938 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099             -27.350 pipes:inst8\|pipe_x_pos\[10\]  " "   -3.099             -27.350 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.733               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.733               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826617948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.645               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.453               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    2.453               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    3.124               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.735               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    3.735               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826617951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -79.472 VGA_SYNC:inst2\|vert_sync_out  " "   -2.174             -79.472 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -1.527 pipes:inst8\|pipe_x_pos\[10\]  " "   -0.189              -1.527 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 VGA_SYNC:inst2\|pixel_row\[0\]  " "    0.037               0.000 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 game_fsm:inst5\|state.Normal  " "    0.093               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.132               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk  " "    9.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826617954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826617954 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762826617974 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|state_chooser~1  from: dataf  to: combout " "Cell: inst14\|state_chooser~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826618161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout " "Cell: inst14\|u_char_address\[1\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826618161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826618161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826618161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762826618161 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762826618161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762826618213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762826618221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762826618221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.811 " "Worst-case setup slack is -7.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.811            -671.140 VGA_SYNC:inst2\|vert_sync_out  " "   -7.811            -671.140 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.193             -85.238 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -7.193             -85.238 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.791            -128.567 game_fsm:inst5\|state.Normal  " "   -6.791            -128.567 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484            -162.572 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -4.484            -162.572 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.206            -273.424 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.206            -273.424 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081             -27.696 pipes:inst8\|pipe_x_pos\[10\]  " "   -3.081             -27.696 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826618224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.705 " "Worst-case hold slack is -3.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705            -329.063 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.705            -329.063 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905              -3.445 VGA_SYNC:inst2\|pixel_row\[0\]  " "   -0.905              -3.445 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -5.431 VGA_SYNC:inst2\|vert_sync_out  " "   -0.735              -5.431 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 game_fsm:inst5\|state.Normal  " "    0.131               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.190               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    0.289               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826618234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.122 " "Worst-case recovery slack is -4.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.122             -65.848 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -4.122             -65.848 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.083             -76.643 VGA_SYNC:inst2\|vert_sync_out  " "   -4.083             -76.643 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.034             -26.909 pipes:inst8\|pipe_x_pos\[10\]  " "   -3.034             -26.909 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.011               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   38.011               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826618239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.583 " "Worst-case removal slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.583               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.456               0.000 pipes:inst8\|pipe_x_pos\[10\]  " "    2.456               0.000 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    3.098               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    3.683               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826618243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -76.236 VGA_SYNC:inst2\|vert_sync_out  " "   -2.174             -76.236 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.913 pipes:inst8\|pipe_x_pos\[10\]  " "   -0.113              -0.913 pipes:inst8\|pipe_x_pos\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.123               0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 VGA_SYNC:inst2\|pixel_row\[0\]  " "    0.135               0.000 VGA_SYNC:inst2\|pixel_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 game_fsm:inst5\|state.Normal  " "    0.183               0.000 game_fsm:inst5\|state.Normal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk  " "    9.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762826618246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762826618246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762826619474 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762826619475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5355 " "Peak virtual memory: 5355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762826619540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 15:03:39 2025 " "Processing ended: Tue Nov 11 15:03:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762826619540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762826619540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762826619540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762826619540 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 195 s " "Quartus Prime Full Compilation was successful. 0 errors, 195 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762826620273 ""}
