#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 25 17:25:42 2016
# Process ID: 11028
# Current directory: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5652 C:\Users\Albert\Desktop\logic  design\LAB7 NEW\lab7 vivado\LAB7 vivado.xpr
# Log file: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/vivado.log
# Journal file: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Dropbox/LAB7 vivado' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/SSDR.v', nor could it be found using path 'D:/Dropbox/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/SSDR.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/don't touch/ssDisplayer.v', nor could it be found using path 'D:/Dropbox/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/don't touch/ssDisplayer.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/don't touch/LAB7.v', nor could it be found using path 'D:/Dropbox/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/don't touch/LAB7.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/lib.v', nor could it be found using path 'D:/Dropbox/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/lib.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/PortDefine_basys3.xdc', nor could it be found using path 'D:/Dropbox/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/PortDefine_basys3.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 766.492 ; gain = 111.785
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 prob}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob
file mkdir C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob
file mkdir C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob
file mkdir C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob
file mkdir C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob
add_files -fileset constrs_1 -norecurse {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 prob/PortDefine_basys3.xdc}}
file mkdir C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 25 17:28:03 2016] Launched synth_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/synth_1/runme.log
[Fri Nov 25 17:28:03 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
remove_files -fileset constrs_1 {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/PortDefine_basys3.xdc}}
remove_files {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/don't touch/LAB7.v}}
remove_files {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/don't touch/ssDisplayer.v}}
remove_files {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/LAB7/SSDR.v}}
remove_files {{C:/Users/Albert/Desktop/logic  design/LAB7 NEW/共享/FlipLD/課前準備/LAB文件/LAB7/LAB7 link/LAB7 prob/lib.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 25 17:31:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/synth_1/runme.log
[Fri Nov 25 17:31:10 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
[0x7FFB550E70E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

[0x7FFB550E70E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)

disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2849BA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2849BA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2849BA
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov 25 17:38:34 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 25 17:39:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/synth_1/runme.log
[Fri Nov 25 17:39:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2849BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2849BA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov 25 17:57:46 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 25 17:59:57 2016] Launched synth_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/synth_1/runme.log
[Fri Nov 25 17:59:57 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov 25 18:05:44 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 25 18:07:57 2016] Launched synth_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/synth_1/runme.log
[Fri Nov 25 18:07:57 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/.Xil/Vivado-11028-UX303L/dcp/LAB7_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1583.184 ; gain = 453.266
Finished Parsing XDC File [C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/.Xil/Vivado-11028-UX303L/dcp/LAB7_early.xdc]
Parsing XDC File [C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/.Xil/Vivado-11028-UX303L/dcp/LAB7.xdc]
Finished Parsing XDC File [C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/.Xil/Vivado-11028-UX303L/dcp/LAB7.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1583.207 ; gain = 0.023
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1583.207 ; gain = 0.023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1706.484 ; gain = 767.492
ERROR: [Common 17-165] Too many positional options when parsing 'vivado.runs/impl_1/LAB7_power_routed.rpx', please type 'open_report -help' for usage info.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 25 18:10:52 2016] Launched impl_1...
Run output will be captured here: C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Albert/Desktop/logic  design/LAB7 NEW/lab7 vivado/LAB7 vivado.runs/impl_1/LAB7.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2849BA
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 19:53:45 2016...
