INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Logic-Circuits-Project/fsm-only-approach/fsm-only-approach.srcs/sources_1/new/last_chance.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'last_chance'
