
EDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009abc  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08009ca0  08009ca0  00019ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d8c  08009d8c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08009d8c  08009d8c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009d8c  08009d8c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009d8c  08009d8c  00019d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d94  08009d94  00019d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009d98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000074  08009e0c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  08009e0c  0002035c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b93a  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003062  00000000  00000000  0003b9d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  0003ea40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c8  00000000  00000000  0003fdf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eeba  00000000  00000000  000410b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014850  00000000  00000000  0005ff72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afbb6  00000000  00000000  000747c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00124378  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005798  00000000  00000000  001243cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000074 	.word	0x20000074
 8000200:	00000000 	.word	0x00000000
 8000204:	08009c88 	.word	0x08009c88

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000078 	.word	0x20000078
 8000220:	08009c88 	.word	0x08009c88

08000224 <__aeabi_fmul>:
 8000224:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000228:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800022c:	bf1e      	ittt	ne
 800022e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000232:	ea92 0f0c 	teqne	r2, ip
 8000236:	ea93 0f0c 	teqne	r3, ip
 800023a:	d06f      	beq.n	800031c <__aeabi_fmul+0xf8>
 800023c:	441a      	add	r2, r3
 800023e:	ea80 0c01 	eor.w	ip, r0, r1
 8000242:	0240      	lsls	r0, r0, #9
 8000244:	bf18      	it	ne
 8000246:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800024a:	d01e      	beq.n	800028a <__aeabi_fmul+0x66>
 800024c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000250:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000254:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000258:	fba0 3101 	umull	r3, r1, r0, r1
 800025c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000260:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000264:	bf3e      	ittt	cc
 8000266:	0049      	lslcc	r1, r1, #1
 8000268:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800026c:	005b      	lslcc	r3, r3, #1
 800026e:	ea40 0001 	orr.w	r0, r0, r1
 8000272:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000276:	2afd      	cmp	r2, #253	; 0xfd
 8000278:	d81d      	bhi.n	80002b6 <__aeabi_fmul+0x92>
 800027a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800027e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000282:	bf08      	it	eq
 8000284:	f020 0001 	biceq.w	r0, r0, #1
 8000288:	4770      	bx	lr
 800028a:	f090 0f00 	teq	r0, #0
 800028e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000292:	bf08      	it	eq
 8000294:	0249      	lsleq	r1, r1, #9
 8000296:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800029a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800029e:	3a7f      	subs	r2, #127	; 0x7f
 80002a0:	bfc2      	ittt	gt
 80002a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002aa:	4770      	bxgt	lr
 80002ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b0:	f04f 0300 	mov.w	r3, #0
 80002b4:	3a01      	subs	r2, #1
 80002b6:	dc5d      	bgt.n	8000374 <__aeabi_fmul+0x150>
 80002b8:	f112 0f19 	cmn.w	r2, #25
 80002bc:	bfdc      	itt	le
 80002be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002c2:	4770      	bxle	lr
 80002c4:	f1c2 0200 	rsb	r2, r2, #0
 80002c8:	0041      	lsls	r1, r0, #1
 80002ca:	fa21 f102 	lsr.w	r1, r1, r2
 80002ce:	f1c2 0220 	rsb	r2, r2, #32
 80002d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80002d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80002da:	f140 0000 	adc.w	r0, r0, #0
 80002de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002e2:	bf08      	it	eq
 80002e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002e8:	4770      	bx	lr
 80002ea:	f092 0f00 	teq	r2, #0
 80002ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80002f2:	bf02      	ittt	eq
 80002f4:	0040      	lsleq	r0, r0, #1
 80002f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80002fa:	3a01      	subeq	r2, #1
 80002fc:	d0f9      	beq.n	80002f2 <__aeabi_fmul+0xce>
 80002fe:	ea40 000c 	orr.w	r0, r0, ip
 8000302:	f093 0f00 	teq	r3, #0
 8000306:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800030a:	bf02      	ittt	eq
 800030c:	0049      	lsleq	r1, r1, #1
 800030e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000312:	3b01      	subeq	r3, #1
 8000314:	d0f9      	beq.n	800030a <__aeabi_fmul+0xe6>
 8000316:	ea41 010c 	orr.w	r1, r1, ip
 800031a:	e78f      	b.n	800023c <__aeabi_fmul+0x18>
 800031c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000320:	ea92 0f0c 	teq	r2, ip
 8000324:	bf18      	it	ne
 8000326:	ea93 0f0c 	teqne	r3, ip
 800032a:	d00a      	beq.n	8000342 <__aeabi_fmul+0x11e>
 800032c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000330:	bf18      	it	ne
 8000332:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000336:	d1d8      	bne.n	80002ea <__aeabi_fmul+0xc6>
 8000338:	ea80 0001 	eor.w	r0, r0, r1
 800033c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000340:	4770      	bx	lr
 8000342:	f090 0f00 	teq	r0, #0
 8000346:	bf17      	itett	ne
 8000348:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800034c:	4608      	moveq	r0, r1
 800034e:	f091 0f00 	teqne	r1, #0
 8000352:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000356:	d014      	beq.n	8000382 <__aeabi_fmul+0x15e>
 8000358:	ea92 0f0c 	teq	r2, ip
 800035c:	d101      	bne.n	8000362 <__aeabi_fmul+0x13e>
 800035e:	0242      	lsls	r2, r0, #9
 8000360:	d10f      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000362:	ea93 0f0c 	teq	r3, ip
 8000366:	d103      	bne.n	8000370 <__aeabi_fmul+0x14c>
 8000368:	024b      	lsls	r3, r1, #9
 800036a:	bf18      	it	ne
 800036c:	4608      	movne	r0, r1
 800036e:	d108      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000370:	ea80 0001 	eor.w	r0, r0, r1
 8000374:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000378:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800037c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000380:	4770      	bx	lr
 8000382:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000386:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800038a:	4770      	bx	lr

0800038c <__aeabi_frsub>:
 800038c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000390:	e002      	b.n	8000398 <__addsf3>
 8000392:	bf00      	nop

08000394 <__aeabi_fsub>:
 8000394:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000398 <__addsf3>:
 8000398:	0042      	lsls	r2, r0, #1
 800039a:	bf1f      	itttt	ne
 800039c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a0:	ea92 0f03 	teqne	r2, r3
 80003a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ac:	d06a      	beq.n	8000484 <__addsf3+0xec>
 80003ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003b6:	bfc1      	itttt	gt
 80003b8:	18d2      	addgt	r2, r2, r3
 80003ba:	4041      	eorgt	r1, r0
 80003bc:	4048      	eorgt	r0, r1
 80003be:	4041      	eorgt	r1, r0
 80003c0:	bfb8      	it	lt
 80003c2:	425b      	neglt	r3, r3
 80003c4:	2b19      	cmp	r3, #25
 80003c6:	bf88      	it	hi
 80003c8:	4770      	bxhi	lr
 80003ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80003ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80003d6:	bf18      	it	ne
 80003d8:	4240      	negne	r0, r0
 80003da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80003e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80003e6:	bf18      	it	ne
 80003e8:	4249      	negne	r1, r1
 80003ea:	ea92 0f03 	teq	r2, r3
 80003ee:	d03f      	beq.n	8000470 <__addsf3+0xd8>
 80003f0:	f1a2 0201 	sub.w	r2, r2, #1
 80003f4:	fa41 fc03 	asr.w	ip, r1, r3
 80003f8:	eb10 000c 	adds.w	r0, r0, ip
 80003fc:	f1c3 0320 	rsb	r3, r3, #32
 8000400:	fa01 f103 	lsl.w	r1, r1, r3
 8000404:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000408:	d502      	bpl.n	8000410 <__addsf3+0x78>
 800040a:	4249      	negs	r1, r1
 800040c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000410:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000414:	d313      	bcc.n	800043e <__addsf3+0xa6>
 8000416:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800041a:	d306      	bcc.n	800042a <__addsf3+0x92>
 800041c:	0840      	lsrs	r0, r0, #1
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	f102 0201 	add.w	r2, r2, #1
 8000426:	2afe      	cmp	r2, #254	; 0xfe
 8000428:	d251      	bcs.n	80004ce <__addsf3+0x136>
 800042a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800042e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000432:	bf08      	it	eq
 8000434:	f020 0001 	biceq.w	r0, r0, #1
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	4770      	bx	lr
 800043e:	0049      	lsls	r1, r1, #1
 8000440:	eb40 0000 	adc.w	r0, r0, r0
 8000444:	3a01      	subs	r2, #1
 8000446:	bf28      	it	cs
 8000448:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800044c:	d2ed      	bcs.n	800042a <__addsf3+0x92>
 800044e:	fab0 fc80 	clz	ip, r0
 8000452:	f1ac 0c08 	sub.w	ip, ip, #8
 8000456:	ebb2 020c 	subs.w	r2, r2, ip
 800045a:	fa00 f00c 	lsl.w	r0, r0, ip
 800045e:	bfaa      	itet	ge
 8000460:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000464:	4252      	neglt	r2, r2
 8000466:	4318      	orrge	r0, r3
 8000468:	bfbc      	itt	lt
 800046a:	40d0      	lsrlt	r0, r2
 800046c:	4318      	orrlt	r0, r3
 800046e:	4770      	bx	lr
 8000470:	f092 0f00 	teq	r2, #0
 8000474:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000478:	bf06      	itte	eq
 800047a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800047e:	3201      	addeq	r2, #1
 8000480:	3b01      	subne	r3, #1
 8000482:	e7b5      	b.n	80003f0 <__addsf3+0x58>
 8000484:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000488:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800048c:	bf18      	it	ne
 800048e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000492:	d021      	beq.n	80004d8 <__addsf3+0x140>
 8000494:	ea92 0f03 	teq	r2, r3
 8000498:	d004      	beq.n	80004a4 <__addsf3+0x10c>
 800049a:	f092 0f00 	teq	r2, #0
 800049e:	bf08      	it	eq
 80004a0:	4608      	moveq	r0, r1
 80004a2:	4770      	bx	lr
 80004a4:	ea90 0f01 	teq	r0, r1
 80004a8:	bf1c      	itt	ne
 80004aa:	2000      	movne	r0, #0
 80004ac:	4770      	bxne	lr
 80004ae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80004b2:	d104      	bne.n	80004be <__addsf3+0x126>
 80004b4:	0040      	lsls	r0, r0, #1
 80004b6:	bf28      	it	cs
 80004b8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	4770      	bx	lr
 80004be:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80004c2:	bf3c      	itt	cc
 80004c4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bxcc	lr
 80004ca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80004ce:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80004d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d6:	4770      	bx	lr
 80004d8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004dc:	bf16      	itet	ne
 80004de:	4608      	movne	r0, r1
 80004e0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e4:	4601      	movne	r1, r0
 80004e6:	0242      	lsls	r2, r0, #9
 80004e8:	bf06      	itte	eq
 80004ea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004ee:	ea90 0f01 	teqeq	r0, r1
 80004f2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80004f6:	4770      	bx	lr

080004f8 <__aeabi_ui2f>:
 80004f8:	f04f 0300 	mov.w	r3, #0
 80004fc:	e004      	b.n	8000508 <__aeabi_i2f+0x8>
 80004fe:	bf00      	nop

08000500 <__aeabi_i2f>:
 8000500:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	ea5f 0c00 	movs.w	ip, r0
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000514:	4601      	mov	r1, r0
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	e01c      	b.n	8000556 <__aeabi_l2f+0x2a>

0800051c <__aeabi_ul2f>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	f04f 0300 	mov.w	r3, #0
 8000528:	e00a      	b.n	8000540 <__aeabi_l2f+0x14>
 800052a:	bf00      	nop

0800052c <__aeabi_l2f>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000538:	d502      	bpl.n	8000540 <__aeabi_l2f+0x14>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	ea5f 0c01 	movs.w	ip, r1
 8000544:	bf02      	ittt	eq
 8000546:	4684      	moveq	ip, r0
 8000548:	4601      	moveq	r1, r0
 800054a:	2000      	moveq	r0, #0
 800054c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000550:	bf08      	it	eq
 8000552:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000556:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800055a:	fabc f28c 	clz	r2, ip
 800055e:	3a08      	subs	r2, #8
 8000560:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000564:	db10      	blt.n	8000588 <__aeabi_l2f+0x5c>
 8000566:	fa01 fc02 	lsl.w	ip, r1, r2
 800056a:	4463      	add	r3, ip
 800056c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000570:	f1c2 0220 	rsb	r2, r2, #32
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	fa20 f202 	lsr.w	r2, r0, r2
 800057c:	eb43 0002 	adc.w	r0, r3, r2
 8000580:	bf08      	it	eq
 8000582:	f020 0001 	biceq.w	r0, r0, #1
 8000586:	4770      	bx	lr
 8000588:	f102 0220 	add.w	r2, r2, #32
 800058c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000590:	f1c2 0220 	rsb	r2, r2, #32
 8000594:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000598:	fa21 f202 	lsr.w	r2, r1, r2
 800059c:	eb43 0002 	adc.w	r0, r3, r2
 80005a0:	bf08      	it	eq
 80005a2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_f2uiz>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	d20e      	bcs.n	80005ca <__aeabi_f2uiz+0x22>
 80005ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80005b0:	d30b      	bcc.n	80005ca <__aeabi_f2uiz+0x22>
 80005b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80005b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80005ba:	d409      	bmi.n	80005d0 <__aeabi_f2uiz+0x28>
 80005bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80005c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005c4:	fa23 f002 	lsr.w	r0, r3, r2
 80005c8:	4770      	bx	lr
 80005ca:	f04f 0000 	mov.w	r0, #0
 80005ce:	4770      	bx	lr
 80005d0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80005d4:	d101      	bne.n	80005da <__aeabi_f2uiz+0x32>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	d102      	bne.n	80005e0 <__aeabi_f2uiz+0x38>
 80005da:	f04f 30ff 	mov.w	r0, #4294967295
 80005de:	4770      	bx	lr
 80005e0:	f04f 0000 	mov.w	r0, #0
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <_ZN9Publisher9subscribeEP10Subscriber>:

struct Publisher
{
    Static_vector<Subscriber*, 12> subscriber;

    void subscribe  (Subscriber* p) { subscriber.push_back(p); }
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	6839      	ldr	r1, [r7, #0]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 ff8d 	bl	8003516 <_ZN13Static_vectorIP10SubscriberLh12EE9push_backES1_>
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <_ZN9Publisher11unsubscribeEP10Subscriber>:
    void unsubscribe(Subscriber* p) { subscriber.remove(p);  }
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	6839      	ldr	r1, [r7, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f002 ff9b 	bl	800354e <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_>
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <_ZN9Publisher6notifyEv>:
    void notify() {
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4618      	mov	r0, r3
 8000630:	f002 ffcc 	bl	80035cc <_ZNK13Static_vectorIP10SubscriberLh12EE4cendEv>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	4293      	cmp	r3, r2
 800063c:	bf34      	ite	cc
 800063e:	2301      	movcc	r3, #1
 8000640:	2300      	movcs	r3, #0
 8000642:	b2db      	uxtb	r3, r3
 8000644:	2b00      	cmp	r3, #0
 8000646:	d01e      	beq.n	8000686 <_ZN9Publisher6notifyEv+0x66>
    	  if(subscriber[i] != 0) {
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7bfa      	ldrb	r2, [r7, #15]
 800064c:	4611      	mov	r1, r2
 800064e:	4618      	mov	r0, r3
 8000650:	f002 ffc8 	bl	80035e4 <_ZNK13Static_vectorIP10SubscriberLh12EEixEj>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	bf14      	ite	ne
 800065a:	2301      	movne	r3, #1
 800065c:	2300      	moveq	r3, #0
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d00b      	beq.n	800067c <_ZN9Publisher6notifyEv+0x5c>
    		  subscriber[i]->notify();
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	7bfa      	ldrb	r2, [r7, #15]
 8000668:	4611      	mov	r1, r2
 800066a:	4618      	mov	r0, r3
 800066c:	f002 ffba 	bl	80035e4 <_ZNK13Static_vectorIP10SubscriberLh12EEixEj>
 8000670:	4603      	mov	r3, r0
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	6812      	ldr	r2, [r2, #0]
 8000676:	4618      	mov	r0, r3
 8000678:	4790      	blx	r2
 800067a:	e000      	b.n	800067e <_ZN9Publisher6notifyEv+0x5e>
    	  } else
    		  continue;
 800067c:	bf00      	nop
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 800067e:	7bfb      	ldrb	r3, [r7, #15]
 8000680:	3301      	adds	r3, #1
 8000682:	73fb      	strb	r3, [r7, #15]
 8000684:	e7d2      	b.n	800062c <_ZN9Publisher6notifyEv+0xc>
      }
    }
 8000686:	bf00      	nop
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <_ZN9PublisherC1Ev>:
struct Publisher
 800068e:	b580      	push	{r7, lr}
 8000690:	b082      	sub	sp, #8
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4618      	mov	r0, r3
 800069a:	f002 ffb1 	bl	8003600 <_ZN13Static_vectorIP10SubscriberLh12EEC1Ev>
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <_ZN11TickUpdater7SubtickC1Ev>:
    void subscribe_subtick (Subscriber& v);
    void interrupt();


private:
    struct Subtick : Publisher {} subtick {};
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ffeb 	bl	800068e <_ZN9PublisherC1Ev>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4618      	mov	r0, r3
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <_ZN11TickUpdaterC1Ev>:
    TickUpdater() { systemtick.initInterrupt<1000>(); }
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ffdd 	bl	800068e <_ZN9PublisherC1Ev>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3334      	adds	r3, #52	; 0x34
 80006d8:	2234      	movs	r2, #52	; 0x34
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f009 fa87 	bl	8009bf0 <memset>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	3334      	adds	r3, #52	; 0x34
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ffde 	bl	80006a8 <_ZN11TickUpdater7SubtickC1Ev>
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2200      	movs	r2, #0
 80006f0:	669a      	str	r2, [r3, #104]	; 0x68
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2201      	movs	r2, #1
 80006f6:	66da      	str	r2, [r3, #108]	; 0x6c
 80006f8:	4803      	ldr	r0, [pc, #12]	; (8000708 <_ZN11TickUpdaterC1Ev+0x44>)
 80006fa:	f002 ff8b 	bl	8003614 <_ZN10SystemTick13initInterruptILt1000EEEvv>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4618      	mov	r0, r3
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000090 	.word	0x20000090

0800070c <HAL_IncTick>:
} tickUpdater{};



void HAL_IncTick()
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
    tickUpdater.interrupt();
 8000710:	4802      	ldr	r0, [pc, #8]	; (800071c <HAL_IncTick+0x10>)
 8000712:	f000 f88a 	bl	800082a <_ZN11TickUpdater9interruptEv>
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000094 	.word	0x20000094

08000720 <_ZN14TickSubscriber9subscribeEv>:

class TickSubscriber : Subscriber
{
protected:
   bool subscribed;
   void subscribe()
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
   {
     if (not subscribed) {
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	791b      	ldrb	r3, [r3, #4]
 800072c:	f083 0301 	eor.w	r3, r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d007      	beq.n	8000746 <_ZN14TickSubscriber9subscribeEv+0x26>
       subscribed = true;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2201      	movs	r2, #1
 800073a:	711a      	strb	r2, [r3, #4]
       tickUpdater.subscribe (this);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4619      	mov	r1, r3
 8000740:	4803      	ldr	r0, [pc, #12]	; (8000750 <_ZN14TickSubscriber9subscribeEv+0x30>)
 8000742:	f7ff ff51 	bl	80005e8 <_ZN9Publisher9subscribeEP10Subscriber>
     }
   }
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000094 	.word	0x20000094

08000754 <_ZN14TickSubscriber11unsubscribeEv>:
   void unsubscribe()
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
   {
     if (subscribed) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	791b      	ldrb	r3, [r3, #4]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d007      	beq.n	8000774 <_ZN14TickSubscriber11unsubscribeEv+0x20>
       subscribed = false;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2200      	movs	r2, #0
 8000768:	711a      	strb	r2, [r3, #4]
       tickUpdater.unsubscribe (this);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4619      	mov	r1, r3
 800076e:	4803      	ldr	r0, [pc, #12]	; (800077c <_ZN14TickSubscriber11unsubscribeEv+0x28>)
 8000770:	f7ff ff48 	bl	8000604 <_ZN9Publisher11unsubscribeEP10Subscriber>
     }
   }
 8000774:	bf00      	nop
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000094 	.word	0x20000094

08000780 <_ZN10SubscriberC1Ev>:
struct Subscriber  {
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	4a04      	ldr	r2, [pc, #16]	; (800079c <_ZN10SubscriberC1Ev+0x1c>)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4618      	mov	r0, r3
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	08009d5c 	.word	0x08009d5c

080007a0 <_ZN14TickSubscriberC1Ev>:
class TickSubscriber : Subscriber
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ffe8 	bl	8000780 <_ZN10SubscriberC1Ev>
 80007b0:	4a03      	ldr	r2, [pc, #12]	; (80007c0 <_ZN14TickSubscriberC1Ev+0x20>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4618      	mov	r0, r3
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	08009d50 	.word	0x08009d50

080007c4 <_ZN5TimerC1Ev>:

class Timer : TickSubscriber
{
  volatile uint32_t time_passed;
public:
  Timer(){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ffe6 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 80007d4:	4a06      	ldr	r2, [pc, #24]	; (80007f0 <_ZN5TimerC1Ev+0x2c>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	601a      	str	r2, [r3, #0]
    time_passed = 0;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
    subscribed = false;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2200      	movs	r2, #0
 80007e4:	711a      	strb	r2, [r3, #4]
  };
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4618      	mov	r0, r3
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	08009d44 	.word	0x08009d44

080007f4 <_ZN5Timer6notifyEv>:
  uint32_t timePassed(); /// возвращает сколько натикал
  uint32_t timeLeft();   /// возвращает сколько осталось
  template<class function>
  void     event (function); /// выполняет function, когда дотикал и перезапускает таймер

  void notify() {
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    time_passed++;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	609a      	str	r2, [r3, #8]
  }
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>:
}

void TickUpdater::interrupt()
{
//    subtick.notify();
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
        notify();
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff feff 	bl	8000620 <_ZN9Publisher6notifyEv>
    });
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <_ZN11TickUpdater9interruptEv>:
{
 800082a:	b580      	push	{r7, lr}
 800082c:	b082      	sub	sp, #8
 800082e:	af00      	add	r7, sp, #0
 8000830:	6078      	str	r0, [r7, #4]
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	4619      	mov	r1, r3
 8000840:	f002 fefe 	bl	8003640 <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <_ZN5Timer5startEm>:


void Timer::start(uint32_t ms){
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	6039      	str	r1, [r7, #0]
   time_passed = 0;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
   time_set = ms;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	683a      	ldr	r2, [r7, #0]
 8000860:	60da      	str	r2, [r3, #12]
   subscribe();
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff5b 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
}
 800086a:	bf00      	nop
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <_ZN5Timer5eventEv>:

bool Timer::event()
{
 8000872:	b480      	push	{r7}
 8000874:	b083      	sub	sp, #12
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
  if (time_passed >= time_set) {
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	689a      	ldr	r2, [r3, #8]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	429a      	cmp	r2, r3
 8000884:	bf2c      	ite	cs
 8000886:	2301      	movcs	r3, #1
 8000888:	2300      	movcc	r3, #0
 800088a:	b2db      	uxtb	r3, r3
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <_ZN5Timer5eventEv+0x28>
      time_passed = 0;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
      return (true);
 8000896:	2301      	movs	r3, #1
 8000898:	e000      	b.n	800089c <_ZN5Timer5eventEv+0x2a>
  } else {
    return (false);
 800089a:	2300      	movs	r3, #0
  }
}
 800089c:	4618      	mov	r0, r3
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr

080008a6 <_ZN5Timer4stopEv>:
        time_passed = 0;
        functor();
    }
}

void Timer::stop() {
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b082      	sub	sp, #8
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
   time_passed = 0;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
   unsubscribe();
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff ff4c 	bl	8000754 <_ZN14TickSubscriber11unsubscribeEv>
}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <_ZN5Timer4doneEv>:

bool     Timer::done()       { return time_passed >= time_set; }
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689a      	ldr	r2, [r3, #8]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	68db      	ldr	r3, [r3, #12]
 80008d4:	429a      	cmp	r2, r3
 80008d6:	bf2c      	ite	cs
 80008d8:	2301      	movcs	r3, #1
 80008da:	2300      	movcc	r3, #0
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4618      	mov	r0, r3
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <_ZN5Timer7isCountEv>:
void     Timer::pause()      { unsubscribe(); }
void     Timer::start()      { subscribe();  }
bool     Timer::isCount()    { return subscribed; }
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	791b      	ldrb	r3, [r3, #4]
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr

080008fe <_ZN3PinC1EP12GPIO_TypeDeft>:
	GPIO_TypeDef* port;
	uint16_t n;

public:

	Pin (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 80008fe:	b480      	push	{r7}
 8000900:	b085      	sub	sp, #20
 8000902:	af00      	add	r7, sp, #0
 8000904:	60f8      	str	r0, [r7, #12]
 8000906:	60b9      	str	r1, [r7, #8]
 8000908:	4613      	mov	r3, r2
 800090a:	80fb      	strh	r3, [r7, #6]
	    port = GPIOx;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	601a      	str	r2, [r3, #0]
	    n = GPIO_Pin;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	88fa      	ldrh	r2, [r7, #6]
 8000916:	809a      	strh	r2, [r3, #4]
	  }
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	4618      	mov	r0, r3
 800091c:	3714      	adds	r7, #20
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr

08000924 <_ZN3Pin3setEv>:

	  Pin(){}

	  void set()   {HAL_GPIO_WritePin(port, n, GPIO_PIN_SET);}
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6818      	ldr	r0, [r3, #0]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	889b      	ldrh	r3, [r3, #4]
 8000934:	2201      	movs	r2, #1
 8000936:	4619      	mov	r1, r3
 8000938:	f006 fc4b 	bl	80071d2 <HAL_GPIO_WritePin>
 800093c:	bf00      	nop
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <_ZN3Pin5clearEv>:
	  void clear() {HAL_GPIO_WritePin (port, n, GPIO_PIN_RESET);}
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6818      	ldr	r0, [r3, #0]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	889b      	ldrh	r3, [r3, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	4619      	mov	r1, r3
 8000958:	f006 fc3b 	bl	80071d2 <HAL_GPIO_WritePin>
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <_ZN3Pin6is_setEv>:
	  bool is_set(){return HAL_GPIO_ReadPin(port, n);}
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	889b      	ldrh	r3, [r3, #4]
 8000974:	4619      	mov	r1, r3
 8000976:	4610      	mov	r0, r2
 8000978:	f006 fc14 	bl	80071a4 <HAL_GPIO_ReadPin>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	bf14      	ite	ne
 8000982:	2301      	movne	r3, #1
 8000984:	2300      	moveq	r3, #0
 8000986:	b2db      	uxtb	r3, r3
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <_ZN3PinaSEb>:

	  void toggle() {
		  HAL_GPIO_TogglePin(port, n);
	  }

	  bool operator=(bool v)
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	70fb      	strb	r3, [r7, #3]
	  {
	      v ? set() : clear();
 800099c:	78fb      	ldrb	r3, [r7, #3]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d003      	beq.n	80009aa <_ZN3PinaSEb+0x1a>
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ffbe 	bl	8000924 <_ZN3Pin3setEv>
 80009a8:	e002      	b.n	80009b0 <_ZN3PinaSEb+0x20>
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff ffca 	bl	8000944 <_ZN3Pin5clearEv>
	      return v;
 80009b0:	78fb      	ldrb	r3, [r7, #3]
	  }
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <_ZN3PincvbEv>:
	  {
	     if (v)
	        toggle();
	  }

	  operator bool() {return is_set();}
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b082      	sub	sp, #8
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ffce 	bl	8000964 <_ZN3Pin6is_setEv>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4618      	mov	r0, r3
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <_ZN9Interrupt9subscribeEP12Interrupting>:
{
    Interrupting* pointer;

public:

    void subscribe(Interrupting* ps)
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
 80009da:	6039      	str	r1, [r7, #0]
    {
      pointer = ps;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	683a      	ldr	r2, [r7, #0]
 80009e0:	601a      	str	r2, [r3, #0]
    }
 80009e2:	bf00      	nop
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <_ZN9Interrupt9interruptEv>:

    void clear_subscribe() { pointer = 0; }

    void interrupt()
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
    {
      pointer->interrupt();
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4610      	mov	r0, r2
 8000a02:	4798      	blx	r3
    }
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <_ZN4ADC_13adc_interruptEv>:
	int16_t arr[4]{0};

	uint16_t max_current{16};
	uint8_t over_current{0};

	void adc_interrupt() {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
		HAL_ADC_Stop_DMA (&hadc1);
 8000a14:	4803      	ldr	r0, [pc, #12]	; (8000a24 <_ZN4ADC_13adc_interruptEv+0x18>)
 8000a16:	f004 f895 	bl	8004b44 <HAL_ADC_Stop_DMA>
	}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000104 	.word	0x20000104

08000a28 <_ZN4ADC_22adc_injected_interruptEv>:

	void adc_injected_interrupt() {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStop_IT (&hadc2);
 8000a30:	484f      	ldr	r0, [pc, #316]	; (8000b70 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000a32:	f004 fc2d 	bl	8005290 <HAL_ADCEx_InjectedStop_IT>

		if(not work) {
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000a3c:	f083 0301 	eor.w	r3, r3, #1
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d043      	beq.n	8000ace <_ZN4ADC_22adc_injected_interruptEv+0xa6>
			arr_current_offset[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000a46:	2100      	movs	r1, #0
 8000a48:	4849      	ldr	r0, [pc, #292]	; (8000b70 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000a4a:	f004 fc6b 	bl	8005324 <HAL_ADCEx_InjectedGetValue>
 8000a4e:	4602      	mov	r2, r0
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000a56:	b211      	sxth	r1, r2
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	3310      	adds	r3, #16
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	4413      	add	r3, r2
 8000a60:	460a      	mov	r2, r1
 8000a62:	809a      	strh	r2, [r3, #4]
			offset_I = 0;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2b03      	cmp	r3, #3
 8000a74:	dc15      	bgt.n	8000aa2 <_ZN4ADC_22adc_injected_interruptEv+0x7a>
				offset_I += arr_current_offset[i];
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	3310      	adds	r3, #16
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	440b      	add	r3, r1
 8000a88:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	4413      	add	r3, r2
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	b21a      	sxth	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	e7e6      	b.n	8000a70 <_ZN4ADC_22adc_injected_interruptEv+0x48>
			}
			offset_I /= (4);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	da00      	bge.n	8000aae <_ZN4ADC_22adc_injected_interruptEv+0x86>
 8000aac:	3303      	adds	r3, #3
 8000aae:	109b      	asrs	r3, r3, #2
 8000ab0:	b21a      	sxth	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			over_current = 0;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2200      	movs	r2, #0
 8000abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			new_current_value = 0;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ = 0;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000acc:	e039      	b.n	8000b42 <_ZN4ADC_22adc_injected_interruptEv+0x11a>

		} else if (work) {
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d034      	beq.n	8000b42 <_ZN4ADC_22adc_injected_interruptEv+0x11a>

			arr_current[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4825      	ldr	r0, [pc, #148]	; (8000b70 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000adc:	f004 fc22 	bl	8005324 <HAL_ADCEx_InjectedGetValue>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ae8:	b211      	sxth	r1, r2
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	330c      	adds	r3, #12
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	4413      	add	r3, r2
 8000af2:	460a      	mov	r2, r1
 8000af4:	809a      	strh	r2, [r3, #4]

			new_current_value = abs(arr_current[j] - offset_I);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	330c      	adds	r3, #12
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	4413      	add	r3, r2
 8000b04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b08:	461a      	mov	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	bfb8      	it	lt
 8000b16:	425b      	neglt	r3, r3
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ += (new_current_value - current_value_) * 10 / 40;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8000b28:	4619      	mov	r1, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000b2e:	1acb      	subs	r3, r1, r3
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	da00      	bge.n	8000b36 <_ZN4ADC_22adc_injected_interruptEv+0x10e>
 8000b34:	3303      	adds	r3, #3
 8000b36:	109b      	asrs	r3, r3, #2
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	4413      	add	r3, r2
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	859a      	strh	r2, [r3, #44]	; 0x2c
		}

		if (j < 3) j++;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d808      	bhi.n	8000b5e <_ZN4ADC_22adc_injected_interruptEv+0x136>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b52:	3301      	adds	r3, #1
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		else j = 0;
	}
 8000b5c:	e003      	b.n	8000b66 <_ZN4ADC_22adc_injected_interruptEv+0x13e>
		else j = 0;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000134 	.word	0x20000134

08000b74 <_ZN12InterruptingC1Ev>:
struct Interrupting
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	4a04      	ldr	r2, [pc, #16]	; (8000b90 <_ZN12InterruptingC1Ev+0x1c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bc80      	pop	{r7}
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	08009d38 	.word	0x08009d38

08000b94 <_ZN4ADC_13ADC_interruptC1ERS_>:

	using Parent = ADC_;

	struct ADC_interrupt : Interrupting {
		Parent &parent;
		ADC_interrupt(Parent &parent) :
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ffe7 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000ba6:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <_ZN4ADC_13ADC_interruptC1ERS_+0x38>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
			parent.adc_callback.subscribe(this);
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	689b      	ldr	r3, [r3, #8]
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	4611      	mov	r1, r2
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff09 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	08009d2c 	.word	0x08009d2c

08000bd0 <_ZN4ADC_13ADC_interrupt9interruptEv>:
		void interrupt() override {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
			parent.adc_interrupt();
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff15 	bl	8000a0c <_ZN4ADC_13adc_interruptEv>
		}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <_ZN4ADC_17ADC_INJ_interruptC1ERS_>:
	} adc_ { *this };

	struct ADC_INJ_interrupt : Interrupting {
		Parent &parent;
		ADC_INJ_interrupt(Parent &parent) :
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ffbb 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000bfe:	4a09      	ldr	r2, [pc, #36]	; (8000c24 <_ZN4ADC_17ADC_INJ_interruptC1ERS_+0x38>)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	683a      	ldr	r2, [r7, #0]
 8000c08:	605a      	str	r2, [r3, #4]
			parent.adc_injected_callback.subscribe(this);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fedd 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	08009d20 	.word	0x08009d20

08000c28 <_ZN4ADC_17ADC_INJ_interrupt9interruptEv>:
		void interrupt() override {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
			parent.adc_injected_interrupt();
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fef7 	bl	8000a28 <_ZN4ADC_22adc_injected_interruptEv>
		}
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <_ZN4ADC_C1ER9InterruptS1_ht>:
	} adc_injected_ { *this };

public:

	ADC_(Interrupt& adc_callback, Interrupt& adc_injected_callback, uint8_t qty_channel, uint16_t time_refresh)
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
 8000c50:	70fb      	strb	r3, [r7, #3]
    : adc_callback {adc_callback}
    , adc_injected_callback {adc_injected_callback}
    , qty_channel  {qty_channel}
    , time_refresh {time_refresh}
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fda3 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 8000c5a:	4a33      	ldr	r2, [pc, #204]	; (8000d28 <_ZN4ADC_C1ER9InterruptS1_ht+0xe4>)
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	609a      	str	r2, [r3, #8]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	741a      	strb	r2, [r3, #16]
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	8b3a      	ldrh	r2, [r7, #24]
 8000c76:	825a      	strh	r2, [r3, #18]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	829a      	strh	r2, [r3, #20]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	3316      	adds	r3, #22
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	809a      	strh	r2, [r3, #4]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	331c      	adds	r3, #28
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3324      	adds	r3, #36	; 0x24
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	85da      	strh	r2, [r3, #46]	; 0x2e
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	3336      	adds	r3, #54	; 0x36
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	2210      	movs	r2, #16
 8000cde:	87da      	strh	r2, [r3, #62]	; 0x3e
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	3344      	adds	r3, #68	; 0x44
 8000cec:	68f9      	ldr	r1, [r7, #12]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ff50 	bl	8000b94 <_ZN4ADC_13ADC_interruptC1ERS_>
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	334c      	adds	r3, #76	; 0x4c
 8000cf8:	68f9      	ldr	r1, [r7, #12]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff ff76 	bl	8000bec <_ZN4ADC_17ADC_INJ_interruptC1ERS_>
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	2200      	movs	r2, #0
 8000d04:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	{
		subscribed = false;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	711a      	strb	r2, [r3, #4]
		if (time_refresh > 0)
 8000d0e:	8b3b      	ldrh	r3, [r7, #24]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <_ZN4ADC_C1ER9InterruptS1_ht+0xd8>
		  subscribe();
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fd02 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
	}
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	08009d14 	.word	0x08009d14

08000d2c <_ZN4ADC_14measure_offsetEv>:

	int16_t offset_I{0};

	void measure_offset() {
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
		work = false;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2200      	movs	r2, #0
 8000d38:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr

08000d46 <_ZN4ADC_13measure_valueEv>:

	void measure_value() {
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
		work = true;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2201      	movs	r2, #1
 8000d52:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr

08000d60 <_ZN4ADC_ixEh>:

	uint16_t operator[](uint8_t i) {
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
		return buffer[i];
 8000d6c:	78fb      	ldrb	r3, [r7, #3]
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	3308      	adds	r3, #8
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	4413      	add	r3, r2
 8000d76:	88db      	ldrh	r3, [r3, #6]
	}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bc80      	pop	{r7}
 8000d80:	4770      	bx	lr

08000d82 <_ZN4ADC_13current_valueEv>:

	uint16_t current_value() {
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
		if (work)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d002      	beq.n	8000d9a <_ZN4ADC_13current_valueEv+0x18>
		return current_value_;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000d98:	e000      	b.n	8000d9c <_ZN4ADC_13current_valueEv+0x1a>
		else return 0;
 8000d9a:	2300      	movs	r3, #0
	}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
	...

08000da8 <_ZN4ADC_6notifyEv>:
	bool is_error(){return error;}
	void reset_error(){error = false;}
	bool is_over_s(){return over_cur;}
	void reset_over_s(){over_cur = false;}

	void notify(){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
		if (time++ >= time_refresh) {
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	8a9b      	ldrh	r3, [r3, #20]
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	b291      	uxth	r1, r2
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	8291      	strh	r1, [r2, #20]
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	8a52      	ldrh	r2, [r2, #18]
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	bf2c      	ite	cs
 8000dc4:	2301      	movcs	r3, #1
 8000dc6:	2300      	movcc	r3, #0
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d00b      	beq.n	8000de6 <_ZN4ADC_6notifyEv+0x3e>
		   time = 0;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	829a      	strh	r2, [r3, #20]
		   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, qty_channel);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f103 0116 	add.w	r1, r3, #22
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	7c1b      	ldrb	r3, [r3, #16]
 8000dde:	461a      	mov	r2, r3
 8000de0:	480d      	ldr	r0, [pc, #52]	; (8000e18 <_ZN4ADC_6notifyEv+0x70>)
 8000de2:	f003 fdd1 	bl	8004988 <HAL_ADC_Start_DMA>
		}
		if( not time % 10 and not work)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	8a9b      	ldrh	r3, [r3, #20]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	bf0c      	ite	eq
 8000dee:	2301      	moveq	r3, #1
 8000df0:	2300      	movne	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d00a      	beq.n	8000e0e <_ZN4ADC_6notifyEv+0x66>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000dfe:	f083 0301 	eor.w	r3, r3, #1
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <_ZN4ADC_6notifyEv+0x66>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000e08:	4804      	ldr	r0, [pc, #16]	; (8000e1c <_ZN4ADC_6notifyEv+0x74>)
 8000e0a:	f004 f9b3 	bl	8005174 <HAL_ADCEx_InjectedStart_IT>
	}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000104 	.word	0x20000104
 8000e1c:	20000134 	.word	0x20000134

08000e20 <HAL_ADC_ConvCpltCallback>:
};

Interrupt adc_callback;
Interrupt adc_injected_callback;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef * hadc){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x20>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d102      	bne.n	8000e38 <HAL_ADC_ConvCpltCallback+0x18>
	{
		adc_callback.interrupt();
 8000e32:	4804      	ldr	r0, [pc, #16]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x24>)
 8000e34:	f7ff fdda 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40012400 	.word	0x40012400
 8000e44:	20000330 	.word	0x20000330

08000e48 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <HAL_ADCEx_InjectedConvCpltCallback+0x20>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d102      	bne.n	8000e60 <HAL_ADCEx_InjectedConvCpltCallback+0x18>
	{
		adc_injected_callback.interrupt();
 8000e5a:	4804      	ldr	r0, [pc, #16]	; (8000e6c <HAL_ADCEx_InjectedConvCpltCallback+0x24>)
 8000e5c:	f7ff fdc6 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40012800 	.word	0x40012800
 8000e6c:	20000334 	.word	0x20000334

08000e70 <HAL_UART_TxCpltCallback>:

Interrupt interrupt_dma;
Interrupt interrupt_uart;


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <HAL_UART_TxCpltCallback+0x20>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d102      	bne.n	8000e88 <HAL_UART_TxCpltCallback+0x18>
		interrupt_dma.interrupt();
 8000e82:	4804      	ldr	r0, [pc, #16]	; (8000e94 <HAL_UART_TxCpltCallback+0x24>)
 8000e84:	f7ff fdb2 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40004800 	.word	0x40004800
 8000e94:	20000338 	.word	0x20000338

08000e98 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <HAL_UARTEx_RxEventCallback+0x24>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d102      	bne.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x1c>
		interrupt_uart.interrupt();
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <HAL_UARTEx_RxEventCallback+0x28>)
 8000eb0:	f7ff fd9c 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40004800 	.word	0x40004800
 8000ec0:	2000033c 	.word	0x2000033c

08000ec4 <_ZN9Convertor14TIM3_interruptC1ERS_>:

	using Parent = Convertor;

	struct TIM3_interrupt: Interrupting {
		Parent &parent;
		TIM3_interrupt(Parent &parent) :
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe4f 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000ed6:	4a09      	ldr	r2, [pc, #36]	; (8000efc <_ZN9Convertor14TIM3_interruptC1ERS_+0x38>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
			parent.period_callback.subscribe(this);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fd71 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	08009d08 	.word	0x08009d08

08000f00 <_ZN9Convertor14TIM3_interrupt9interruptEv>:
		void interrupt() override {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
			parent.period_interrupt();
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f85d 	bl	8000fcc <_ZN9Convertor16period_interruptEv>
		}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <_ZN9Convertor24adc_comparator_interruptC1ERS_>:
	} tim3_interrupt { *this };

	struct adc_comparator_interrupt: Interrupting {
		Parent &parent;
		adc_comparator_interrupt(Parent &parent) :
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fe23 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000f2e:	4a09      	ldr	r2, [pc, #36]	; (8000f54 <_ZN9Convertor24adc_comparator_interruptC1ERS_+0x38>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	683a      	ldr	r2, [r7, #0]
 8000f38:	605a      	str	r2, [r3, #4]
			parent.adc_comparator_callback.subscribe(this);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fd45 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	08009cfc 	.word	0x08009cfc

08000f58 <_ZN9Convertor24adc_comparator_interrupt9interruptEv>:
		void interrupt() override {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
			parent.comparator_interrupt();
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 f83f 	bl	8000fe8 <_ZN9Convertor20comparator_interruptEv>
		}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <_ZN9Convertor17Holla_1_interruptC1ERS_>:
	} adc_comparator_ { *this };

	struct Holla_1_interrupt: Interrupting {
		Parent &parent;
		Holla_1_interrupt(Parent &parent) :
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fdf7 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000f86:	4a09      	ldr	r2, [pc, #36]	; (8000fac <_ZN9Convertor17Holla_1_interruptC1ERS_+0x38>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	605a      	str	r2, [r3, #4]
			parent.ext_holla_1_callback.subscribe(this);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	4611      	mov	r1, r2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fd19 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	08009cf0 	.word	0x08009cf0

08000fb0 <_ZN9Convertor17Holla_1_interrupt9interruptEv>:
		void interrupt() override {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
			parent.holla_1_callback();
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f000 f81d 	bl	8000ffc <_ZN9Convertor16holla_1_callbackEv>
		}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <_ZN9Convertor16period_interruptEv>:
	} holla_1_interrupt_ { *this };

	void period_interrupt(){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <_ZN9Convertor16period_interruptEv+0x18>)
 8000fd6:	f004 f8cd 	bl	8005174 <HAL_ADCEx_InjectedStart_IT>
	}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000134 	.word	0x20000134

08000fe8 <_ZN9Convertor20comparator_interruptEv>:

	void comparator_interrupt() {
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]

	}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr
	...

08000ffc <_ZN9Convertor16holla_1_callbackEv>:

	void holla_1_callback(){
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

		holla_1 = HAL_GPIO_ReadPin(GPIOC, holla_1_Pin);
 8001004:	2120      	movs	r1, #32
 8001006:	48a2      	ldr	r0, [pc, #648]	; (8001290 <_ZN9Convertor16holla_1_callbackEv+0x294>)
 8001008:	f006 f8cc 	bl	80071a4 <HAL_GPIO_ReadPin>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf14      	ite	ne
 8001012:	2301      	movne	r3, #1
 8001014:	2300      	moveq	r3, #0
 8001016:	b2da      	uxtb	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		holla_2 = HAL_GPIO_ReadPin(GPIOB, holla_2_Pin);
 800101e:	2101      	movs	r1, #1
 8001020:	489c      	ldr	r0, [pc, #624]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 8001022:	f006 f8bf 	bl	80071a4 <HAL_GPIO_ReadPin>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	bf14      	ite	ne
 800102c:	2301      	movne	r3, #1
 800102e:	2300      	moveq	r3, #0
 8001030:	b2da      	uxtb	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
		holla_3 = HAL_GPIO_ReadPin(GPIOB, holla_3_Pin);
 8001038:	2102      	movs	r1, #2
 800103a:	4896      	ldr	r0, [pc, #600]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 800103c:	f006 f8b2 	bl	80071a4 <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	bf14      	ite	ne
 8001046:	2301      	movne	r3, #1
 8001048:	2300      	moveq	r3, #0
 800104a:	b2da      	uxtb	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
 8001052:	2120      	movs	r1, #32
 8001054:	488e      	ldr	r0, [pc, #568]	; (8001290 <_ZN9Convertor16holla_1_callbackEv+0x294>)
 8001056:	f006 f8a5 	bl	80071a4 <HAL_GPIO_ReadPin>
 800105a:	4603      	mov	r3, r0
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	b25c      	sxtb	r4, r3
 8001060:	2101      	movs	r1, #1
 8001062:	488c      	ldr	r0, [pc, #560]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 8001064:	f006 f89e 	bl	80071a4 <HAL_GPIO_ReadPin>
 8001068:	4603      	mov	r3, r0
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	b25b      	sxtb	r3, r3
 800106e:	4323      	orrs	r3, r4
 8001070:	b25c      	sxtb	r4, r3
 8001072:	2102      	movs	r1, #2
 8001074:	4887      	ldr	r0, [pc, #540]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 8001076:	f006 f895 	bl	80071a4 <HAL_GPIO_ReadPin>
 800107a:	4603      	mov	r3, r0
 800107c:	b25b      	sxtb	r3, r3
 800107e:	4323      	orrs	r3, r4
 8001080:	b25b      	sxtb	r3, r3
 8001082:	b2da      	uxtb	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

		switch (hallpos) {
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001090:	3b01      	subs	r3, #1
 8001092:	2b05      	cmp	r3, #5
 8001094:	f200 81a3 	bhi.w	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
 8001098:	a201      	add	r2, pc, #4	; (adr r2, 80010a0 <_ZN9Convertor16holla_1_callbackEv+0xa4>)
 800109a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800109e:	bf00      	nop
 80010a0:	08001245 	.word	0x08001245
 80010a4:	0800113d 	.word	0x0800113d
 80010a8:	080011c1 	.word	0x080011c1
 80010ac:	0800135b 	.word	0x0800135b
 80010b0:	080012d7 	.word	0x080012d7
 80010b4:	080010b9 	.word	0x080010b9
		case 6:
			if (not reverse) {
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80010be:	f083 0301 	eor.w	r3, r3, #1
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d01c      	beq.n	8001102 <_ZN9Convertor16holla_1_callbackEv+0x106>
				TIM1->CCR1 = 0;
 80010c8:	4b73      	ldr	r3, [pc, #460]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80010d2:	4b71      	ldr	r3, [pc, #452]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80010d4:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 80010d6:	4b70      	ldr	r3, [pc, #448]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fc54 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fc4e 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f8:	2101      	movs	r1, #1
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fc48 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
				TIM1->CCR1 = 0;
				TIM1->CCR2 = 0;
				TIM1->CCR3 = duty_cycle;
			}
			break;
 8001100:	e16d      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				phase_a_low = false;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fc41 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001112:	2101      	movs	r1, #1
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fc3b 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fc35 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001126:	4b5c      	ldr	r3, [pc, #368]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001128:	2200      	movs	r2, #0
 800112a:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800112c:	4b5a      	ldr	r3, [pc, #360]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800112e:	2200      	movs	r2, #0
 8001130:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8001136:	4b58      	ldr	r3, [pc, #352]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001138:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 800113a:	e150      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 2:
			if (not reverse) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001142:	f083 0301 	eor.w	r3, r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d01c      	beq.n	8001186 <_ZN9Convertor16holla_1_callbackEv+0x18a>
				phase_a_low = true;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001150:	2101      	movs	r1, #1
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fc1c 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fc16 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fc10 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001170:	4b49      	ldr	r3, [pc, #292]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001172:	2200      	movs	r2, #0
 8001174:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800117a:	4b47      	ldr	r3, [pc, #284]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800117c:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 800117e:	4b46      	ldr	r3, [pc, #280]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001180:	2200      	movs	r2, #0
 8001182:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR3 = 0;
				phase_a_low = false;
				phase_b_low = true;
				phase_c_low = false;
			}
			break;
 8001184:	e12b      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				TIM1->CCR1 = duty_cycle;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800118a:	4b43      	ldr	r3, [pc, #268]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800118c:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800118e:	4b42      	ldr	r3, [pc, #264]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001190:	2200      	movs	r2, #0
 8001192:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8001194:	4b40      	ldr	r3, [pc, #256]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001196:	2200      	movs	r2, #0
 8001198:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fbf5 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011aa:	2101      	movs	r1, #1
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fbef 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b6:	2100      	movs	r1, #0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fbe9 	bl	8000990 <_ZN3PinaSEb>
			break;
 80011be:	e10e      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 3:
			if (not reverse) {
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80011c6:	f083 0301 	eor.w	r3, r3, #1
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d01c      	beq.n	800120a <_ZN9Convertor16holla_1_callbackEv+0x20e>
				phase_a_low = true;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d4:	2101      	movs	r1, #1
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fbda 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fbd4 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fbce 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR2 = 0;
 80011f4:	4b28      	ldr	r3, [pc, #160]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80011fe:	4b26      	ldr	r3, [pc, #152]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001200:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR1 = 0;
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001204:	2200      	movs	r2, #0
 8001206:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR3 = 0;
				phase_a_low = false;
				phase_b_low = false;
				phase_c_low = true;
			}
			break;
 8001208:	e0e9      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				TIM1->CCR1 = duty_cycle;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800120e:	4b22      	ldr	r3, [pc, #136]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001210:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001214:	2200      	movs	r2, #0
 8001216:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800121a:	2200      	movs	r2, #0
 800121c:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff fbb3 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff fbad 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff fba7 	bl	8000990 <_ZN3PinaSEb>
			break;
 8001242:	e0cc      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 1:
			if (not reverse) {
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800124a:	f083 0301 	eor.w	r3, r3, #1
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	d023      	beq.n	800129c <_ZN9Convertor16holla_1_callbackEv+0x2a0>
				phase_a_low = false;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fb98 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001264:	2101      	movs	r1, #1
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fb92 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fb8c 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800127a:	2200      	movs	r2, #0
 800127c:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001280:	2200      	movs	r2, #0
 8001282:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800128a:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR3 = 0;
				phase_a_low = false;
				phase_b_low = false;
				phase_c_low = true;
			}
			break;
 800128c:	e0a7      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
 800128e:	bf00      	nop
 8001290:	40011000 	.word	0x40011000
 8001294:	40010c00 	.word	0x40010c00
 8001298:	40012c00 	.word	0x40012c00
				TIM1->CCR1 = 0;
 800129c:	4b7b      	ldr	r3, [pc, #492]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 800129e:	2200      	movs	r2, #0
 80012a0:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80012a6:	4b79      	ldr	r3, [pc, #484]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012a8:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 80012aa:	4b78      	ldr	r3, [pc, #480]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fb6a 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fb64 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012cc:	2101      	movs	r1, #1
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fb5e 	bl	8000990 <_ZN3PinaSEb>
			break;
 80012d4:	e083      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 5:
			if (not reverse) {
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80012dc:	f083 0301 	eor.w	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d01c      	beq.n	8001320 <_ZN9Convertor16holla_1_callbackEv+0x324>
				TIM1->CCR1 = duty_cycle;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80012ea:	4b68      	ldr	r3, [pc, #416]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012ec:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 80012ee:	4b67      	ldr	r3, [pc, #412]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 80012f4:	4b65      	ldr	r3, [pc, #404]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fb45 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800130a:	2101      	movs	r1, #1
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fb3f 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fb39 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
				TIM1->CCR1 = 0;
				TIM1->CCR2 = duty_cycle;
				TIM1->CCR3 = 0;
			}
			break;
 800131e:	e05e      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				phase_a_low = true;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001324:	2101      	movs	r1, #1
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fb32 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fb2c 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fb26 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001344:	4b51      	ldr	r3, [pc, #324]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001346:	2200      	movs	r2, #0
 8001348:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800134e:	4b4f      	ldr	r3, [pc, #316]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001350:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8001352:	4b4e      	ldr	r3, [pc, #312]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001354:	2200      	movs	r2, #0
 8001356:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8001358:	e041      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 4:
			if (not reverse) {
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001360:	f083 0301 	eor.w	r3, r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d01c      	beq.n	80013a4 <_ZN9Convertor16holla_1_callbackEv+0x3a8>
				phase_a_low = false;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fb0d 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800137a:	2100      	movs	r1, #0
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fb07 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001386:	2101      	movs	r1, #1
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fb01 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = duty_cycle;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8001392:	4b3e      	ldr	r3, [pc, #248]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 8001396:	4b3d      	ldr	r3, [pc, #244]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001398:	2200      	movs	r2, #0
 800139a:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 800139c:	4b3b      	ldr	r3, [pc, #236]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 800139e:	2200      	movs	r2, #0
 80013a0:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_c_low = false;
				TIM1->CCR1 = 0;
				TIM1->CCR2 = 0;
				TIM1->CCR3 = duty_cycle;
			}
			break;
 80013a2:	e01b      	b.n	80013dc <_ZN9Convertor16holla_1_callbackEv+0x3e0>
				phase_a_low = true;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a8:	2101      	movs	r1, #1
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff faf0 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff faea 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fae4 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 80013c8:	4b30      	ldr	r3, [pc, #192]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 80013ce:	4b2f      	ldr	r3, [pc, #188]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80013d8:	4b2c      	ldr	r3, [pc, #176]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80013da:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 80013dc:	bf00      	nop
//			step--;
//		else
//			step++;


		if (pin == 1 or pin == 2) {
 80013de:	4b2c      	ldr	r3, [pc, #176]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d003      	beq.n	80013ee <_ZN9Convertor16holla_1_callbackEv+0x3f2>
 80013e6:	4b2a      	ldr	r3, [pc, #168]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d149      	bne.n	8001482 <_ZN9Convertor16holla_1_callbackEv+0x486>
			if (pin == 1 or pin == 2) {
 80013ee:	4b28      	ldr	r3, [pc, #160]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d003      	beq.n	80013fe <_ZN9Convertor16holla_1_callbackEv+0x402>
 80013f6:	4b26      	ldr	r3, [pc, #152]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d141      	bne.n	8001482 <_ZN9Convertor16holla_1_callbackEv+0x486>
				if (holla_1 != last_1) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800140a:	429a      	cmp	r2, r3
 800140c:	d012      	beq.n	8001434 <_ZN9Convertor16holla_1_callbackEv+0x438>
					if (holla_1 == holla_2)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800141a:	429a      	cmp	r2, r3
 800141c:	d105      	bne.n	800142a <_ZN9Convertor16holla_1_callbackEv+0x42e>
						step++;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001422:	1c5a      	adds	r2, r3, #1
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	635a      	str	r2, [r3, #52]	; 0x34
 8001428:	e004      	b.n	8001434 <_ZN9Convertor16holla_1_callbackEv+0x438>
					else
						step--;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800142e:	1e5a      	subs	r2, r3, #1
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	635a      	str	r2, [r3, #52]	; 0x34
				}

				if (holla_2 != last_2) {
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001440:	429a      	cmp	r2, r3
 8001442:	d012      	beq.n	800146a <_ZN9Convertor16holla_1_callbackEv+0x46e>
					if (holla_1 != holla_2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001450:	429a      	cmp	r2, r3
 8001452:	d005      	beq.n	8001460 <_ZN9Convertor16holla_1_callbackEv+0x464>
						step++;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	635a      	str	r2, [r3, #52]	; 0x34
 800145e:	e004      	b.n	800146a <_ZN9Convertor16holla_1_callbackEv+0x46e>
					else
						step--;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001464:	1e5a      	subs	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	635a      	str	r2, [r3, #52]	; 0x34
				}

				last_1 = holla_1;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				last_2 = holla_2;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
//		}
//
//		if(not enable or not HAL_GPIO_ReadPin(GPIOB, holla_3_Pin)){
//			time_3 = 0;
//		}
	}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	bf00      	nop
 800148c:	40012c00 	.word	0x40012c00
 8001490:	20000340 	.word	0x20000340

08001494 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_>:

public:

	Convertor(ADC_& adc, Interrupt& period_callback, Interrupt& adc_comparator_callback
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
 80014a0:	603b      	str	r3, [r7, #0]
			, Pin& phase_a_low, Pin& phase_b_low, Pin& phase_c_low)
	: adc{adc}, period_callback{period_callback}, adc_comparator_callback{adc_comparator_callback}
	, ext_holla_1_callback{ext_holla_1_callback}
	, led_red{led_red}
	, en_holla{en_holla}, error_holla{error_holla}
	, phase_a_low{phase_a_low}, phase_b_low{phase_b_low}, phase_c_low{phase_c_low}
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f97b 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 80014aa:	4a4a      	ldr	r2, [pc, #296]	; (80015d4 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x140>)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	611a      	str	r2, [r3, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a3a      	ldr	r2, [r7, #32]
 80014c6:	615a      	str	r2, [r3, #20]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014cc:	619a      	str	r2, [r3, #24]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014d2:	61da      	str	r2, [r3, #28]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014d8:	621a      	str	r2, [r3, #32]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014de:	625a      	str	r2, [r3, #36]	; 0x24
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014e4:	629a      	str	r2, [r3, #40]	; 0x28
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80014ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2201      	movs	r2, #1
 80014f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2200      	movs	r2, #0
 80014f8:	635a      	str	r2, [r3, #52]	; 0x34
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	871a      	strh	r2, [r3, #56]	; 0x38
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2200      	movs	r2, #0
 8001504:	875a      	strh	r2, [r3, #58]	; 0x3a
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2200      	movs	r2, #0
 8001532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	3344      	adds	r3, #68	; 0x44
 8001542:	68f9      	ldr	r1, [r7, #12]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fcbd 	bl	8000ec4 <_ZN9Convertor14TIM3_interruptC1ERS_>
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	334c      	adds	r3, #76	; 0x4c
 800154e:	68f9      	ldr	r1, [r7, #12]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fce3 	bl	8000f1c <_ZN9Convertor24adc_comparator_interruptC1ERS_>
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	3354      	adds	r3, #84	; 0x54
 800155a:	68f9      	ldr	r1, [r7, #12]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd09 	bl	8000f74 <_ZN9Convertor17Holla_1_interruptC1ERS_>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2200      	movs	r2, #0
 8001566:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2200      	movs	r2, #0
 8001576:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2200      	movs	r2, #0
 800157e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	{
		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
 8001582:	2120      	movs	r1, #32
 8001584:	4814      	ldr	r0, [pc, #80]	; (80015d8 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x144>)
 8001586:	f005 fe0d 	bl	80071a4 <HAL_GPIO_ReadPin>
 800158a:	4603      	mov	r3, r0
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	b25c      	sxtb	r4, r3
 8001590:	2101      	movs	r1, #1
 8001592:	4812      	ldr	r0, [pc, #72]	; (80015dc <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x148>)
 8001594:	f005 fe06 	bl	80071a4 <HAL_GPIO_ReadPin>
 8001598:	4603      	mov	r3, r0
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	b25b      	sxtb	r3, r3
 800159e:	4323      	orrs	r3, r4
 80015a0:	b25c      	sxtb	r4, r3
 80015a2:	2102      	movs	r1, #2
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x148>)
 80015a6:	f005 fdfd 	bl	80071a4 <HAL_GPIO_ReadPin>
 80015aa:	4603      	mov	r3, r0
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	4323      	orrs	r3, r4
 80015b0:	b25b      	sxtb	r3, r3
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		en_holla = true;
 80015ba:	2101      	movs	r1, #1
 80015bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015be:	f7ff f9e7 	bl	8000990 <_ZN3PinaSEb>
//		stop();
		subscribed = false;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2200      	movs	r2, #0
 80015c6:	711a      	strb	r2, [r3, #4]
	}
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}
 80015d2:	bf00      	nop
 80015d4:	08009ce4 	.word	0x08009ce4
 80015d8:	40011000 	.word	0x40011000
 80015dc:	40010c00 	.word	0x40010c00

080015e0 <_ZN9Convertor7forwardEv>:
	uint16_t time{0};
	uint16_t speed{0};
	int16_t prev_step{0};
	int16_t prev_step_drive{0};

	void forward() {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
//		en_holla = true;
		pusk();
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 f8ff 	bl	80017ec <_ZN9Convertor4puskEv>
		holla_1_callback();
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fd04 	bl	8000ffc <_ZN9Convertor16holla_1_callbackEv>
		reverse = false;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_ZN9Convertor4backEv>:

	void forward_step(){

	}

	void back() {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
//		en_holla = true;
		pusk();
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f000 f8ed 	bl	80017ec <_ZN9Convertor4puskEv>
		holla_1_callback();
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff fcf2 	bl	8000ffc <_ZN9Convertor16holla_1_callbackEv>
		reverse = true;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <_ZN9Convertor5powerEt>:

	void back_step(){

	}

	void power(uint16_t percent) {
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
		duty_cycle = 7200/100 * percent - 1;
 8001634:	887b      	ldrh	r3, [r7, #2]
 8001636:	461a      	mov	r2, r3
 8001638:	00d2      	lsls	r2, r2, #3
 800163a:	4413      	add	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	b29b      	uxth	r3, r3
 8001640:	3b01      	subs	r3, #1
 8001642:	b29a      	uxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	875a      	strh	r2, [r3, #58]	; 0x3a
		if (duty_cycle > 7199) duty_cycle = 7199;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800164c:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8001650:	d303      	bcc.n	800165a <_ZN9Convertor5powerEt+0x32>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001658:	875a      	strh	r2, [r3, #58]	; 0x3a
	}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <_ZN9Convertor5stepsEv>:

	int16_t steps(){
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
		return step;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001670:	b21b      	sxth	r3, r3
	}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr

0800167c <_ZN9Convertor11reset_stepsEv>:

	void reset_steps(){
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
		step = 0;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	635a      	str	r2, [r3, #52]	; 0x34
	}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr

08001694 <_ZN9Convertor3fixEv>:

	void set_max_steps(int16_t s) {
		max_steps = s;
	}

	void fix(){
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
		phase_a_low = true;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	2101      	movs	r1, #1
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff f974 	bl	8000990 <_ZN3PinaSEb>
		phase_b_low = true;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ac:	2101      	movs	r1, #1
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff f96e 	bl	8000990 <_ZN3PinaSEb>
		phase_c_low = true;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b8:	2101      	movs	r1, #1
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff f968 	bl	8000990 <_ZN3PinaSEb>
	}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_ZN9Convertor11current_fixEv>:

	void current_fix(){
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
		if(TIM1->CCR1 > TIM1->CCR2 and TIM1->CCR1 > TIM1->CCR3) {
 80016d0:	4b2b      	ldr	r3, [pc, #172]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d4:	4b2a      	ldr	r3, [pc, #168]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d8:	429a      	cmp	r2, r3
 80016da:	d907      	bls.n	80016ec <_ZN9Convertor11current_fixEv+0x24>
 80016dc:	4b28      	ldr	r3, [pc, #160]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016e0:	4b27      	ldr	r3, [pc, #156]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d901      	bls.n	80016ec <_ZN9Convertor11current_fixEv+0x24>
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <_ZN9Convertor11current_fixEv+0x26>
 80016ec:	2300      	movs	r3, #0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00a      	beq.n	8001708 <_ZN9Convertor11current_fixEv+0x40>
			TIM1->CCR1 = 800;
 80016f2:	4b23      	ldr	r3, [pc, #140]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016f4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80016f8:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 80016fa:	4b21      	ldr	r3, [pc, #132]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001702:	2200      	movs	r2, #0
 8001704:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR1 = 0;
			TIM1->CCR2 = 0;
			TIM1->CCR3 = 800;
		}

	}
 8001706:	e036      	b.n	8001776 <_ZN9Convertor11current_fixEv+0xae>
		} else if(TIM1->CCR2 > TIM1->CCR1 and TIM1->CCR2 > TIM1->CCR3) {
 8001708:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800170a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800170c:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800170e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001710:	429a      	cmp	r2, r3
 8001712:	d907      	bls.n	8001724 <_ZN9Convertor11current_fixEv+0x5c>
 8001714:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001716:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001718:	4b19      	ldr	r3, [pc, #100]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800171a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800171c:	429a      	cmp	r2, r3
 800171e:	d901      	bls.n	8001724 <_ZN9Convertor11current_fixEv+0x5c>
 8001720:	2301      	movs	r3, #1
 8001722:	e000      	b.n	8001726 <_ZN9Convertor11current_fixEv+0x5e>
 8001724:	2300      	movs	r3, #0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d00a      	beq.n	8001740 <_ZN9Convertor11current_fixEv+0x78>
			TIM1->CCR1 = 0;
 800172a:	4b15      	ldr	r3, [pc, #84]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800172c:	2200      	movs	r2, #0
 800172e:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 800;
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001732:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001736:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800173a:	2200      	movs	r2, #0
 800173c:	63da      	str	r2, [r3, #60]	; 0x3c
	}
 800173e:	e01a      	b.n	8001776 <_ZN9Convertor11current_fixEv+0xae>
		} else if(TIM1->CCR3 > TIM1->CCR1 and TIM1->CCR3 > TIM1->CCR2) {
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001744:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001748:	429a      	cmp	r2, r3
 800174a:	d907      	bls.n	800175c <_ZN9Convertor11current_fixEv+0x94>
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800174e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001754:	429a      	cmp	r2, r3
 8001756:	d901      	bls.n	800175c <_ZN9Convertor11current_fixEv+0x94>
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <_ZN9Convertor11current_fixEv+0x96>
 800175c:	2300      	movs	r3, #0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d009      	beq.n	8001776 <_ZN9Convertor11current_fixEv+0xae>
			TIM1->CCR1 = 0;
 8001762:	4b07      	ldr	r3, [pc, #28]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001764:	2200      	movs	r2, #0
 8001766:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800176a:	2200      	movs	r2, #0
 800176c:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 800;
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001770:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001774:	63da      	str	r2, [r3, #60]	; 0x3c
	}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40012c00 	.word	0x40012c00

08001784 <_ZN9Convertor12current_stopEv>:

	void current_stop(){
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
		TIM1->CCR1 = 0;
 800178c:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <_ZN9Convertor12current_stopEv+0x60>)
 800178e:	2200      	movs	r2, #0
 8001790:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <_ZN9Convertor12current_stopEv+0x60>)
 8001794:	2200      	movs	r2, #0
 8001796:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <_ZN9Convertor12current_stopEv+0x60>)
 800179a:	2200      	movs	r2, #0
 800179c:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800179e:	2100      	movs	r1, #0
 80017a0:	4811      	ldr	r0, [pc, #68]	; (80017e8 <_ZN9Convertor12current_stopEv+0x64>)
 80017a2:	f006 fbf3 	bl	8007f8c <HAL_TIM_PWM_Stop>
		phase_a_low = false;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017aa:	2100      	movs	r1, #0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f8ef 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80017b2:	2104      	movs	r1, #4
 80017b4:	480c      	ldr	r0, [pc, #48]	; (80017e8 <_ZN9Convertor12current_stopEv+0x64>)
 80017b6:	f006 fbe9 	bl	8007f8c <HAL_TIM_PWM_Stop>
		phase_b_low = false;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017be:	2100      	movs	r1, #0
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff f8e5 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80017c6:	2108      	movs	r1, #8
 80017c8:	4807      	ldr	r0, [pc, #28]	; (80017e8 <_ZN9Convertor12current_stopEv+0x64>)
 80017ca:	f006 fbdf 	bl	8007f8c <HAL_TIM_PWM_Stop>
		phase_c_low = false;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff f8db 	bl	8000990 <_ZN3PinaSEb>
	}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40012c00 	.word	0x40012c00
 80017e8:	200001d0 	.word	0x200001d0

080017ec <_ZN9Convertor4puskEv>:
	bool check_holla(){
		return bool(error_holla);
	}


	void pusk() {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

		subscribe();
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe ff92 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>

		phase_a_low = false;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff f8c4 	bl	8000990 <_ZN3PinaSEb>
		phase_b_low = false;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180c:	2100      	movs	r1, #0
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff f8be 	bl	8000990 <_ZN3PinaSEb>
		phase_c_low = false;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001818:	2100      	movs	r1, #0
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff f8b8 	bl	8000990 <_ZN3PinaSEb>

		TIM1->CCR1 = 0;
 8001820:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <_ZN9Convertor4puskEv+0xa4>)
 8001822:	2200      	movs	r2, #0
 8001824:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <_ZN9Convertor4puskEv+0xa4>)
 8001828:	2200      	movs	r2, #0
 800182a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 800182c:	4b18      	ldr	r3, [pc, #96]	; (8001890 <_ZN9Convertor4puskEv+0xa4>)
 800182e:	2200      	movs	r2, #0
 8001830:	63da      	str	r2, [r3, #60]	; 0x3c

		TIM3->ARR = 99;
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <_ZN9Convertor4puskEv+0xa8>)
 8001834:	2263      	movs	r2, #99	; 0x63
 8001836:	62da      	str	r2, [r3, #44]	; 0x2c

		HAL_TIM_Base_Start_IT(&htim3);
 8001838:	4817      	ldr	r0, [pc, #92]	; (8001898 <_ZN9Convertor4puskEv+0xac>)
 800183a:	f006 f9c1 	bl	8007bc0 <HAL_TIM_Base_Start_IT>

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800183e:	2100      	movs	r1, #0
 8001840:	4816      	ldr	r0, [pc, #88]	; (800189c <_ZN9Convertor4puskEv+0xb0>)
 8001842:	f006 fae9 	bl	8007e18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001846:	2104      	movs	r1, #4
 8001848:	4814      	ldr	r0, [pc, #80]	; (800189c <_ZN9Convertor4puskEv+0xb0>)
 800184a:	f006 fae5 	bl	8007e18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800184e:	2108      	movs	r1, #8
 8001850:	4812      	ldr	r0, [pc, #72]	; (800189c <_ZN9Convertor4puskEv+0xb0>)
 8001852:	f006 fae1 	bl	8007e18 <HAL_TIM_PWM_Start>

		adc.measure_value();
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fa73 	bl	8000d46 <_ZN4ADC_13measure_valueEv>

//		timer.start(1000);

		enable = true;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		prev_step = step;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800186c:	b21a      	sxth	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
		speed = 10;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	220a      	movs	r2, #10
 8001878:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
		prev_step_drive = step;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001880:	b21a      	sxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

//		service.outData.error.current = false;

	}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40012c00 	.word	0x40012c00
 8001894:	40000400 	.word	0x40000400
 8001898:	20000218 	.word	0x20000218
 800189c:	200001d0 	.word	0x200001d0

080018a0 <_ZN9Convertor4stopEv>:

	void stop() {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

		if(subscribed)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	791b      	ldrb	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <_ZN9Convertor4stopEv+0x18>
			unsubscribe();
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe ff4e 	bl	8000754 <_ZN14TickSubscriber11unsubscribeEv>

		TIM1->CCR1 = 0;
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <_ZN9Convertor4stopEv+0x9c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80018be:	4b1f      	ldr	r3, [pc, #124]	; (800193c <_ZN9Convertor4stopEv+0x9c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80018c4:	4b1d      	ldr	r3, [pc, #116]	; (800193c <_ZN9Convertor4stopEv+0x9c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018ca:	2100      	movs	r1, #0
 80018cc:	481c      	ldr	r0, [pc, #112]	; (8001940 <_ZN9Convertor4stopEv+0xa0>)
 80018ce:	f006 fb5d 	bl	8007f8c <HAL_TIM_PWM_Stop>
		phase_a_low = false;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff f859 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80018de:	2104      	movs	r1, #4
 80018e0:	4817      	ldr	r0, [pc, #92]	; (8001940 <_ZN9Convertor4stopEv+0xa0>)
 80018e2:	f006 fb53 	bl	8007f8c <HAL_TIM_PWM_Stop>
		phase_b_low = false;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ea:	2100      	movs	r1, #0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff f84f 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80018f2:	2108      	movs	r1, #8
 80018f4:	4812      	ldr	r0, [pc, #72]	; (8001940 <_ZN9Convertor4stopEv+0xa0>)
 80018f6:	f006 fb49 	bl	8007f8c <HAL_TIM_PWM_Stop>
		phase_c_low = false;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff f845 	bl	8000990 <_ZN3PinaSEb>

		HAL_TIM_Base_Stop_IT(&htim3);
 8001906:	480f      	ldr	r0, [pc, #60]	; (8001944 <_ZN9Convertor4stopEv+0xa4>)
 8001908:	f006 f9ba 	bl	8007c80 <HAL_TIM_Base_Stop_IT>

//		en_holla = false;

		adc.measure_offset();
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fa0b 	bl	8000d2c <_ZN4ADC_14measure_offsetEv>

		enable = false;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

//		time_1 = 0;
//		time_2 = 0;
//		time_3 = 0;

		speed = 0;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
		prev_step_drive = step;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800192a:	b21a      	sxth	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

	}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40012c00 	.word	0x40012c00
 8001940:	200001d0 	.word	0x200001d0
 8001944:	20000218 	.word	0x20000218

08001948 <_ZN9Convertor7is_workEv>:

	void alarm() {

	}

	bool is_work(){
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
		return enable;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
	}
 8001956:	4618      	mov	r0, r3
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <_ZN9Convertor8is_startEv>:

	bool is_start(){
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
		return abs(abs(step) - abs(prev_step_drive)) >= 50;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196c:	2b00      	cmp	r3, #0
 800196e:	bfb8      	it	lt
 8001970:	425b      	neglt	r3, r3
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	f9b2 2062 	ldrsh.w	r2, [r2, #98]	; 0x62
 8001978:	2a00      	cmp	r2, #0
 800197a:	bfb8      	it	lt
 800197c:	4252      	neglt	r2, r2
 800197e:	b292      	uxth	r2, r2
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	2b00      	cmp	r3, #0
 8001984:	bfb8      	it	lt
 8001986:	425b      	neglt	r3, r3
 8001988:	2b31      	cmp	r3, #49	; 0x31
 800198a:	bfcc      	ite	gt
 800198c:	2301      	movgt	r3, #1
 800198e:	2300      	movle	r3, #0
 8001990:	b2db      	uxtb	r3, r3
	}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <_ZN9Convertor10equal_stepEv>:

	void equal_step(){
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
		prev_step_drive = step;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a8:	b21a      	sxth	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <_ZN9Convertor6notifyEv>:

	void notify() {
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
//		if (enable and HAL_GPIO_ReadPin(GPIOB, holla_3_Pin)) {
//			time_3++;
//		} else if (not enable or not HAL_GPIO_ReadPin(GPIOB, holla_3_Pin)) {
//			time_3 = 0;
//		}
		if(time++ >= 100) {
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	b291      	uxth	r1, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	f8a2 105c 	strh.w	r1, [r2, #92]	; 0x5c
 80019d2:	2b63      	cmp	r3, #99	; 0x63
 80019d4:	bf8c      	ite	hi
 80019d6:	2301      	movhi	r3, #1
 80019d8:	2300      	movls	r3, #0
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d016      	beq.n	8001a0e <_ZN9Convertor6notifyEv+0x54>
			time = 0;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
			speed = abs(step - prev_step);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	f9b2 2060 	ldrsh.w	r2, [r2, #96]	; 0x60
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	bfb8      	it	lt
 80019f8:	425b      	neglt	r3, r3
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
			prev_step = step;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
		}
	}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr

08001a18 <HAL_TIM_PeriodElapsedCallback>:

Interrupt period_callback;
Interrupt adc_comparator_callback;
Interrupt ext_holla_1_callback;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) //check if the interrupt comes from ACD2
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d102      	bne.n	8001a30 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		period_callback.interrupt();
 8001a2a:	4804      	ldr	r0, [pc, #16]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001a2c:	f7fe ffde 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40000400 	.word	0x40000400
 8001a3c:	20000344 	.word	0x20000344

08001a40 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d102      	bne.n	8001a58 <HAL_ADC_LevelOutOfWindowCallback+0x18>
	{
		adc_comparator_callback.interrupt();
 8001a52:	4804      	ldr	r0, [pc, #16]	; (8001a64 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
 8001a54:	f7fe ffca 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40012800 	.word	0x40012800
 8001a64:	20000348 	.word	0x20000348

08001a68 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t Holla){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	80fb      	strh	r3, [r7, #6]


	if(Holla == holla_1_Pin or Holla == holla_2_Pin or Holla == holla_3_Pin) {
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	2b20      	cmp	r3, #32
 8001a76:	d005      	beq.n	8001a84 <HAL_GPIO_EXTI_Callback+0x1c>
 8001a78:	88fb      	ldrh	r3, [r7, #6]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d002      	beq.n	8001a84 <HAL_GPIO_EXTI_Callback+0x1c>
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d117      	bne.n	8001ab4 <HAL_GPIO_EXTI_Callback+0x4c>
			pin = 0;
 8001a84:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]

			if(Holla == holla_1_Pin) pin = 1;
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	2b20      	cmp	r3, #32
 8001a8e:	d102      	bne.n	8001a96 <HAL_GPIO_EXTI_Callback+0x2e>
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
			if(Holla == holla_2_Pin) pin = 2;
 8001a96:	88fb      	ldrh	r3, [r7, #6]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d102      	bne.n	8001aa2 <HAL_GPIO_EXTI_Callback+0x3a>
 8001a9c:	4b07      	ldr	r3, [pc, #28]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	701a      	strb	r2, [r3, #0]
			if(Holla == holla_3_Pin) pin = 3;
 8001aa2:	88fb      	ldrh	r3, [r7, #6]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d102      	bne.n	8001aae <HAL_GPIO_EXTI_Callback+0x46>
 8001aa8:	4b04      	ldr	r3, [pc, #16]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001aaa:	2203      	movs	r2, #3
 8001aac:	701a      	strb	r2, [r3, #0]
		ext_holla_1_callback.interrupt();
 8001aae:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <HAL_GPIO_EXTI_Callback+0x58>)
 8001ab0:	f7fe ff9c 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000340 	.word	0x20000340
 8001ac0:	2000034c 	.word	0x2000034c

08001ac4 <HAL_CAN_RxFifo0MsgPendingCallback>:

//Interrupt interrupt_can_tx;
Interrupt interrupt_can_rx;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  interrupt_can_rx.interrupt();
 8001acc:	4803      	ldr	r0, [pc, #12]	; (8001adc <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 8001ace:	f7fe ff8d 	bl	80009ec <_ZN9Interrupt9interruptEv>
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000350 	.word	0x20000350

08001ae0 <_ZN6DriverC1ER3CANI5In_id6Out_idER7ServiceI7In_data8Out_dataER9ConvertorR3PinSD_SD_SD_SD_SD_SD_SD_SD_>:
	uint16_t time{0};
	uint16_t time_save{0};

public:

	Driver( CAN<In_id, Out_id>& can, Service<In_data, Out_data>& service, Convertor& convertor
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	603b      	str	r3, [r7, #0]
		  , Pin& led_red, Pin& led_green, Pin& open_in, Pin& close_in
		  , Pin& open_out, Pin& close_out, Pin& open_fb, Pin& close_fb, Pin& end)
		  : can{can}, service{service}, convertor{convertor}
	      , led_red{led_red}, led_green{led_green}, open_in{open_in}, close_in{close_in}
	      , open_out{open_out}, close_out{close_out}, open_fb{open_fb}, close_fb{close_fb}, end{end}
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fe55 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 8001af6:	4a4f      	ldr	r2, [pc, #316]	; (8001c34 <_ZN6DriverC1ER3CANI5In_id6Out_idER7ServiceI7In_data8Out_dataER9ConvertorR3PinSD_SD_SD_SD_SD_SD_SD_SD_+0x154>)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	715a      	strb	r2, [r3, #5]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2203      	movs	r2, #3
 8001b06:	719a      	strb	r2, [r3, #6]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	60da      	str	r2, [r3, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	611a      	str	r2, [r3, #16]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	615a      	str	r2, [r3, #20]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	69fa      	ldr	r2, [r7, #28]
 8001b24:	619a      	str	r2, [r3, #24]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	6a3a      	ldr	r2, [r7, #32]
 8001b2a:	61da      	str	r2, [r3, #28]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b30:	621a      	str	r2, [r3, #32]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b36:	625a      	str	r2, [r3, #36]	; 0x24
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b3c:	629a      	str	r2, [r3, #40]	; 0x28
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b42:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b4e:	635a      	str	r2, [r3, #52]	; 0x34
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	875a      	strh	r2, [r3, #58]	; 0x3a
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2296      	movs	r2, #150	; 0x96
 8001baa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	22c3      	movs	r2, #195	; 0xc3
 8001bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	223c      	movs	r2, #60	; 0x3c
 8001bba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	3348      	adds	r3, #72	; 0x48
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fdfe 	bl	80007c4 <_ZN5TimerC1Ev>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	3358      	adds	r3, #88	; 0x58
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fdf9 	bl	80007c4 <_ZN5TimerC1Ev>
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3368      	adds	r3, #104	; 0x68
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fdf4 	bl	80007c4 <_ZN5TimerC1Ev>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	{
		init.start(3'000);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	3348      	adds	r3, #72	; 0x48
 8001c00:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fe21 	bl	800084c <_ZN5Timer5startEm>
		open_out = true;
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c0e:	f7fe febf 	bl	8000990 <_ZN3PinaSEb>
		close_out = true;
 8001c12:	2101      	movs	r1, #1
 8001c14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c16:	f7fe febb 	bl	8000990 <_ZN3PinaSEb>
		subscribed = false;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	711a      	strb	r2, [r3, #4]
		subscribe();
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fd7c 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
	}
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	08009cd8 	.word	0x08009cd8

08001c38 <_ZN6Driver10is_initialEv>:

	bool is_initial() {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

		if (init.isCount()) {
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3348      	adds	r3, #72	; 0x48
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7fe fe4f 	bl	80008e8 <_ZN5Timer7isCountEv>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d079      	beq.n	8001d44 <_ZN6Driver10is_initialEv+0x10c>
			if(open_in and close_in and can.inID.initial == 0xFF) {
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe feb0 	bl	80009ba <_ZN3PincvbEv>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d00f      	beq.n	8001c80 <_ZN6Driver10is_initialEv+0x48>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fea8 	bl	80009ba <_ZN3PincvbEv>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d007      	beq.n	8001c80 <_ZN6Driver10is_initialEv+0x48>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8001c78:	2bff      	cmp	r3, #255	; 0xff
 8001c7a:	d101      	bne.n	8001c80 <_ZN6Driver10is_initialEv+0x48>
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <_ZN6Driver10is_initialEv+0x4a>
 8001c80:	2300      	movs	r3, #0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00d      	beq.n	8001ca2 <_ZN6Driver10is_initialEv+0x6a>
				door = driver;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	719a      	strb	r2, [r3, #6]
				qty_step = 195;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	22c3      	movs	r2, #195	; 0xc3
 8001c90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
				can.change_ID(0xAA);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	21aa      	movs	r1, #170	; 0xaa
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f001 fcf1 	bl	8003682 <_ZN3CANI5In_id6Out_idE9change_IDEm>
 8001ca0:	e050      	b.n	8001d44 <_ZN6Driver10is_initialEv+0x10c>
			} else if (not open_in and not close_in and can.inID.initial == 0xFF) {
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe fe87 	bl	80009ba <_ZN3PincvbEv>
 8001cac:	4603      	mov	r3, r0
 8001cae:	f083 0301 	eor.w	r3, r3, #1
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d012      	beq.n	8001cde <_ZN6Driver10is_initialEv+0xa6>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7fe fe7c 	bl	80009ba <_ZN3PincvbEv>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	f083 0301 	eor.w	r3, r3, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d007      	beq.n	8001cde <_ZN6Driver10is_initialEv+0xa6>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8001cd6:	2bff      	cmp	r3, #255	; 0xff
 8001cd8:	d101      	bne.n	8001cde <_ZN6Driver10is_initialEv+0xa6>
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <_ZN6Driver10is_initialEv+0xa8>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d007      	beq.n	8001cf4 <_ZN6Driver10is_initialEv+0xbc>
				door = single_pass;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	719a      	strb	r2, [r3, #6]
				qty_step = 205;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	22cd      	movs	r2, #205	; 0xcd
 8001cee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001cf2:	e027      	b.n	8001d44 <_ZN6Driver10is_initialEv+0x10c>
			} else if (not open_in and not close_in and can.inID.initial != 0xFF) {
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fe5e 	bl	80009ba <_ZN3PincvbEv>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	f083 0301 	eor.w	r3, r3, #1
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d012      	beq.n	8001d30 <_ZN6Driver10is_initialEv+0xf8>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fe53 	bl	80009ba <_ZN3PincvbEv>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f083 0301 	eor.w	r3, r3, #1
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d007      	beq.n	8001d30 <_ZN6Driver10is_initialEv+0xf8>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8001d28:	2bff      	cmp	r3, #255	; 0xff
 8001d2a:	d001      	beq.n	8001d30 <_ZN6Driver10is_initialEv+0xf8>
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <_ZN6Driver10is_initialEv+0xfa>
 8001d30:	2300      	movs	r3, #0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d006      	beq.n	8001d44 <_ZN6Driver10is_initialEv+0x10c>
				door = double_pass;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2202      	movs	r2, #2
 8001d3a:	719a      	strb	r2, [r3, #6]
				qty_step = 195;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	22c3      	movs	r2, #195	; 0xc3
 8001d40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
		}

		if(init.done()) {
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3348      	adds	r3, #72	; 0x48
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fdbb 	bl	80008c4 <_ZN5Timer4doneEv>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d01a      	beq.n	8001d8a <_ZN6Driver10is_initialEv+0x152>
			init.stop();
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3348      	adds	r3, #72	; 0x48
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7fe fda4 	bl	80008a6 <_ZN5Timer4stopEv>
			open_out = false;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d62:	2100      	movs	r1, #0
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fe13 	bl	8000990 <_ZN3PinaSEb>
			close_out = false;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6e:	2100      	movs	r1, #0
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fe0d 	bl	8000990 <_ZN3PinaSEb>
			init_door = door != not_door;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	799b      	ldrb	r3, [r3, #6]
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	bf14      	ite	ne
 8001d7e:	2301      	movne	r3, #1
 8001d80:	2300      	moveq	r3, #0
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		return init_door;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39

	}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <_ZN6Driver6notifyEv>:

	void notify() {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
		if(state == opening or state == closing) {
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	795b      	ldrb	r3, [r3, #5]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d003      	beq.n	8001db0 <_ZN6Driver6notifyEv+0x18>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	795b      	ldrb	r3, [r3, #5]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d131      	bne.n	8001e14 <_ZN6Driver6notifyEv+0x7c>
			if(time++ >= 4) {
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	b291      	uxth	r1, r2
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	f8a2 107c 	strh.w	r1, [r2, #124]	; 0x7c
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	bf8c      	ite	hi
 8001dc4:	2301      	movhi	r3, #1
 8001dc6:	2300      	movls	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d022      	beq.n	8001e14 <_ZN6Driver6notifyEv+0x7c>
				time = 0;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
				power+=3;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8001ddc:	3303      	adds	r3, #3
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
				if(power >= max_power) power = max_power;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f8b3 2078 	ldrh.w	r2, [r3, #120]	; 0x78
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d305      	bcc.n	8001e02 <_ZN6Driver6notifyEv+0x6a>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f8b3 207a 	ldrh.w	r2, [r3, #122]	; 0x7a
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
				convertor.power(power);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691a      	ldr	r2, [r3, #16]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4610      	mov	r0, r2
 8001e10:	f7ff fc0a 	bl	8001628 <_ZN9Convertor5powerEt>
			}
		}
//		if(door == driver) {
			if(time_save++ >= 2'000) {
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8001e1a:	1c5a      	adds	r2, r3, #1
 8001e1c:	b291      	uxth	r1, r2
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	f8a2 107e 	strh.w	r1, [r2, #126]	; 0x7e
 8001e24:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	bf8c      	ite	hi
 8001e2c:	2301      	movhi	r3, #1
 8001e2e:	2300      	movls	r3, #0
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d01e      	beq.n	8001e74 <_ZN6Driver6notifyEv+0xdc>
				time_save = 0;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
				if(state == closing) {
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	795b      	ldrb	r3, [r3, #5]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d109      	bne.n	8001e5a <_ZN6Driver6notifyEv+0xc2>
					convertor.stop();
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fd28 	bl	80018a0 <_ZN9Convertor4stopEv>
					clamp_close = true;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
					clamp_open = true;
				}

			}
//		}
	}
 8001e58:	e00c      	b.n	8001e74 <_ZN6Driver6notifyEv+0xdc>
				} else if (state == opening) {
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	795b      	ldrb	r3, [r3, #5]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d108      	bne.n	8001e74 <_ZN6Driver6notifyEv+0xdc>
					convertor.stop();
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fd1a 	bl	80018a0 <_ZN9Convertor4stopEv>
					clamp_open = true;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <_ZN6DriverclEv>:

	void operator() () {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]

		if(end) first_time = false;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fd96 	bl	80009ba <_ZN3PincvbEv>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <_ZN6DriverclEv+0x20>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		service();
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f001 fbfd 	bl	80036a0 <_ZN7ServiceI7In_data8Out_dataEclEv>
//		/*or not convertor.check_holla()*/) {
//			enable = false;
//			state = wait;
//			convertor.stop();
//		} else {
			enable = true;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
//		}

//		led_red = not enable;
//		led_green = false;
		if (is_initial()) {
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff fec2 	bl	8001c38 <_ZN6Driver10is_initialEv>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 864c 	beq.w	8002b54 <_ZN6DriverclEv+0xcd8>

		if ( ((service.outData.current > 550 and convertor.is_work() and not need_open)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
		or ( convertor.is_start()  and convertor.speed < 3 and not clamp_open and convertor.is_work())) and not need_open and not end)
 8001ec2:	f240 2226 	movw	r2, #550	; 0x226
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d90f      	bls.n	8001eea <_ZN6DriverclEv+0x6e>
		if ( ((service.outData.current > 550 and convertor.is_work() and not need_open)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fd3a 	bl	8001948 <_ZN9Convertor7is_workEv>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d007      	beq.n	8001eea <_ZN6DriverclEv+0x6e>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ee0:	f083 0301 	eor.w	r3, r3, #1
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d11d      	bne.n	8001f26 <_ZN6DriverclEv+0xaa>
		or ( convertor.is_start()  and convertor.speed < 3 and not clamp_open and convertor.is_work())) and not need_open and not end)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fd36 	bl	8001960 <_ZN9Convertor8is_startEv>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d02a      	beq.n	8001f50 <_ZN6DriverclEv+0xd4>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d824      	bhi.n	8001f50 <_ZN6DriverclEv+0xd4>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f0c:	f083 0301 	eor.w	r3, r3, #1
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d01c      	beq.n	8001f50 <_ZN6DriverclEv+0xd4>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff fd14 	bl	8001948 <_ZN9Convertor7is_workEv>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d014      	beq.n	8001f50 <_ZN6DriverclEv+0xd4>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f2c:	f083 0301 	eor.w	r3, r3, #1
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00c      	beq.n	8001f50 <_ZN6DriverclEv+0xd4>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fd3d 	bl	80009ba <_ZN3PincvbEv>
 8001f40:	4603      	mov	r3, r0
 8001f42:	f083 0301 	eor.w	r3, r3, #1
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <_ZN6DriverclEv+0xd4>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <_ZN6DriverclEv+0xd6>
 8001f50:	2300      	movs	r3, #0
		if ( ((service.outData.current > 550 and convertor.is_work() and not need_open)
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d020      	beq.n	8001f98 <_ZN6DriverclEv+0x11c>
		{
			if (state == closing) {
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	795b      	ldrb	r3, [r3, #5]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d10c      	bne.n	8001f78 <_ZN6DriverclEv+0xfc>
				convertor.current_stop();
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fc0e 	bl	8001784 <_ZN9Convertor12current_stopEv>
				state = wait;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	715a      	strb	r2, [r3, #5]
				clamp_close = true;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f76:	e00f      	b.n	8001f98 <_ZN6DriverclEv+0x11c>
			} else if (state == opening) {
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	795b      	ldrb	r3, [r3, #5]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d10b      	bne.n	8001f98 <_ZN6DriverclEv+0x11c>
				convertor.current_stop();
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fbfd 	bl	8001784 <_ZN9Convertor12current_stopEv>
				state = wait;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	715a      	strb	r2, [r3, #5]
				clamp_open = true;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
			}

		}

		led_red = clamp_close or clamp_open;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	695a      	ldr	r2, [r3, #20]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d104      	bne.n	8001fb0 <_ZN6DriverclEv+0x134>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <_ZN6DriverclEv+0x138>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <_ZN6DriverclEv+0x13a>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4610      	mov	r0, r2
 8001fba:	f7fe fce9 	bl	8000990 <_ZN3PinaSEb>

		switch(door) {
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	799b      	ldrb	r3, [r3, #6]
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d866      	bhi.n	8002094 <_ZN6DriverclEv+0x218>
 8001fc6:	a201      	add	r2, pc, #4	; (adr r2, 8001fcc <_ZN6DriverclEv+0x150>)
 8001fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fcc:	08001fdd 	.word	0x08001fdd
 8001fd0:	08002003 	.word	0x08002003
 8001fd4:	08002029 	.word	0x08002029
 8001fd8:	08002069 	.word	0x08002069
		case driver:
			can.outID.state.open_driver = not bool(end);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe fcea 	bl	80009ba <_ZN3PincvbEv>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	4619      	mov	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	f081 0301 	eor.w	r3, r1, #1
 8001ff2:	b2d9      	uxtb	r1, r3
 8001ff4:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 8001ff8:	f361 1304 	bfi	r3, r1, #4, #1
 8001ffc:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8002000:	e048      	b.n	8002094 <_ZN6DriverclEv+0x218>
		case single_pass:
			can.outID.state.open_passenger = not bool(end);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe fcd7 	bl	80009ba <_ZN3PincvbEv>
 800200c:	4603      	mov	r3, r0
 800200e:	4619      	mov	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	f081 0301 	eor.w	r3, r1, #1
 8002018:	b2d9      	uxtb	r1, r3
 800201a:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 800201e:	f361 03c3 	bfi	r3, r1, #3, #1
 8002022:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8002026:	e035      	b.n	8002094 <_ZN6DriverclEv+0x218>
		case double_pass:
			can.outID.state.open_driver = can.outID.state.open_passenger = not bool(end);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800202c:	4618      	mov	r0, r3
 800202e:	f7fe fcc4 	bl	80009ba <_ZN3PincvbEv>
 8002032:	4603      	mov	r3, r0
 8002034:	461a      	mov	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f082 0201 	eor.w	r2, r2, #1
 800203e:	b2d1      	uxtb	r1, r2
 8002040:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8002044:	f361 02c3 	bfi	r2, r1, #3, #1
 8002048:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6892      	ldr	r2, [r2, #8]
 8002050:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8002054:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002058:	b2d9      	uxtb	r1, r3
 800205a:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 800205e:	f361 1304 	bfi	r3, r1, #4, #1
 8002062:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8002066:	e015      	b.n	8002094 <_ZN6DriverclEv+0x218>
		case not_door:
			can.outID.state.open_driver =
			can.outID.state.open_passenger = true;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8002070:	f042 0208 	orr.w	r2, r2, #8
 8002074:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
			can.outID.state.open_driver =
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6892      	ldr	r2, [r2, #8]
			can.outID.state.open_passenger = true;
 800207c:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8002080:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002084:	b2d9      	uxtb	r1, r3
			can.outID.state.open_driver =
 8002086:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 800208a:	f361 1304 	bfi	r3, r1, #4, #1
 800208e:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8002092:	bf00      	nop
		}

		switch(state) {
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	795b      	ldrb	r3, [r3, #5]
 8002098:	2b02      	cmp	r3, #2
 800209a:	f000 83b8 	beq.w	800280e <_ZN6DriverclEv+0x992>
 800209e:	2b02      	cmp	r3, #2
 80020a0:	f300 8558 	bgt.w	8002b54 <_ZN6DriverclEv+0xcd8>
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d004      	beq.n	80020b2 <_ZN6DriverclEv+0x236>
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	f000 82f0 	beq.w	800268e <_ZN6DriverclEv+0x812>

//			break;

		} //switch(state)
	} // if (is_initial())
	} //void operator()
 80020ae:	f000 bd51 	b.w	8002b54 <_ZN6DriverclEv+0xcd8>
				if(end) {convertor.reset_steps(); convertor.fix();}
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe fc7f 	bl	80009ba <_ZN3PincvbEv>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d009      	beq.n	80020d6 <_ZN6DriverclEv+0x25a>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fad8 	bl	800167c <_ZN9Convertor11reset_stepsEv>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fadf 	bl	8001694 <_ZN9Convertor3fixEv>
				if( ( (abs(convertor.steps()) >= 185 or fix) and keep) ) {
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fac2 	bl	8001664 <_ZN9Convertor5stepsEv>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	bfb8      	it	lt
 80020e6:	425b      	neglt	r3, r3
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	2bb8      	cmp	r3, #184	; 0xb8
 80020ec:	d804      	bhi.n	80020f8 <_ZN6DriverclEv+0x27c>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <_ZN6DriverclEv+0x28a>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <_ZN6DriverclEv+0x28a>
 8002102:	2301      	movs	r3, #1
 8002104:	e000      	b.n	8002108 <_ZN6DriverclEv+0x28c>
 8002106:	2300      	movs	r3, #0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d044      	beq.n	8002196 <_ZN6DriverclEv+0x31a>
					if(not keep_time.isCount()) {
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3368      	adds	r3, #104	; 0x68
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fbe9 	bl	80008e8 <_ZN5Timer7isCountEv>
 8002116:	4603      	mov	r3, r0
 8002118:	f083 0301 	eor.w	r3, r3, #1
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d005      	beq.n	800212e <_ZN6DriverclEv+0x2b2>
						keep_time.start(420'000);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3368      	adds	r3, #104	; 0x68
 8002126:	499e      	ldr	r1, [pc, #632]	; (80023a0 <_ZN6DriverclEv+0x524>)
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe fb8f 	bl	800084c <_ZN5Timer5startEm>
					if (keep_time.done()) {
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3368      	adds	r3, #104	; 0x68
 8002132:	4618      	mov	r0, r3
 8002134:	f7fe fbc6 	bl	80008c4 <_ZN5Timer4doneEv>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d008      	beq.n	8002150 <_ZN6DriverclEv+0x2d4>
						keep = false;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
						keep_time.stop();
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3368      	adds	r3, #104	; 0x68
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe fbab 	bl	80008a6 <_ZN5Timer4stopEv>
					switch (door) {
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	799b      	ldrb	r3, [r3, #6]
 8002154:	2b03      	cmp	r3, #3
 8002156:	d823      	bhi.n	80021a0 <_ZN6DriverclEv+0x324>
 8002158:	a201      	add	r2, pc, #4	; (adr r2, 8002160 <_ZN6DriverclEv+0x2e4>)
 800215a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215e:	bf00      	nop
 8002160:	08002171 	.word	0x08002171
 8002164:	0800217d 	.word	0x0800217d
 8002168:	08002189 	.word	0x08002189
 800216c:	080021a1 	.word	0x080021a1
							convertor.current_fix();
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff faa7 	bl	80016c8 <_ZN9Convertor11current_fixEv>
						break;
 800217a:	e011      	b.n	80021a0 <_ZN6DriverclEv+0x324>
							convertor.current_fix();
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff faa1 	bl	80016c8 <_ZN9Convertor11current_fixEv>
						break;
 8002186:	e00b      	b.n	80021a0 <_ZN6DriverclEv+0x324>
							convertor.power(35);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	2123      	movs	r1, #35	; 0x23
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff fa4a 	bl	8001628 <_ZN9Convertor5powerEt>
						break;
 8002194:	e004      	b.n	80021a0 <_ZN6DriverclEv+0x324>
					convertor.current_stop();
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff faf2 	bl	8001784 <_ZN9Convertor12current_stopEv>
				convertor.equal_step();
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff fbf9 	bl	800199c <_ZN9Convertor10equal_stepEv>
				if(enable) {
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f000 84ca 	beq.w	8002b4a <_ZN6DriverclEv+0xcce>
					if(  (( (open_in or can.inID.control.open_passenger) and (door == single_pass or door == double_pass) and not can.inID.control.close_passenger)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe fbfd 	bl	80009ba <_ZN3PincvbEv>
 80021c0:	4603      	mov	r3, r0
					   or (can.inID.control.open_driver and door == driver and not can.inID.control.close_driver)) and not begin and not clamp_open and not first_time ) {
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d108      	bne.n	80021d8 <_ZN6DriverclEv+0x35c>
					if(  (( (open_in or can.inID.control.open_passenger) and (door == single_pass or door == double_pass) and not can.inID.control.close_passenger)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80021ce:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d013      	beq.n	8002200 <_ZN6DriverclEv+0x384>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	799b      	ldrb	r3, [r3, #6]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d003      	beq.n	80021e8 <_ZN6DriverclEv+0x36c>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	799b      	ldrb	r3, [r3, #6]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d10b      	bne.n	8002200 <_ZN6DriverclEv+0x384>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80021f0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	f083 0301 	eor.w	r3, r3, #1
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d118      	bne.n	8002232 <_ZN6DriverclEv+0x3b6>
					   or (can.inID.control.open_driver and door == driver and not can.inID.control.close_driver)) and not begin and not clamp_open and not first_time ) {
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002208:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d029      	beq.n	8002266 <_ZN6DriverclEv+0x3ea>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	799b      	ldrb	r3, [r3, #6]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d125      	bne.n	8002266 <_ZN6DriverclEv+0x3ea>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002222:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f083 0301 	eor.w	r3, r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d019      	beq.n	8002266 <_ZN6DriverclEv+0x3ea>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002238:	f083 0301 	eor.w	r3, r3, #1
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d011      	beq.n	8002266 <_ZN6DriverclEv+0x3ea>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002248:	f083 0301 	eor.w	r3, r3, #1
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <_ZN6DriverclEv+0x3ea>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002258:	f083 0301 	eor.w	r3, r3, #1
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <_ZN6DriverclEv+0x3ea>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <_ZN6DriverclEv+0x3ec>
 8002266:	2300      	movs	r3, #0
					if(  (( (open_in or can.inID.control.open_passenger) and (door == single_pass or door == double_pass) and not can.inID.control.close_passenger)
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 809b 	beq.w	80023a4 <_ZN6DriverclEv+0x528>
						time_save = 0;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
						clamp_close = false;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
						convertor.stop();
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fb0c 	bl	80018a0 <_ZN9Convertor4stopEv>
						convertor.current_stop();
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fa79 	bl	8001784 <_ZN9Convertor12current_stopEv>
						power = 0;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
						max_power = 90;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	225a      	movs	r2, #90	; 0x5a
 800229e:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
						convertor.power(power);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	691a      	ldr	r2, [r3, #16]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 80022ac:	4619      	mov	r1, r3
 80022ae:	4610      	mov	r0, r2
 80022b0:	f7ff f9ba 	bl	8001628 <_ZN9Convertor5powerEt>
						switch (door) {
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	799b      	ldrb	r3, [r3, #6]
 80022b8:	2b03      	cmp	r3, #3
 80022ba:	d864      	bhi.n	8002386 <_ZN6DriverclEv+0x50a>
 80022bc:	a201      	add	r2, pc, #4	; (adr r2, 80022c4 <_ZN6DriverclEv+0x448>)
 80022be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c2:	bf00      	nop
 80022c4:	080022d5 	.word	0x080022d5
 80022c8:	0800230d 	.word	0x0800230d
 80022cc:	08002345 	.word	0x08002345
 80022d0:	08002387 	.word	0x08002387
							if(open_in or can.inID.control.open_driver)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe fb6e 	bl	80009ba <_ZN3PincvbEv>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d108      	bne.n	80022f6 <_ZN6DriverclEv+0x47a>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80022ec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <_ZN6DriverclEv+0x47e>
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <_ZN6DriverclEv+0x480>
 80022fa:	2300      	movs	r3, #0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d03d      	beq.n	800237c <_ZN6DriverclEv+0x500>
								convertor.back();
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff f97d 	bl	8001604 <_ZN9Convertor4backEv>
							break;
 800230a:	e037      	b.n	800237c <_ZN6DriverclEv+0x500>
							if(open_in or can.inID.control.open_passenger)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fb52 	bl	80009ba <_ZN3PincvbEv>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d108      	bne.n	800232e <_ZN6DriverclEv+0x4b2>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002324:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <_ZN6DriverclEv+0x4b6>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <_ZN6DriverclEv+0x4b8>
 8002332:	2300      	movs	r3, #0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d023      	beq.n	8002380 <_ZN6DriverclEv+0x504>
								convertor.forward();
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff f94f 	bl	80015e0 <_ZN9Convertor7forwardEv>
							break;
 8002342:	e01d      	b.n	8002380 <_ZN6DriverclEv+0x504>
							if(open_in or can.inID.control.open_passenger)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe fb36 	bl	80009ba <_ZN3PincvbEv>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d108      	bne.n	8002366 <_ZN6DriverclEv+0x4ea>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800235c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <_ZN6DriverclEv+0x4ee>
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <_ZN6DriverclEv+0x4f0>
 800236a:	2300      	movs	r3, #0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d009      	beq.n	8002384 <_ZN6DriverclEv+0x508>
								convertor.forward();
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff f933 	bl	80015e0 <_ZN9Convertor7forwardEv>
							break;
 800237a:	e003      	b.n	8002384 <_ZN6DriverclEv+0x508>
							break;
 800237c:	bf00      	nop
 800237e:	e002      	b.n	8002386 <_ZN6DriverclEv+0x50a>
							break;
 8002380:	bf00      	nop
 8002382:	e000      	b.n	8002386 <_ZN6DriverclEv+0x50a>
							break;
 8002384:	bf00      	nop
						keep = false;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
						state = opening; fix = false;/*going.start(5);*/ // back для водителя forward для пассажира // 60 passenger 90 driver
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	715a      	strb	r2, [r3, #5]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800239c:	e161      	b.n	8002662 <_ZN6DriverclEv+0x7e6>
 800239e:	bf00      	nop
 80023a0:	000668a0 	.word	0x000668a0
					} else if( ( (( (close_in or can.inID.control.close_passenger) and (door == single_pass or door == double_pass) and not can.inID.control.open_passenger)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7fe fb06 	bl	80009ba <_ZN3PincvbEv>
 80023ae:	4603      	mov	r3, r0
							       or ( (can.inID.control.close_driver and door == driver) and not can.inID.control.open_driver) ) ) and not end and not clamp_close
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d108      	bne.n	80023c6 <_ZN6DriverclEv+0x54a>
					} else if( ( (( (close_in or can.inID.control.close_passenger) and (door == single_pass or door == double_pass) and not can.inID.control.open_passenger)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80023bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d013      	beq.n	80023ee <_ZN6DriverclEv+0x572>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	799b      	ldrb	r3, [r3, #6]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d003      	beq.n	80023d6 <_ZN6DriverclEv+0x55a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	799b      	ldrb	r3, [r3, #6]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d10b      	bne.n	80023ee <_ZN6DriverclEv+0x572>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80023de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	f083 0301 	eor.w	r3, r3, #1
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d118      	bne.n	8002420 <_ZN6DriverclEv+0x5a4>
							       or ( (can.inID.control.close_driver and door == driver) and not can.inID.control.open_driver) ) ) and not end and not clamp_close
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80023f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d024      	beq.n	800244a <_ZN6DriverclEv+0x5ce>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	799b      	ldrb	r3, [r3, #6]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d120      	bne.n	800244a <_ZN6DriverclEv+0x5ce>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002410:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002414:	b2db      	uxtb	r3, r3
 8002416:	f083 0301 	eor.w	r3, r3, #1
 800241a:	b2db      	uxtb	r3, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	d014      	beq.n	800244a <_ZN6DriverclEv+0x5ce>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe fac8 	bl	80009ba <_ZN3PincvbEv>
 800242a:	4603      	mov	r3, r0
 800242c:	f083 0301 	eor.w	r3, r3, #1
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d009      	beq.n	800244a <_ZN6DriverclEv+0x5ce>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800243c:	f083 0301 	eor.w	r3, r3, #1
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <_ZN6DriverclEv+0x5ce>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <_ZN6DriverclEv+0x5d0>
 800244a:	2300      	movs	r3, #0
					} else if( ( (( (close_in or can.inID.control.close_passenger) and (door == single_pass or door == double_pass) and not can.inID.control.open_passenger)
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 8092 	beq.w	8002576 <_ZN6DriverclEv+0x6fa>
						time_save = 0;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
						fix = false;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
						clamp_open = false;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
						need_open = false;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
						convertor.stop();
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff fa12 	bl	80018a0 <_ZN9Convertor4stopEv>
						power = 0;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
						max_power = 70; //was 50
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2246      	movs	r2, #70	; 0x46
 8002488:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
						convertor.power(power);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8002496:	4619      	mov	r1, r3
 8002498:	4610      	mov	r0, r2
 800249a:	f7ff f8c5 	bl	8001628 <_ZN9Convertor5powerEt>
						switch (door) {
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	799b      	ldrb	r3, [r3, #6]
 80024a2:	2b03      	cmp	r3, #3
 80024a4:	d863      	bhi.n	800256e <_ZN6DriverclEv+0x6f2>
 80024a6:	a201      	add	r2, pc, #4	; (adr r2, 80024ac <_ZN6DriverclEv+0x630>)
 80024a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ac:	080024bd 	.word	0x080024bd
 80024b0:	080024f5 	.word	0x080024f5
 80024b4:	0800252d 	.word	0x0800252d
 80024b8:	0800256f 	.word	0x0800256f
							if(close_in or can.inID.control.close_driver)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe fa7a 	bl	80009ba <_ZN3PincvbEv>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d108      	bne.n	80024de <_ZN6DriverclEv+0x662>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80024d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <_ZN6DriverclEv+0x666>
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <_ZN6DriverclEv+0x668>
 80024e2:	2300      	movs	r3, #0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d03d      	beq.n	8002564 <_ZN6DriverclEv+0x6e8>
								convertor.forward();
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff f877 	bl	80015e0 <_ZN9Convertor7forwardEv>
							break;
 80024f2:	e037      	b.n	8002564 <_ZN6DriverclEv+0x6e8>
							if(close_in or can.inID.control.close_passenger)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7fe fa5e 	bl	80009ba <_ZN3PincvbEv>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d108      	bne.n	8002516 <_ZN6DriverclEv+0x69a>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800250c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <_ZN6DriverclEv+0x69e>
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <_ZN6DriverclEv+0x6a0>
 800251a:	2300      	movs	r3, #0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d023      	beq.n	8002568 <_ZN6DriverclEv+0x6ec>
								convertor.back();
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff f86d 	bl	8001604 <_ZN9Convertor4backEv>
							break;
 800252a:	e01d      	b.n	8002568 <_ZN6DriverclEv+0x6ec>
							if(close_in or can.inID.control.close_passenger)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe fa42 	bl	80009ba <_ZN3PincvbEv>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d108      	bne.n	800254e <_ZN6DriverclEv+0x6d2>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002544:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <_ZN6DriverclEv+0x6d6>
 800254e:	2301      	movs	r3, #1
 8002550:	e000      	b.n	8002554 <_ZN6DriverclEv+0x6d8>
 8002552:	2300      	movs	r3, #0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d009      	beq.n	800256c <_ZN6DriverclEv+0x6f0>
								convertor.back();
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff f851 	bl	8001604 <_ZN9Convertor4backEv>
							break;
 8002562:	e003      	b.n	800256c <_ZN6DriverclEv+0x6f0>
							break;
 8002564:	bf00      	nop
 8002566:	e002      	b.n	800256e <_ZN6DriverclEv+0x6f2>
							break;
 8002568:	bf00      	nop
 800256a:	e000      	b.n	800256e <_ZN6DriverclEv+0x6f2>
							break;
 800256c:	bf00      	nop
						state = closing;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2202      	movs	r2, #2
 8002572:	715a      	strb	r2, [r3, #5]
 8002574:	e075      	b.n	8002662 <_ZN6DriverclEv+0x7e6>
					} else if ( (not open_in and not close_in and not can.inID.control.close_passenger and not can.inID.control.close_driver and ( can.inID.control.open_driver or  can.inID.control.open_passenger) ) /*and (not can.inID.control.open and not can.inID.control.close)*/ ){
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	4618      	mov	r0, r3
 800257c:	f7fe fa1d 	bl	80009ba <_ZN3PincvbEv>
 8002580:	4603      	mov	r3, r0
 8002582:	f083 0301 	eor.w	r3, r3, #1
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d036      	beq.n	80025fa <_ZN6DriverclEv+0x77e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	4618      	mov	r0, r3
 8002592:	f7fe fa12 	bl	80009ba <_ZN3PincvbEv>
 8002596:	4603      	mov	r3, r0
 8002598:	f083 0301 	eor.w	r3, r3, #1
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d02b      	beq.n	80025fa <_ZN6DriverclEv+0x77e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80025aa:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	f083 0301 	eor.w	r3, r3, #1
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d01f      	beq.n	80025fa <_ZN6DriverclEv+0x77e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80025c2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	f083 0301 	eor.w	r3, r3, #1
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d013      	beq.n	80025fa <_ZN6DriverclEv+0x77e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80025da:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d108      	bne.n	80025f6 <_ZN6DriverclEv+0x77a>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80025ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <_ZN6DriverclEv+0x77e>
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <_ZN6DriverclEv+0x780>
 80025fa:	2300      	movs	r3, #0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00c      	beq.n	800261a <_ZN6DriverclEv+0x79e>
						clamp = false;  clamp_open = false; clamp_close = false;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002618:	e023      	b.n	8002662 <_ZN6DriverclEv+0x7e6>
					} else if (clamp_open and clamp_close and abs(convertor.steps()) <= (185) ){
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002620:	2b00      	cmp	r3, #0
 8002622:	d012      	beq.n	800264a <_ZN6DriverclEv+0x7ce>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00d      	beq.n	800264a <_ZN6DriverclEv+0x7ce>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff f816 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	bfb8      	it	lt
 800263e:	425b      	neglt	r3, r3
 8002640:	b29b      	uxth	r3, r3
 8002642:	2bb9      	cmp	r3, #185	; 0xb9
 8002644:	d801      	bhi.n	800264a <_ZN6DriverclEv+0x7ce>
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <_ZN6DriverclEv+0x7d0>
 800264a:	2300      	movs	r3, #0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d008      	beq.n	8002662 <_ZN6DriverclEv+0x7e6>
						 convertor.stop();
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff f923 	bl	80018a0 <_ZN9Convertor4stopEv>
						 power = 0;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
					if (end) {clamp_open = false; begin = false; power = 0;}
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe f9a7 	bl	80009ba <_ZN3PincvbEv>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 826b 	beq.w	8002b4a <_ZN6DriverclEv+0xcce>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			break;
 800268c:	e25d      	b.n	8002b4a <_ZN6DriverclEv+0xcce>
				if(abs(convertor.steps()) >= (120)) {
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe ffe6 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	bfb8      	it	lt
 800269e:	425b      	neglt	r3, r3
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	2b77      	cmp	r3, #119	; 0x77
 80026a4:	bf8c      	ite	hi
 80026a6:	2301      	movhi	r3, #1
 80026a8:	2300      	movls	r3, #0
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <_ZN6DriverclEv+0x83c>
					max_power = 60;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	223c      	movs	r2, #60	; 0x3c
 80026b4:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
				if(door == driver) {
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	799b      	ldrb	r3, [r3, #6]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d14e      	bne.n	800275e <_ZN6DriverclEv+0x8e2>
					if ((not open_in and not can.inID.control.open_driver) or abs(convertor.steps()) >= (qty_step)) {
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe f978 	bl	80009ba <_ZN3PincvbEv>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f083 0301 	eor.w	r3, r3, #1
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00b      	beq.n	80026ee <_ZN6DriverclEv+0x872>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80026de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	f083 0301 	eor.w	r3, r3, #1
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d10f      	bne.n	800270e <_ZN6DriverclEv+0x892>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe ffb6 	bl	8001664 <_ZN9Convertor5stepsEv>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	bfb8      	it	lt
 80026fe:	425b      	neglt	r3, r3
 8002700:	b29a      	uxth	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002708:	b29b      	uxth	r3, r3
 800270a:	429a      	cmp	r2, r3
 800270c:	d301      	bcc.n	8002712 <_ZN6DriverclEv+0x896>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <_ZN6DriverclEv+0x898>
 8002712:	2300      	movs	r3, #0
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 821a 	beq.w	8002b4e <_ZN6DriverclEv+0xcd2>
						state = wait;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	715a      	strb	r2, [r3, #5]
						keep = true;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
						fix = true;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
						if (abs(convertor.steps()) >= (180)) {
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	4618      	mov	r0, r3
 8002736:	f7fe ff95 	bl	8001664 <_ZN9Convertor5stepsEv>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	bfb8      	it	lt
 8002740:	425b      	neglt	r3, r3
 8002742:	b29b      	uxth	r3, r3
 8002744:	2bb3      	cmp	r3, #179	; 0xb3
 8002746:	bf8c      	ite	hi
 8002748:	2301      	movhi	r3, #1
 800274a:	2300      	movls	r3, #0
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 81fd 	beq.w	8002b4e <_ZN6DriverclEv+0xcd2>
							begin = true;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 800275c:	e1f7      	b.n	8002b4e <_ZN6DriverclEv+0xcd2>
				} else if (door == single_pass or door == double_pass) {
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	799b      	ldrb	r3, [r3, #6]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d004      	beq.n	8002770 <_ZN6DriverclEv+0x8f4>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	799b      	ldrb	r3, [r3, #6]
 800276a:	2b02      	cmp	r3, #2
 800276c:	f040 81ef 	bne.w	8002b4e <_ZN6DriverclEv+0xcd2>
					if ((not open_in and not can.inID.control.open_passenger) or abs(convertor.steps()) >= (qty_step)) {
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	4618      	mov	r0, r3
 8002776:	f7fe f920 	bl	80009ba <_ZN3PincvbEv>
 800277a:	4603      	mov	r3, r0
 800277c:	f083 0301 	eor.w	r3, r3, #1
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00b      	beq.n	800279e <_ZN6DriverclEv+0x922>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800278e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002792:	b2db      	uxtb	r3, r3
 8002794:	f083 0301 	eor.w	r3, r3, #1
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10f      	bne.n	80027be <_ZN6DriverclEv+0x942>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fe ff5e 	bl	8001664 <_ZN9Convertor5stepsEv>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	bfb8      	it	lt
 80027ae:	425b      	neglt	r3, r3
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d301      	bcc.n	80027c2 <_ZN6DriverclEv+0x946>
 80027be:	2301      	movs	r3, #1
 80027c0:	e000      	b.n	80027c4 <_ZN6DriverclEv+0x948>
 80027c2:	2300      	movs	r3, #0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 81c2 	beq.w	8002b4e <_ZN6DriverclEv+0xcd2>
						state = wait;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	715a      	strb	r2, [r3, #5]
						keep = true;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
						fix = true;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
						if (abs(convertor.steps()) >= (180)) {
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fe ff3d 	bl	8001664 <_ZN9Convertor5stepsEv>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	bfb8      	it	lt
 80027f0:	425b      	neglt	r3, r3
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	2bb3      	cmp	r3, #179	; 0xb3
 80027f6:	bf8c      	ite	hi
 80027f8:	2301      	movhi	r3, #1
 80027fa:	2300      	movls	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f000 81a5 	beq.w	8002b4e <_ZN6DriverclEv+0xcd2>
							begin = true;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 800280c:	e19f      	b.n	8002b4e <_ZN6DriverclEv+0xcd2>
				if (abs(convertor.steps()) <= (150)) {
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	4618      	mov	r0, r3
 8002814:	f7fe ff26 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	bfb8      	it	lt
 800281e:	425b      	neglt	r3, r3
 8002820:	b29b      	uxth	r3, r3
 8002822:	2b96      	cmp	r3, #150	; 0x96
 8002824:	bf94      	ite	ls
 8002826:	2301      	movls	r3, #1
 8002828:	2300      	movhi	r3, #0
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <_ZN6DriverclEv+0x9bc>
					max_power = 70;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2246      	movs	r2, #70	; 0x46
 8002834:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
				begin = false;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
				if(door == driver) {
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	799b      	ldrb	r3, [r3, #6]
 8002844:	2b00      	cmp	r3, #0
 8002846:	f040 80bc 	bne.w	80029c2 <_ZN6DriverclEv+0xb46>
					if(can.inID.control.open_driver) {
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002852:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d026      	beq.n	80028aa <_ZN6DriverclEv+0xa2e>
						convertor.stop();
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff f81d 	bl	80018a0 <_ZN9Convertor4stopEv>
						max_power = 90;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	225a      	movs	r2, #90	; 0x5a
 800286a:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
						power = 0;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
						convertor.power(power);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691a      	ldr	r2, [r3, #16]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8002880:	4619      	mov	r1, r3
 8002882:	4610      	mov	r0, r2
 8002884:	f7fe fed0 	bl	8001628 <_ZN9Convertor5powerEt>
						convertor.back();
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	4618      	mov	r0, r3
 800288e:	f7fe feb9 	bl	8001604 <_ZN9Convertor4backEv>
						state = opening;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	715a      	strb	r2, [r3, #5]
						begin = false;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						need_open = true;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			break;
 80028a8:	e153      	b.n	8002b52 <_ZN6DriverclEv+0xcd6>
					} else if( (not close_in and not can.inID.control.close_driver)) {
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe f883 	bl	80009ba <_ZN3PincvbEv>
 80028b4:	4603      	mov	r3, r0
 80028b6:	f083 0301 	eor.w	r3, r3, #1
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00d      	beq.n	80028dc <_ZN6DriverclEv+0xa60>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80028c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	f083 0301 	eor.w	r3, r3, #1
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <_ZN6DriverclEv+0xa60>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <_ZN6DriverclEv+0xa62>
 80028dc:	2300      	movs	r3, #0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d01d      	beq.n	800291e <_ZN6DriverclEv+0xaa2>
						state = wait;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	715a      	strb	r2, [r3, #5]
						convertor.stop();
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe ffd7 	bl	80018a0 <_ZN9Convertor4stopEv>
						max_power = 90;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	225a      	movs	r2, #90	; 0x5a
 80028f6:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
						power = 0;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
						convertor.power(power);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800290c:	4619      	mov	r1, r3
 800290e:	4610      	mov	r0, r2
 8002910:	f7fe fe8a 	bl	8001628 <_ZN9Convertor5powerEt>
						begin = false;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 800291c:	e119      	b.n	8002b52 <_ZN6DriverclEv+0xcd6>
					} else if(end) {
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002922:	4618      	mov	r0, r3
 8002924:	f7fe f849 	bl	80009ba <_ZN3PincvbEv>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 8111 	beq.w	8002b52 <_ZN6DriverclEv+0xcd6>
						convertor.reset_steps();
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	4618      	mov	r0, r3
 8002936:	f7fe fea1 	bl	800167c <_ZN9Convertor11reset_stepsEv>
						convertor.power(30);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	211e      	movs	r1, #30
 8002940:	4618      	mov	r0, r3
 8002942:	f7fe fe71 	bl	8001628 <_ZN9Convertor5powerEt>
						begin = false;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						if(not delay.isCount()) {
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3358      	adds	r3, #88	; 0x58
 8002952:	4618      	mov	r0, r3
 8002954:	f7fd ffc8 	bl	80008e8 <_ZN5Timer7isCountEv>
 8002958:	4603      	mov	r3, r0
 800295a:	f083 0301 	eor.w	r3, r3, #1
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d006      	beq.n	8002972 <_ZN6DriverclEv+0xaf6>
							delay.start(500);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3358      	adds	r3, #88	; 0x58
 8002968:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800296c:	4618      	mov	r0, r3
 800296e:	f7fd ff6d 	bl	800084c <_ZN5Timer5startEm>
						if(delay.done()) {
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3358      	adds	r3, #88	; 0x58
 8002976:	4618      	mov	r0, r3
 8002978:	f7fd ffa4 	bl	80008c4 <_ZN5Timer4doneEv>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 80e7 	beq.w	8002b52 <_ZN6DriverclEv+0xcd6>
							delay.stop();
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3358      	adds	r3, #88	; 0x58
 8002988:	4618      	mov	r0, r3
 800298a:	f7fd ff8c 	bl	80008a6 <_ZN5Timer4stopEv>
							state = wait;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	715a      	strb	r2, [r3, #5]
							convertor.stop();
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	4618      	mov	r0, r3
 800299a:	f7fe ff81 	bl	80018a0 <_ZN9Convertor4stopEv>
							max_power = 90;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	225a      	movs	r2, #90	; 0x5a
 80029a2:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
							power = 0;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
							convertor.power(power);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691a      	ldr	r2, [r3, #16]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 80029b8:	4619      	mov	r1, r3
 80029ba:	4610      	mov	r0, r2
 80029bc:	f7fe fe34 	bl	8001628 <_ZN9Convertor5powerEt>
			break;
 80029c0:	e0c7      	b.n	8002b52 <_ZN6DriverclEv+0xcd6>
				} else if (door == single_pass or door == double_pass) {
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	799b      	ldrb	r3, [r3, #6]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d004      	beq.n	80029d4 <_ZN6DriverclEv+0xb58>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	799b      	ldrb	r3, [r3, #6]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	f040 80bf 	bne.w	8002b52 <_ZN6DriverclEv+0xcd6>
					if(can.inID.control.open_passenger) {
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80029dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d026      	beq.n	8002a34 <_ZN6DriverclEv+0xbb8>
						convertor.stop();
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7fe ff58 	bl	80018a0 <_ZN9Convertor4stopEv>
						max_power = 90;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	225a      	movs	r2, #90	; 0x5a
 80029f4:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
						power = 0;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
						convertor.power(power);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691a      	ldr	r2, [r3, #16]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	f7fe fe0b 	bl	8001628 <_ZN9Convertor5powerEt>
						convertor.forward();
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fe fde2 	bl	80015e0 <_ZN9Convertor7forwardEv>
						state = opening;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	715a      	strb	r2, [r3, #5]
						begin = false;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						need_open = true;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			break;
 8002a32:	e08e      	b.n	8002b52 <_ZN6DriverclEv+0xcd6>
					} else if( (not close_in and not can.inID.control.close_passenger)) {
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fd ffbe 	bl	80009ba <_ZN3PincvbEv>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f083 0301 	eor.w	r3, r3, #1
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00d      	beq.n	8002a66 <_ZN6DriverclEv+0xbea>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002a52:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	f083 0301 	eor.w	r3, r3, #1
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <_ZN6DriverclEv+0xbea>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <_ZN6DriverclEv+0xbec>
 8002a66:	2300      	movs	r3, #0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d010      	beq.n	8002a8e <_ZN6DriverclEv+0xc12>
						state = wait;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	715a      	strb	r2, [r3, #5]
						convertor.stop();
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fe ff12 	bl	80018a0 <_ZN9Convertor4stopEv>
						power = 0;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
						begin = false;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 8002a8c:	e061      	b.n	8002b52 <_ZN6DriverclEv+0xcd6>
					} else if (end) {
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fd ff91 	bl	80009ba <_ZN3PincvbEv>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d059      	beq.n	8002b52 <_ZN6DriverclEv+0xcd6>
						convertor.reset_steps();
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe fdea 	bl	800167c <_ZN9Convertor11reset_stepsEv>
						if(door == single_pass)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	799b      	ldrb	r3, [r3, #6]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d105      	bne.n	8002abc <_ZN6DriverclEv+0xc40>
							convertor.power(30);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	211e      	movs	r1, #30
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fe fdb6 	bl	8001628 <_ZN9Convertor5powerEt>
						if(door == double_pass)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	799b      	ldrb	r3, [r3, #6]
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d105      	bne.n	8002ad0 <_ZN6DriverclEv+0xc54>
							convertor.power(50);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	2132      	movs	r1, #50	; 0x32
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7fe fdac 	bl	8001628 <_ZN9Convertor5powerEt>
						begin = false;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						if (not delay.isCount()) {
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3358      	adds	r3, #88	; 0x58
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fd ff03 	bl	80008e8 <_ZN5Timer7isCountEv>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f083 0301 	eor.w	r3, r3, #1
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d006      	beq.n	8002afc <_ZN6DriverclEv+0xc80>
							delay.start(700);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3358      	adds	r3, #88	; 0x58
 8002af2:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fd fea8 	bl	800084c <_ZN5Timer5startEm>
						if (delay.done()) {
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3358      	adds	r3, #88	; 0x58
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fd fedf 	bl	80008c4 <_ZN5Timer4doneEv>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d022      	beq.n	8002b52 <_ZN6DriverclEv+0xcd6>
							delay.stop();
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3358      	adds	r3, #88	; 0x58
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fd fec8 	bl	80008a6 <_ZN5Timer4stopEv>
							state = wait;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	715a      	strb	r2, [r3, #5]
							convertor.stop();
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fe febd 	bl	80018a0 <_ZN9Convertor4stopEv>
							max_power = 90;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	225a      	movs	r2, #90	; 0x5a
 8002b2a:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
							power = 0;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
							convertor.power(power);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691a      	ldr	r2, [r3, #16]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8002b40:	4619      	mov	r1, r3
 8002b42:	4610      	mov	r0, r2
 8002b44:	f7fe fd70 	bl	8001628 <_ZN9Convertor5powerEt>
			break;
 8002b48:	e003      	b.n	8002b52 <_ZN6DriverclEv+0xcd6>
			break;
 8002b4a:	bf00      	nop
 8002b4c:	e002      	b.n	8002b54 <_ZN6DriverclEv+0xcd8>
			break;
 8002b4e:	bf00      	nop
 8002b50:	e000      	b.n	8002b54 <_ZN6DriverclEv+0xcd8>
			break;
 8002b52:	bf00      	nop
	} //void operator()
 8002b54:	bf00      	nop
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b5c:	b590      	push	{r4, r7, lr}
 8002b5e:	f5ad 7d41 	sub.w	sp, sp, #772	; 0x304
 8002b62:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b64:	f001 fdd6 	bl	8004714 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b68:	f000 f8fe 	bl	8002d68 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b6c:	f000 fc0c 	bl	8003388 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002b70:	f000 fbdc 	bl	800332c <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8002b74:	f000 f966 	bl	8002e44 <_ZL12MX_ADC1_Initv>
  MX_CAN_Init();
 8002b78:	f000 fa2c 	bl	8002fd4 <_ZL11MX_CAN_Initv>
  MX_TIM1_Init();
 8002b7c:	f000 fa88 	bl	8003090 <_ZL12MX_TIM1_Initv>

  MX_ADC2_Init();
 8002b80:	f000 f9d0 	bl	8002f24 <_ZL12MX_ADC2_Initv>
  MX_TIM3_Init();
 8002b84:	f000 fb3e 	bl	8003204 <_ZL12MX_TIM3_Initv>
  MX_USART3_UART_Init();
 8002b88:	f000 fba2 	bl	80032d0 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  decltype(auto) led_red    = Pin{GPIOA, LED_RED_Pin     };
 8002b8c:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8002b90:	2240      	movs	r2, #64	; 0x40
 8002b92:	496a      	ldr	r1, [pc, #424]	; (8002d3c <main+0x1e0>)
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7fd feb2 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_green  = Pin{GPIOA, LED_GREEN_Pin   };
 8002b9a:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002b9e:	2280      	movs	r2, #128	; 0x80
 8002ba0:	4966      	ldr	r1, [pc, #408]	; (8002d3c <main+0x1e0>)
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fd feab 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_can    = Pin{GPIOC, LED_CAN_Pin     };
 8002ba8:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8002bac:	2210      	movs	r2, #16
 8002bae:	4964      	ldr	r1, [pc, #400]	; (8002d40 <main+0x1e4>)
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7fd fea4 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_in    = Pin{GPIOC, open_in_Pin     };
 8002bb6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002bba:	2202      	movs	r2, #2
 8002bbc:	4960      	ldr	r1, [pc, #384]	; (8002d40 <main+0x1e4>)
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fd fe9d 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_in   = Pin{GPIOC, close_in_Pin    };
 8002bc4:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8002bc8:	2204      	movs	r2, #4
 8002bca:	495d      	ldr	r1, [pc, #372]	; (8002d40 <main+0x1e4>)
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fd fe96 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_out   = Pin{GPIOB, open_out_Pin    };
 8002bd2:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8002bd6:	2210      	movs	r2, #16
 8002bd8:	495a      	ldr	r1, [pc, #360]	; (8002d44 <main+0x1e8>)
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fd fe8f 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_out  = Pin{GPIOB, close_out_Pin   };
 8002be0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8002be4:	2280      	movs	r2, #128	; 0x80
 8002be6:	4957      	ldr	r1, [pc, #348]	; (8002d44 <main+0x1e8>)
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7fd fe88 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_fb    = Pin{GPIOB, fb_open_Pin     };
 8002bee:	f507 7326 	add.w	r3, r7, #664	; 0x298
 8002bf2:	2220      	movs	r2, #32
 8002bf4:	4953      	ldr	r1, [pc, #332]	; (8002d44 <main+0x1e8>)
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7fd fe81 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_fb   = Pin{GPIOB, fb_close_Pin    };
 8002bfc:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002c00:	2240      	movs	r2, #64	; 0x40
 8002c02:	4950      	ldr	r1, [pc, #320]	; (8002d44 <main+0x1e8>)
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fd fe7a 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) end        = Pin{GPIOC, end_in_Pin      };
 8002c0a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8002c0e:	2240      	movs	r2, #64	; 0x40
 8002c10:	494b      	ldr	r1, [pc, #300]	; (8002d40 <main+0x1e4>)
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fd fe73 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) en_holla   = Pin{GPIOC, enable_holla_Pin};
 8002c18:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8002c1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c20:	4947      	ldr	r1, [pc, #284]	; (8002d40 <main+0x1e4>)
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fd fe6b 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) error_holla= Pin{GPIOC, error_holla_Pin };
 8002c28:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002c2c:	2280      	movs	r2, #128	; 0x80
 8002c2e:	4944      	ldr	r1, [pc, #272]	; (8002d40 <main+0x1e4>)
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fd fe64 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_a_low= Pin{GPIOB, CH1_LOW_Pin     };
 8002c36:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c3e:	4941      	ldr	r1, [pc, #260]	; (8002d44 <main+0x1e8>)
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fd fe5c 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_b_low= Pin{GPIOB, CH2_LOW_Pin     };
 8002c46:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8002c4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c4e:	493d      	ldr	r1, [pc, #244]	; (8002d44 <main+0x1e8>)
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fd fe54 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_c_low= Pin{GPIOB, CH3_LOW_Pin     };
 8002c56:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002c5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c5e:	4939      	ldr	r1, [pc, #228]	; (8002d44 <main+0x1e8>)
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fe4c 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>

  decltype(auto) adc = ADC_ {adc_callback, adc_injected_callback, 3, 200};
 8002c66:	f507 7002 	add.w	r0, r7, #520	; 0x208
 8002c6a:	23c8      	movs	r3, #200	; 0xc8
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	2303      	movs	r3, #3
 8002c70:	4a35      	ldr	r2, [pc, #212]	; (8002d48 <main+0x1ec>)
 8002c72:	4936      	ldr	r1, [pc, #216]	; (8002d4c <main+0x1f0>)
 8002c74:	f7fd ffe6 	bl	8000c44 <_ZN4ADC_C1ER9InterruptS1_ht>

  decltype(auto) uart = UART_<>{led_can};
 8002c78:	f507 7230 	add.w	r2, r7, #704	; 0x2c0
 8002c7c:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8002c80:	4611      	mov	r1, r2
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 fe74 	bl	8003970 <_ZN5UART_ILj26EEC1ER3Pin>
  decltype(auto) can = CAN<In_id, Out_id>{led_can, interrupt_can_rx, 100};
 8002c88:	f507 7130 	add.w	r1, r7, #704	; 0x2c0
 8002c8c:	f507 7096 	add.w	r0, r7, #300	; 0x12c
 8002c90:	2364      	movs	r3, #100	; 0x64
 8002c92:	4a2f      	ldr	r2, [pc, #188]	; (8002d50 <main+0x1f4>)
 8002c94:	f000 fe7e 	bl	8003994 <_ZN3CANI5In_id6Out_idEC1ER3PinR9Interruptt>

  decltype(auto) service = Service<In_data, Out_data>{adc, uart, interrupt_dma, interrupt_uart};
 8002c98:	f507 72f4 	add.w	r2, r7, #488	; 0x1e8
 8002c9c:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8002ca0:	f107 00e8 	add.w	r0, r7, #232	; 0xe8
 8002ca4:	4b2b      	ldr	r3, [pc, #172]	; (8002d54 <main+0x1f8>)
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	4b2b      	ldr	r3, [pc, #172]	; (8002d58 <main+0x1fc>)
 8002caa:	f000 ff03 	bl	8003ab4 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>

  decltype(auto) convertor = Convertor{adc, period_callback, adc_comparator_callback, ext_holla_1_callback
	  	  	  	  	  	  	  	  	 , led_red
	  	  	  	  	  	  	  	  	 , en_holla, error_holla
									 , phase_a_low, phase_b_low, phase_c_low
  	  	  	  	  	  	  	  	  	  };
 8002cae:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8002cb2:	f107 0084 	add.w	r0, r7, #132	; 0x84
 8002cb6:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002cba:	9306      	str	r3, [sp, #24]
 8002cbc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8002cc0:	9305      	str	r3, [sp, #20]
 8002cc2:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002cc6:	9304      	str	r3, [sp, #16]
 8002cc8:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002ccc:	9303      	str	r3, [sp, #12]
 8002cce:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8002cd2:	9302      	str	r3, [sp, #8]
 8002cd4:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8002cd8:	9301      	str	r3, [sp, #4]
 8002cda:	4b20      	ldr	r3, [pc, #128]	; (8002d5c <main+0x200>)
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	4b20      	ldr	r3, [pc, #128]	; (8002d60 <main+0x204>)
 8002ce0:	4a20      	ldr	r2, [pc, #128]	; (8002d64 <main+0x208>)
 8002ce2:	f7fe fbd7 	bl	8001494 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_>


  decltype(auto) driver = Driver{can, service, convertor, led_red, led_green, open_in, close_in, open_out, close_out, open_fb, close_fb, end};
 8002ce6:	f107 0484 	add.w	r4, r7, #132	; 0x84
 8002cea:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8002cee:	f507 7196 	add.w	r1, r7, #300	; 0x12c
 8002cf2:	1d38      	adds	r0, r7, #4
 8002cf4:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8002cf8:	9308      	str	r3, [sp, #32]
 8002cfa:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002cfe:	9307      	str	r3, [sp, #28]
 8002d00:	f507 7326 	add.w	r3, r7, #664	; 0x298
 8002d04:	9306      	str	r3, [sp, #24]
 8002d06:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8002d0a:	9305      	str	r3, [sp, #20]
 8002d0c:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8002d10:	9304      	str	r3, [sp, #16]
 8002d12:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8002d16:	9303      	str	r3, [sp, #12]
 8002d18:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002d1c:	9302      	str	r3, [sp, #8]
 8002d1e:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8002d22:	9301      	str	r3, [sp, #4]
 8002d24:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	4623      	mov	r3, r4
 8002d2c:	f7fe fed8 	bl	8001ae0 <_ZN6DriverC1ER3CANI5In_id6Out_idER7ServiceI7In_data8Out_dataER9ConvertorR3PinSD_SD_SD_SD_SD_SD_SD_SD_>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  driver();
 8002d30:	1d3b      	adds	r3, r7, #4
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff f8a2 	bl	8001e7c <_ZN6DriverclEv>
 8002d38:	e7fa      	b.n	8002d30 <main+0x1d4>
 8002d3a:	bf00      	nop
 8002d3c:	40010800 	.word	0x40010800
 8002d40:	40011000 	.word	0x40011000
 8002d44:	40010c00 	.word	0x40010c00
 8002d48:	20000334 	.word	0x20000334
 8002d4c:	20000330 	.word	0x20000330
 8002d50:	20000350 	.word	0x20000350
 8002d54:	2000033c 	.word	0x2000033c
 8002d58:	20000338 	.word	0x20000338
 8002d5c:	2000034c 	.word	0x2000034c
 8002d60:	20000348 	.word	0x20000348
 8002d64:	20000344 	.word	0x20000344

08002d68 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b096      	sub	sp, #88	; 0x58
 8002d6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d72:	2228      	movs	r2, #40	; 0x28
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f006 ff3a 	bl	8009bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d7c:	f107 031c 	add.w	r3, r7, #28
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	609a      	str	r2, [r3, #8]
 8002d88:	60da      	str	r2, [r3, #12]
 8002d8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d8c:	1d3b      	adds	r3, r7, #4
 8002d8e:	2200      	movs	r2, #0
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	605a      	str	r2, [r3, #4]
 8002d94:	609a      	str	r2, [r3, #8]
 8002d96:	60da      	str	r2, [r3, #12]
 8002d98:	611a      	str	r2, [r3, #16]
 8002d9a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002da0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002da4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002da6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002daa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dac:	2301      	movs	r3, #1
 8002dae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002db0:	2302      	movs	r3, #2
 8002db2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002db4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002db8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002dba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002dbe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f004 fa35 	bl	8007234 <HAL_RCC_OscConfig>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	bf14      	ite	ne
 8002dd0:	2301      	movne	r3, #1
 8002dd2:	2300      	moveq	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <_Z18SystemClock_Configv+0x76>
  {
    Error_Handler();
 8002dda:	f000 fb97 	bl	800350c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dde:	230f      	movs	r3, #15
 8002de0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002de2:	2302      	movs	r3, #2
 8002de4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002de6:	2300      	movs	r3, #0
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002dea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002df0:	2300      	movs	r3, #0
 8002df2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002df4:	f107 031c 	add.w	r3, r7, #28
 8002df8:	2102      	movs	r1, #2
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f004 fc9a 	bl	8007734 <HAL_RCC_ClockConfig>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	bf14      	ite	ne
 8002e06:	2301      	movne	r3, #1
 8002e08:	2300      	moveq	r3, #0
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8002e10:	f000 fb7c 	bl	800350c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e14:	2302      	movs	r3, #2
 8002e16:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002e18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e1c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e1e:	1d3b      	adds	r3, r7, #4
 8002e20:	4618      	mov	r0, r3
 8002e22:	f004 fe17 	bl	8007a54 <HAL_RCCEx_PeriphCLKConfig>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	bf14      	ite	ne
 8002e2c:	2301      	movne	r3, #1
 8002e2e:	2300      	moveq	r3, #0
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8002e36:	f000 fb69 	bl	800350c <Error_Handler>
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	3758      	adds	r7, #88	; 0x58
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
	...

08002e44 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	605a      	str	r2, [r3, #4]
 8002e52:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002e54:	4b31      	ldr	r3, [pc, #196]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e56:	4a32      	ldr	r2, [pc, #200]	; (8002f20 <_ZL12MX_ADC1_Initv+0xdc>)
 8002e58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e5a:	4b30      	ldr	r3, [pc, #192]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e62:	4b2e      	ldr	r3, [pc, #184]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e68:	4b2c      	ldr	r3, [pc, #176]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e6e:	4b2b      	ldr	r3, [pc, #172]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e70:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002e74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e76:	4b29      	ldr	r3, [pc, #164]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8002e7c:	4b27      	ldr	r3, [pc, #156]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e7e:	2203      	movs	r2, #3
 8002e80:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e82:	4826      	ldr	r0, [pc, #152]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002e84:	f001 fc96 	bl	80047b4 <HAL_ADC_Init>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	bf14      	ite	ne
 8002e8e:	2301      	movne	r3, #1
 8002e90:	2300      	moveq	r3, #0
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <_ZL12MX_ADC1_Initv+0x58>
  {
    Error_Handler();
 8002e98:	f000 fb38 	bl	800350c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ea8:	1d3b      	adds	r3, r7, #4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	481b      	ldr	r0, [pc, #108]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002eae:	f001 ff67 	bl	8004d80 <HAL_ADC_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bf14      	ite	ne
 8002eb8:	2301      	movne	r3, #1
 8002eba:	2300      	moveq	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <_ZL12MX_ADC1_Initv+0x82>
  {
    Error_Handler();
 8002ec2:	f000 fb23 	bl	800350c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4812      	ldr	r0, [pc, #72]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002ed4:	f001 ff54 	bl	8004d80 <HAL_ADC_ConfigChannel>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	bf14      	ite	ne
 8002ede:	2301      	movne	r3, #1
 8002ee0:	2300      	moveq	r3, #0
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <_ZL12MX_ADC1_Initv+0xa8>
  {
    Error_Handler();
 8002ee8:	f000 fb10 	bl	800350c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002eec:	2302      	movs	r3, #2
 8002eee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4808      	ldr	r0, [pc, #32]	; (8002f1c <_ZL12MX_ADC1_Initv+0xd8>)
 8002efa:	f001 ff41 	bl	8004d80 <HAL_ADC_ConfigChannel>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf14      	ite	ne
 8002f04:	2301      	movne	r3, #1
 8002f06:	2300      	moveq	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <_ZL12MX_ADC1_Initv+0xce>
  {
    Error_Handler();
 8002f0e:	f000 fafd 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000104 	.word	0x20000104
 8002f20:	40012400 	.word	0x40012400

08002f24 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b088      	sub	sp, #32
 8002f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002f2a:	1d3b      	adds	r3, r7, #4
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	605a      	str	r2, [r3, #4]
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	60da      	str	r2, [r3, #12]
 8002f36:	611a      	str	r2, [r3, #16]
 8002f38:	615a      	str	r2, [r3, #20]
 8002f3a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8002f3c:	4b23      	ldr	r3, [pc, #140]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f3e:	4a24      	ldr	r2, [pc, #144]	; (8002fd0 <_ZL12MX_ADC2_Initv+0xac>)
 8002f40:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f42:	4b22      	ldr	r3, [pc, #136]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002f48:	4b20      	ldr	r3, [pc, #128]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002f4e:	4b1f      	ldr	r3, [pc, #124]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f54:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f56:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002f5a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8002f62:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002f68:	4818      	ldr	r0, [pc, #96]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002f6a:	f001 fc23 	bl	80047b4 <HAL_ADC_Init>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	bf14      	ite	ne
 8002f74:	2301      	movne	r3, #1
 8002f76:	2300      	moveq	r3, #0
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <_ZL12MX_ADC2_Initv+0x5e>
  {
    Error_Handler();
 8002f7e:	f000 fac5 	bl	800350c <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8002f82:	230a      	movs	r3, #10
 8002f84:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002f86:	2301      	movs	r3, #1
 8002f88:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002f8e:	2302      	movs	r3, #2
 8002f90:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8002f92:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f96:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8002fa4:	1d3b      	adds	r3, r7, #4
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4808      	ldr	r0, [pc, #32]	; (8002fcc <_ZL12MX_ADC2_Initv+0xa8>)
 8002faa:	f002 f9e9 	bl	8005380 <HAL_ADCEx_InjectedConfigChannel>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf14      	ite	ne
 8002fb4:	2301      	movne	r3, #1
 8002fb6:	2300      	moveq	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <_ZL12MX_ADC2_Initv+0x9e>
  {
    Error_Handler();
 8002fbe:	f000 faa5 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002fc2:	bf00      	nop
 8002fc4:	3720      	adds	r7, #32
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20000134 	.word	0x20000134
 8002fd0:	40012800 	.word	0x40012800

08002fd4 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	; 0x28
 8002fd8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8002fda:	4b2b      	ldr	r3, [pc, #172]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8002fdc:	4a2b      	ldr	r2, [pc, #172]	; (800308c <_ZL11MX_CAN_Initv+0xb8>)
 8002fde:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 8002fe0:	4b29      	ldr	r3, [pc, #164]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8002fe2:	2209      	movs	r2, #9
 8002fe4:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002fe6:	4b28      	ldr	r3, [pc, #160]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002fec:	4b26      	ldr	r3, [pc, #152]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002ff2:	4b25      	ldr	r3, [pc, #148]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8002ff4:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8002ff8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002ffa:	4b23      	ldr	r3, [pc, #140]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8002ffc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003000:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003002:	4b21      	ldr	r3, [pc, #132]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8003004:	2200      	movs	r2, #0
 8003006:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8003008:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 800300a:	2201      	movs	r2, #1
 800300c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800300e:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8003010:	2200      	movs	r2, #0
 8003012:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8003014:	4b1c      	ldr	r3, [pc, #112]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8003016:	2201      	movs	r2, #1
 8003018:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800301a:	4b1b      	ldr	r3, [pc, #108]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8003020:	4b19      	ldr	r3, [pc, #100]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8003022:	2201      	movs	r2, #1
 8003024:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003026:	4818      	ldr	r0, [pc, #96]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8003028:	f002 fb56 	bl	80056d8 <HAL_CAN_Init>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	bf14      	ite	ne
 8003032:	2301      	movne	r3, #1
 8003034:	2300      	moveq	r3, #0
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <_ZL11MX_CAN_Initv+0x6c>
  {
    Error_Handler();
 800303c:	f000 fa66 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

    	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8003040:	2301      	movs	r3, #1
 8003042:	623b      	str	r3, [r7, #32]
    	canfilterconfig.FilterBank = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]
    	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003048:	2300      	movs	r3, #0
 800304a:	613b      	str	r3, [r7, #16]
    	canfilterconfig.FilterIdHigh = 0;
 800304c:	2300      	movs	r3, #0
 800304e:	603b      	str	r3, [r7, #0]
    	canfilterconfig.FilterIdLow = 0;
 8003050:	2300      	movs	r3, #0
 8003052:	607b      	str	r3, [r7, #4]
    	canfilterconfig.FilterMaskIdHigh = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	60bb      	str	r3, [r7, #8]
    	canfilterconfig.FilterMaskIdLow = 0;
 8003058:	2300      	movs	r3, #0
 800305a:	60fb      	str	r3, [r7, #12]
    	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800305c:	2300      	movs	r3, #0
 800305e:	61bb      	str	r3, [r7, #24]
    	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003060:	2301      	movs	r3, #1
 8003062:	61fb      	str	r3, [r7, #28]
    	canfilterconfig.SlaveStartFilterBank = 14; // how many filters to assign to the CAN1 (master can)
 8003064:	230e      	movs	r3, #14
 8003066:	627b      	str	r3, [r7, #36]	; 0x24

    	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8003068:	463b      	mov	r3, r7
 800306a:	4619      	mov	r1, r3
 800306c:	4806      	ldr	r0, [pc, #24]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 800306e:	f002 fc2e 	bl	80058ce <HAL_CAN_ConfigFilter>

    	HAL_CAN_Start(&hcan);
 8003072:	4805      	ldr	r0, [pc, #20]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 8003074:	f002 fcf4 	bl	8005a60 <HAL_CAN_Start>
    	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003078:	2102      	movs	r1, #2
 800307a:	4803      	ldr	r0, [pc, #12]	; (8003088 <_ZL11MX_CAN_Initv+0xb4>)
 800307c:	f002 ff24 	bl	8005ec8 <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 8003080:	bf00      	nop
 8003082:	3728      	adds	r7, #40	; 0x28
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	200001a8 	.word	0x200001a8
 800308c:	40006400 	.word	0x40006400

08003090 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b092      	sub	sp, #72	; 0x48
 8003094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003096:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	60da      	str	r2, [r3, #12]
 80030ae:	611a      	str	r2, [r3, #16]
 80030b0:	615a      	str	r2, [r3, #20]
 80030b2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80030b4:	1d3b      	adds	r3, r7, #4
 80030b6:	2220      	movs	r2, #32
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f006 fd98 	bl	8009bf0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80030c0:	4b4e      	ldr	r3, [pc, #312]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030c2:	4a4f      	ldr	r2, [pc, #316]	; (8003200 <_ZL12MX_TIM1_Initv+0x170>)
 80030c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80030c6:	4b4d      	ldr	r3, [pc, #308]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030cc:	4b4b      	ldr	r3, [pc, #300]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80030d2:	4b4a      	ldr	r3, [pc, #296]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030d4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80030d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030da:	4b48      	ldr	r3, [pc, #288]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80030e0:	4b46      	ldr	r3, [pc, #280]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e6:	4b45      	ldr	r3, [pc, #276]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030ec:	4843      	ldr	r0, [pc, #268]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80030ee:	f004 fe44 	bl	8007d7a <HAL_TIM_PWM_Init>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf14      	ite	ne
 80030f8:	2301      	movne	r3, #1
 80030fa:	2300      	moveq	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8003102:	f000 fa03 	bl	800350c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003106:	2300      	movs	r3, #0
 8003108:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800310a:	2300      	movs	r3, #0
 800310c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800310e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003112:	4619      	mov	r1, r3
 8003114:	4839      	ldr	r0, [pc, #228]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 8003116:	f005 fc3d 	bl	8008994 <HAL_TIMEx_MasterConfigSynchronization>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf14      	ite	ne
 8003120:	2301      	movne	r3, #1
 8003122:	2300      	moveq	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 800312a:	f000 f9ef 	bl	800350c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800312e:	2360      	movs	r3, #96	; 0x60
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003132:	2300      	movs	r3, #0
 8003134:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003136:	2300      	movs	r3, #0
 8003138:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800313a:	2300      	movs	r3, #0
 800313c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800313e:	2300      	movs	r3, #0
 8003140:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003142:	2300      	movs	r3, #0
 8003144:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003146:	2300      	movs	r3, #0
 8003148:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800314a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800314e:	2200      	movs	r2, #0
 8003150:	4619      	mov	r1, r3
 8003152:	482a      	ldr	r0, [pc, #168]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 8003154:	f005 f8ee 	bl	8008334 <HAL_TIM_PWM_ConfigChannel>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	bf14      	ite	ne
 800315e:	2301      	movne	r3, #1
 8003160:	2300      	moveq	r3, #0
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8003168:	f000 f9d0 	bl	800350c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800316c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003170:	2204      	movs	r2, #4
 8003172:	4619      	mov	r1, r3
 8003174:	4821      	ldr	r0, [pc, #132]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 8003176:	f005 f8dd 	bl	8008334 <HAL_TIM_PWM_ConfigChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	bf14      	ite	ne
 8003180:	2301      	movne	r3, #1
 8003182:	2300      	moveq	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 800318a:	f000 f9bf 	bl	800350c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800318e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003192:	2208      	movs	r2, #8
 8003194:	4619      	mov	r1, r3
 8003196:	4819      	ldr	r0, [pc, #100]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 8003198:	f005 f8cc 	bl	8008334 <HAL_TIM_PWM_ConfigChannel>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	bf14      	ite	ne
 80031a2:	2301      	movne	r3, #1
 80031a4:	2300      	moveq	r3, #0
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 80031ac:	f000 f9ae 	bl	800350c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80031c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80031ca:	2300      	movs	r3, #0
 80031cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80031ce:	1d3b      	adds	r3, r7, #4
 80031d0:	4619      	mov	r1, r3
 80031d2:	480a      	ldr	r0, [pc, #40]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80031d4:	f005 fc4a 	bl	8008a6c <HAL_TIMEx_ConfigBreakDeadTime>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bf14      	ite	ne
 80031de:	2301      	movne	r3, #1
 80031e0:	2300      	moveq	r3, #0
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <_ZL12MX_TIM1_Initv+0x15c>
  {
    Error_Handler();
 80031e8:	f000 f990 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80031ec:	4803      	ldr	r0, [pc, #12]	; (80031fc <_ZL12MX_TIM1_Initv+0x16c>)
 80031ee:	f001 f8a9 	bl	8004344 <HAL_TIM_MspPostInit>

}
 80031f2:	bf00      	nop
 80031f4:	3748      	adds	r7, #72	; 0x48
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	200001d0 	.word	0x200001d0
 8003200:	40012c00 	.word	0x40012c00

08003204 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08a      	sub	sp, #40	; 0x28
 8003208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800320a:	f107 0320 	add.w	r3, r7, #32
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003214:	1d3b      	adds	r3, r7, #4
 8003216:	2200      	movs	r2, #0
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	605a      	str	r2, [r3, #4]
 800321c:	609a      	str	r2, [r3, #8]
 800321e:	60da      	str	r2, [r3, #12]
 8003220:	611a      	str	r2, [r3, #16]
 8003222:	615a      	str	r2, [r3, #20]
 8003224:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003226:	4b28      	ldr	r3, [pc, #160]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 8003228:	4a28      	ldr	r2, [pc, #160]	; (80032cc <_ZL12MX_TIM3_Initv+0xc8>)
 800322a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 800322c:	4b26      	ldr	r3, [pc, #152]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 800322e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003232:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003234:	4b24      	ldr	r3, [pc, #144]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 800323a:	4b23      	ldr	r3, [pc, #140]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 800323c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003240:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003242:	4b21      	ldr	r3, [pc, #132]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 8003244:	2200      	movs	r2, #0
 8003246:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003248:	4b1f      	ldr	r3, [pc, #124]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 800324a:	2280      	movs	r2, #128	; 0x80
 800324c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800324e:	481e      	ldr	r0, [pc, #120]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 8003250:	f004 fd44 	bl	8007cdc <HAL_TIM_OC_Init>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	bf14      	ite	ne
 800325a:	2301      	movne	r3, #1
 800325c:	2300      	moveq	r3, #0
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <_ZL12MX_TIM3_Initv+0x64>
  {
    Error_Handler();
 8003264:	f000 f952 	bl	800350c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003268:	2300      	movs	r3, #0
 800326a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800326c:	2300      	movs	r3, #0
 800326e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003270:	f107 0320 	add.w	r3, r7, #32
 8003274:	4619      	mov	r1, r3
 8003276:	4814      	ldr	r0, [pc, #80]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 8003278:	f005 fb8c 	bl	8008994 <HAL_TIMEx_MasterConfigSynchronization>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	bf14      	ite	ne
 8003282:	2301      	movne	r3, #1
 8003284:	2300      	moveq	r3, #0
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <_ZL12MX_TIM3_Initv+0x8c>
  {
    Error_Handler();
 800328c:	f000 f93e 	bl	800350c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003290:	2300      	movs	r3, #0
 8003292:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032a0:	1d3b      	adds	r3, r7, #4
 80032a2:	2200      	movs	r2, #0
 80032a4:	4619      	mov	r1, r3
 80032a6:	4808      	ldr	r0, [pc, #32]	; (80032c8 <_ZL12MX_TIM3_Initv+0xc4>)
 80032a8:	f004 ffe8 	bl	800827c <HAL_TIM_OC_ConfigChannel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	bf14      	ite	ne
 80032b2:	2301      	movne	r3, #1
 80032b4:	2300      	moveq	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <_ZL12MX_TIM3_Initv+0xbc>
  {
    Error_Handler();
 80032bc:	f000 f926 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80032c0:	bf00      	nop
 80032c2:	3728      	adds	r7, #40	; 0x28
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000218 	.word	0x20000218
 80032cc:	40000400 	.word	0x40000400

080032d0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80032d4:	4b13      	ldr	r3, [pc, #76]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032d6:	4a14      	ldr	r2, [pc, #80]	; (8003328 <_ZL19MX_USART3_UART_Initv+0x58>)
 80032d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80032da:	4b12      	ldr	r3, [pc, #72]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80032e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80032e2:	4b10      	ldr	r3, [pc, #64]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80032e8:	4b0e      	ldr	r3, [pc, #56]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032ee:	4b0d      	ldr	r3, [pc, #52]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032f4:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032f6:	220c      	movs	r2, #12
 80032f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032fa:	4b0a      	ldr	r3, [pc, #40]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003300:	4b08      	ldr	r3, [pc, #32]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003302:	2200      	movs	r2, #0
 8003304:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003306:	4807      	ldr	r0, [pc, #28]	; (8003324 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003308:	f005 fc13 	bl	8008b32 <HAL_UART_Init>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	bf14      	ite	ne
 8003312:	2301      	movne	r3, #1
 8003314:	2300      	moveq	r3, #0
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 800331c:	f000 f8f6 	bl	800350c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003320:	bf00      	nop
 8003322:	bd80      	pop	{r7, pc}
 8003324:	20000260 	.word	0x20000260
 8003328:	40004800 	.word	0x40004800

0800332c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003332:	4b14      	ldr	r3, [pc, #80]	; (8003384 <_ZL11MX_DMA_Initv+0x58>)
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	4a13      	ldr	r2, [pc, #76]	; (8003384 <_ZL11MX_DMA_Initv+0x58>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	6153      	str	r3, [r2, #20]
 800333e:	4b11      	ldr	r3, [pc, #68]	; (8003384 <_ZL11MX_DMA_Initv+0x58>)
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	607b      	str	r3, [r7, #4]
 8003348:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800334a:	2200      	movs	r2, #0
 800334c:	2100      	movs	r1, #0
 800334e:	200b      	movs	r0, #11
 8003350:	f003 f8d9 	bl	8006506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003354:	200b      	movs	r0, #11
 8003356:	f003 f8f2 	bl	800653e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800335a:	2200      	movs	r2, #0
 800335c:	2100      	movs	r1, #0
 800335e:	200c      	movs	r0, #12
 8003360:	f003 f8d1 	bl	8006506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003364:	200c      	movs	r0, #12
 8003366:	f003 f8ea 	bl	800653e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800336a:	2200      	movs	r2, #0
 800336c:	2100      	movs	r1, #0
 800336e:	200d      	movs	r0, #13
 8003370:	f003 f8c9 	bl	8006506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003374:	200d      	movs	r0, #13
 8003376:	f003 f8e2 	bl	800653e <HAL_NVIC_EnableIRQ>

}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40021000 	.word	0x40021000

08003388 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800338e:	f107 0310 	add.w	r3, r7, #16
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	605a      	str	r2, [r3, #4]
 8003398:	609a      	str	r2, [r3, #8]
 800339a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800339c:	4b56      	ldr	r3, [pc, #344]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	4a55      	ldr	r2, [pc, #340]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033a2:	f043 0320 	orr.w	r3, r3, #32
 80033a6:	6193      	str	r3, [r2, #24]
 80033a8:	4b53      	ldr	r3, [pc, #332]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	f003 0320 	and.w	r3, r3, #32
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033b4:	4b50      	ldr	r3, [pc, #320]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	4a4f      	ldr	r2, [pc, #316]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033ba:	f043 0310 	orr.w	r3, r3, #16
 80033be:	6193      	str	r3, [r2, #24]
 80033c0:	4b4d      	ldr	r3, [pc, #308]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	60bb      	str	r3, [r7, #8]
 80033ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033cc:	4b4a      	ldr	r3, [pc, #296]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	4a49      	ldr	r2, [pc, #292]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033d2:	f043 0304 	orr.w	r3, r3, #4
 80033d6:	6193      	str	r3, [r2, #24]
 80033d8:	4b47      	ldr	r3, [pc, #284]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f003 0304 	and.w	r3, r3, #4
 80033e0:	607b      	str	r3, [r7, #4]
 80033e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033e4:	4b44      	ldr	r3, [pc, #272]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	4a43      	ldr	r2, [pc, #268]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033ea:	f043 0308 	orr.w	r3, r3, #8
 80033ee:	6193      	str	r3, [r2, #24]
 80033f0:	4b41      	ldr	r3, [pc, #260]	; (80034f8 <_ZL12MX_GPIO_Initv+0x170>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f003 0308 	and.w	r3, r3, #8
 80033f8:	603b      	str	r3, [r7, #0]
 80033fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80033fc:	2200      	movs	r2, #0
 80033fe:	21c0      	movs	r1, #192	; 0xc0
 8003400:	483e      	ldr	r0, [pc, #248]	; (80034fc <_ZL12MX_GPIO_Initv+0x174>)
 8003402:	f003 fee6 	bl	80071d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_CAN_Pin|enable_holla_Pin, GPIO_PIN_RESET);
 8003406:	2200      	movs	r2, #0
 8003408:	f44f 7188 	mov.w	r1, #272	; 0x110
 800340c:	483c      	ldr	r0, [pc, #240]	; (8003500 <_ZL12MX_GPIO_Initv+0x178>)
 800340e:	f003 fee0 	bl	80071d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CH1_LOW_Pin|CH2_LOW_Pin|CH3_LOW_Pin|open_out_Pin
 8003412:	2200      	movs	r2, #0
 8003414:	f24e 01f0 	movw	r1, #57584	; 0xe0f0
 8003418:	483a      	ldr	r0, [pc, #232]	; (8003504 <_ZL12MX_GPIO_Initv+0x17c>)
 800341a:	f003 feda 	bl	80071d2 <HAL_GPIO_WritePin>
                          |fb_open_Pin|fb_close_Pin|close_out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : open_in_Pin close_in_Pin end_in_Pin error_holla_Pin */
  GPIO_InitStruct.Pin = open_in_Pin|close_in_Pin|end_in_Pin|error_holla_Pin;
 800341e:	23c6      	movs	r3, #198	; 0xc6
 8003420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003426:	2300      	movs	r3, #0
 8003428:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800342a:	f107 0310 	add.w	r3, r7, #16
 800342e:	4619      	mov	r1, r3
 8003430:	4833      	ldr	r0, [pc, #204]	; (8003500 <_ZL12MX_GPIO_Initv+0x178>)
 8003432:	f003 fd23 	bl	8006e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8003436:	23c0      	movs	r3, #192	; 0xc0
 8003438:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800343a:	2301      	movs	r3, #1
 800343c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343e:	2300      	movs	r3, #0
 8003440:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003442:	2302      	movs	r3, #2
 8003444:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003446:	f107 0310 	add.w	r3, r7, #16
 800344a:	4619      	mov	r1, r3
 800344c:	482b      	ldr	r0, [pc, #172]	; (80034fc <_ZL12MX_GPIO_Initv+0x174>)
 800344e:	f003 fd15 	bl	8006e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_Pin enable_holla_Pin */
  GPIO_InitStruct.Pin = LED_CAN_Pin|enable_holla_Pin;
 8003452:	f44f 7388 	mov.w	r3, #272	; 0x110
 8003456:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003458:	2301      	movs	r3, #1
 800345a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345c:	2300      	movs	r3, #0
 800345e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003460:	2302      	movs	r3, #2
 8003462:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003464:	f107 0310 	add.w	r3, r7, #16
 8003468:	4619      	mov	r1, r3
 800346a:	4825      	ldr	r0, [pc, #148]	; (8003500 <_ZL12MX_GPIO_Initv+0x178>)
 800346c:	f003 fd06 	bl	8006e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : holla_1_Pin */
  GPIO_InitStruct.Pin = holla_1_Pin;
 8003470:	2320      	movs	r3, #32
 8003472:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003474:	4b24      	ldr	r3, [pc, #144]	; (8003508 <_ZL12MX_GPIO_Initv+0x180>)
 8003476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003478:	2301      	movs	r3, #1
 800347a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(holla_1_GPIO_Port, &GPIO_InitStruct);
 800347c:	f107 0310 	add.w	r3, r7, #16
 8003480:	4619      	mov	r1, r3
 8003482:	481f      	ldr	r0, [pc, #124]	; (8003500 <_ZL12MX_GPIO_Initv+0x178>)
 8003484:	f003 fcfa 	bl	8006e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : holla_2_Pin holla_3_Pin */
  GPIO_InitStruct.Pin = holla_2_Pin|holla_3_Pin;
 8003488:	2303      	movs	r3, #3
 800348a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800348c:	4b1e      	ldr	r3, [pc, #120]	; (8003508 <_ZL12MX_GPIO_Initv+0x180>)
 800348e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003490:	2301      	movs	r3, #1
 8003492:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003494:	f107 0310 	add.w	r3, r7, #16
 8003498:	4619      	mov	r1, r3
 800349a:	481a      	ldr	r0, [pc, #104]	; (8003504 <_ZL12MX_GPIO_Initv+0x17c>)
 800349c:	f003 fcee 	bl	8006e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_LOW_Pin CH2_LOW_Pin CH3_LOW_Pin open_out_Pin
                           fb_open_Pin fb_close_Pin close_out_Pin */
  GPIO_InitStruct.Pin = CH1_LOW_Pin|CH2_LOW_Pin|CH3_LOW_Pin|open_out_Pin
 80034a0:	f24e 03f0 	movw	r3, #57584	; 0xe0f0
 80034a4:	613b      	str	r3, [r7, #16]
                          |fb_open_Pin|fb_close_Pin|close_out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034a6:	2301      	movs	r3, #1
 80034a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ae:	2302      	movs	r3, #2
 80034b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b2:	f107 0310 	add.w	r3, r7, #16
 80034b6:	4619      	mov	r1, r3
 80034b8:	4812      	ldr	r0, [pc, #72]	; (8003504 <_ZL12MX_GPIO_Initv+0x17c>)
 80034ba:	f003 fcdf 	bl	8006e7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80034be:	2200      	movs	r2, #0
 80034c0:	2100      	movs	r1, #0
 80034c2:	2006      	movs	r0, #6
 80034c4:	f003 f81f 	bl	8006506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80034c8:	2006      	movs	r0, #6
 80034ca:	f003 f838 	bl	800653e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80034ce:	2200      	movs	r2, #0
 80034d0:	2100      	movs	r1, #0
 80034d2:	2007      	movs	r0, #7
 80034d4:	f003 f817 	bl	8006506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80034d8:	2007      	movs	r0, #7
 80034da:	f003 f830 	bl	800653e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80034de:	2200      	movs	r2, #0
 80034e0:	2100      	movs	r1, #0
 80034e2:	2017      	movs	r0, #23
 80034e4:	f003 f80f 	bl	8006506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80034e8:	2017      	movs	r0, #23
 80034ea:	f003 f828 	bl	800653e <HAL_NVIC_EnableIRQ>

}
 80034ee:	bf00      	nop
 80034f0:	3720      	adds	r7, #32
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	40021000 	.word	0x40021000
 80034fc:	40010800 	.word	0x40010800
 8003500:	40011000 	.word	0x40011000
 8003504:	40010c00 	.word	0x40010c00
 8003508:	10310000 	.word	0x10310000

0800350c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003510:	b672      	cpsid	i
}
 8003512:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003514:	e7fe      	b.n	8003514 <Error_Handler+0x8>

08003516 <_ZN13Static_vectorIP10SubscriberLh12EE9push_backES1_>:
public:
    Static_vector (){}
    void clear()  {end_i = 0;}
    uint8_t cend  () const {return end_i;}
    uint8_t size ()  {return end_i;}
    void push_back(T p)
 8003516:	b480      	push	{r7}
 8003518:	b083      	sub	sp, #12
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
 800351e:	6039      	str	r1, [r7, #0]
    {
        if (end_i < size_)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003526:	2b0b      	cmp	r3, #11
 8003528:	d80c      	bhi.n	8003544 <_ZN13Static_vectorIP10SubscriberLh12EE9push_backES1_+0x2e>
            vector[end_i++] = p;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	b2d1      	uxtb	r1, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	f882 1030 	strb.w	r1, [r2, #48]	; 0x30
 800353a:	4619      	mov	r1, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    }
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_>:
    void remove (T p)
 800354e:	b480      	push	{r7}
 8003550:	b085      	sub	sp, #20
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	6039      	str	r1, [r7, #0]
    {
      uint8_t index = 0;
 8003558:	2300      	movs	r3, #0
 800355a:	73fb      	strb	r3, [r7, #15]

      for (uint8_t i = 0; i < end_i; i++) {
 800355c:	2300      	movs	r3, #0
 800355e:	73bb      	strb	r3, [r7, #14]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003566:	7bba      	ldrb	r2, [r7, #14]
 8003568:	429a      	cmp	r2, r3
 800356a:	d20d      	bcs.n	8003588 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x3a>
        if (vector[i] == p) {
 800356c:	7bba      	ldrb	r2, [r7, #14]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d102      	bne.n	8003580 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x32>
          index = i;
 800357a:	7bbb      	ldrb	r3, [r7, #14]
 800357c:	73fb      	strb	r3, [r7, #15]
          break;
 800357e:	e003      	b.n	8003588 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x3a>
      for (uint8_t i = 0; i < end_i; i++) {
 8003580:	7bbb      	ldrb	r3, [r7, #14]
 8003582:	3301      	adds	r3, #1
 8003584:	73bb      	strb	r3, [r7, #14]
 8003586:	e7eb      	b.n	8003560 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x12>
        }
      }

      for (uint8_t i = index; i < end_i; i++) {
 8003588:	7bfb      	ldrb	r3, [r7, #15]
 800358a:	737b      	strb	r3, [r7, #13]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003592:	7b7a      	ldrb	r2, [r7, #13]
 8003594:	429a      	cmp	r2, r3
 8003596:	d20c      	bcs.n	80035b2 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x64>
          vector[i] = vector[i+1];
 8003598:	7b7b      	ldrb	r3, [r7, #13]
 800359a:	1c59      	adds	r1, r3, #1
 800359c:	7b7a      	ldrb	r2, [r7, #13]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (uint8_t i = index; i < end_i; i++) {
 80035aa:	7b7b      	ldrb	r3, [r7, #13]
 80035ac:	3301      	adds	r3, #1
 80035ae:	737b      	strb	r3, [r7, #13]
 80035b0:	e7ec      	b.n	800358c <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x3e>
      }

      end_i--;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035b8:	3b01      	subs	r3, #1
 80035ba:	b2da      	uxtb	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    }
 80035c2:	bf00      	nop
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr

080035cc <_ZNK13Static_vectorIP10SubscriberLh12EE4cendEv>:
    uint8_t cend  () const {return end_i;}
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035da:	4618      	mov	r0, r3
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr

080035e4 <_ZNK13Static_vectorIP10SubscriberLh12EEixEj>:

    T operator[] (const size_t index) const
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
    {
        return vector[index];
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr

08003600 <_ZN13Static_vectorIP10SubscriberLh12EEC1Ev>:
    Static_vector (){}
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4618      	mov	r0, r3
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr

08003614 <_ZN10SystemTick13initInterruptILt1000EEEvv>:
#ifndef SYSTICK_H_
#define SYSTICK_H_

class SystemTick {
public:
	template <uint16_t us> void initInterrupt()
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
	{
		HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000 / (1000/us) - 1);
 800361c:	f004 f9ca 	bl	80079b4 <HAL_RCC_GetHCLKFreq>
 8003620:	4603      	mov	r3, r0
 8003622:	4a06      	ldr	r2, [pc, #24]	; (800363c <_ZN10SystemTick13initInterruptILt1000EEEvv+0x28>)
 8003624:	fba2 2303 	umull	r2, r3, r2, r3
 8003628:	099b      	lsrs	r3, r3, #6
 800362a:	3b01      	subs	r3, #1
 800362c:	4618      	mov	r0, r3
 800362e:	f002 ff94 	bl	800655a <HAL_SYSTICK_Config>
	}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	10624dd3 	.word	0x10624dd3

08003640 <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>:
inline void every_qty_cnt_call(size_t& cnt, size_t qty, Function call)
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
    if (not(cnt++ % qty))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	1c59      	adds	r1, r3, #1
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	6011      	str	r1, [r2, #0]
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	fbb3 f2f2 	udiv	r2, r3, r2
 800365c:	68b9      	ldr	r1, [r7, #8]
 800365e:	fb01 f202 	mul.w	r2, r1, r2
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	2b00      	cmp	r3, #0
 8003666:	bf0c      	ite	eq
 8003668:	2301      	moveq	r3, #1
 800366a:	2300      	movne	r3, #0
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_+0x3a>
        call();
 8003672:	1d3b      	adds	r3, r7, #4
 8003674:	4618      	mov	r0, r3
 8003676:	f7fd f8cb 	bl	8000810 <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>
}
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <_ZN3CANI5In_id6Out_idE9change_IDEm>:
  void change_ID(uint32_t v){
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	6039      	str	r1, [r7, #0]
	  ID = v;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  }
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr
	...

080036a0 <_ZN7ServiceI7In_data8Out_dataEclEv>:
	void operator()(){
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
		outData.current        = k_adc * (adc.current_value() * 30 / 20) * 1000;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fd fb68 	bl	8000d82 <_ZN4ADC_13current_valueEv>
 80036b2:	4603      	mov	r3, r0
 80036b4:	461a      	mov	r2, r3
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	1a9b      	subs	r3, r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4aa8      	ldr	r2, [pc, #672]	; (8003960 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c0>)
 80036c0:	fb82 1203 	smull	r1, r2, r2, r3
 80036c4:	10d2      	asrs	r2, r2, #3
 80036c6:	17db      	asrs	r3, r3, #31
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fc ff18 	bl	8000500 <__aeabi_i2f>
 80036d0:	4603      	mov	r3, r0
 80036d2:	49a4      	ldr	r1, [pc, #656]	; (8003964 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fc fda5 	bl	8000224 <__aeabi_fmul>
 80036da:	4603      	mov	r3, r0
 80036dc:	49a2      	ldr	r1, [pc, #648]	; (8003968 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c8>)
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fc fda0 	bl	8000224 <__aeabi_fmul>
 80036e4:	4603      	mov	r3, r0
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fc ff5e 	bl	80005a8 <__aeabi_f2uiz>
 80036ec:	4603      	mov	r3, r0
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	86da      	strh	r2, [r3, #54]	; 0x36
		outData.voltage_board  = k_adc * adc[VB] * 100;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2100      	movs	r1, #0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fd fb30 	bl	8000d60 <_ZN4ADC_ixEh>
 8003700:	4603      	mov	r3, r0
 8003702:	4618      	mov	r0, r3
 8003704:	f7fc fefc 	bl	8000500 <__aeabi_i2f>
 8003708:	4603      	mov	r3, r0
 800370a:	4996      	ldr	r1, [pc, #600]	; (8003964 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 800370c:	4618      	mov	r0, r3
 800370e:	f7fc fd89 	bl	8000224 <__aeabi_fmul>
 8003712:	4603      	mov	r3, r0
 8003714:	4995      	ldr	r1, [pc, #596]	; (800396c <_ZN7ServiceI7In_data8Out_dataEclEv+0x2cc>)
 8003716:	4618      	mov	r0, r3
 8003718:	f7fc fd84 	bl	8000224 <__aeabi_fmul>
 800371c:	4603      	mov	r3, r0
 800371e:	4618      	mov	r0, r3
 8003720:	f7fc ff42 	bl	80005a8 <__aeabi_f2uiz>
 8003724:	4603      	mov	r3, r0
 8003726:	b29a      	uxth	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	871a      	strh	r2, [r3, #56]	; 0x38
		outData.voltage_logic  = k_adc * adc[VL] * 100;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2101      	movs	r1, #1
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fb14 	bl	8000d60 <_ZN4ADC_ixEh>
 8003738:	4603      	mov	r3, r0
 800373a:	4618      	mov	r0, r3
 800373c:	f7fc fee0 	bl	8000500 <__aeabi_i2f>
 8003740:	4603      	mov	r3, r0
 8003742:	4988      	ldr	r1, [pc, #544]	; (8003964 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 8003744:	4618      	mov	r0, r3
 8003746:	f7fc fd6d 	bl	8000224 <__aeabi_fmul>
 800374a:	4603      	mov	r3, r0
 800374c:	4987      	ldr	r1, [pc, #540]	; (800396c <_ZN7ServiceI7In_data8Out_dataEclEv+0x2cc>)
 800374e:	4618      	mov	r0, r3
 8003750:	f7fc fd68 	bl	8000224 <__aeabi_fmul>
 8003754:	4603      	mov	r3, r0
 8003756:	4618      	mov	r0, r3
 8003758:	f7fc ff26 	bl	80005a8 <__aeabi_f2uiz>
 800375c:	4603      	mov	r3, r0
 800375e:	b29a      	uxth	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	875a      	strh	r2, [r3, #58]	; 0x3a
		outData.voltage_drive  = k_adc * adc[VD] * 100;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2102      	movs	r1, #2
 800376a:	4618      	mov	r0, r3
 800376c:	f7fd faf8 	bl	8000d60 <_ZN4ADC_ixEh>
 8003770:	4603      	mov	r3, r0
 8003772:	4618      	mov	r0, r3
 8003774:	f7fc fec4 	bl	8000500 <__aeabi_i2f>
 8003778:	4603      	mov	r3, r0
 800377a:	497a      	ldr	r1, [pc, #488]	; (8003964 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 800377c:	4618      	mov	r0, r3
 800377e:	f7fc fd51 	bl	8000224 <__aeabi_fmul>
 8003782:	4603      	mov	r3, r0
 8003784:	4979      	ldr	r1, [pc, #484]	; (800396c <_ZN7ServiceI7In_data8Out_dataEclEv+0x2cc>)
 8003786:	4618      	mov	r0, r3
 8003788:	f7fc fd4c 	bl	8000224 <__aeabi_fmul>
 800378c:	4603      	mov	r3, r0
 800378e:	4618      	mov	r0, r3
 8003790:	f7fc ff0a 	bl	80005a8 <__aeabi_f2uiz>
 8003794:	4603      	mov	r3, r0
 8003796:	b29a      	uxth	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	879a      	strh	r2, [r3, #60]	; 0x3c
		outData.error.current           = (outData.current >= 850);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037a0:	f240 3251 	movw	r2, #849	; 0x351
 80037a4:	4293      	cmp	r3, r2
 80037a6:	bf8c      	ite	hi
 80037a8:	2301      	movhi	r3, #1
 80037aa:	2300      	movls	r3, #0
 80037ac:	b2d9      	uxtb	r1, r3
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80037b4:	f361 0300 	bfi	r3, r1, #0, #1
 80037b8:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_board_low = (outData.voltage_board <= 180);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80037c0:	2bb4      	cmp	r3, #180	; 0xb4
 80037c2:	bf94      	ite	ls
 80037c4:	2301      	movls	r3, #1
 80037c6:	2300      	movhi	r3, #0
 80037c8:	b2d9      	uxtb	r1, r3
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80037d0:	f361 0341 	bfi	r3, r1, #1, #1
 80037d4:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_logic_low = (outData.voltage_logic <= 180);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80037dc:	2bb4      	cmp	r3, #180	; 0xb4
 80037de:	bf94      	ite	ls
 80037e0:	2301      	movls	r3, #1
 80037e2:	2300      	movhi	r3, #0
 80037e4:	b2d9      	uxtb	r1, r3
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80037ec:	f361 0382 	bfi	r3, r1, #2, #1
 80037f0:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_drive_low = (outData.voltage_drive <= 180);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80037f8:	2bb4      	cmp	r3, #180	; 0xb4
 80037fa:	bf94      	ite	ls
 80037fc:	2301      	movls	r3, #1
 80037fe:	2300      	movhi	r3, #0
 8003800:	b2d9      	uxtb	r1, r3
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 8003808:	f361 03c3 	bfi	r3, r1, #3, #1
 800380c:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		kolhoz ^= timer.event();
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3310      	adds	r3, #16
 8003814:	4618      	mov	r0, r3
 8003816:	f7fd f82c 	bl	8000872 <_ZN5Timer5eventEv>
 800381a:	4603      	mov	r3, r0
 800381c:	461a      	mov	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003824:	4053      	eors	r3, r2
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	bf14      	ite	ne
 800382c:	2301      	movne	r3, #1
 800382e:	2300      	moveq	r3, #0
 8003830:	b2da      	uxtb	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		if (event or kolhoz) {
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800383e:	2b00      	cmp	r3, #0
 8003840:	d105      	bne.n	800384e <_ZN7ServiceI7In_data8Out_dataEclEv+0x1ae>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8084 	beq.w	8003956 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2b6>
			if(uart.buffer[0] == 4 or kolhoz) {
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	3304      	adds	r3, #4
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f000 f975 	bl	8003b46 <_ZN10Net_bufferILh26EEixEi>
 800385c:	4603      	mov	r3, r0
 800385e:	2b04      	cmp	r3, #4
 8003860:	d004      	beq.n	800386c <_ZN7ServiceI7In_data8Out_dataEclEv+0x1cc>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <_ZN7ServiceI7In_data8Out_dataEclEv+0x1d0>
 800386c:	2301      	movs	r3, #1
 800386e:	e000      	b.n	8003872 <_ZN7ServiceI7In_data8Out_dataEclEv+0x1d2>
 8003870:	2300      	movs	r3, #0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d02b      	beq.n	80038ce <_ZN7ServiceI7In_data8Out_dataEclEv+0x22e>
				uart.buffer.clear();
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	3304      	adds	r3, #4
 800387c:	4618      	mov	r0, r3
 800387e:	f000 f971 	bl	8003b64 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << outData.current
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	1d1a      	adds	r2, r3, #4
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800388c:	4619      	mov	r1, r3
 800388e:	4610      	mov	r0, r2
 8003890:	f000 f977 	bl	8003b82 <_ZN10Net_bufferILh26EElsEt>
 8003894:	4602      	mov	r2, r0
							<< outData.voltage_board
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800389a:	4619      	mov	r1, r3
 800389c:	4610      	mov	r0, r2
 800389e:	f000 f970 	bl	8003b82 <_ZN10Net_bufferILh26EElsEt>
 80038a2:	4602      	mov	r2, r0
						    << outData.voltage_logic
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80038a8:	4619      	mov	r1, r3
 80038aa:	4610      	mov	r0, r2
 80038ac:	f000 f969 	bl	8003b82 <_ZN10Net_bufferILh26EElsEt>
 80038b0:	4602      	mov	r2, r0
							<< outData.voltage_drive
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80038b6:	4619      	mov	r1, r3
 80038b8:	4610      	mov	r0, r2
 80038ba:	f000 f962 	bl	8003b82 <_ZN10Net_bufferILh26EElsEt>
 80038be:	4602      	mov	r2, r0
							<< arOutData[4];
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038c4:	4619      	mov	r1, r3
 80038c6:	4610      	mov	r0, r2
 80038c8:	f000 f95b 	bl	8003b82 <_ZN10Net_bufferILh26EElsEt>
 80038cc:	e022      	b.n	8003914 <_ZN7ServiceI7In_data8Out_dataEclEv+0x274>
			} else if(uart.buffer[0] == '+') {
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	3304      	adds	r3, #4
 80038d4:	2100      	movs	r1, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f935 	bl	8003b46 <_ZN10Net_bufferILh26EEixEi>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b2b      	cmp	r3, #43	; 0x2b
 80038e0:	bf0c      	ite	eq
 80038e2:	2301      	moveq	r3, #1
 80038e4:	2300      	movne	r3, #0
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d013      	beq.n	8003914 <_ZN7ServiceI7In_data8Out_dataEclEv+0x274>
				uart.buffer.clear();
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	3304      	adds	r3, #4
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 f936 	bl	8003b64 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << 'O';
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	3304      	adds	r3, #4
 80038fe:	214f      	movs	r1, #79	; 0x4f
 8003900:	4618      	mov	r0, r3
 8003902:	f000 f95c 	bl	8003bbe <_ZN10Net_bufferILh26EElsEc>
				uart.buffer << 'K';
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	3304      	adds	r3, #4
 800390c:	214b      	movs	r1, #75	; 0x4b
 800390e:	4618      	mov	r0, r3
 8003910:	f000 f955 	bl	8003bbe <_ZN10Net_bufferILh26EElsEc>
			event = false;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			kolhoz = false;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			if(uart.buffer.size())
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	3304      	adds	r3, #4
 800392a:	4618      	mov	r0, r3
 800392c:	f000 f964 	bl	8003bf8 <_ZN10Net_bufferILh26EE4sizeEv>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	bf14      	ite	ne
 8003936:	2301      	movne	r3, #1
 8003938:	2300      	moveq	r3, #0
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <_ZN7ServiceI7In_data8Out_dataEclEv+0x2ac>
				uart.transmit();
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4618      	mov	r0, r3
 8003946:	f000 f967 	bl	8003c18 <_ZN5UART_ILj26EE8transmitEv>
	}
 800394a:	e004      	b.n	8003956 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2b6>
				uart.receive();
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4618      	mov	r0, r3
 8003952:	f000 f97d 	bl	8003c50 <_ZN5UART_ILj26EE7receiveEv>
	}
 8003956:	bf00      	nop
 8003958:	3708      	adds	r7, #8
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	66666667 	.word	0x66666667
 8003964:	3a5a2e95 	.word	0x3a5a2e95
 8003968:	447a0000 	.word	0x447a0000
 800396c:	42c80000 	.word	0x42c80000

08003970 <_ZN5UART_ILj26EEC1ER3Pin>:

public:

	Pin& led_red;

	UART_(Pin& led_red) : led_red{led_red}{}
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	683a      	ldr	r2, [r7, #0]
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3304      	adds	r3, #4
 8003984:	4618      	mov	r0, r3
 8003986:	f000 f979 	bl	8003c7c <_ZN10Net_bufferILh26EEC1Ev>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4618      	mov	r0, r3
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <_ZN3CANI5In_id6Out_idEC1ER3PinR9Interruptt>:
  CAN(Pin& rts, Interrupt& rx_interrupt, uint16_t time_refresh)
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
 80039a0:	807b      	strh	r3, [r7, #2]
  	  , time_refresh{time_refresh}
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fc fefb 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 80039aa:	4a41      	ldr	r2, [pc, #260]	; (8003ab0 <_ZN3CANI5In_id6Out_idEC1ER3PinR9Interruptt+0x11c>)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	609a      	str	r2, [r3, #8]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	60da      	str	r2, [r3, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	22dd      	movs	r2, #221	; 0xdd
 80039c0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	887a      	ldrh	r2, [r7, #2]
 80039d0:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	33b4      	adds	r3, #180	; 0xb4
 80039e0:	68f9      	ldr	r1, [r7, #12]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 f956 	bl	8003c94 <_ZN3CANI5In_id6Out_idE16can_rx_interruptC1ERS2_>
	  arInID[0] = arInID[1] = arInID[2] = arInID[3] = arInID[4] = arInID[5] = arInID[6] = arInID[7]= 0;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 20a7 	ldrb.w	r2, [r3, #167]	; 0xa7
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f893 20a6 	ldrb.w	r2, [r3, #166]	; 0xa6
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 20a5 	ldrb.w	r2, [r3, #165]	; 0xa5
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 20a3 	ldrb.w	r2, [r3, #163]	; 0xa3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
	  arOutID[0] = arOutID[1] = arOutID[2] = arOutID[3] = arOutID[4] = arOutID[5] = arOutID[6] = arOutID[7] = 0;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 20af 	ldrb.w	r2, [r3, #175]	; 0xaf
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 20ae 	ldrb.w	r2, [r3, #174]	; 0xae
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 20ad 	ldrb.w	r2, [r3, #173]	; 0xad
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	  subscribed = false;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	711a      	strb	r2, [r3, #4]
  }
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	08009cc0 	.word	0x08009cc0

08003ab4 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>:
	Service (
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
 8003ac0:	603b      	str	r3, [r7, #0]
      , arInData { }, arOutData { }, arInDataMin { }, arInDataMax {}
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	60da      	str	r2, [r3, #12]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	3310      	adds	r3, #16
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fc fe70 	bl	80007c4 <_ZN5TimerC1Ev>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2020 	strb.w	r2, [r3, #32]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	3324      	adds	r3, #36	; 0x24
 8003b08:	68f9      	ldr	r1, [r7, #12]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 f8e0 	bl	8003cd0 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	332c      	adds	r3, #44	; 0x2c
 8003b14:	68f9      	ldr	r1, [r7, #12]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 f8f8 	bl	8003d0c <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	3336      	adds	r3, #54	; 0x36
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	605a      	str	r2, [r3, #4]
 8003b26:	811a      	strh	r2, [r3, #8]
		uart.receive();
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f891 	bl	8003c50 <_ZN5UART_ILj26EE7receiveEv>
		timer.start(2000);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	3310      	adds	r3, #16
 8003b32:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fc fe88 	bl	800084c <_ZN5Timer5startEm>
	}
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <_ZN10Net_bufferILh26EEixEi>:
    Net_buffer& operator>> (uint16_t&);

    Net_buffer& operator<< (char*);


    uint8_t operator[](int n){return buffer[n];}
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
 8003b4e:	6039      	str	r1, [r7, #0]
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	4413      	add	r3, r2
 8003b56:	3302      	adds	r3, #2
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr

08003b64 <_ZN10Net_bufferILh26EE5clearEv>:
    void clear() { begin_i = 0; end_i = 0; }
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	701a      	strb	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	705a      	strb	r2, [r3, #1]
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr

08003b82 <_ZN10Net_bufferILh26EElsEt>:
        end_i++;
   }
}

template<uint8_t size_>
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	807b      	strh	r3, [r7, #2]
{
    uint8_t low, hi;
    to_bytes(v, low, hi);
 8003b8e:	f107 030e 	add.w	r3, r7, #14
 8003b92:	f107 020f 	add.w	r2, r7, #15
 8003b96:	8879      	ldrh	r1, [r7, #2]
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 f8d5 	bl	8003d48 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>
    *this << hi << low;
 8003b9e:	7bbb      	ldrb	r3, [r7, #14]
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f8e5 	bl	8003d72 <_ZN10Net_bufferILh26EElsEh>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	4619      	mov	r1, r3
 8003bae:	4610      	mov	r0, r2
 8003bb0:	f000 f8df 	bl	8003d72 <_ZN10Net_bufferILh26EElsEh>
    return *this;
 8003bb4:	687b      	ldr	r3, [r7, #4]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <_ZN10Net_bufferILh26EElsEc>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (char v)
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	785b      	ldrb	r3, [r3, #1]
 8003bce:	2b19      	cmp	r3, #25
 8003bd0:	d80c      	bhi.n	8003bec <_ZN10Net_bufferILh26EElsEc+0x2e>
      buffer[end_i] = v;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	785b      	ldrb	r3, [r3, #1]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4413      	add	r3, r2
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	709a      	strb	r2, [r3, #2]
      end_i++;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	785b      	ldrb	r3, [r3, #1]
 8003be4:	3301      	adds	r3, #1
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	705a      	strb	r2, [r3, #1]
    return *this;
 8003bec:	687b      	ldr	r3, [r7, #4]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr

08003bf8 <_ZN10Net_bufferILh26EE4sizeEv>:
    uint8_t size()  { return end_i - begin_i; }
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	785a      	ldrb	r2, [r3, #1]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
	...

08003c18 <_ZN5UART_ILj26EE8transmitEv>:

	Net_buffer<buffer_size> buffer;

	void transmit(){
 8003c18:	b590      	push	{r4, r7, lr}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
//		buffer.set_size(buffer_size - DMA1_Channel3->CNDTR);
		HAL_UART_Transmit_DMA(&huart3, buffer.ptr(), buffer.size());
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3304      	adds	r3, #4
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 f8c1 	bl	8003dac <_ZN10Net_bufferILh26EE3ptrEv>
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff ffe1 	bl	8003bf8 <_ZN10Net_bufferILh26EE4sizeEv>
 8003c36:	4603      	mov	r3, r0
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4621      	mov	r1, r4
 8003c3e:	4803      	ldr	r0, [pc, #12]	; (8003c4c <_ZN5UART_ILj26EE8transmitEv+0x34>)
 8003c40:	f004 ffc8 	bl	8008bd4 <HAL_UART_Transmit_DMA>
//		led_red = true;
	}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd90      	pop	{r4, r7, pc}
 8003c4c:	20000260 	.word	0x20000260

08003c50 <_ZN5UART_ILj26EE7receiveEv>:

	void receive(){
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, buffer.ptr(), buffer_size);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f8a5 	bl	8003dac <_ZN10Net_bufferILh26EE3ptrEv>
 8003c62:	4603      	mov	r3, r0
 8003c64:	221a      	movs	r2, #26
 8003c66:	4619      	mov	r1, r3
 8003c68:	4803      	ldr	r0, [pc, #12]	; (8003c78 <_ZN5UART_ILj26EE7receiveEv+0x28>)
 8003c6a:	f005 f823 	bl	8008cb4 <HAL_UARTEx_ReceiveToIdle_DMA>
//		led_red = false;
	}
 8003c6e:	bf00      	nop
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	20000260 	.word	0x20000260

08003c7c <_ZN10Net_bufferILh26EEC1Ev>:
    Net_buffer() {
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
      clear();
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7ff ff6d 	bl	8003b64 <_ZN10Net_bufferILh26EE5clearEv>
    }
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <_ZN3CANI5In_id6Out_idE16can_rx_interruptC1ERS2_>:
      can_rx_interrupt (Parent& parent) : parent(parent) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fc ff67 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8003ca6:	4a09      	ldr	r2, [pc, #36]	; (8003ccc <_ZN3CANI5In_id6Out_idE16can_rx_interruptC1ERS2_+0x38>)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	605a      	str	r2, [r3, #4]
          parent.rx_interrupt.subscribe (this);
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	4611      	mov	r1, r2
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fc fe89 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
      }
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	08009ccc 	.word	0x08009ccc

08003cd0 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>:
		uart_interrupt(Parent &parent) :
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fc ff49 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8003ce2:	4a09      	ldr	r2, [pc, #36]	; (8003d08 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_+0x38>)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	605a      	str	r2, [r3, #4]
			parent.interrupt_usart.subscribe(this);
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7fc fe6b 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	08009cb4 	.word	0x08009cb4

08003d0c <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>:
		dma_interrupt(Parent &parent) :
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fc ff2b 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8003d1e:	4a09      	ldr	r2, [pc, #36]	; (8003d44 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_+0x38>)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	605a      	str	r2, [r3, #4]
			parent.interrupt_DMA.subscribe(this);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	4611      	mov	r1, r2
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fc fe4d 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	08009ca8 	.word	0x08009ca8

08003d48 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>:
    void to_bytes (uint16_t v, uint8_t& low, uint8_t& hi)
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	607a      	str	r2, [r7, #4]
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	460b      	mov	r3, r1
 8003d56:	817b      	strh	r3, [r7, #10]
        u.d16 = v;
 8003d58:	897b      	ldrh	r3, [r7, #10]
 8003d5a:	82bb      	strh	r3, [r7, #20]
        low = u.d8[0];
 8003d5c:	7d3a      	ldrb	r2, [r7, #20]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	701a      	strb	r2, [r3, #0]
        hi = u.d8[1];
 8003d62:	7d7a      	ldrb	r2, [r7, #21]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	701a      	strb	r2, [r3, #0]
    }
 8003d68:	bf00      	nop
 8003d6a:	371c      	adds	r7, #28
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <_ZN10Net_bufferILh26EElsEh>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	785b      	ldrb	r3, [r3, #1]
 8003d82:	2b19      	cmp	r3, #25
 8003d84:	d80c      	bhi.n	8003da0 <_ZN10Net_bufferILh26EElsEh+0x2e>
      buffer[end_i] = v;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	785b      	ldrb	r3, [r3, #1]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4413      	add	r3, r2
 8003d90:	78fa      	ldrb	r2, [r7, #3]
 8003d92:	709a      	strb	r2, [r3, #2]
      end_i++;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	785b      	ldrb	r3, [r3, #1]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	705a      	strb	r2, [r3, #1]
    return *this;
 8003da0:	687b      	ldr	r3, [r7, #4]
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bc80      	pop	{r7}
 8003daa:	4770      	bx	lr

08003dac <_ZN10Net_bufferILh26EE3ptrEv>:
    uint8_t* ptr() {return &buffer[0];}
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3302      	adds	r3, #2
 8003db8:	4618      	mov	r0, r3
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bc80      	pop	{r7}
 8003dc0:	4770      	bx	lr
	...

08003dc4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d107      	bne.n	8003de4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d102      	bne.n	8003de4 <_Z41__static_initialization_and_destruction_0ii+0x20>
} tickUpdater{};
 8003dde:	4803      	ldr	r0, [pc, #12]	; (8003dec <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003de0:	f7fc fc70 	bl	80006c4 <_ZN11TickUpdaterC1Ev>
 8003de4:	bf00      	nop
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	20000094 	.word	0x20000094

08003df0 <_ZN7ServiceI7In_data8Out_dataE13dma_interrupt9interruptEv>:
		void interrupt() override {
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
			parent.dmaInterrupt();
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 f83f 	bl	8003e80 <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>
		}
 8003e02:	bf00      	nop
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <_ZN7ServiceI7In_data8Out_dataE14uart_interrupt9interruptEv>:
		void interrupt() override {
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b082      	sub	sp, #8
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
			parent.uartInterrupt();
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 f83f 	bl	8003e9a <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>
		}
 8003e1c:	bf00      	nop
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <_ZN3CANI5In_id6Out_idE6notifyEv>:
  void notify() {
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	  if (time++ >= time_refresh) {
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	b291      	uxth	r1, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	f8a2 109c 	strh.w	r1, [r2, #156]	; 0x9c
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	f8b2 209e 	ldrh.w	r2, [r2, #158]	; 0x9e
 8003e42:	4293      	cmp	r3, r2
 8003e44:	bf2c      	ite	cs
 8003e46:	2301      	movcs	r3, #1
 8003e48:	2300      	movcc	r3, #0
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d006      	beq.n	8003e5e <_ZN3CANI5In_id6Out_idE6notifyEv+0x3a>
		  time = 0;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		  transmit();
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f000 f82f 	bl	8003ebc <_ZN3CANI5In_id6Out_idE8transmitEv>
  }
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <_ZN3CANI5In_id6Out_idE16can_rx_interrupt9interruptEv>:
      void interrupt() {parent.receive();}
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b082      	sub	sp, #8
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 f86e 	bl	8003f54 <_ZN3CANI5In_id6Out_idE7receiveEv>
 8003e78:	bf00      	nop
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>:
	void dmaInterrupt(){
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
		uart.receive();
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff fedf 	bl	8003c50 <_ZN5UART_ILj26EE7receiveEv>
	}
 8003e92:	bf00      	nop
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>:
	void uartInterrupt(){
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
		event = true;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		timer.stop();
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3310      	adds	r3, #16
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fc fcf9 	bl	80008a6 <_ZN5Timer4stopEv>
	}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <_ZN3CANI5In_id6Out_idE8transmitEv>:
  void transmit(){
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
	  	rts = true;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	2101      	movs	r1, #1
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7fc fd60 	bl	8000990 <_ZN3PinaSEb>
		TxHeader.DLC = 8;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2208      	movs	r2, #8
 8003ed4:	621a      	str	r2, [r3, #32]
		TxHeader.ExtId = 0;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	615a      	str	r2, [r3, #20]
		TxHeader.IDE = CAN_ID_STD;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	619a      	str	r2, [r3, #24]
		TxHeader.RTR = CAN_RTR_DATA;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	61da      	str	r2, [r3, #28]
		TxHeader.StdId = ID;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	611a      	str	r2, [r3, #16]
		TxHeader.TransmitGlobalTime = DISABLE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		for (int i = 0; i < TxHeader.DLC; i++) {
 8003efa:	2300      	movs	r3, #0
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a1a      	ldr	r2, [r3, #32]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d90e      	bls.n	8003f26 <_ZN3CANI5In_id6Out_idE8transmitEv+0x6a>
			TxData[i] = arOutID[i];
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	33aa      	adds	r3, #170	; 0xaa
 8003f10:	7819      	ldrb	r1, [r3, #0]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	4413      	add	r3, r2
 8003f18:	3344      	adds	r3, #68	; 0x44
 8003f1a:	460a      	mov	r2, r1
 8003f1c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < TxHeader.DLC; i++) {
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	3301      	adds	r3, #1
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	e7eb      	b.n	8003efe <_ZN3CANI5In_id6Out_idE8transmitEv+0x42>
		HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailBox);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f103 0110 	add.w	r1, r3, #16
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3354      	adds	r3, #84	; 0x54
 8003f36:	4806      	ldr	r0, [pc, #24]	; (8003f50 <_ZN3CANI5In_id6Out_idE8transmitEv+0x94>)
 8003f38:	f001 fdd6 	bl	8005ae8 <HAL_CAN_AddTxMessage>
		rts = false;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	2100      	movs	r1, #0
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fc fd24 	bl	8000990 <_ZN3PinaSEb>
  }
 8003f48:	bf00      	nop
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	200001a8 	.word	0x200001a8

08003f54 <_ZN3CANI5In_id6Out_idE7receiveEv>:
  void receive(){
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
		HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	334c      	adds	r3, #76	; 0x4c
 8003f66:	2100      	movs	r1, #0
 8003f68:	481a      	ldr	r0, [pc, #104]	; (8003fd4 <_ZN3CANI5In_id6Out_idE7receiveEv+0x80>)
 8003f6a:	f001 fe8c 	bl	8005c86 <HAL_CAN_GetRxMessage>
		switch(RxHeader.StdId) {
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f72:	2baa      	cmp	r3, #170	; 0xaa
 8003f74:	d017      	beq.n	8003fa6 <_ZN3CANI5In_id6Out_idE7receiveEv+0x52>
 8003f76:	2bdc      	cmp	r3, #220	; 0xdc
 8003f78:	d127      	bne.n	8003fca <_ZN3CANI5In_id6Out_idE7receiveEv+0x76>
				arInID[0] = RxData[0];
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
				arInID[1] = RxData[1];
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
				inID.initial = RxData[7];
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
				start_transmit();
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f81a 	bl	8003fd8 <_ZN3CANI5In_id6Out_idE14start_transmitEv>
				break;
 8003fa4:	e011      	b.n	8003fca <_ZN3CANI5In_id6Out_idE7receiveEv+0x76>
				outID.state.open_driver = RxData[0] & (1 << 4);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	bf14      	ite	ne
 8003fb4:	2301      	movne	r3, #1
 8003fb6:	2300      	moveq	r3, #0
 8003fb8:	b2d9      	uxtb	r1, r3
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 8003fc0:	f361 1304 	bfi	r3, r1, #4, #1
 8003fc4:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
				break;
 8003fc8:	bf00      	nop
	}
 8003fca:	bf00      	nop
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	200001a8 	.word	0x200001a8

08003fd8 <_ZN3CANI5In_id6Out_idE14start_transmitEv>:
  void start_transmit() {
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
		if (not work) {
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003fe6:	f083 0301 	eor.w	r3, r3, #1
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00c      	beq.n	800400a <_ZN3CANI5In_id6Out_idE14start_transmitEv+0x32>
			work = true;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
			if (time_refresh > 0)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f8b3 309e 	ldrh.w	r3, [r3, #158]	; 0x9e
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <_ZN3CANI5In_id6Out_idE14start_transmitEv+0x32>
				subscribe();
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fc fb8b 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
  }
 800400a:	bf00      	nop
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <_GLOBAL__sub_I_systemtick>:
 8004012:	b580      	push	{r7, lr}
 8004014:	af00      	add	r7, sp, #0
 8004016:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800401a:	2001      	movs	r0, #1
 800401c:	f7ff fed2 	bl	8003dc4 <_Z41__static_initialization_and_destruction_0ii>
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800402a:	4b15      	ldr	r3, [pc, #84]	; (8004080 <HAL_MspInit+0x5c>)
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	4a14      	ldr	r2, [pc, #80]	; (8004080 <HAL_MspInit+0x5c>)
 8004030:	f043 0301 	orr.w	r3, r3, #1
 8004034:	6193      	str	r3, [r2, #24]
 8004036:	4b12      	ldr	r3, [pc, #72]	; (8004080 <HAL_MspInit+0x5c>)
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	60bb      	str	r3, [r7, #8]
 8004040:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004042:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <HAL_MspInit+0x5c>)
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	4a0e      	ldr	r2, [pc, #56]	; (8004080 <HAL_MspInit+0x5c>)
 8004048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800404c:	61d3      	str	r3, [r2, #28]
 800404e:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <HAL_MspInit+0x5c>)
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004056:	607b      	str	r3, [r7, #4]
 8004058:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800405a:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <HAL_MspInit+0x60>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004066:	60fb      	str	r3, [r7, #12]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	4a04      	ldr	r2, [pc, #16]	; (8004084 <HAL_MspInit+0x60>)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004076:	bf00      	nop
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40021000 	.word	0x40021000
 8004084:	40010000 	.word	0x40010000

08004088 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b08a      	sub	sp, #40	; 0x28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004090:	f107 0318 	add.w	r3, r7, #24
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a44      	ldr	r2, [pc, #272]	; (80041b4 <HAL_ADC_MspInit+0x12c>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d152      	bne.n	800414e <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80040a8:	4b43      	ldr	r3, [pc, #268]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	4a42      	ldr	r2, [pc, #264]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 80040ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040b2:	6193      	str	r3, [r2, #24]
 80040b4:	4b40      	ldr	r3, [pc, #256]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040c0:	4b3d      	ldr	r3, [pc, #244]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	4a3c      	ldr	r2, [pc, #240]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 80040c6:	f043 0304 	orr.w	r3, r3, #4
 80040ca:	6193      	str	r3, [r2, #24]
 80040cc:	4b3a      	ldr	r3, [pc, #232]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	613b      	str	r3, [r7, #16]
 80040d6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80040d8:	2307      	movs	r3, #7
 80040da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040dc:	2303      	movs	r3, #3
 80040de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040e0:	f107 0318 	add.w	r3, r7, #24
 80040e4:	4619      	mov	r1, r3
 80040e6:	4835      	ldr	r0, [pc, #212]	; (80041bc <HAL_ADC_MspInit+0x134>)
 80040e8:	f002 fec8 	bl	8006e7c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80040ec:	4b34      	ldr	r3, [pc, #208]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 80040ee:	4a35      	ldr	r2, [pc, #212]	; (80041c4 <HAL_ADC_MspInit+0x13c>)
 80040f0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040f2:	4b33      	ldr	r3, [pc, #204]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80040f8:	4b31      	ldr	r3, [pc, #196]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80040fe:	4b30      	ldr	r3, [pc, #192]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 8004100:	2280      	movs	r2, #128	; 0x80
 8004102:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004104:	4b2e      	ldr	r3, [pc, #184]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 8004106:	f44f 7280 	mov.w	r2, #256	; 0x100
 800410a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800410c:	4b2c      	ldr	r3, [pc, #176]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 800410e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004112:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004114:	4b2a      	ldr	r3, [pc, #168]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 8004116:	2200      	movs	r2, #0
 8004118:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800411a:	4b29      	ldr	r3, [pc, #164]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 800411c:	2200      	movs	r2, #0
 800411e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004120:	4827      	ldr	r0, [pc, #156]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 8004122:	f002 fa27 	bl	8006574 <HAL_DMA_Init>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800412c:	f7ff f9ee 	bl	800350c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a23      	ldr	r2, [pc, #140]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 8004134:	621a      	str	r2, [r3, #32]
 8004136:	4a22      	ldr	r2, [pc, #136]	; (80041c0 <HAL_ADC_MspInit+0x138>)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800413c:	2200      	movs	r2, #0
 800413e:	2100      	movs	r1, #0
 8004140:	2012      	movs	r0, #18
 8004142:	f002 f9e0 	bl	8006506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004146:	2012      	movs	r0, #18
 8004148:	f002 f9f9 	bl	800653e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800414c:	e02e      	b.n	80041ac <HAL_ADC_MspInit+0x124>
  else if(hadc->Instance==ADC2)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a1d      	ldr	r2, [pc, #116]	; (80041c8 <HAL_ADC_MspInit+0x140>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d129      	bne.n	80041ac <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004158:	4b17      	ldr	r3, [pc, #92]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	4a16      	ldr	r2, [pc, #88]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 800415e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004162:	6193      	str	r3, [r2, #24]
 8004164:	4b14      	ldr	r3, [pc, #80]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004170:	4b11      	ldr	r3, [pc, #68]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	4a10      	ldr	r2, [pc, #64]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 8004176:	f043 0310 	orr.w	r3, r3, #16
 800417a:	6193      	str	r3, [r2, #24]
 800417c:	4b0e      	ldr	r3, [pc, #56]	; (80041b8 <HAL_ADC_MspInit+0x130>)
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	f003 0310 	and.w	r3, r3, #16
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004188:	2301      	movs	r3, #1
 800418a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800418c:	2303      	movs	r3, #3
 800418e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004190:	f107 0318 	add.w	r3, r7, #24
 8004194:	4619      	mov	r1, r3
 8004196:	480d      	ldr	r0, [pc, #52]	; (80041cc <HAL_ADC_MspInit+0x144>)
 8004198:	f002 fe70 	bl	8006e7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800419c:	2200      	movs	r2, #0
 800419e:	2100      	movs	r1, #0
 80041a0:	2012      	movs	r0, #18
 80041a2:	f002 f9b0 	bl	8006506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80041a6:	2012      	movs	r0, #18
 80041a8:	f002 f9c9 	bl	800653e <HAL_NVIC_EnableIRQ>
}
 80041ac:	bf00      	nop
 80041ae:	3728      	adds	r7, #40	; 0x28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40012400 	.word	0x40012400
 80041b8:	40021000 	.word	0x40021000
 80041bc:	40010800 	.word	0x40010800
 80041c0:	20000164 	.word	0x20000164
 80041c4:	40020008 	.word	0x40020008
 80041c8:	40012800 	.word	0x40012800
 80041cc:	40011000 	.word	0x40011000

080041d0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d8:	f107 0310 	add.w	r3, r7, #16
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	605a      	str	r2, [r3, #4]
 80041e2:	609a      	str	r2, [r3, #8]
 80041e4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a20      	ldr	r2, [pc, #128]	; (800426c <HAL_CAN_MspInit+0x9c>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d139      	bne.n	8004264 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80041f0:	4b1f      	ldr	r3, [pc, #124]	; (8004270 <HAL_CAN_MspInit+0xa0>)
 80041f2:	69db      	ldr	r3, [r3, #28]
 80041f4:	4a1e      	ldr	r2, [pc, #120]	; (8004270 <HAL_CAN_MspInit+0xa0>)
 80041f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041fa:	61d3      	str	r3, [r2, #28]
 80041fc:	4b1c      	ldr	r3, [pc, #112]	; (8004270 <HAL_CAN_MspInit+0xa0>)
 80041fe:	69db      	ldr	r3, [r3, #28]
 8004200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004208:	4b19      	ldr	r3, [pc, #100]	; (8004270 <HAL_CAN_MspInit+0xa0>)
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	4a18      	ldr	r2, [pc, #96]	; (8004270 <HAL_CAN_MspInit+0xa0>)
 800420e:	f043 0304 	orr.w	r3, r3, #4
 8004212:	6193      	str	r3, [r2, #24]
 8004214:	4b16      	ldr	r3, [pc, #88]	; (8004270 <HAL_CAN_MspInit+0xa0>)
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	f003 0304 	and.w	r3, r3, #4
 800421c:	60bb      	str	r3, [r7, #8]
 800421e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004220:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004226:	2300      	movs	r3, #0
 8004228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800422a:	2300      	movs	r3, #0
 800422c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800422e:	f107 0310 	add.w	r3, r7, #16
 8004232:	4619      	mov	r1, r3
 8004234:	480f      	ldr	r0, [pc, #60]	; (8004274 <HAL_CAN_MspInit+0xa4>)
 8004236:	f002 fe21 	bl	8006e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800423a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800423e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004240:	2302      	movs	r3, #2
 8004242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004244:	2303      	movs	r3, #3
 8004246:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004248:	f107 0310 	add.w	r3, r7, #16
 800424c:	4619      	mov	r1, r3
 800424e:	4809      	ldr	r0, [pc, #36]	; (8004274 <HAL_CAN_MspInit+0xa4>)
 8004250:	f002 fe14 	bl	8006e7c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004254:	2200      	movs	r2, #0
 8004256:	2100      	movs	r1, #0
 8004258:	2014      	movs	r0, #20
 800425a:	f002 f954 	bl	8006506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800425e:	2014      	movs	r0, #20
 8004260:	f002 f96d 	bl	800653e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004264:	bf00      	nop
 8004266:	3720      	adds	r7, #32
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	40006400 	.word	0x40006400
 8004270:	40021000 	.word	0x40021000
 8004274:	40010800 	.word	0x40010800

08004278 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004280:	f107 0310 	add.w	r3, r7, #16
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	60da      	str	r2, [r3, #12]
  if(htim_pwm->Instance==TIM1)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a16      	ldr	r2, [pc, #88]	; (80042ec <HAL_TIM_PWM_MspInit+0x74>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d124      	bne.n	80042e2 <HAL_TIM_PWM_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004298:	4b15      	ldr	r3, [pc, #84]	; (80042f0 <HAL_TIM_PWM_MspInit+0x78>)
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	4a14      	ldr	r2, [pc, #80]	; (80042f0 <HAL_TIM_PWM_MspInit+0x78>)
 800429e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80042a2:	6193      	str	r3, [r2, #24]
 80042a4:	4b12      	ldr	r3, [pc, #72]	; (80042f0 <HAL_TIM_PWM_MspInit+0x78>)
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b0:	4b0f      	ldr	r3, [pc, #60]	; (80042f0 <HAL_TIM_PWM_MspInit+0x78>)
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	4a0e      	ldr	r2, [pc, #56]	; (80042f0 <HAL_TIM_PWM_MspInit+0x78>)
 80042b6:	f043 0308 	orr.w	r3, r3, #8
 80042ba:	6193      	str	r3, [r2, #24]
 80042bc:	4b0c      	ldr	r3, [pc, #48]	; (80042f0 <HAL_TIM_PWM_MspInit+0x78>)
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	60bb      	str	r3, [r7, #8]
 80042c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80042c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042ce:	2300      	movs	r3, #0
 80042d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d2:	2300      	movs	r3, #0
 80042d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042d6:	f107 0310 	add.w	r3, r7, #16
 80042da:	4619      	mov	r1, r3
 80042dc:	4805      	ldr	r0, [pc, #20]	; (80042f4 <HAL_TIM_PWM_MspInit+0x7c>)
 80042de:	f002 fdcd 	bl	8006e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80042e2:	bf00      	nop
 80042e4:	3720      	adds	r7, #32
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	40012c00 	.word	0x40012c00
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40010c00 	.word	0x40010c00

080042f8 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a0d      	ldr	r2, [pc, #52]	; (800433c <HAL_TIM_OC_MspInit+0x44>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d113      	bne.n	8004332 <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800430a:	4b0d      	ldr	r3, [pc, #52]	; (8004340 <HAL_TIM_OC_MspInit+0x48>)
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	4a0c      	ldr	r2, [pc, #48]	; (8004340 <HAL_TIM_OC_MspInit+0x48>)
 8004310:	f043 0302 	orr.w	r3, r3, #2
 8004314:	61d3      	str	r3, [r2, #28]
 8004316:	4b0a      	ldr	r3, [pc, #40]	; (8004340 <HAL_TIM_OC_MspInit+0x48>)
 8004318:	69db      	ldr	r3, [r3, #28]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004322:	2200      	movs	r2, #0
 8004324:	2100      	movs	r1, #0
 8004326:	201d      	movs	r0, #29
 8004328:	f002 f8ed 	bl	8006506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800432c:	201d      	movs	r0, #29
 800432e:	f002 f906 	bl	800653e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004332:	bf00      	nop
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40000400 	.word	0x40000400
 8004340:	40021000 	.word	0x40021000

08004344 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800434c:	f107 0310 	add.w	r3, r7, #16
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	605a      	str	r2, [r3, #4]
 8004356:	609a      	str	r2, [r3, #8]
 8004358:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a10      	ldr	r2, [pc, #64]	; (80043a0 <HAL_TIM_MspPostInit+0x5c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d118      	bne.n	8004396 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004364:	4b0f      	ldr	r3, [pc, #60]	; (80043a4 <HAL_TIM_MspPostInit+0x60>)
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	4a0e      	ldr	r2, [pc, #56]	; (80043a4 <HAL_TIM_MspPostInit+0x60>)
 800436a:	f043 0304 	orr.w	r3, r3, #4
 800436e:	6193      	str	r3, [r2, #24]
 8004370:	4b0c      	ldr	r3, [pc, #48]	; (80043a4 <HAL_TIM_MspPostInit+0x60>)
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	60fb      	str	r3, [r7, #12]
 800437a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800437c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004380:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004382:	2302      	movs	r3, #2
 8004384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004386:	2302      	movs	r3, #2
 8004388:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800438a:	f107 0310 	add.w	r3, r7, #16
 800438e:	4619      	mov	r1, r3
 8004390:	4805      	ldr	r0, [pc, #20]	; (80043a8 <HAL_TIM_MspPostInit+0x64>)
 8004392:	f002 fd73 	bl	8006e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004396:	bf00      	nop
 8004398:	3720      	adds	r7, #32
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40021000 	.word	0x40021000
 80043a8:	40010800 	.word	0x40010800

080043ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08a      	sub	sp, #40	; 0x28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043b4:	f107 0314 	add.w	r3, r7, #20
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	609a      	str	r2, [r3, #8]
 80043c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a50      	ldr	r2, [pc, #320]	; (8004508 <HAL_UART_MspInit+0x15c>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	f040 8098 	bne.w	80044fe <HAL_UART_MspInit+0x152>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80043ce:	4b4f      	ldr	r3, [pc, #316]	; (800450c <HAL_UART_MspInit+0x160>)
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	4a4e      	ldr	r2, [pc, #312]	; (800450c <HAL_UART_MspInit+0x160>)
 80043d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043d8:	61d3      	str	r3, [r2, #28]
 80043da:	4b4c      	ldr	r3, [pc, #304]	; (800450c <HAL_UART_MspInit+0x160>)
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043e2:	613b      	str	r3, [r7, #16]
 80043e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043e6:	4b49      	ldr	r3, [pc, #292]	; (800450c <HAL_UART_MspInit+0x160>)
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	4a48      	ldr	r2, [pc, #288]	; (800450c <HAL_UART_MspInit+0x160>)
 80043ec:	f043 0310 	orr.w	r3, r3, #16
 80043f0:	6193      	str	r3, [r2, #24]
 80043f2:	4b46      	ldr	r3, [pc, #280]	; (800450c <HAL_UART_MspInit+0x160>)
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	f003 0310 	and.w	r3, r3, #16
 80043fa:	60fb      	str	r3, [r7, #12]
 80043fc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80043fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004404:	2302      	movs	r3, #2
 8004406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004408:	2303      	movs	r3, #3
 800440a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800440c:	f107 0314 	add.w	r3, r7, #20
 8004410:	4619      	mov	r1, r3
 8004412:	483f      	ldr	r0, [pc, #252]	; (8004510 <HAL_UART_MspInit+0x164>)
 8004414:	f002 fd32 	bl	8006e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004418:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800441c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800441e:	2300      	movs	r3, #0
 8004420:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004422:	2300      	movs	r3, #0
 8004424:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004426:	f107 0314 	add.w	r3, r7, #20
 800442a:	4619      	mov	r1, r3
 800442c:	4838      	ldr	r0, [pc, #224]	; (8004510 <HAL_UART_MspInit+0x164>)
 800442e:	f002 fd25 	bl	8006e7c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8004432:	4b38      	ldr	r3, [pc, #224]	; (8004514 <HAL_UART_MspInit+0x168>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	627b      	str	r3, [r7, #36]	; 0x24
 8004438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800443e:	627b      	str	r3, [r7, #36]	; 0x24
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004442:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	f043 0310 	orr.w	r3, r3, #16
 800444e:	627b      	str	r3, [r7, #36]	; 0x24
 8004450:	4a30      	ldr	r2, [pc, #192]	; (8004514 <HAL_UART_MspInit+0x168>)
 8004452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004454:	6053      	str	r3, [r2, #4]

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8004456:	4b30      	ldr	r3, [pc, #192]	; (8004518 <HAL_UART_MspInit+0x16c>)
 8004458:	4a30      	ldr	r2, [pc, #192]	; (800451c <HAL_UART_MspInit+0x170>)
 800445a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800445c:	4b2e      	ldr	r3, [pc, #184]	; (8004518 <HAL_UART_MspInit+0x16c>)
 800445e:	2210      	movs	r2, #16
 8004460:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004462:	4b2d      	ldr	r3, [pc, #180]	; (8004518 <HAL_UART_MspInit+0x16c>)
 8004464:	2200      	movs	r2, #0
 8004466:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004468:	4b2b      	ldr	r3, [pc, #172]	; (8004518 <HAL_UART_MspInit+0x16c>)
 800446a:	2280      	movs	r2, #128	; 0x80
 800446c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800446e:	4b2a      	ldr	r3, [pc, #168]	; (8004518 <HAL_UART_MspInit+0x16c>)
 8004470:	2200      	movs	r2, #0
 8004472:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004474:	4b28      	ldr	r3, [pc, #160]	; (8004518 <HAL_UART_MspInit+0x16c>)
 8004476:	2200      	movs	r2, #0
 8004478:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800447a:	4b27      	ldr	r3, [pc, #156]	; (8004518 <HAL_UART_MspInit+0x16c>)
 800447c:	2200      	movs	r2, #0
 800447e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004480:	4b25      	ldr	r3, [pc, #148]	; (8004518 <HAL_UART_MspInit+0x16c>)
 8004482:	2200      	movs	r2, #0
 8004484:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004486:	4824      	ldr	r0, [pc, #144]	; (8004518 <HAL_UART_MspInit+0x16c>)
 8004488:	f002 f874 	bl	8006574 <HAL_DMA_Init>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8004492:	f7ff f83b 	bl	800350c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a1f      	ldr	r2, [pc, #124]	; (8004518 <HAL_UART_MspInit+0x16c>)
 800449a:	639a      	str	r2, [r3, #56]	; 0x38
 800449c:	4a1e      	ldr	r2, [pc, #120]	; (8004518 <HAL_UART_MspInit+0x16c>)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80044a2:	4b1f      	ldr	r3, [pc, #124]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044a4:	4a1f      	ldr	r2, [pc, #124]	; (8004524 <HAL_UART_MspInit+0x178>)
 80044a6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044a8:	4b1d      	ldr	r3, [pc, #116]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044ae:	4b1c      	ldr	r3, [pc, #112]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044b4:	4b1a      	ldr	r3, [pc, #104]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044b6:	2280      	movs	r2, #128	; 0x80
 80044b8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044ba:	4b19      	ldr	r3, [pc, #100]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044bc:	2200      	movs	r2, #0
 80044be:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044c0:	4b17      	ldr	r3, [pc, #92]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80044c6:	4b16      	ldr	r3, [pc, #88]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044cc:	4b14      	ldr	r3, [pc, #80]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80044d2:	4813      	ldr	r0, [pc, #76]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044d4:	f002 f84e 	bl	8006574 <HAL_DMA_Init>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <HAL_UART_MspInit+0x136>
    {
      Error_Handler();
 80044de:	f7ff f815 	bl	800350c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a0e      	ldr	r2, [pc, #56]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80044e8:	4a0d      	ldr	r2, [pc, #52]	; (8004520 <HAL_UART_MspInit+0x174>)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80044ee:	2200      	movs	r2, #0
 80044f0:	2100      	movs	r1, #0
 80044f2:	2027      	movs	r0, #39	; 0x27
 80044f4:	f002 f807 	bl	8006506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80044f8:	2027      	movs	r0, #39	; 0x27
 80044fa:	f002 f820 	bl	800653e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80044fe:	bf00      	nop
 8004500:	3728      	adds	r7, #40	; 0x28
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40004800 	.word	0x40004800
 800450c:	40021000 	.word	0x40021000
 8004510:	40011000 	.word	0x40011000
 8004514:	40010000 	.word	0x40010000
 8004518:	200002a8 	.word	0x200002a8
 800451c:	4002001c 	.word	0x4002001c
 8004520:	200002ec 	.word	0x200002ec
 8004524:	40020030 	.word	0x40020030

08004528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800452c:	e7fe      	b.n	800452c <NMI_Handler+0x4>
	...

08004530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	TIM1->CCR1 = 0;
 8004534:	4b0c      	ldr	r3, [pc, #48]	; (8004568 <HardFault_Handler+0x38>)
 8004536:	2200      	movs	r2, #0
 8004538:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800453a:	4b0b      	ldr	r3, [pc, #44]	; (8004568 <HardFault_Handler+0x38>)
 800453c:	2200      	movs	r2, #0
 800453e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8004540:	4b09      	ldr	r3, [pc, #36]	; (8004568 <HardFault_Handler+0x38>)
 8004542:	2200      	movs	r2, #0
 8004544:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004546:	2100      	movs	r1, #0
 8004548:	4808      	ldr	r0, [pc, #32]	; (800456c <HardFault_Handler+0x3c>)
 800454a:	f003 fd1f 	bl	8007f8c <HAL_TIM_PWM_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800454e:	2104      	movs	r1, #4
 8004550:	4806      	ldr	r0, [pc, #24]	; (800456c <HardFault_Handler+0x3c>)
 8004552:	f003 fd1b 	bl	8007f8c <HAL_TIM_PWM_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8004556:	2108      	movs	r1, #8
 8004558:	4804      	ldr	r0, [pc, #16]	; (800456c <HardFault_Handler+0x3c>)
 800455a:	f003 fd17 	bl	8007f8c <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(&htim3);
 800455e:	4804      	ldr	r0, [pc, #16]	; (8004570 <HardFault_Handler+0x40>)
 8004560:	f003 fb8e 	bl	8007c80 <HAL_TIM_Base_Stop_IT>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004564:	e7fe      	b.n	8004564 <HardFault_Handler+0x34>
 8004566:	bf00      	nop
 8004568:	40012c00 	.word	0x40012c00
 800456c:	200001d0 	.word	0x200001d0
 8004570:	20000218 	.word	0x20000218

08004574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004574:	b480      	push	{r7}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004578:	e7fe      	b.n	8004578 <MemManage_Handler+0x4>

0800457a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800457a:	b480      	push	{r7}
 800457c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800457e:	e7fe      	b.n	800457e <BusFault_Handler+0x4>

08004580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004580:	b480      	push	{r7}
 8004582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004584:	e7fe      	b.n	8004584 <UsageFault_Handler+0x4>

08004586 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004586:	b480      	push	{r7}
 8004588:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800458a:	bf00      	nop
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr

08004592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004592:	b480      	push	{r7}
 8004594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004596:	bf00      	nop
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr

0800459e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800459e:	b480      	push	{r7}
 80045a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045a2:	bf00      	nop
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bc80      	pop	{r7}
 80045a8:	4770      	bx	lr

080045aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045ae:	f7fc f8ad 	bl	800070c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045b2:	bf00      	nop
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(holla_2_Pin);
 80045ba:	2001      	movs	r0, #1
 80045bc:	f002 fe22 	bl	8007204 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80045c0:	bf00      	nop
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(open_in_Pin);
 80045c8:	2002      	movs	r0, #2
 80045ca:	f002 fe1b 	bl	8007204 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
	...

080045d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80045d8:	4802      	ldr	r0, [pc, #8]	; (80045e4 <DMA1_Channel1_IRQHandler+0x10>)
 80045da:	f002 f9e5 	bl	80069a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80045de:	bf00      	nop
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	20000164 	.word	0x20000164

080045e8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80045ec:	4802      	ldr	r0, [pc, #8]	; (80045f8 <DMA1_Channel2_IRQHandler+0x10>)
 80045ee:	f002 f9db 	bl	80069a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	200002a8 	.word	0x200002a8

080045fc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004600:	4802      	ldr	r0, [pc, #8]	; (800460c <DMA1_Channel3_IRQHandler+0x10>)
 8004602:	f002 f9d1 	bl	80069a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004606:	bf00      	nop
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	200002ec 	.word	0x200002ec

08004610 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004614:	4803      	ldr	r0, [pc, #12]	; (8004624 <ADC1_2_IRQHandler+0x14>)
 8004616:	f000 fae1 	bl	8004bdc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800461a:	4803      	ldr	r0, [pc, #12]	; (8004628 <ADC1_2_IRQHandler+0x18>)
 800461c:	f000 fade 	bl	8004bdc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004620:	bf00      	nop
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000104 	.word	0x20000104
 8004628:	20000134 	.word	0x20000134

0800462c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004630:	4802      	ldr	r0, [pc, #8]	; (800463c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8004632:	f001 fc6e 	bl	8005f12 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8004636:	bf00      	nop
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	200001a8 	.word	0x200001a8

08004640 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(holla_1_Pin);
 8004644:	2020      	movs	r0, #32
 8004646:	f002 fddd 	bl	8007204 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800464a:	bf00      	nop
 800464c:	bd80      	pop	{r7, pc}
	...

08004650 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004654:	4802      	ldr	r0, [pc, #8]	; (8004660 <TIM3_IRQHandler+0x10>)
 8004656:	f003 fd09 	bl	800806c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800465a:	bf00      	nop
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	20000218 	.word	0x20000218

08004664 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004668:	4802      	ldr	r0, [pc, #8]	; (8004674 <USART3_IRQHandler+0x10>)
 800466a:	f004 fb81 	bl	8008d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800466e:	bf00      	nop
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20000260 	.word	0x20000260

08004678 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
	return 1;
 800467c:	2301      	movs	r3, #1
}
 800467e:	4618      	mov	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	bc80      	pop	{r7}
 8004684:	4770      	bx	lr

08004686 <_kill>:

int _kill(int pid, int sig)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b082      	sub	sp, #8
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
 800468e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004690:	f005 fa84 	bl	8009b9c <__errno>
 8004694:	4603      	mov	r3, r0
 8004696:	2216      	movs	r2, #22
 8004698:	601a      	str	r2, [r3, #0]
	return -1;
 800469a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <_exit>:

void _exit (int status)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b082      	sub	sp, #8
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80046ae:	f04f 31ff 	mov.w	r1, #4294967295
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7ff ffe7 	bl	8004686 <_kill>
	while (1) {}		/* Make sure we hang here */
 80046b8:	e7fe      	b.n	80046b8 <_exit+0x12>

080046ba <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80046ba:	b480      	push	{r7}
 80046bc:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046be:	bf00      	nop
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bc80      	pop	{r7}
 80046c4:	4770      	bx	lr
	...

080046c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80046c8:	f7ff fff7 	bl	80046ba <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80046cc:	480b      	ldr	r0, [pc, #44]	; (80046fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80046ce:	490c      	ldr	r1, [pc, #48]	; (8004700 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80046d0:	4a0c      	ldr	r2, [pc, #48]	; (8004704 <LoopFillZerobss+0x16>)
  movs r3, #0
 80046d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80046d4:	e002      	b.n	80046dc <LoopCopyDataInit>

080046d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80046d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80046d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80046da:	3304      	adds	r3, #4

080046dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80046dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80046de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80046e0:	d3f9      	bcc.n	80046d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80046e2:	4a09      	ldr	r2, [pc, #36]	; (8004708 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80046e4:	4c09      	ldr	r4, [pc, #36]	; (800470c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80046e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046e8:	e001      	b.n	80046ee <LoopFillZerobss>

080046ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046ec:	3204      	adds	r2, #4

080046ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046f0:	d3fb      	bcc.n	80046ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80046f2:	f005 fa59 	bl	8009ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80046f6:	f7fe fa31 	bl	8002b5c <main>
  bx lr
 80046fa:	4770      	bx	lr
  ldr r0, =_sdata
 80046fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004700:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8004704:	08009d98 	.word	0x08009d98
  ldr r2, =_sbss
 8004708:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800470c:	2000035c 	.word	0x2000035c

08004710 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004710:	e7fe      	b.n	8004710 <ADC3_IRQHandler>
	...

08004714 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004718:	4b08      	ldr	r3, [pc, #32]	; (800473c <HAL_Init+0x28>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a07      	ldr	r2, [pc, #28]	; (800473c <HAL_Init+0x28>)
 800471e:	f043 0310 	orr.w	r3, r3, #16
 8004722:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004724:	2003      	movs	r0, #3
 8004726:	f001 fee3 	bl	80064f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800472a:	200f      	movs	r0, #15
 800472c:	f000 f808 	bl	8004740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004730:	f7ff fc78 	bl	8004024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40022000 	.word	0x40022000

08004740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004748:	4b12      	ldr	r3, [pc, #72]	; (8004794 <HAL_InitTick+0x54>)
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	4b12      	ldr	r3, [pc, #72]	; (8004798 <HAL_InitTick+0x58>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	4619      	mov	r1, r3
 8004752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004756:	fbb3 f3f1 	udiv	r3, r3, r1
 800475a:	fbb2 f3f3 	udiv	r3, r2, r3
 800475e:	4618      	mov	r0, r3
 8004760:	f001 fefb 	bl	800655a <HAL_SYSTICK_Config>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e00e      	b.n	800478c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b0f      	cmp	r3, #15
 8004772:	d80a      	bhi.n	800478a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004774:	2200      	movs	r2, #0
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	f04f 30ff 	mov.w	r0, #4294967295
 800477c:	f001 fec3 	bl	8006506 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004780:	4a06      	ldr	r2, [pc, #24]	; (800479c <HAL_InitTick+0x5c>)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	e000      	b.n	800478c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	20000000 	.word	0x20000000
 8004798:	20000008 	.word	0x20000008
 800479c:	20000004 	.word	0x20000004

080047a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  return uwTick;
 80047a4:	4b02      	ldr	r3, [pc, #8]	; (80047b0 <HAL_GetTick+0x10>)
 80047a6:	681b      	ldr	r3, [r3, #0]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bc80      	pop	{r7}
 80047ae:	4770      	bx	lr
 80047b0:	20000354 	.word	0x20000354

080047b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e0ce      	b.n	8004974 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d109      	bne.n	80047f8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7ff fc48 	bl	8004088 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 fc13 	bl	8005024 <ADC_ConversionStop_Disable>
 80047fe:	4603      	mov	r3, r0
 8004800:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004806:	f003 0310 	and.w	r3, r3, #16
 800480a:	2b00      	cmp	r3, #0
 800480c:	f040 80a9 	bne.w	8004962 <HAL_ADC_Init+0x1ae>
 8004810:	7dfb      	ldrb	r3, [r7, #23]
 8004812:	2b00      	cmp	r3, #0
 8004814:	f040 80a5 	bne.w	8004962 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004820:	f023 0302 	bic.w	r3, r3, #2
 8004824:	f043 0202 	orr.w	r2, r3, #2
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4951      	ldr	r1, [pc, #324]	; (800497c <HAL_ADC_Init+0x1c8>)
 8004836:	428b      	cmp	r3, r1
 8004838:	d10a      	bne.n	8004850 <HAL_ADC_Init+0x9c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004842:	d002      	beq.n	800484a <HAL_ADC_Init+0x96>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	e004      	b.n	8004854 <HAL_ADC_Init+0xa0>
 800484a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800484e:	e001      	b.n	8004854 <HAL_ADC_Init+0xa0>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004854:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	7b1b      	ldrb	r3, [r3, #12]
 800485a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800485c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	4313      	orrs	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800486c:	d003      	beq.n	8004876 <HAL_ADC_Init+0xc2>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d102      	bne.n	800487c <HAL_ADC_Init+0xc8>
 8004876:	f44f 7380 	mov.w	r3, #256	; 0x100
 800487a:	e000      	b.n	800487e <HAL_ADC_Init+0xca>
 800487c:	2300      	movs	r3, #0
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	7d1b      	ldrb	r3, [r3, #20]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d119      	bne.n	80048c0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	7b1b      	ldrb	r3, [r3, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d109      	bne.n	80048a8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	3b01      	subs	r3, #1
 800489a:	035a      	lsls	r2, r3, #13
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80048a4:	613b      	str	r3, [r7, #16]
 80048a6:	e00b      	b.n	80048c0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	f043 0220 	orr.w	r2, r3, #32
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	f043 0201 	orr.w	r2, r3, #1
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689a      	ldr	r2, [r3, #8]
 80048da:	4b29      	ldr	r3, [pc, #164]	; (8004980 <HAL_ADC_Init+0x1cc>)
 80048dc:	4013      	ands	r3, r2
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6812      	ldr	r2, [r2, #0]
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	430b      	orrs	r3, r1
 80048e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048f0:	d003      	beq.n	80048fa <HAL_ADC_Init+0x146>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d104      	bne.n	8004904 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	3b01      	subs	r3, #1
 8004900:	051b      	lsls	r3, r3, #20
 8004902:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	430a      	orrs	r2, r1
 8004916:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	4b19      	ldr	r3, [pc, #100]	; (8004984 <HAL_ADC_Init+0x1d0>)
 8004920:	4013      	ands	r3, r2
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	429a      	cmp	r2, r3
 8004926:	d10b      	bne.n	8004940 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800493e:	e018      	b.n	8004972 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004944:	f023 0312 	bic.w	r3, r3, #18
 8004948:	f043 0210 	orr.w	r2, r3, #16
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004954:	f043 0201 	orr.w	r2, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004960:	e007      	b.n	8004972 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004966:	f043 0210 	orr.w	r2, r3, #16
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004972:	7dfb      	ldrb	r3, [r7, #23]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40013c00 	.word	0x40013c00
 8004980:	ffe1f7fd 	.word	0xffe1f7fd
 8004984:	ff1f0efe 	.word	0xff1f0efe

08004988 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004994:	2300      	movs	r3, #0
 8004996:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a64      	ldr	r2, [pc, #400]	; (8004b30 <HAL_ADC_Start_DMA+0x1a8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d004      	beq.n	80049ac <HAL_ADC_Start_DMA+0x24>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a63      	ldr	r2, [pc, #396]	; (8004b34 <HAL_ADC_Start_DMA+0x1ac>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d106      	bne.n	80049ba <HAL_ADC_Start_DMA+0x32>
 80049ac:	4b60      	ldr	r3, [pc, #384]	; (8004b30 <HAL_ADC_Start_DMA+0x1a8>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f040 80b3 	bne.w	8004b20 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_ADC_Start_DMA+0x40>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e0ae      	b.n	8004b26 <HAL_ADC_Start_DMA+0x19e>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 facd 	bl	8004f70 <ADC_Enable>
 80049d6:	4603      	mov	r3, r0
 80049d8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049da:	7dfb      	ldrb	r3, [r7, #23]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f040 809a 	bne.w	8004b16 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80049ea:	f023 0301 	bic.w	r3, r3, #1
 80049ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a4e      	ldr	r2, [pc, #312]	; (8004b34 <HAL_ADC_Start_DMA+0x1ac>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d105      	bne.n	8004a0c <HAL_ADC_Start_DMA+0x84>
 8004a00:	4b4b      	ldr	r3, [pc, #300]	; (8004b30 <HAL_ADC_Start_DMA+0x1a8>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d115      	bne.n	8004a38 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a10:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d026      	beq.n	8004a74 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a2e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a36:	e01d      	b.n	8004a74 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a39      	ldr	r2, [pc, #228]	; (8004b30 <HAL_ADC_Start_DMA+0x1a8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d004      	beq.n	8004a58 <HAL_ADC_Start_DMA+0xd0>
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a38      	ldr	r2, [pc, #224]	; (8004b34 <HAL_ADC_Start_DMA+0x1ac>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d10d      	bne.n	8004a74 <HAL_ADC_Start_DMA+0xec>
 8004a58:	4b35      	ldr	r3, [pc, #212]	; (8004b30 <HAL_ADC_Start_DMA+0x1a8>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d007      	beq.n	8004a74 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a68:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a6c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d006      	beq.n	8004a8e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a84:	f023 0206 	bic.w	r2, r3, #6
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a8c:	e002      	b.n	8004a94 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	4a25      	ldr	r2, [pc, #148]	; (8004b38 <HAL_ADC_Start_DMA+0x1b0>)
 8004aa2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	4a24      	ldr	r2, [pc, #144]	; (8004b3c <HAL_ADC_Start_DMA+0x1b4>)
 8004aaa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	4a23      	ldr	r2, [pc, #140]	; (8004b40 <HAL_ADC_Start_DMA+0x1b8>)
 8004ab2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f06f 0202 	mvn.w	r2, #2
 8004abc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004acc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a18      	ldr	r0, [r3, #32]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	334c      	adds	r3, #76	; 0x4c
 8004ad8:	4619      	mov	r1, r3
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f001 fdbf 	bl	8006660 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004aec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004af0:	d108      	bne.n	8004b04 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689a      	ldr	r2, [r3, #8]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004b00:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004b02:	e00f      	b.n	8004b24 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004b12:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004b14:	e006      	b.n	8004b24 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8004b1e:	e001      	b.n	8004b24 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004b24:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	40012400 	.word	0x40012400
 8004b34:	40012800 	.word	0x40012800
 8004b38:	080050a7 	.word	0x080050a7
 8004b3c:	08005123 	.word	0x08005123
 8004b40:	0800513f 	.word	0x0800513f

08004b44 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_ADC_Stop_DMA+0x1a>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e03a      	b.n	8004bd4 <HAL_ADC_Stop_DMA+0x90>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 fa5c 	bl	8005024 <ADC_ConversionStop_Disable>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d129      	bne.n	8004bca <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b84:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d11a      	bne.n	8004bca <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a1b      	ldr	r3, [r3, #32]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f001 fdc1 	bl	8006720 <HAL_DMA_Abort>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8004ba2:	7bfb      	ldrb	r3, [r7, #15]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10a      	bne.n	8004bbe <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004bb0:	f023 0301 	bic.w	r3, r3, #1
 8004bb4:	f043 0201 	orr.w	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	629a      	str	r2, [r3, #40]	; 0x28
 8004bbc:	e005      	b.n	8004bca <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8004bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f003 0320 	and.w	r3, r3, #32
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d03e      	beq.n	8004c7c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d039      	beq.n	8004c7c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c0c:	f003 0310 	and.w	r3, r3, #16
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d105      	bne.n	8004c20 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c18:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004c2a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004c2e:	d11d      	bne.n	8004c6c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d119      	bne.n	8004c6c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0220 	bic.w	r2, r2, #32
 8004c46:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d105      	bne.n	8004c6c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	f043 0201 	orr.w	r2, r3, #1
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7fc f8d7 	bl	8000e20 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f06f 0212 	mvn.w	r2, #18
 8004c7a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d04d      	beq.n	8004d22 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f003 0304 	and.w	r3, r3, #4
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d048      	beq.n	8004d22 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c94:	f003 0310 	and.w	r3, r3, #16
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8004cb2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8004cb6:	d012      	beq.n	8004cde <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d125      	bne.n	8004d12 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8004cd0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004cd4:	d11d      	bne.n	8004d12 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d119      	bne.n	8004d12 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cec:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d105      	bne.n	8004d12 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0a:	f043 0201 	orr.w	r2, r3, #1
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7fc f898 	bl	8000e48 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 020c 	mvn.w	r2, #12
 8004d20:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d012      	beq.n	8004d52 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00d      	beq.n	8004d52 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fc fe7c 	bl	8001a40 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f06f 0201 	mvn.w	r2, #1
 8004d50:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8004d52:	bf00      	nop
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}

08004d5a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b083      	sub	sp, #12
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004d62:	bf00      	nop
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr

08004d6c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr
	...

08004d80 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d101      	bne.n	8004da0 <HAL_ADC_ConfigChannel+0x20>
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	e0dc      	b.n	8004f5a <HAL_ADC_ConfigChannel+0x1da>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2b06      	cmp	r3, #6
 8004dae:	d81c      	bhi.n	8004dea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	3b05      	subs	r3, #5
 8004dc2:	221f      	movs	r2, #31
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	4019      	ands	r1, r3
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	6818      	ldr	r0, [r3, #0]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	3b05      	subs	r3, #5
 8004ddc:	fa00 f203 	lsl.w	r2, r0, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	635a      	str	r2, [r3, #52]	; 0x34
 8004de8:	e03c      	b.n	8004e64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b0c      	cmp	r3, #12
 8004df0:	d81c      	bhi.n	8004e2c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	3b23      	subs	r3, #35	; 0x23
 8004e04:	221f      	movs	r2, #31
 8004e06:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	4019      	ands	r1, r3
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	6818      	ldr	r0, [r3, #0]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	4613      	mov	r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4413      	add	r3, r2
 8004e1c:	3b23      	subs	r3, #35	; 0x23
 8004e1e:	fa00 f203 	lsl.w	r2, r0, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	631a      	str	r2, [r3, #48]	; 0x30
 8004e2a:	e01b      	b.n	8004e64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	3b41      	subs	r3, #65	; 0x41
 8004e3e:	221f      	movs	r2, #31
 8004e40:	fa02 f303 	lsl.w	r3, r2, r3
 8004e44:	43db      	mvns	r3, r3
 8004e46:	4019      	ands	r1, r3
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	6818      	ldr	r0, [r3, #0]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	3b41      	subs	r3, #65	; 0x41
 8004e58:	fa00 f203 	lsl.w	r2, r0, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b09      	cmp	r3, #9
 8004e6a:	d91c      	bls.n	8004ea6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68d9      	ldr	r1, [r3, #12]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	4613      	mov	r3, r2
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	4413      	add	r3, r2
 8004e7c:	3b1e      	subs	r3, #30
 8004e7e:	2207      	movs	r2, #7
 8004e80:	fa02 f303 	lsl.w	r3, r2, r3
 8004e84:	43db      	mvns	r3, r3
 8004e86:	4019      	ands	r1, r3
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	6898      	ldr	r0, [r3, #8]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	4613      	mov	r3, r2
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	4413      	add	r3, r2
 8004e96:	3b1e      	subs	r3, #30
 8004e98:	fa00 f203 	lsl.w	r2, r0, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	60da      	str	r2, [r3, #12]
 8004ea4:	e019      	b.n	8004eda <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6919      	ldr	r1, [r3, #16]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	4413      	add	r3, r2
 8004eb6:	2207      	movs	r2, #7
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	4019      	ands	r1, r3
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	6898      	ldr	r0, [r3, #8]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	4413      	add	r3, r2
 8004ece:	fa00 f203 	lsl.w	r2, r0, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2b10      	cmp	r3, #16
 8004ee0:	d003      	beq.n	8004eea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004ee6:	2b11      	cmp	r3, #17
 8004ee8:	d132      	bne.n	8004f50 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1d      	ldr	r2, [pc, #116]	; (8004f64 <HAL_ADC_ConfigChannel+0x1e4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d125      	bne.n	8004f40 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d126      	bne.n	8004f50 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004f10:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b10      	cmp	r3, #16
 8004f18:	d11a      	bne.n	8004f50 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f1a:	4b13      	ldr	r3, [pc, #76]	; (8004f68 <HAL_ADC_ConfigChannel+0x1e8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a13      	ldr	r2, [pc, #76]	; (8004f6c <HAL_ADC_ConfigChannel+0x1ec>)
 8004f20:	fba2 2303 	umull	r2, r3, r2, r3
 8004f24:	0c9a      	lsrs	r2, r3, #18
 8004f26:	4613      	mov	r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f30:	e002      	b.n	8004f38 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1f9      	bne.n	8004f32 <HAL_ADC_ConfigChannel+0x1b2>
 8004f3e:	e007      	b.n	8004f50 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f44:	f043 0220 	orr.w	r2, r3, #32
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr
 8004f64:	40012400 	.word	0x40012400
 8004f68:	20000000 	.word	0x20000000
 8004f6c:	431bde83 	.word	0x431bde83

08004f70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d040      	beq.n	8005010 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689a      	ldr	r2, [r3, #8]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f042 0201 	orr.w	r2, r2, #1
 8004f9c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004f9e:	4b1f      	ldr	r3, [pc, #124]	; (800501c <ADC_Enable+0xac>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a1f      	ldr	r2, [pc, #124]	; (8005020 <ADC_Enable+0xb0>)
 8004fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa8:	0c9b      	lsrs	r3, r3, #18
 8004faa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004fac:	e002      	b.n	8004fb4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1f9      	bne.n	8004fae <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004fba:	f7ff fbf1 	bl	80047a0 <HAL_GetTick>
 8004fbe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004fc0:	e01f      	b.n	8005002 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004fc2:	f7ff fbed 	bl	80047a0 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d918      	bls.n	8005002 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d011      	beq.n	8005002 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe2:	f043 0210 	orr.w	r2, r3, #16
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fee:	f043 0201 	orr.w	r2, r3, #1
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e007      	b.n	8005012 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	2b01      	cmp	r3, #1
 800500e:	d1d8      	bne.n	8004fc2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20000000 	.word	0x20000000
 8005020:	431bde83 	.word	0x431bde83

08005024 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d12e      	bne.n	800509c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	689a      	ldr	r2, [r3, #8]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0201 	bic.w	r2, r2, #1
 800504c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800504e:	f7ff fba7 	bl	80047a0 <HAL_GetTick>
 8005052:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005054:	e01b      	b.n	800508e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005056:	f7ff fba3 	bl	80047a0 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d914      	bls.n	800508e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b01      	cmp	r3, #1
 8005070:	d10d      	bne.n	800508e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005076:	f043 0210 	orr.w	r2, r3, #16
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005082:	f043 0201 	orr.w	r2, r3, #1
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e007      	b.n	800509e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	2b01      	cmp	r3, #1
 800509a:	d0dc      	beq.n	8005056 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b084      	sub	sp, #16
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d127      	bne.n	8005110 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80050d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80050da:	d115      	bne.n	8005108 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d111      	bne.n	8005108 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d105      	bne.n	8005108 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005100:	f043 0201 	orr.w	r2, r3, #1
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f7fb fe89 	bl	8000e20 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800510e:	e004      	b.n	800511a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	4798      	blx	r3
}
 800511a:	bf00      	nop
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f7ff fe12 	bl	8004d5a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005136:	bf00      	nop
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b084      	sub	sp, #16
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005150:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515c:	f043 0204 	orr.w	r2, r3, #4
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff fe01 	bl	8004d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800517c:	2300      	movs	r3, #0
 800517e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005186:	2b01      	cmp	r3, #1
 8005188:	d101      	bne.n	800518e <HAL_ADCEx_InjectedStart_IT+0x1a>
 800518a:	2302      	movs	r3, #2
 800518c:	e078      	b.n	8005280 <HAL_ADCEx_InjectedStart_IT+0x10c>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7ff feea 	bl	8004f70 <ADC_Enable>
 800519c:	4603      	mov	r3, r0
 800519e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d167      	bne.n	8005276 <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051ae:	f023 0301 	bic.w	r3, r3, #1
 80051b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a32      	ldr	r2, [pc, #200]	; (8005288 <HAL_ADCEx_InjectedStart_IT+0x114>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d105      	bne.n	80051d0 <HAL_ADCEx_InjectedStart_IT+0x5c>
 80051c4:	4b31      	ldr	r3, [pc, #196]	; (800528c <HAL_ADCEx_InjectedStart_IT+0x118>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d106      	bne.n	80051de <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	629a      	str	r2, [r3, #40]	; 0x28
 80051dc:	e005      	b.n	80051ea <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d102      	bne.n	80051fc <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f06f 0204 	mvn.w	r2, #4
 800520c:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800521c:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005228:	2b00      	cmp	r3, #0
 800522a:	d128      	bne.n	800527e <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8005236:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800523a:	d113      	bne.n	8005264 <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8005240:	4a11      	ldr	r2, [pc, #68]	; (8005288 <HAL_ADCEx_InjectedStart_IT+0x114>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d105      	bne.n	8005252 <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005246:	4b11      	ldr	r3, [pc, #68]	; (800528c <HAL_ADCEx_InjectedStart_IT+0x118>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800524e:	2b00      	cmp	r3, #0
 8005250:	d108      	bne.n	8005264 <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689a      	ldr	r2, [r3, #8]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 8005260:	609a      	str	r2, [r3, #8]
 8005262:	e00c      	b.n	800527e <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005272:	609a      	str	r2, [r3, #8]
 8005274:	e003      	b.n	800527e <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800527e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	40012800 	.word	0x40012800
 800528c:	40012400 	.word	0x40012400

08005290 <HAL_ADCEx_InjectedStop_IT>:
  *         function HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_ADCEx_InjectedStop_IT+0x1a>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e038      	b.n	800531c <HAL_ADCEx_InjectedStop_IT+0x8c>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */ 
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d121      	bne.n	8005302 <HAL_ADCEx_InjectedStop_IT+0x72>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d11a      	bne.n	8005302 <HAL_ADCEx_InjectedStop_IT+0x72>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f7ff fea9 	bl	8005024 <ADC_ConversionStop_Disable>
 80052d2:	4603      	mov	r3, r0
 80052d4:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80052d6:	7bfb      	ldrb	r3, [r7, #15]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d11a      	bne.n	8005312 <HAL_ADCEx_InjectedStop_IT+0x82>
    {
      /* Disable ADC end of conversion interrupt for injected channels */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80052f4:	f023 0301 	bic.w	r3, r3, #1
 80052f8:	f043 0201 	orr.w	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 8005300:	e007      	b.n	8005312 <HAL_ADCEx_InjectedStop_IT+0x82>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005306:	f043 0220 	orr.w	r2, r3, #32
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800531a:	7bfb      	ldrb	r3, [r7, #15]
}
 800531c:	4618      	mov	r0, r3
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b04      	cmp	r3, #4
 8005336:	d009      	beq.n	800534c <HAL_ADCEx_InjectedGetValue+0x28>
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2b04      	cmp	r3, #4
 800533c:	d815      	bhi.n	800536a <HAL_ADCEx_InjectedGetValue+0x46>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b02      	cmp	r3, #2
 8005342:	d00d      	beq.n	8005360 <HAL_ADCEx_InjectedGetValue+0x3c>
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	2b03      	cmp	r3, #3
 8005348:	d005      	beq.n	8005356 <HAL_ADCEx_InjectedGetValue+0x32>
 800534a:	e00e      	b.n	800536a <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005352:	60fb      	str	r3, [r7, #12]
      break;
 8005354:	e00e      	b.n	8005374 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800535c:	60fb      	str	r3, [r7, #12]
      break;
 800535e:	e009      	b.n	8005374 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	60fb      	str	r3, [r7, #12]
      break;
 8005368:	e004      	b.n	8005374 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005370:	60fb      	str	r3, [r7, #12]
      break;
 8005372:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8005374:	68fb      	ldr	r3, [r7, #12]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	bc80      	pop	{r7}
 800537e:	4770      	bx	lr

08005380 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8005380:	b490      	push	{r4, r7}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800538e:	2300      	movs	r3, #0
 8005390:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005398:	2b01      	cmp	r3, #1
 800539a:	d101      	bne.n	80053a0 <HAL_ADCEx_InjectedConfigChannel+0x20>
 800539c:	2302      	movs	r3, #2
 800539e:	e18d      	b.n	80056bc <HAL_ADCEx_InjectedConfigChannel+0x33c>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d119      	bne.n	80053e4 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d10c      	bne.n	80053d2 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053be:	0d9b      	lsrs	r3, r3, #22
 80053c0:	059b      	lsls	r3, r3, #22
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	6812      	ldr	r2, [r2, #0]
 80053c6:	03d1      	lsls	r1, r2, #15
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6812      	ldr	r2, [r2, #0]
 80053cc:	430b      	orrs	r3, r1
 80053ce:	6393      	str	r3, [r2, #56]	; 0x38
 80053d0:	e04f      	b.n	8005472 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d6:	f043 0220 	orr.w	r2, r3, #32
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	73fb      	strb	r3, [r7, #15]
 80053e2:	e046      	b.n	8005472 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d82a      	bhi.n	8005446 <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	1ad2      	subs	r2, r2, r3
 8005400:	4613      	mov	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	330f      	adds	r3, #15
 8005408:	221f      	movs	r2, #31
 800540a:	fa02 f303 	lsl.w	r3, r2, r3
 800540e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005412:	43db      	mvns	r3, r3
 8005414:	4019      	ands	r1, r3
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	3b01      	subs	r3, #1
 800541c:	0518      	lsls	r0, r3, #20
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681c      	ldr	r4, [r3, #0]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	1ad2      	subs	r2, r2, r3
 800542c:	4613      	mov	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4413      	add	r3, r2
 8005432:	330f      	adds	r3, #15
 8005434:	fa04 f303 	lsl.w	r3, r4, r3
 8005438:	ea40 0203 	orr.w	r2, r0, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	639a      	str	r2, [r3, #56]	; 0x38
 8005444:	e015      	b.n	8005472 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	1ad2      	subs	r2, r2, r3
 8005456:	4613      	mov	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	330f      	adds	r3, #15
 800545e:	221f      	movs	r2, #31
 8005460:	fa02 f303 	lsl.w	r3, r2, r3
 8005464:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005468:	43da      	mvns	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	400a      	ands	r2, r1
 8005470:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b01      	cmp	r3, #1
 800547e:	d01c      	beq.n	80054ba <HAL_ADCEx_InjectedConfigChannel+0x13a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800548a:	f023 0301 	bic.w	r3, r3, #1
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6812      	ldr	r2, [r2, #0]
 8005492:	498d      	ldr	r1, [pc, #564]	; (80056c8 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8005494:	428a      	cmp	r2, r1
 8005496:	d10a      	bne.n	80054ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	6992      	ldr	r2, [r2, #24]
 800549c:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 80054a0:	d002      	beq.n	80054a8 <HAL_ADCEx_InjectedConfigChannel+0x128>
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	6992      	ldr	r2, [r2, #24]
 80054a6:	e004      	b.n	80054b2 <HAL_ADCEx_InjectedConfigChannel+0x132>
 80054a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80054ac:	e001      	b.n	80054b2 <HAL_ADCEx_InjectedConfigChannel+0x132>
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	6992      	ldr	r2, [r2, #24]
 80054b2:	6879      	ldr	r1, [r7, #4]
 80054b4:	6809      	ldr	r1, [r1, #0]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	608b      	str	r3, [r1, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	7d5b      	ldrb	r3, [r3, #21]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d115      	bne.n	80054ee <HAL_ADCEx_InjectedConfigChannel+0x16e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80054ca:	d108      	bne.n	80054de <HAL_ADCEx_InjectedConfigChannel+0x15e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054da:	605a      	str	r2, [r3, #4]
 80054dc:	e007      	b.n	80054ee <HAL_ADCEx_InjectedConfigChannel+0x16e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e2:	f043 0220 	orr.w	r2, r3, #32
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	7d1b      	ldrb	r3, [r3, #20]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d114      	bne.n	8005520 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	7d5b      	ldrb	r3, [r3, #21]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d108      	bne.n	8005510 <HAL_ADCEx_InjectedConfigChannel+0x190>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800550c:	605a      	str	r2, [r3, #4]
 800550e:	e007      	b.n	8005520 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005514:	f043 0220 	orr.w	r2, r3, #32
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b09      	cmp	r3, #9
 8005526:	d91c      	bls.n	8005562 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68d9      	ldr	r1, [r3, #12]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	4613      	mov	r3, r2
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	4413      	add	r3, r2
 8005538:	3b1e      	subs	r3, #30
 800553a:	2207      	movs	r2, #7
 800553c:	fa02 f303 	lsl.w	r3, r2, r3
 8005540:	43db      	mvns	r3, r3
 8005542:	4019      	ands	r1, r3
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	6898      	ldr	r0, [r3, #8]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	005b      	lsls	r3, r3, #1
 8005550:	4413      	add	r3, r2
 8005552:	3b1e      	subs	r3, #30
 8005554:	fa00 f203 	lsl.w	r2, r0, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	60da      	str	r2, [r3, #12]
 8005560:	e019      	b.n	8005596 <HAL_ADCEx_InjectedConfigChannel+0x216>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6919      	ldr	r1, [r3, #16]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	4613      	mov	r3, r2
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	4413      	add	r3, r2
 8005572:	2207      	movs	r2, #7
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	43db      	mvns	r3, r3
 800557a:	4019      	ands	r1, r3
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	6898      	ldr	r0, [r3, #8]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	4613      	mov	r3, r2
 8005586:	005b      	lsls	r3, r3, #1
 8005588:	4413      	add	r3, r2
 800558a:	fa00 f203 	lsl.w	r2, r0, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	430a      	orrs	r2, r1
 8005594:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2b10      	cmp	r3, #16
 800559c:	d003      	beq.n	80055a6 <HAL_ADCEx_InjectedConfigChannel+0x226>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80055a2:	2b11      	cmp	r3, #17
 80055a4:	d107      	bne.n	80055b6 <HAL_ADCEx_InjectedConfigChannel+0x236>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80055b4:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b03      	cmp	r3, #3
 80055bc:	d022      	beq.n	8005604 <HAL_ADCEx_InjectedConfigChannel+0x284>
 80055be:	2b03      	cmp	r3, #3
 80055c0:	d82e      	bhi.n	8005620 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d002      	beq.n	80055cc <HAL_ADCEx_InjectedConfigChannel+0x24c>
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d00e      	beq.n	80055e8 <HAL_ADCEx_InjectedConfigChannel+0x268>
 80055ca:	e029      	b.n	8005620 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80055d6:	f023 030f 	bic.w	r3, r3, #15
 80055da:	683a      	ldr	r2, [r7, #0]
 80055dc:	68d1      	ldr	r1, [r2, #12]
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	430b      	orrs	r3, r1
 80055e4:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 80055e6:	e029      	b.n	800563c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80055f2:	f023 030f 	bic.w	r3, r3, #15
 80055f6:	683a      	ldr	r2, [r7, #0]
 80055f8:	68d1      	ldr	r1, [r2, #12]
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	6812      	ldr	r2, [r2, #0]
 80055fe:	430b      	orrs	r3, r1
 8005600:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8005602:	e01b      	b.n	800563c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800560e:	f023 030f 	bic.w	r3, r3, #15
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	68d1      	ldr	r1, [r2, #12]
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	6812      	ldr	r2, [r2, #0]
 800561a:	430b      	orrs	r3, r1
 800561c:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 800561e:	e00d      	b.n	800563c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800562a:	f023 030f 	bic.w	r3, r3, #15
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	68d1      	ldr	r1, [r2, #12]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	6812      	ldr	r2, [r2, #0]
 8005636:	430b      	orrs	r3, r1
 8005638:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 800563a:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2b10      	cmp	r3, #16
 8005642:	d003      	beq.n	800564c <HAL_ADCEx_InjectedConfigChannel+0x2cc>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8005648:	2b11      	cmp	r3, #17
 800564a:	d132      	bne.n	80056b2 <HAL_ADCEx_InjectedConfigChannel+0x332>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a1e      	ldr	r2, [pc, #120]	; (80056cc <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d125      	bne.n	80056a2 <HAL_ADCEx_InjectedConfigChannel+0x322>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d126      	bne.n	80056b2 <HAL_ADCEx_InjectedConfigChannel+0x332>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	689a      	ldr	r2, [r3, #8]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005672:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2b10      	cmp	r3, #16
 800567a:	d11a      	bne.n	80056b2 <HAL_ADCEx_InjectedConfigChannel+0x332>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800567c:	4b14      	ldr	r3, [pc, #80]	; (80056d0 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a14      	ldr	r2, [pc, #80]	; (80056d4 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8005682:	fba2 2303 	umull	r2, r3, r2, r3
 8005686:	0c9a      	lsrs	r2, r3, #18
 8005688:	4613      	mov	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	4413      	add	r3, r2
 800568e:	005b      	lsls	r3, r3, #1
 8005690:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005692:	e002      	b.n	800569a <HAL_ADCEx_InjectedConfigChannel+0x31a>
          {
            wait_loop_index--;
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	3b01      	subs	r3, #1
 8005698:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1f9      	bne.n	8005694 <HAL_ADCEx_InjectedConfigChannel+0x314>
 80056a0:	e007      	b.n	80056b2 <HAL_ADCEx_InjectedConfigChannel+0x332>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a6:	f043 0220 	orr.w	r2, r3, #32
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80056ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3710      	adds	r7, #16
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bc90      	pop	{r4, r7}
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	40013c00 	.word	0x40013c00
 80056cc:	40012400 	.word	0x40012400
 80056d0:	20000000 	.word	0x20000000
 80056d4:	431bde83 	.word	0x431bde83

080056d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e0ed      	b.n	80058c6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d102      	bne.n	80056fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f7fe fd6a 	bl	80041d0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800570c:	f7ff f848 	bl	80047a0 <HAL_GetTick>
 8005710:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005712:	e012      	b.n	800573a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005714:	f7ff f844 	bl	80047a0 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	2b0a      	cmp	r3, #10
 8005720:	d90b      	bls.n	800573a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2205      	movs	r2, #5
 8005732:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e0c5      	b.n	80058c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0e5      	beq.n	8005714 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0202 	bic.w	r2, r2, #2
 8005756:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005758:	f7ff f822 	bl	80047a0 <HAL_GetTick>
 800575c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800575e:	e012      	b.n	8005786 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005760:	f7ff f81e 	bl	80047a0 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b0a      	cmp	r3, #10
 800576c:	d90b      	bls.n	8005786 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2205      	movs	r2, #5
 800577e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e09f      	b.n	80058c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e5      	bne.n	8005760 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	7e1b      	ldrb	r3, [r3, #24]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d108      	bne.n	80057ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80057aa:	601a      	str	r2, [r3, #0]
 80057ac:	e007      	b.n	80057be <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	7e5b      	ldrb	r3, [r3, #25]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d108      	bne.n	80057d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057d4:	601a      	str	r2, [r3, #0]
 80057d6:	e007      	b.n	80057e8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	7e9b      	ldrb	r3, [r3, #26]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d108      	bne.n	8005802 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0220 	orr.w	r2, r2, #32
 80057fe:	601a      	str	r2, [r3, #0]
 8005800:	e007      	b.n	8005812 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0220 	bic.w	r2, r2, #32
 8005810:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	7edb      	ldrb	r3, [r3, #27]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d108      	bne.n	800582c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0210 	bic.w	r2, r2, #16
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	e007      	b.n	800583c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0210 	orr.w	r2, r2, #16
 800583a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	7f1b      	ldrb	r3, [r3, #28]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d108      	bne.n	8005856 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f042 0208 	orr.w	r2, r2, #8
 8005852:	601a      	str	r2, [r3, #0]
 8005854:	e007      	b.n	8005866 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0208 	bic.w	r2, r2, #8
 8005864:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	7f5b      	ldrb	r3, [r3, #29]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d108      	bne.n	8005880 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f042 0204 	orr.w	r2, r2, #4
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	e007      	b.n	8005890 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0204 	bic.w	r2, r2, #4
 800588e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	431a      	orrs	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	431a      	orrs	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	ea42 0103 	orr.w	r1, r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	1e5a      	subs	r2, r3, #1
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b087      	sub	sp, #28
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058e4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80058e6:	7cfb      	ldrb	r3, [r7, #19]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d003      	beq.n	80058f4 <HAL_CAN_ConfigFilter+0x26>
 80058ec:	7cfb      	ldrb	r3, [r7, #19]
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	f040 80aa 	bne.w	8005a48 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80058fa:	f043 0201 	orr.w	r2, r3, #1
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	f003 031f 	and.w	r3, r3, #31
 800590c:	2201      	movs	r2, #1
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	43db      	mvns	r3, r3
 800591e:	401a      	ands	r2, r3
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d123      	bne.n	8005976 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	43db      	mvns	r3, r3
 8005938:	401a      	ands	r2, r3
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005950:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	3248      	adds	r2, #72	; 0x48
 8005956:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800596a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800596c:	6979      	ldr	r1, [r7, #20]
 800596e:	3348      	adds	r3, #72	; 0x48
 8005970:	00db      	lsls	r3, r3, #3
 8005972:	440b      	add	r3, r1
 8005974:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d122      	bne.n	80059c4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	431a      	orrs	r2, r3
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800599a:	683a      	ldr	r2, [r7, #0]
 800599c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800599e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	3248      	adds	r2, #72	; 0x48
 80059a4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80059b8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80059ba:	6979      	ldr	r1, [r7, #20]
 80059bc:	3348      	adds	r3, #72	; 0x48
 80059be:	00db      	lsls	r3, r3, #3
 80059c0:	440b      	add	r3, r1
 80059c2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d109      	bne.n	80059e0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	43db      	mvns	r3, r3
 80059d6:	401a      	ands	r2, r3
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80059de:	e007      	b.n	80059f0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	431a      	orrs	r2, r3
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d109      	bne.n	8005a0c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	43db      	mvns	r3, r3
 8005a02:	401a      	ands	r2, r3
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005a0a:	e007      	b.n	8005a1c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	431a      	orrs	r2, r3
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d107      	bne.n	8005a34 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	431a      	orrs	r2, r3
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005a3a:	f023 0201 	bic.w	r2, r3, #1
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005a44:	2300      	movs	r3, #0
 8005a46:	e006      	b.n	8005a56 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
  }
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	371c      	adds	r7, #28
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bc80      	pop	{r7}
 8005a5e:	4770      	bx	lr

08005a60 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d12e      	bne.n	8005ad2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f022 0201 	bic.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a8c:	f7fe fe88 	bl	80047a0 <HAL_GetTick>
 8005a90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005a92:	e012      	b.n	8005aba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a94:	f7fe fe84 	bl	80047a0 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b0a      	cmp	r3, #10
 8005aa0:	d90b      	bls.n	8005aba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2205      	movs	r2, #5
 8005ab2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e012      	b.n	8005ae0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1e5      	bne.n	8005a94 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	e006      	b.n	8005ae0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
  }
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b089      	sub	sp, #36	; 0x24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
 8005af4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005afc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005b06:	7ffb      	ldrb	r3, [r7, #31]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d003      	beq.n	8005b14 <HAL_CAN_AddTxMessage+0x2c>
 8005b0c:	7ffb      	ldrb	r3, [r7, #31]
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	f040 80ad 	bne.w	8005c6e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10a      	bne.n	8005b34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d105      	bne.n	8005b34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8095 	beq.w	8005c5e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	0e1b      	lsrs	r3, r3, #24
 8005b38:	f003 0303 	and.w	r3, r3, #3
 8005b3c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005b3e:	2201      	movs	r2, #1
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	409a      	lsls	r2, r3
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10d      	bne.n	8005b6c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005b5a:	68f9      	ldr	r1, [r7, #12]
 8005b5c:	6809      	ldr	r1, [r1, #0]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	3318      	adds	r3, #24
 8005b64:	011b      	lsls	r3, r3, #4
 8005b66:	440b      	add	r3, r1
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	e00f      	b.n	8005b8c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b76:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b7c:	68f9      	ldr	r1, [r7, #12]
 8005b7e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005b80:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	3318      	adds	r3, #24
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	440b      	add	r3, r1
 8005b8a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6819      	ldr	r1, [r3, #0]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	3318      	adds	r3, #24
 8005b98:	011b      	lsls	r3, r3, #4
 8005b9a:	440b      	add	r3, r1
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	7d1b      	ldrb	r3, [r3, #20]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d111      	bne.n	8005bcc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	3318      	adds	r3, #24
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	4413      	add	r3, r2
 8005bb4:	3304      	adds	r3, #4
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	6811      	ldr	r1, [r2, #0]
 8005bbc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	3318      	adds	r3, #24
 8005bc4:	011b      	lsls	r3, r3, #4
 8005bc6:	440b      	add	r3, r1
 8005bc8:	3304      	adds	r3, #4
 8005bca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3307      	adds	r3, #7
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	061a      	lsls	r2, r3, #24
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	3306      	adds	r3, #6
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	041b      	lsls	r3, r3, #16
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	3305      	adds	r3, #5
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	4313      	orrs	r3, r2
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	3204      	adds	r2, #4
 8005bec:	7812      	ldrb	r2, [r2, #0]
 8005bee:	4610      	mov	r0, r2
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	6811      	ldr	r1, [r2, #0]
 8005bf4:	ea43 0200 	orr.w	r2, r3, r0
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	440b      	add	r3, r1
 8005bfe:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005c02:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	3303      	adds	r3, #3
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	061a      	lsls	r2, r3, #24
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	3302      	adds	r3, #2
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	041b      	lsls	r3, r3, #16
 8005c14:	431a      	orrs	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	021b      	lsls	r3, r3, #8
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	7812      	ldrb	r2, [r2, #0]
 8005c24:	4610      	mov	r0, r2
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	6811      	ldr	r1, [r2, #0]
 8005c2a:	ea43 0200 	orr.w	r2, r3, r0
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	440b      	add	r3, r1
 8005c34:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005c38:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	3318      	adds	r3, #24
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	4413      	add	r3, r2
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	6811      	ldr	r1, [r2, #0]
 8005c4c:	f043 0201 	orr.w	r2, r3, #1
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	3318      	adds	r3, #24
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	440b      	add	r3, r1
 8005c58:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e00e      	b.n	8005c7c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e006      	b.n	8005c7c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c72:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
  }
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3724      	adds	r7, #36	; 0x24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bc80      	pop	{r7}
 8005c84:	4770      	bx	lr

08005c86 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005c86:	b480      	push	{r7}
 8005c88:	b087      	sub	sp, #28
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	60f8      	str	r0, [r7, #12]
 8005c8e:	60b9      	str	r1, [r7, #8]
 8005c90:	607a      	str	r2, [r7, #4]
 8005c92:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c9a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005c9c:	7dfb      	ldrb	r3, [r7, #23]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d003      	beq.n	8005caa <HAL_CAN_GetRxMessage+0x24>
 8005ca2:	7dfb      	ldrb	r3, [r7, #23]
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	f040 8103 	bne.w	8005eb0 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10e      	bne.n	8005cce <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f003 0303 	and.w	r3, r3, #3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d116      	bne.n	8005cec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e0f7      	b.n	8005ebe <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	f003 0303 	and.w	r3, r3, #3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d107      	bne.n	8005cec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e0e8      	b.n	8005ebe <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	331b      	adds	r3, #27
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	4413      	add	r3, r2
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0204 	and.w	r2, r3, #4
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d10c      	bne.n	8005d24 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	331b      	adds	r3, #27
 8005d12:	011b      	lsls	r3, r3, #4
 8005d14:	4413      	add	r3, r2
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	0d5b      	lsrs	r3, r3, #21
 8005d1a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	601a      	str	r2, [r3, #0]
 8005d22:	e00b      	b.n	8005d3c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	331b      	adds	r3, #27
 8005d2c:	011b      	lsls	r3, r3, #4
 8005d2e:	4413      	add	r3, r2
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	08db      	lsrs	r3, r3, #3
 8005d34:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	331b      	adds	r3, #27
 8005d44:	011b      	lsls	r3, r3, #4
 8005d46:	4413      	add	r3, r2
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0202 	and.w	r2, r3, #2
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	331b      	adds	r3, #27
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	4413      	add	r3, r2
 8005d5e:	3304      	adds	r3, #4
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d003      	beq.n	8005d72 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2208      	movs	r2, #8
 8005d6e:	611a      	str	r2, [r3, #16]
 8005d70:	e00b      	b.n	8005d8a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	331b      	adds	r3, #27
 8005d7a:	011b      	lsls	r3, r3, #4
 8005d7c:	4413      	add	r3, r2
 8005d7e:	3304      	adds	r3, #4
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 020f 	and.w	r2, r3, #15
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	331b      	adds	r3, #27
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	4413      	add	r3, r2
 8005d96:	3304      	adds	r3, #4
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	0a1b      	lsrs	r3, r3, #8
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	331b      	adds	r3, #27
 8005daa:	011b      	lsls	r3, r3, #4
 8005dac:	4413      	add	r3, r2
 8005dae:	3304      	adds	r3, #4
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	0c1b      	lsrs	r3, r3, #16
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	4413      	add	r3, r2
 8005dda:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	0a1a      	lsrs	r2, r3, #8
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	3301      	adds	r3, #1
 8005de6:	b2d2      	uxtb	r2, r2
 8005de8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	4413      	add	r3, r2
 8005df4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	0c1a      	lsrs	r2, r3, #16
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	3302      	adds	r3, #2
 8005e00:	b2d2      	uxtb	r2, r2
 8005e02:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	011b      	lsls	r3, r3, #4
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	0e1a      	lsrs	r2, r3, #24
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	3303      	adds	r3, #3
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	3304      	adds	r3, #4
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	0a1a      	lsrs	r2, r3, #8
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	3305      	adds	r3, #5
 8005e4c:	b2d2      	uxtb	r2, r2
 8005e4e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	011b      	lsls	r3, r3, #4
 8005e58:	4413      	add	r3, r2
 8005e5a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	0c1a      	lsrs	r2, r3, #16
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	3306      	adds	r3, #6
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	0e1a      	lsrs	r2, r3, #24
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	3307      	adds	r3, #7
 8005e80:	b2d2      	uxtb	r2, r2
 8005e82:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d108      	bne.n	8005e9c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f042 0220 	orr.w	r2, r2, #32
 8005e98:	60da      	str	r2, [r3, #12]
 8005e9a:	e007      	b.n	8005eac <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	691a      	ldr	r2, [r3, #16]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0220 	orr.w	r2, r2, #32
 8005eaa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005eac:	2300      	movs	r3, #0
 8005eae:	e006      	b.n	8005ebe <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
  }
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	371c      	adds	r7, #28
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bc80      	pop	{r7}
 8005ec6:	4770      	bx	lr

08005ec8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ed8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005eda:	7bfb      	ldrb	r3, [r7, #15]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d002      	beq.n	8005ee6 <HAL_CAN_ActivateNotification+0x1e>
 8005ee0:	7bfb      	ldrb	r3, [r7, #15]
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d109      	bne.n	8005efa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6959      	ldr	r1, [r3, #20]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	e006      	b.n	8005f08 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
  }
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bc80      	pop	{r7}
 8005f10:	4770      	bx	lr

08005f12 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b08a      	sub	sp, #40	; 0x28
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	f003 0301 	and.w	r3, r3, #1
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d07c      	beq.n	8006052 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d023      	beq.n	8005faa <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2201      	movs	r2, #1
 8005f68:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005f6a:	69bb      	ldr	r3, [r7, #24]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d003      	beq.n	8005f7c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 f983 	bl	8006280 <HAL_CAN_TxMailbox0CompleteCallback>
 8005f7a:	e016      	b.n	8005faa <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d004      	beq.n	8005f90 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f8e:	e00c      	b.n	8005faa <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	f003 0308 	and.w	r3, r3, #8
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d004      	beq.n	8005fa4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8005fa2:	e002      	b.n	8005faa <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 f986 	bl	80062b6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d024      	beq.n	8005ffe <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fbc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 f962 	bl	8006292 <HAL_CAN_TxMailbox1CompleteCallback>
 8005fce:	e016      	b.n	8005ffe <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d004      	beq.n	8005fe4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fdc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005fe0:	627b      	str	r3, [r7, #36]	; 0x24
 8005fe2:	e00c      	b.n	8005ffe <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d004      	beq.n	8005ff8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ff4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff6:	e002      	b.n	8005ffe <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f965 	bl	80062c8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006004:	2b00      	cmp	r3, #0
 8006006:	d024      	beq.n	8006052 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006010:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 f941 	bl	80062a4 <HAL_CAN_TxMailbox2CompleteCallback>
 8006022:	e016      	b.n	8006052 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006024:	69bb      	ldr	r3, [r7, #24]
 8006026:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d004      	beq.n	8006038 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006034:	627b      	str	r3, [r7, #36]	; 0x24
 8006036:	e00c      	b.n	8006052 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d004      	beq.n	800604c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006048:	627b      	str	r3, [r7, #36]	; 0x24
 800604a:	e002      	b.n	8006052 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 f944 	bl	80062da <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	f003 0308 	and.w	r3, r3, #8
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00c      	beq.n	8006076 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f003 0310 	and.w	r3, r3, #16
 8006062:	2b00      	cmp	r3, #0
 8006064:	d007      	beq.n	8006076 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006068:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800606c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2210      	movs	r2, #16
 8006074:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b00      	cmp	r3, #0
 800607e:	d00b      	beq.n	8006098 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	2b00      	cmp	r3, #0
 8006088:	d006      	beq.n	8006098 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2208      	movs	r2, #8
 8006090:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f92a 	bl	80062ec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d009      	beq.n	80060b6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f003 0303 	and.w	r3, r3, #3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d002      	beq.n	80060b6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f7fb fd07 	bl	8001ac4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00c      	beq.n	80060da <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f003 0310 	and.w	r3, r3, #16
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d007      	beq.n	80060da <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2210      	movs	r2, #16
 80060d8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	f003 0320 	and.w	r3, r3, #32
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00b      	beq.n	80060fc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f003 0308 	and.w	r3, r3, #8
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d006      	beq.n	80060fc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2208      	movs	r2, #8
 80060f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f90a 	bl	8006310 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	f003 0310 	and.w	r3, r3, #16
 8006102:	2b00      	cmp	r3, #0
 8006104:	d009      	beq.n	800611a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	f003 0303 	and.w	r3, r3, #3
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 f8f2 	bl	80062fe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d00b      	beq.n	800613c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	f003 0310 	and.w	r3, r3, #16
 800612a:	2b00      	cmp	r3, #0
 800612c:	d006      	beq.n	800613c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2210      	movs	r2, #16
 8006134:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f8f3 	bl	8006322 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00b      	beq.n	800615e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f003 0308 	and.w	r3, r3, #8
 800614c:	2b00      	cmp	r3, #0
 800614e:	d006      	beq.n	800615e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2208      	movs	r2, #8
 8006156:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 f8eb 	bl	8006334 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d07b      	beq.n	8006260 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	f003 0304 	and.w	r3, r3, #4
 800616e:	2b00      	cmp	r3, #0
 8006170:	d072      	beq.n	8006258 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006178:	2b00      	cmp	r3, #0
 800617a:	d008      	beq.n	800618e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	f043 0301 	orr.w	r3, r3, #1
 800618c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006194:	2b00      	cmp	r3, #0
 8006196:	d008      	beq.n	80061aa <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	f043 0302 	orr.w	r3, r3, #2
 80061a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d008      	beq.n	80061c6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80061be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c0:	f043 0304 	orr.w	r3, r3, #4
 80061c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d043      	beq.n	8006258 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d03e      	beq.n	8006258 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80061e0:	2b60      	cmp	r3, #96	; 0x60
 80061e2:	d02b      	beq.n	800623c <HAL_CAN_IRQHandler+0x32a>
 80061e4:	2b60      	cmp	r3, #96	; 0x60
 80061e6:	d82e      	bhi.n	8006246 <HAL_CAN_IRQHandler+0x334>
 80061e8:	2b50      	cmp	r3, #80	; 0x50
 80061ea:	d022      	beq.n	8006232 <HAL_CAN_IRQHandler+0x320>
 80061ec:	2b50      	cmp	r3, #80	; 0x50
 80061ee:	d82a      	bhi.n	8006246 <HAL_CAN_IRQHandler+0x334>
 80061f0:	2b40      	cmp	r3, #64	; 0x40
 80061f2:	d019      	beq.n	8006228 <HAL_CAN_IRQHandler+0x316>
 80061f4:	2b40      	cmp	r3, #64	; 0x40
 80061f6:	d826      	bhi.n	8006246 <HAL_CAN_IRQHandler+0x334>
 80061f8:	2b30      	cmp	r3, #48	; 0x30
 80061fa:	d010      	beq.n	800621e <HAL_CAN_IRQHandler+0x30c>
 80061fc:	2b30      	cmp	r3, #48	; 0x30
 80061fe:	d822      	bhi.n	8006246 <HAL_CAN_IRQHandler+0x334>
 8006200:	2b10      	cmp	r3, #16
 8006202:	d002      	beq.n	800620a <HAL_CAN_IRQHandler+0x2f8>
 8006204:	2b20      	cmp	r3, #32
 8006206:	d005      	beq.n	8006214 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006208:	e01d      	b.n	8006246 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	f043 0308 	orr.w	r3, r3, #8
 8006210:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006212:	e019      	b.n	8006248 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006216:	f043 0310 	orr.w	r3, r3, #16
 800621a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800621c:	e014      	b.n	8006248 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800621e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006220:	f043 0320 	orr.w	r3, r3, #32
 8006224:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006226:	e00f      	b.n	8006248 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800622e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006230:	e00a      	b.n	8006248 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006238:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800623a:	e005      	b.n	8006248 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006244:	e000      	b.n	8006248 <HAL_CAN_IRQHandler+0x336>
            break;
 8006246:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	699a      	ldr	r2, [r3, #24]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006256:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2204      	movs	r2, #4
 800625e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006262:	2b00      	cmp	r3, #0
 8006264:	d008      	beq.n	8006278 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800626a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626c:	431a      	orrs	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f867 	bl	8006346 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006278:	bf00      	nop
 800627a:	3728      	adds	r7, #40	; 0x28
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	bc80      	pop	{r7}
 80062a2:	4770      	bx	lr

080062a4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bc80      	pop	{r7}
 80062b4:	4770      	bx	lr

080062b6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80062be:	bf00      	nop
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bc80      	pop	{r7}
 80062c6:	4770      	bx	lr

080062c8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bc80      	pop	{r7}
 80062d8:	4770      	bx	lr

080062da <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bc80      	pop	{r7}
 80062ea:	4770      	bx	lr

080062ec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bc80      	pop	{r7}
 80062fc:	4770      	bx	lr

080062fe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80062fe:	b480      	push	{r7}
 8006300:	b083      	sub	sp, #12
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006306:	bf00      	nop
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	bc80      	pop	{r7}
 800630e:	4770      	bx	lr

08006310 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	bc80      	pop	{r7}
 8006320:	4770      	bx	lr

08006322 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	bc80      	pop	{r7}
 8006332:	4770      	bx	lr

08006334 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr

08006346 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	bc80      	pop	{r7}
 8006356:	4770      	bx	lr

08006358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f003 0307 	and.w	r3, r3, #7
 8006366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006368:	4b0c      	ldr	r3, [pc, #48]	; (800639c <__NVIC_SetPriorityGrouping+0x44>)
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006374:	4013      	ands	r3, r2
 8006376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800638a:	4a04      	ldr	r2, [pc, #16]	; (800639c <__NVIC_SetPriorityGrouping+0x44>)
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	60d3      	str	r3, [r2, #12]
}
 8006390:	bf00      	nop
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	bc80      	pop	{r7}
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	e000ed00 	.word	0xe000ed00

080063a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063a0:	b480      	push	{r7}
 80063a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063a4:	4b04      	ldr	r3, [pc, #16]	; (80063b8 <__NVIC_GetPriorityGrouping+0x18>)
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	0a1b      	lsrs	r3, r3, #8
 80063aa:	f003 0307 	and.w	r3, r3, #7
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bc80      	pop	{r7}
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	e000ed00 	.word	0xe000ed00

080063bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4603      	mov	r3, r0
 80063c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	db0b      	blt.n	80063e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	f003 021f 	and.w	r2, r3, #31
 80063d4:	4906      	ldr	r1, [pc, #24]	; (80063f0 <__NVIC_EnableIRQ+0x34>)
 80063d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	2001      	movs	r0, #1
 80063de:	fa00 f202 	lsl.w	r2, r0, r2
 80063e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80063e6:	bf00      	nop
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bc80      	pop	{r7}
 80063ee:	4770      	bx	lr
 80063f0:	e000e100 	.word	0xe000e100

080063f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	4603      	mov	r3, r0
 80063fc:	6039      	str	r1, [r7, #0]
 80063fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006404:	2b00      	cmp	r3, #0
 8006406:	db0a      	blt.n	800641e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	b2da      	uxtb	r2, r3
 800640c:	490c      	ldr	r1, [pc, #48]	; (8006440 <__NVIC_SetPriority+0x4c>)
 800640e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006412:	0112      	lsls	r2, r2, #4
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	440b      	add	r3, r1
 8006418:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800641c:	e00a      	b.n	8006434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	b2da      	uxtb	r2, r3
 8006422:	4908      	ldr	r1, [pc, #32]	; (8006444 <__NVIC_SetPriority+0x50>)
 8006424:	79fb      	ldrb	r3, [r7, #7]
 8006426:	f003 030f 	and.w	r3, r3, #15
 800642a:	3b04      	subs	r3, #4
 800642c:	0112      	lsls	r2, r2, #4
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	440b      	add	r3, r1
 8006432:	761a      	strb	r2, [r3, #24]
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	bc80      	pop	{r7}
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	e000e100 	.word	0xe000e100
 8006444:	e000ed00 	.word	0xe000ed00

08006448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006448:	b480      	push	{r7}
 800644a:	b089      	sub	sp, #36	; 0x24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f003 0307 	and.w	r3, r3, #7
 800645a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	f1c3 0307 	rsb	r3, r3, #7
 8006462:	2b04      	cmp	r3, #4
 8006464:	bf28      	it	cs
 8006466:	2304      	movcs	r3, #4
 8006468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	3304      	adds	r3, #4
 800646e:	2b06      	cmp	r3, #6
 8006470:	d902      	bls.n	8006478 <NVIC_EncodePriority+0x30>
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	3b03      	subs	r3, #3
 8006476:	e000      	b.n	800647a <NVIC_EncodePriority+0x32>
 8006478:	2300      	movs	r3, #0
 800647a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800647c:	f04f 32ff 	mov.w	r2, #4294967295
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	fa02 f303 	lsl.w	r3, r2, r3
 8006486:	43da      	mvns	r2, r3
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	401a      	ands	r2, r3
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006490:	f04f 31ff 	mov.w	r1, #4294967295
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	fa01 f303 	lsl.w	r3, r1, r3
 800649a:	43d9      	mvns	r1, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064a0:	4313      	orrs	r3, r2
         );
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3724      	adds	r7, #36	; 0x24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bc80      	pop	{r7}
 80064aa:	4770      	bx	lr

080064ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80064bc:	d301      	bcc.n	80064c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064be:	2301      	movs	r3, #1
 80064c0:	e00f      	b.n	80064e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064c2:	4a0a      	ldr	r2, [pc, #40]	; (80064ec <SysTick_Config+0x40>)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064ca:	210f      	movs	r1, #15
 80064cc:	f04f 30ff 	mov.w	r0, #4294967295
 80064d0:	f7ff ff90 	bl	80063f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064d4:	4b05      	ldr	r3, [pc, #20]	; (80064ec <SysTick_Config+0x40>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064da:	4b04      	ldr	r3, [pc, #16]	; (80064ec <SysTick_Config+0x40>)
 80064dc:	2207      	movs	r2, #7
 80064de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	e000e010 	.word	0xe000e010

080064f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7ff ff2d 	bl	8006358 <__NVIC_SetPriorityGrouping>
}
 80064fe:	bf00      	nop
 8006500:	3708      	adds	r7, #8
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006506:	b580      	push	{r7, lr}
 8006508:	b086      	sub	sp, #24
 800650a:	af00      	add	r7, sp, #0
 800650c:	4603      	mov	r3, r0
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	607a      	str	r2, [r7, #4]
 8006512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006514:	2300      	movs	r3, #0
 8006516:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006518:	f7ff ff42 	bl	80063a0 <__NVIC_GetPriorityGrouping>
 800651c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	68b9      	ldr	r1, [r7, #8]
 8006522:	6978      	ldr	r0, [r7, #20]
 8006524:	f7ff ff90 	bl	8006448 <NVIC_EncodePriority>
 8006528:	4602      	mov	r2, r0
 800652a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800652e:	4611      	mov	r1, r2
 8006530:	4618      	mov	r0, r3
 8006532:	f7ff ff5f 	bl	80063f4 <__NVIC_SetPriority>
}
 8006536:	bf00      	nop
 8006538:	3718      	adds	r7, #24
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b082      	sub	sp, #8
 8006542:	af00      	add	r7, sp, #0
 8006544:	4603      	mov	r3, r0
 8006546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff ff35 	bl	80063bc <__NVIC_EnableIRQ>
}
 8006552:	bf00      	nop
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800655a:	b580      	push	{r7, lr}
 800655c:	b082      	sub	sp, #8
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f7ff ffa2 	bl	80064ac <SysTick_Config>
 8006568:	4603      	mov	r3, r0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
	...

08006574 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e059      	b.n	800663e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	461a      	mov	r2, r3
 8006590:	4b2d      	ldr	r3, [pc, #180]	; (8006648 <HAL_DMA_Init+0xd4>)
 8006592:	429a      	cmp	r2, r3
 8006594:	d80f      	bhi.n	80065b6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	461a      	mov	r2, r3
 800659c:	4b2b      	ldr	r3, [pc, #172]	; (800664c <HAL_DMA_Init+0xd8>)
 800659e:	4413      	add	r3, r2
 80065a0:	4a2b      	ldr	r2, [pc, #172]	; (8006650 <HAL_DMA_Init+0xdc>)
 80065a2:	fba2 2303 	umull	r2, r3, r2, r3
 80065a6:	091b      	lsrs	r3, r3, #4
 80065a8:	009a      	lsls	r2, r3, #2
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a28      	ldr	r2, [pc, #160]	; (8006654 <HAL_DMA_Init+0xe0>)
 80065b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80065b4:	e00e      	b.n	80065d4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	461a      	mov	r2, r3
 80065bc:	4b26      	ldr	r3, [pc, #152]	; (8006658 <HAL_DMA_Init+0xe4>)
 80065be:	4413      	add	r3, r2
 80065c0:	4a23      	ldr	r2, [pc, #140]	; (8006650 <HAL_DMA_Init+0xdc>)
 80065c2:	fba2 2303 	umull	r2, r3, r2, r3
 80065c6:	091b      	lsrs	r3, r3, #4
 80065c8:	009a      	lsls	r2, r3, #2
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a22      	ldr	r2, [pc, #136]	; (800665c <HAL_DMA_Init+0xe8>)
 80065d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80065ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80065ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80065f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006604:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006610:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	4313      	orrs	r3, r2
 800661c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3714      	adds	r7, #20
 8006642:	46bd      	mov	sp, r7
 8006644:	bc80      	pop	{r7}
 8006646:	4770      	bx	lr
 8006648:	40020407 	.word	0x40020407
 800664c:	bffdfff8 	.word	0xbffdfff8
 8006650:	cccccccd 	.word	0xcccccccd
 8006654:	40020000 	.word	0x40020000
 8006658:	bffdfbf8 	.word	0xbffdfbf8
 800665c:	40020400 	.word	0x40020400

08006660 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d101      	bne.n	8006680 <HAL_DMA_Start_IT+0x20>
 800667c:	2302      	movs	r3, #2
 800667e:	e04b      	b.n	8006718 <HAL_DMA_Start_IT+0xb8>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800668e:	b2db      	uxtb	r3, r3
 8006690:	2b01      	cmp	r3, #1
 8006692:	d13a      	bne.n	800670a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f022 0201 	bic.w	r2, r2, #1
 80066b0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	68b9      	ldr	r1, [r7, #8]
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 fbb1 	bl	8006e20 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d008      	beq.n	80066d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f042 020e 	orr.w	r2, r2, #14
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	e00f      	b.n	80066f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0204 	bic.w	r2, r2, #4
 80066e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 020a 	orr.w	r2, r2, #10
 80066f6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f042 0201 	orr.w	r2, r2, #1
 8006706:	601a      	str	r2, [r3, #0]
 8006708:	e005      	b.n	8006716 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006712:	2302      	movs	r3, #2
 8006714:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006716:	7dfb      	ldrb	r3, [r7, #23]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3718      	adds	r7, #24
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006728:	2300      	movs	r3, #0
 800672a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b02      	cmp	r3, #2
 8006736:	d008      	beq.n	800674a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2204      	movs	r2, #4
 800673c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e020      	b.n	800678c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f022 020e 	bic.w	r2, r2, #14
 8006758:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f022 0201 	bic.w	r2, r2, #1
 8006768:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006772:	2101      	movs	r1, #1
 8006774:	fa01 f202 	lsl.w	r2, r1, r2
 8006778:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800678a:	7bfb      	ldrb	r3, [r7, #15]
}
 800678c:	4618      	mov	r0, r3
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	bc80      	pop	{r7}
 8006794:	4770      	bx	lr
	...

08006798 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d005      	beq.n	80067bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2204      	movs	r2, #4
 80067b4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	73fb      	strb	r3, [r7, #15]
 80067ba:	e0d6      	b.n	800696a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f022 020e 	bic.w	r2, r2, #14
 80067ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f022 0201 	bic.w	r2, r2, #1
 80067da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	461a      	mov	r2, r3
 80067e2:	4b64      	ldr	r3, [pc, #400]	; (8006974 <HAL_DMA_Abort_IT+0x1dc>)
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d958      	bls.n	800689a <HAL_DMA_Abort_IT+0x102>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a62      	ldr	r2, [pc, #392]	; (8006978 <HAL_DMA_Abort_IT+0x1e0>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d04f      	beq.n	8006892 <HAL_DMA_Abort_IT+0xfa>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a61      	ldr	r2, [pc, #388]	; (800697c <HAL_DMA_Abort_IT+0x1e4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d048      	beq.n	800688e <HAL_DMA_Abort_IT+0xf6>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a5f      	ldr	r2, [pc, #380]	; (8006980 <HAL_DMA_Abort_IT+0x1e8>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d040      	beq.n	8006888 <HAL_DMA_Abort_IT+0xf0>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a5e      	ldr	r2, [pc, #376]	; (8006984 <HAL_DMA_Abort_IT+0x1ec>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d038      	beq.n	8006882 <HAL_DMA_Abort_IT+0xea>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a5c      	ldr	r2, [pc, #368]	; (8006988 <HAL_DMA_Abort_IT+0x1f0>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d030      	beq.n	800687c <HAL_DMA_Abort_IT+0xe4>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a5b      	ldr	r2, [pc, #364]	; (800698c <HAL_DMA_Abort_IT+0x1f4>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d028      	beq.n	8006876 <HAL_DMA_Abort_IT+0xde>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a52      	ldr	r2, [pc, #328]	; (8006974 <HAL_DMA_Abort_IT+0x1dc>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d020      	beq.n	8006870 <HAL_DMA_Abort_IT+0xd8>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a57      	ldr	r2, [pc, #348]	; (8006990 <HAL_DMA_Abort_IT+0x1f8>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d019      	beq.n	800686c <HAL_DMA_Abort_IT+0xd4>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a55      	ldr	r2, [pc, #340]	; (8006994 <HAL_DMA_Abort_IT+0x1fc>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d012      	beq.n	8006868 <HAL_DMA_Abort_IT+0xd0>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a54      	ldr	r2, [pc, #336]	; (8006998 <HAL_DMA_Abort_IT+0x200>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d00a      	beq.n	8006862 <HAL_DMA_Abort_IT+0xca>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a52      	ldr	r2, [pc, #328]	; (800699c <HAL_DMA_Abort_IT+0x204>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d102      	bne.n	800685c <HAL_DMA_Abort_IT+0xc4>
 8006856:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800685a:	e01b      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 800685c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006860:	e018      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006862:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006866:	e015      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006868:	2310      	movs	r3, #16
 800686a:	e013      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 800686c:	2301      	movs	r3, #1
 800686e:	e011      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006874:	e00e      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006876:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800687a:	e00b      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 800687c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006880:	e008      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006882:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006886:	e005      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006888:	f44f 7380 	mov.w	r3, #256	; 0x100
 800688c:	e002      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 800688e:	2310      	movs	r3, #16
 8006890:	e000      	b.n	8006894 <HAL_DMA_Abort_IT+0xfc>
 8006892:	2301      	movs	r3, #1
 8006894:	4a42      	ldr	r2, [pc, #264]	; (80069a0 <HAL_DMA_Abort_IT+0x208>)
 8006896:	6053      	str	r3, [r2, #4]
 8006898:	e057      	b.n	800694a <HAL_DMA_Abort_IT+0x1b2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a36      	ldr	r2, [pc, #216]	; (8006978 <HAL_DMA_Abort_IT+0x1e0>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d04f      	beq.n	8006944 <HAL_DMA_Abort_IT+0x1ac>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a34      	ldr	r2, [pc, #208]	; (800697c <HAL_DMA_Abort_IT+0x1e4>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d048      	beq.n	8006940 <HAL_DMA_Abort_IT+0x1a8>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a33      	ldr	r2, [pc, #204]	; (8006980 <HAL_DMA_Abort_IT+0x1e8>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d040      	beq.n	800693a <HAL_DMA_Abort_IT+0x1a2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a31      	ldr	r2, [pc, #196]	; (8006984 <HAL_DMA_Abort_IT+0x1ec>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d038      	beq.n	8006934 <HAL_DMA_Abort_IT+0x19c>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a30      	ldr	r2, [pc, #192]	; (8006988 <HAL_DMA_Abort_IT+0x1f0>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d030      	beq.n	800692e <HAL_DMA_Abort_IT+0x196>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a2e      	ldr	r2, [pc, #184]	; (800698c <HAL_DMA_Abort_IT+0x1f4>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d028      	beq.n	8006928 <HAL_DMA_Abort_IT+0x190>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a26      	ldr	r2, [pc, #152]	; (8006974 <HAL_DMA_Abort_IT+0x1dc>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d020      	beq.n	8006922 <HAL_DMA_Abort_IT+0x18a>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a2a      	ldr	r2, [pc, #168]	; (8006990 <HAL_DMA_Abort_IT+0x1f8>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d019      	beq.n	800691e <HAL_DMA_Abort_IT+0x186>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a29      	ldr	r2, [pc, #164]	; (8006994 <HAL_DMA_Abort_IT+0x1fc>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d012      	beq.n	800691a <HAL_DMA_Abort_IT+0x182>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a27      	ldr	r2, [pc, #156]	; (8006998 <HAL_DMA_Abort_IT+0x200>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d00a      	beq.n	8006914 <HAL_DMA_Abort_IT+0x17c>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a26      	ldr	r2, [pc, #152]	; (800699c <HAL_DMA_Abort_IT+0x204>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d102      	bne.n	800690e <HAL_DMA_Abort_IT+0x176>
 8006908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800690c:	e01b      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 800690e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006912:	e018      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 8006914:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006918:	e015      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 800691a:	2310      	movs	r3, #16
 800691c:	e013      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 800691e:	2301      	movs	r3, #1
 8006920:	e011      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 8006922:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006926:	e00e      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 8006928:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800692c:	e00b      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 800692e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006932:	e008      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 8006934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006938:	e005      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 800693a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800693e:	e002      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 8006940:	2310      	movs	r3, #16
 8006942:	e000      	b.n	8006946 <HAL_DMA_Abort_IT+0x1ae>
 8006944:	2301      	movs	r3, #1
 8006946:	4a17      	ldr	r2, [pc, #92]	; (80069a4 <HAL_DMA_Abort_IT+0x20c>)
 8006948:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	4798      	blx	r3
    } 
  }
  return status;
 800696a:	7bfb      	ldrb	r3, [r7, #15]
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	40020080 	.word	0x40020080
 8006978:	40020008 	.word	0x40020008
 800697c:	4002001c 	.word	0x4002001c
 8006980:	40020030 	.word	0x40020030
 8006984:	40020044 	.word	0x40020044
 8006988:	40020058 	.word	0x40020058
 800698c:	4002006c 	.word	0x4002006c
 8006990:	40020408 	.word	0x40020408
 8006994:	4002041c 	.word	0x4002041c
 8006998:	40020430 	.word	0x40020430
 800699c:	40020444 	.word	0x40020444
 80069a0:	40020400 	.word	0x40020400
 80069a4:	40020000 	.word	0x40020000

080069a8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c4:	2204      	movs	r2, #4
 80069c6:	409a      	lsls	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	4013      	ands	r3, r2
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 80d6 	beq.w	8006b7e <HAL_DMA_IRQHandler+0x1d6>
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f003 0304 	and.w	r3, r3, #4
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 80d0 	beq.w	8006b7e <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0320 	and.w	r3, r3, #32
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d107      	bne.n	80069fc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0204 	bic.w	r2, r2, #4
 80069fa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	461a      	mov	r2, r3
 8006a02:	4b9b      	ldr	r3, [pc, #620]	; (8006c70 <HAL_DMA_IRQHandler+0x2c8>)
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d958      	bls.n	8006aba <HAL_DMA_IRQHandler+0x112>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a99      	ldr	r2, [pc, #612]	; (8006c74 <HAL_DMA_IRQHandler+0x2cc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d04f      	beq.n	8006ab2 <HAL_DMA_IRQHandler+0x10a>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a98      	ldr	r2, [pc, #608]	; (8006c78 <HAL_DMA_IRQHandler+0x2d0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d048      	beq.n	8006aae <HAL_DMA_IRQHandler+0x106>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a96      	ldr	r2, [pc, #600]	; (8006c7c <HAL_DMA_IRQHandler+0x2d4>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d040      	beq.n	8006aa8 <HAL_DMA_IRQHandler+0x100>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a95      	ldr	r2, [pc, #596]	; (8006c80 <HAL_DMA_IRQHandler+0x2d8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d038      	beq.n	8006aa2 <HAL_DMA_IRQHandler+0xfa>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a93      	ldr	r2, [pc, #588]	; (8006c84 <HAL_DMA_IRQHandler+0x2dc>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d030      	beq.n	8006a9c <HAL_DMA_IRQHandler+0xf4>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a92      	ldr	r2, [pc, #584]	; (8006c88 <HAL_DMA_IRQHandler+0x2e0>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d028      	beq.n	8006a96 <HAL_DMA_IRQHandler+0xee>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a89      	ldr	r2, [pc, #548]	; (8006c70 <HAL_DMA_IRQHandler+0x2c8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d020      	beq.n	8006a90 <HAL_DMA_IRQHandler+0xe8>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a8e      	ldr	r2, [pc, #568]	; (8006c8c <HAL_DMA_IRQHandler+0x2e4>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d019      	beq.n	8006a8c <HAL_DMA_IRQHandler+0xe4>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a8c      	ldr	r2, [pc, #560]	; (8006c90 <HAL_DMA_IRQHandler+0x2e8>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d012      	beq.n	8006a88 <HAL_DMA_IRQHandler+0xe0>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a8b      	ldr	r2, [pc, #556]	; (8006c94 <HAL_DMA_IRQHandler+0x2ec>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00a      	beq.n	8006a82 <HAL_DMA_IRQHandler+0xda>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a89      	ldr	r2, [pc, #548]	; (8006c98 <HAL_DMA_IRQHandler+0x2f0>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d102      	bne.n	8006a7c <HAL_DMA_IRQHandler+0xd4>
 8006a76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a7a:	e01b      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006a80:	e018      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a86:	e015      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a88:	2340      	movs	r3, #64	; 0x40
 8006a8a:	e013      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a8c:	2304      	movs	r3, #4
 8006a8e:	e011      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a90:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006a94:	e00e      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a96:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006a9a:	e00b      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006a9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006aa0:	e008      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006aa2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006aa6:	e005      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006aa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006aac:	e002      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006aae:	2340      	movs	r3, #64	; 0x40
 8006ab0:	e000      	b.n	8006ab4 <HAL_DMA_IRQHandler+0x10c>
 8006ab2:	2304      	movs	r3, #4
 8006ab4:	4a79      	ldr	r2, [pc, #484]	; (8006c9c <HAL_DMA_IRQHandler+0x2f4>)
 8006ab6:	6053      	str	r3, [r2, #4]
 8006ab8:	e057      	b.n	8006b6a <HAL_DMA_IRQHandler+0x1c2>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a6d      	ldr	r2, [pc, #436]	; (8006c74 <HAL_DMA_IRQHandler+0x2cc>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d04f      	beq.n	8006b64 <HAL_DMA_IRQHandler+0x1bc>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a6b      	ldr	r2, [pc, #428]	; (8006c78 <HAL_DMA_IRQHandler+0x2d0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d048      	beq.n	8006b60 <HAL_DMA_IRQHandler+0x1b8>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a6a      	ldr	r2, [pc, #424]	; (8006c7c <HAL_DMA_IRQHandler+0x2d4>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d040      	beq.n	8006b5a <HAL_DMA_IRQHandler+0x1b2>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a68      	ldr	r2, [pc, #416]	; (8006c80 <HAL_DMA_IRQHandler+0x2d8>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d038      	beq.n	8006b54 <HAL_DMA_IRQHandler+0x1ac>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a67      	ldr	r2, [pc, #412]	; (8006c84 <HAL_DMA_IRQHandler+0x2dc>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d030      	beq.n	8006b4e <HAL_DMA_IRQHandler+0x1a6>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a65      	ldr	r2, [pc, #404]	; (8006c88 <HAL_DMA_IRQHandler+0x2e0>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d028      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x1a0>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a5d      	ldr	r2, [pc, #372]	; (8006c70 <HAL_DMA_IRQHandler+0x2c8>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d020      	beq.n	8006b42 <HAL_DMA_IRQHandler+0x19a>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a61      	ldr	r2, [pc, #388]	; (8006c8c <HAL_DMA_IRQHandler+0x2e4>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d019      	beq.n	8006b3e <HAL_DMA_IRQHandler+0x196>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a60      	ldr	r2, [pc, #384]	; (8006c90 <HAL_DMA_IRQHandler+0x2e8>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d012      	beq.n	8006b3a <HAL_DMA_IRQHandler+0x192>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a5e      	ldr	r2, [pc, #376]	; (8006c94 <HAL_DMA_IRQHandler+0x2ec>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d00a      	beq.n	8006b34 <HAL_DMA_IRQHandler+0x18c>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a5d      	ldr	r2, [pc, #372]	; (8006c98 <HAL_DMA_IRQHandler+0x2f0>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d102      	bne.n	8006b2e <HAL_DMA_IRQHandler+0x186>
 8006b28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b2c:	e01b      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b2e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006b32:	e018      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b38:	e015      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b3a:	2340      	movs	r3, #64	; 0x40
 8006b3c:	e013      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b3e:	2304      	movs	r3, #4
 8006b40:	e011      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b42:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006b46:	e00e      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006b4c:	e00b      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b4e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006b52:	e008      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b58:	e005      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b5e:	e002      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b60:	2340      	movs	r3, #64	; 0x40
 8006b62:	e000      	b.n	8006b66 <HAL_DMA_IRQHandler+0x1be>
 8006b64:	2304      	movs	r3, #4
 8006b66:	4a4e      	ldr	r2, [pc, #312]	; (8006ca0 <HAL_DMA_IRQHandler+0x2f8>)
 8006b68:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 8136 	beq.w	8006de0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006b7c:	e130      	b.n	8006de0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b82:	2202      	movs	r2, #2
 8006b84:	409a      	lsls	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	4013      	ands	r3, r2
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f000 80f8 	beq.w	8006d80 <HAL_DMA_IRQHandler+0x3d8>
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f000 80f2 	beq.w	8006d80 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0320 	and.w	r3, r3, #32
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10b      	bne.n	8006bc2 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 020a 	bic.w	r2, r2, #10
 8006bb8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	4b29      	ldr	r3, [pc, #164]	; (8006c70 <HAL_DMA_IRQHandler+0x2c8>)
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d973      	bls.n	8006cb6 <HAL_DMA_IRQHandler+0x30e>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a28      	ldr	r2, [pc, #160]	; (8006c74 <HAL_DMA_IRQHandler+0x2cc>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d06a      	beq.n	8006cae <HAL_DMA_IRQHandler+0x306>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a26      	ldr	r2, [pc, #152]	; (8006c78 <HAL_DMA_IRQHandler+0x2d0>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d063      	beq.n	8006caa <HAL_DMA_IRQHandler+0x302>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a25      	ldr	r2, [pc, #148]	; (8006c7c <HAL_DMA_IRQHandler+0x2d4>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d05b      	beq.n	8006ca4 <HAL_DMA_IRQHandler+0x2fc>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a23      	ldr	r2, [pc, #140]	; (8006c80 <HAL_DMA_IRQHandler+0x2d8>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d038      	beq.n	8006c68 <HAL_DMA_IRQHandler+0x2c0>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a22      	ldr	r2, [pc, #136]	; (8006c84 <HAL_DMA_IRQHandler+0x2dc>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d030      	beq.n	8006c62 <HAL_DMA_IRQHandler+0x2ba>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a20      	ldr	r2, [pc, #128]	; (8006c88 <HAL_DMA_IRQHandler+0x2e0>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d028      	beq.n	8006c5c <HAL_DMA_IRQHandler+0x2b4>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a18      	ldr	r2, [pc, #96]	; (8006c70 <HAL_DMA_IRQHandler+0x2c8>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d020      	beq.n	8006c56 <HAL_DMA_IRQHandler+0x2ae>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a1c      	ldr	r2, [pc, #112]	; (8006c8c <HAL_DMA_IRQHandler+0x2e4>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d019      	beq.n	8006c52 <HAL_DMA_IRQHandler+0x2aa>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a1b      	ldr	r2, [pc, #108]	; (8006c90 <HAL_DMA_IRQHandler+0x2e8>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d012      	beq.n	8006c4e <HAL_DMA_IRQHandler+0x2a6>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a19      	ldr	r2, [pc, #100]	; (8006c94 <HAL_DMA_IRQHandler+0x2ec>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d00a      	beq.n	8006c48 <HAL_DMA_IRQHandler+0x2a0>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a18      	ldr	r2, [pc, #96]	; (8006c98 <HAL_DMA_IRQHandler+0x2f0>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d102      	bne.n	8006c42 <HAL_DMA_IRQHandler+0x29a>
 8006c3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c40:	e036      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c46:	e033      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c4c:	e030      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c4e:	2320      	movs	r3, #32
 8006c50:	e02e      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c52:	2302      	movs	r3, #2
 8006c54:	e02c      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c5a:	e029      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c5c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006c60:	e026      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c66:	e023      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c6c:	e020      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006c6e:	bf00      	nop
 8006c70:	40020080 	.word	0x40020080
 8006c74:	40020008 	.word	0x40020008
 8006c78:	4002001c 	.word	0x4002001c
 8006c7c:	40020030 	.word	0x40020030
 8006c80:	40020044 	.word	0x40020044
 8006c84:	40020058 	.word	0x40020058
 8006c88:	4002006c 	.word	0x4002006c
 8006c8c:	40020408 	.word	0x40020408
 8006c90:	4002041c 	.word	0x4002041c
 8006c94:	40020430 	.word	0x40020430
 8006c98:	40020444 	.word	0x40020444
 8006c9c:	40020400 	.word	0x40020400
 8006ca0:	40020000 	.word	0x40020000
 8006ca4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ca8:	e002      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006caa:	2320      	movs	r3, #32
 8006cac:	e000      	b.n	8006cb0 <HAL_DMA_IRQHandler+0x308>
 8006cae:	2302      	movs	r3, #2
 8006cb0:	4a4e      	ldr	r2, [pc, #312]	; (8006dec <HAL_DMA_IRQHandler+0x444>)
 8006cb2:	6053      	str	r3, [r2, #4]
 8006cb4:	e057      	b.n	8006d66 <HAL_DMA_IRQHandler+0x3be>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a4d      	ldr	r2, [pc, #308]	; (8006df0 <HAL_DMA_IRQHandler+0x448>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d04f      	beq.n	8006d60 <HAL_DMA_IRQHandler+0x3b8>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a4b      	ldr	r2, [pc, #300]	; (8006df4 <HAL_DMA_IRQHandler+0x44c>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d048      	beq.n	8006d5c <HAL_DMA_IRQHandler+0x3b4>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a4a      	ldr	r2, [pc, #296]	; (8006df8 <HAL_DMA_IRQHandler+0x450>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d040      	beq.n	8006d56 <HAL_DMA_IRQHandler+0x3ae>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a48      	ldr	r2, [pc, #288]	; (8006dfc <HAL_DMA_IRQHandler+0x454>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d038      	beq.n	8006d50 <HAL_DMA_IRQHandler+0x3a8>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a47      	ldr	r2, [pc, #284]	; (8006e00 <HAL_DMA_IRQHandler+0x458>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d030      	beq.n	8006d4a <HAL_DMA_IRQHandler+0x3a2>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a45      	ldr	r2, [pc, #276]	; (8006e04 <HAL_DMA_IRQHandler+0x45c>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d028      	beq.n	8006d44 <HAL_DMA_IRQHandler+0x39c>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a44      	ldr	r2, [pc, #272]	; (8006e08 <HAL_DMA_IRQHandler+0x460>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d020      	beq.n	8006d3e <HAL_DMA_IRQHandler+0x396>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a42      	ldr	r2, [pc, #264]	; (8006e0c <HAL_DMA_IRQHandler+0x464>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d019      	beq.n	8006d3a <HAL_DMA_IRQHandler+0x392>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a41      	ldr	r2, [pc, #260]	; (8006e10 <HAL_DMA_IRQHandler+0x468>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d012      	beq.n	8006d36 <HAL_DMA_IRQHandler+0x38e>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a3f      	ldr	r2, [pc, #252]	; (8006e14 <HAL_DMA_IRQHandler+0x46c>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d00a      	beq.n	8006d30 <HAL_DMA_IRQHandler+0x388>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a3e      	ldr	r2, [pc, #248]	; (8006e18 <HAL_DMA_IRQHandler+0x470>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d102      	bne.n	8006d2a <HAL_DMA_IRQHandler+0x382>
 8006d24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d28:	e01b      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d2e:	e018      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d34:	e015      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d36:	2320      	movs	r3, #32
 8006d38:	e013      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d3a:	2302      	movs	r3, #2
 8006d3c:	e011      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d42:	e00e      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006d48:	e00b      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d4e:	e008      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d54:	e005      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d5a:	e002      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d5c:	2320      	movs	r3, #32
 8006d5e:	e000      	b.n	8006d62 <HAL_DMA_IRQHandler+0x3ba>
 8006d60:	2302      	movs	r3, #2
 8006d62:	4a2e      	ldr	r2, [pc, #184]	; (8006e1c <HAL_DMA_IRQHandler+0x474>)
 8006d64:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d034      	beq.n	8006de0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006d7e:	e02f      	b.n	8006de0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	2208      	movs	r2, #8
 8006d86:	409a      	lsls	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d028      	beq.n	8006de2 <HAL_DMA_IRQHandler+0x43a>
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f003 0308 	and.w	r3, r3, #8
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d023      	beq.n	8006de2 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f022 020e 	bic.w	r2, r2, #14
 8006da8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db2:	2101      	movs	r1, #1
 8006db4:	fa01 f202 	lsl.w	r2, r1, r2
 8006db8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d004      	beq.n	8006de2 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	4798      	blx	r3
    }
  }
  return;
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
}
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	40020400 	.word	0x40020400
 8006df0:	40020008 	.word	0x40020008
 8006df4:	4002001c 	.word	0x4002001c
 8006df8:	40020030 	.word	0x40020030
 8006dfc:	40020044 	.word	0x40020044
 8006e00:	40020058 	.word	0x40020058
 8006e04:	4002006c 	.word	0x4002006c
 8006e08:	40020080 	.word	0x40020080
 8006e0c:	40020408 	.word	0x40020408
 8006e10:	4002041c 	.word	0x4002041c
 8006e14:	40020430 	.word	0x40020430
 8006e18:	40020444 	.word	0x40020444
 8006e1c:	40020000 	.word	0x40020000

08006e20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e36:	2101      	movs	r1, #1
 8006e38:	fa01 f202 	lsl.w	r2, r1, r2
 8006e3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	2b10      	cmp	r3, #16
 8006e4c:	d108      	bne.n	8006e60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006e5e:	e007      	b.n	8006e70 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	60da      	str	r2, [r3, #12]
}
 8006e70:	bf00      	nop
 8006e72:	3714      	adds	r7, #20
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bc80      	pop	{r7}
 8006e78:	4770      	bx	lr
	...

08006e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b08b      	sub	sp, #44	; 0x2c
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006e86:	2300      	movs	r3, #0
 8006e88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e8e:	e179      	b.n	8007184 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006e90:	2201      	movs	r2, #1
 8006e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e94:	fa02 f303 	lsl.w	r3, r2, r3
 8006e98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69fa      	ldr	r2, [r7, #28]
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	f040 8168 	bne.w	800717e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	4aa0      	ldr	r2, [pc, #640]	; (8007134 <HAL_GPIO_Init+0x2b8>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d05e      	beq.n	8006f76 <HAL_GPIO_Init+0xfa>
 8006eb8:	4a9e      	ldr	r2, [pc, #632]	; (8007134 <HAL_GPIO_Init+0x2b8>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d875      	bhi.n	8006faa <HAL_GPIO_Init+0x12e>
 8006ebe:	4a9e      	ldr	r2, [pc, #632]	; (8007138 <HAL_GPIO_Init+0x2bc>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d058      	beq.n	8006f76 <HAL_GPIO_Init+0xfa>
 8006ec4:	4a9c      	ldr	r2, [pc, #624]	; (8007138 <HAL_GPIO_Init+0x2bc>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d86f      	bhi.n	8006faa <HAL_GPIO_Init+0x12e>
 8006eca:	4a9c      	ldr	r2, [pc, #624]	; (800713c <HAL_GPIO_Init+0x2c0>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d052      	beq.n	8006f76 <HAL_GPIO_Init+0xfa>
 8006ed0:	4a9a      	ldr	r2, [pc, #616]	; (800713c <HAL_GPIO_Init+0x2c0>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d869      	bhi.n	8006faa <HAL_GPIO_Init+0x12e>
 8006ed6:	4a9a      	ldr	r2, [pc, #616]	; (8007140 <HAL_GPIO_Init+0x2c4>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d04c      	beq.n	8006f76 <HAL_GPIO_Init+0xfa>
 8006edc:	4a98      	ldr	r2, [pc, #608]	; (8007140 <HAL_GPIO_Init+0x2c4>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d863      	bhi.n	8006faa <HAL_GPIO_Init+0x12e>
 8006ee2:	4a98      	ldr	r2, [pc, #608]	; (8007144 <HAL_GPIO_Init+0x2c8>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d046      	beq.n	8006f76 <HAL_GPIO_Init+0xfa>
 8006ee8:	4a96      	ldr	r2, [pc, #600]	; (8007144 <HAL_GPIO_Init+0x2c8>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d85d      	bhi.n	8006faa <HAL_GPIO_Init+0x12e>
 8006eee:	2b12      	cmp	r3, #18
 8006ef0:	d82a      	bhi.n	8006f48 <HAL_GPIO_Init+0xcc>
 8006ef2:	2b12      	cmp	r3, #18
 8006ef4:	d859      	bhi.n	8006faa <HAL_GPIO_Init+0x12e>
 8006ef6:	a201      	add	r2, pc, #4	; (adr r2, 8006efc <HAL_GPIO_Init+0x80>)
 8006ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efc:	08006f77 	.word	0x08006f77
 8006f00:	08006f51 	.word	0x08006f51
 8006f04:	08006f63 	.word	0x08006f63
 8006f08:	08006fa5 	.word	0x08006fa5
 8006f0c:	08006fab 	.word	0x08006fab
 8006f10:	08006fab 	.word	0x08006fab
 8006f14:	08006fab 	.word	0x08006fab
 8006f18:	08006fab 	.word	0x08006fab
 8006f1c:	08006fab 	.word	0x08006fab
 8006f20:	08006fab 	.word	0x08006fab
 8006f24:	08006fab 	.word	0x08006fab
 8006f28:	08006fab 	.word	0x08006fab
 8006f2c:	08006fab 	.word	0x08006fab
 8006f30:	08006fab 	.word	0x08006fab
 8006f34:	08006fab 	.word	0x08006fab
 8006f38:	08006fab 	.word	0x08006fab
 8006f3c:	08006fab 	.word	0x08006fab
 8006f40:	08006f59 	.word	0x08006f59
 8006f44:	08006f6d 	.word	0x08006f6d
 8006f48:	4a7f      	ldr	r2, [pc, #508]	; (8007148 <HAL_GPIO_Init+0x2cc>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d013      	beq.n	8006f76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006f4e:	e02c      	b.n	8006faa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	623b      	str	r3, [r7, #32]
          break;
 8006f56:	e029      	b.n	8006fac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	3304      	adds	r3, #4
 8006f5e:	623b      	str	r3, [r7, #32]
          break;
 8006f60:	e024      	b.n	8006fac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	3308      	adds	r3, #8
 8006f68:	623b      	str	r3, [r7, #32]
          break;
 8006f6a:	e01f      	b.n	8006fac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	330c      	adds	r3, #12
 8006f72:	623b      	str	r3, [r7, #32]
          break;
 8006f74:	e01a      	b.n	8006fac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d102      	bne.n	8006f84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006f7e:	2304      	movs	r3, #4
 8006f80:	623b      	str	r3, [r7, #32]
          break;
 8006f82:	e013      	b.n	8006fac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d105      	bne.n	8006f98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f8c:	2308      	movs	r3, #8
 8006f8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	69fa      	ldr	r2, [r7, #28]
 8006f94:	611a      	str	r2, [r3, #16]
          break;
 8006f96:	e009      	b.n	8006fac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f98:	2308      	movs	r3, #8
 8006f9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	69fa      	ldr	r2, [r7, #28]
 8006fa0:	615a      	str	r2, [r3, #20]
          break;
 8006fa2:	e003      	b.n	8006fac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	623b      	str	r3, [r7, #32]
          break;
 8006fa8:	e000      	b.n	8006fac <HAL_GPIO_Init+0x130>
          break;
 8006faa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	2bff      	cmp	r3, #255	; 0xff
 8006fb0:	d801      	bhi.n	8006fb6 <HAL_GPIO_Init+0x13a>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	e001      	b.n	8006fba <HAL_GPIO_Init+0x13e>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	3304      	adds	r3, #4
 8006fba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	2bff      	cmp	r3, #255	; 0xff
 8006fc0:	d802      	bhi.n	8006fc8 <HAL_GPIO_Init+0x14c>
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	e002      	b.n	8006fce <HAL_GPIO_Init+0x152>
 8006fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fca:	3b08      	subs	r3, #8
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	210f      	movs	r1, #15
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fdc:	43db      	mvns	r3, r3
 8006fde:	401a      	ands	r2, r3
 8006fe0:	6a39      	ldr	r1, [r7, #32]
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fe8:	431a      	orrs	r2, r3
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 80c1 	beq.w	800717e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006ffc:	4b53      	ldr	r3, [pc, #332]	; (800714c <HAL_GPIO_Init+0x2d0>)
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	4a52      	ldr	r2, [pc, #328]	; (800714c <HAL_GPIO_Init+0x2d0>)
 8007002:	f043 0301 	orr.w	r3, r3, #1
 8007006:	6193      	str	r3, [r2, #24]
 8007008:	4b50      	ldr	r3, [pc, #320]	; (800714c <HAL_GPIO_Init+0x2d0>)
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	f003 0301 	and.w	r3, r3, #1
 8007010:	60bb      	str	r3, [r7, #8]
 8007012:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007014:	4a4e      	ldr	r2, [pc, #312]	; (8007150 <HAL_GPIO_Init+0x2d4>)
 8007016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007018:	089b      	lsrs	r3, r3, #2
 800701a:	3302      	adds	r3, #2
 800701c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007020:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007024:	f003 0303 	and.w	r3, r3, #3
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	220f      	movs	r2, #15
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	43db      	mvns	r3, r3
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	4013      	ands	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a46      	ldr	r2, [pc, #280]	; (8007154 <HAL_GPIO_Init+0x2d8>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d01f      	beq.n	8007080 <HAL_GPIO_Init+0x204>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a45      	ldr	r2, [pc, #276]	; (8007158 <HAL_GPIO_Init+0x2dc>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d019      	beq.n	800707c <HAL_GPIO_Init+0x200>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a44      	ldr	r2, [pc, #272]	; (800715c <HAL_GPIO_Init+0x2e0>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d013      	beq.n	8007078 <HAL_GPIO_Init+0x1fc>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a43      	ldr	r2, [pc, #268]	; (8007160 <HAL_GPIO_Init+0x2e4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d00d      	beq.n	8007074 <HAL_GPIO_Init+0x1f8>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a42      	ldr	r2, [pc, #264]	; (8007164 <HAL_GPIO_Init+0x2e8>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d007      	beq.n	8007070 <HAL_GPIO_Init+0x1f4>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a41      	ldr	r2, [pc, #260]	; (8007168 <HAL_GPIO_Init+0x2ec>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d101      	bne.n	800706c <HAL_GPIO_Init+0x1f0>
 8007068:	2305      	movs	r3, #5
 800706a:	e00a      	b.n	8007082 <HAL_GPIO_Init+0x206>
 800706c:	2306      	movs	r3, #6
 800706e:	e008      	b.n	8007082 <HAL_GPIO_Init+0x206>
 8007070:	2304      	movs	r3, #4
 8007072:	e006      	b.n	8007082 <HAL_GPIO_Init+0x206>
 8007074:	2303      	movs	r3, #3
 8007076:	e004      	b.n	8007082 <HAL_GPIO_Init+0x206>
 8007078:	2302      	movs	r3, #2
 800707a:	e002      	b.n	8007082 <HAL_GPIO_Init+0x206>
 800707c:	2301      	movs	r3, #1
 800707e:	e000      	b.n	8007082 <HAL_GPIO_Init+0x206>
 8007080:	2300      	movs	r3, #0
 8007082:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007084:	f002 0203 	and.w	r2, r2, #3
 8007088:	0092      	lsls	r2, r2, #2
 800708a:	4093      	lsls	r3, r2
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	4313      	orrs	r3, r2
 8007090:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007092:	492f      	ldr	r1, [pc, #188]	; (8007150 <HAL_GPIO_Init+0x2d4>)
 8007094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007096:	089b      	lsrs	r3, r3, #2
 8007098:	3302      	adds	r3, #2
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d006      	beq.n	80070ba <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80070ac:	4b2f      	ldr	r3, [pc, #188]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	492e      	ldr	r1, [pc, #184]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	608b      	str	r3, [r1, #8]
 80070b8:	e006      	b.n	80070c8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80070ba:	4b2c      	ldr	r3, [pc, #176]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	43db      	mvns	r3, r3
 80070c2:	492a      	ldr	r1, [pc, #168]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070c4:	4013      	ands	r3, r2
 80070c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d006      	beq.n	80070e2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80070d4:	4b25      	ldr	r3, [pc, #148]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070d6:	68da      	ldr	r2, [r3, #12]
 80070d8:	4924      	ldr	r1, [pc, #144]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	4313      	orrs	r3, r2
 80070de:	60cb      	str	r3, [r1, #12]
 80070e0:	e006      	b.n	80070f0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80070e2:	4b22      	ldr	r3, [pc, #136]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070e4:	68da      	ldr	r2, [r3, #12]
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	43db      	mvns	r3, r3
 80070ea:	4920      	ldr	r1, [pc, #128]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070ec:	4013      	ands	r3, r2
 80070ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d006      	beq.n	800710a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80070fc:	4b1b      	ldr	r3, [pc, #108]	; (800716c <HAL_GPIO_Init+0x2f0>)
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	491a      	ldr	r1, [pc, #104]	; (800716c <HAL_GPIO_Init+0x2f0>)
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	4313      	orrs	r3, r2
 8007106:	604b      	str	r3, [r1, #4]
 8007108:	e006      	b.n	8007118 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800710a:	4b18      	ldr	r3, [pc, #96]	; (800716c <HAL_GPIO_Init+0x2f0>)
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	43db      	mvns	r3, r3
 8007112:	4916      	ldr	r1, [pc, #88]	; (800716c <HAL_GPIO_Init+0x2f0>)
 8007114:	4013      	ands	r3, r2
 8007116:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007120:	2b00      	cmp	r3, #0
 8007122:	d025      	beq.n	8007170 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007124:	4b11      	ldr	r3, [pc, #68]	; (800716c <HAL_GPIO_Init+0x2f0>)
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	4910      	ldr	r1, [pc, #64]	; (800716c <HAL_GPIO_Init+0x2f0>)
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	4313      	orrs	r3, r2
 800712e:	600b      	str	r3, [r1, #0]
 8007130:	e025      	b.n	800717e <HAL_GPIO_Init+0x302>
 8007132:	bf00      	nop
 8007134:	10320000 	.word	0x10320000
 8007138:	10310000 	.word	0x10310000
 800713c:	10220000 	.word	0x10220000
 8007140:	10210000 	.word	0x10210000
 8007144:	10120000 	.word	0x10120000
 8007148:	10110000 	.word	0x10110000
 800714c:	40021000 	.word	0x40021000
 8007150:	40010000 	.word	0x40010000
 8007154:	40010800 	.word	0x40010800
 8007158:	40010c00 	.word	0x40010c00
 800715c:	40011000 	.word	0x40011000
 8007160:	40011400 	.word	0x40011400
 8007164:	40011800 	.word	0x40011800
 8007168:	40011c00 	.word	0x40011c00
 800716c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007170:	4b0b      	ldr	r3, [pc, #44]	; (80071a0 <HAL_GPIO_Init+0x324>)
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	43db      	mvns	r3, r3
 8007178:	4909      	ldr	r1, [pc, #36]	; (80071a0 <HAL_GPIO_Init+0x324>)
 800717a:	4013      	ands	r3, r2
 800717c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800717e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007180:	3301      	adds	r3, #1
 8007182:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718a:	fa22 f303 	lsr.w	r3, r2, r3
 800718e:	2b00      	cmp	r3, #0
 8007190:	f47f ae7e 	bne.w	8006e90 <HAL_GPIO_Init+0x14>
  }
}
 8007194:	bf00      	nop
 8007196:	bf00      	nop
 8007198:	372c      	adds	r7, #44	; 0x2c
 800719a:	46bd      	mov	sp, r7
 800719c:	bc80      	pop	{r7}
 800719e:	4770      	bx	lr
 80071a0:	40010400 	.word	0x40010400

080071a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	460b      	mov	r3, r1
 80071ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689a      	ldr	r2, [r3, #8]
 80071b4:	887b      	ldrh	r3, [r7, #2]
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d002      	beq.n	80071c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80071bc:	2301      	movs	r3, #1
 80071be:	73fb      	strb	r3, [r7, #15]
 80071c0:	e001      	b.n	80071c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80071c2:	2300      	movs	r3, #0
 80071c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80071c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3714      	adds	r7, #20
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bc80      	pop	{r7}
 80071d0:	4770      	bx	lr

080071d2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071d2:	b480      	push	{r7}
 80071d4:	b083      	sub	sp, #12
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
 80071da:	460b      	mov	r3, r1
 80071dc:	807b      	strh	r3, [r7, #2]
 80071de:	4613      	mov	r3, r2
 80071e0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80071e2:	787b      	ldrb	r3, [r7, #1]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d003      	beq.n	80071f0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071e8:	887a      	ldrh	r2, [r7, #2]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80071ee:	e003      	b.n	80071f8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80071f0:	887b      	ldrh	r3, [r7, #2]
 80071f2:	041a      	lsls	r2, r3, #16
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	611a      	str	r2, [r3, #16]
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bc80      	pop	{r7}
 8007200:	4770      	bx	lr
	...

08007204 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	4603      	mov	r3, r0
 800720c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800720e:	4b08      	ldr	r3, [pc, #32]	; (8007230 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007210:	695a      	ldr	r2, [r3, #20]
 8007212:	88fb      	ldrh	r3, [r7, #6]
 8007214:	4013      	ands	r3, r2
 8007216:	2b00      	cmp	r3, #0
 8007218:	d006      	beq.n	8007228 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800721a:	4a05      	ldr	r2, [pc, #20]	; (8007230 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800721c:	88fb      	ldrh	r3, [r7, #6]
 800721e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007220:	88fb      	ldrh	r3, [r7, #6]
 8007222:	4618      	mov	r0, r3
 8007224:	f7fa fc20 	bl	8001a68 <HAL_GPIO_EXTI_Callback>
  }
}
 8007228:	bf00      	nop
 800722a:	3708      	adds	r7, #8
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}
 8007230:	40010400 	.word	0x40010400

08007234 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d101      	bne.n	8007246 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e26c      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	f000 8087 	beq.w	8007362 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007254:	4b92      	ldr	r3, [pc, #584]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f003 030c 	and.w	r3, r3, #12
 800725c:	2b04      	cmp	r3, #4
 800725e:	d00c      	beq.n	800727a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007260:	4b8f      	ldr	r3, [pc, #572]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	f003 030c 	and.w	r3, r3, #12
 8007268:	2b08      	cmp	r3, #8
 800726a:	d112      	bne.n	8007292 <HAL_RCC_OscConfig+0x5e>
 800726c:	4b8c      	ldr	r3, [pc, #560]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007278:	d10b      	bne.n	8007292 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800727a:	4b89      	ldr	r3, [pc, #548]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d06c      	beq.n	8007360 <HAL_RCC_OscConfig+0x12c>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d168      	bne.n	8007360 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e246      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800729a:	d106      	bne.n	80072aa <HAL_RCC_OscConfig+0x76>
 800729c:	4b80      	ldr	r3, [pc, #512]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a7f      	ldr	r2, [pc, #508]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	e02e      	b.n	8007308 <HAL_RCC_OscConfig+0xd4>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10c      	bne.n	80072cc <HAL_RCC_OscConfig+0x98>
 80072b2:	4b7b      	ldr	r3, [pc, #492]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a7a      	ldr	r2, [pc, #488]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072bc:	6013      	str	r3, [r2, #0]
 80072be:	4b78      	ldr	r3, [pc, #480]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a77      	ldr	r2, [pc, #476]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	e01d      	b.n	8007308 <HAL_RCC_OscConfig+0xd4>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072d4:	d10c      	bne.n	80072f0 <HAL_RCC_OscConfig+0xbc>
 80072d6:	4b72      	ldr	r3, [pc, #456]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a71      	ldr	r2, [pc, #452]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072e0:	6013      	str	r3, [r2, #0]
 80072e2:	4b6f      	ldr	r3, [pc, #444]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a6e      	ldr	r2, [pc, #440]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	e00b      	b.n	8007308 <HAL_RCC_OscConfig+0xd4>
 80072f0:	4b6b      	ldr	r3, [pc, #428]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a6a      	ldr	r2, [pc, #424]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	4b68      	ldr	r3, [pc, #416]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a67      	ldr	r2, [pc, #412]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007302:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007306:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d013      	beq.n	8007338 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007310:	f7fd fa46 	bl	80047a0 <HAL_GetTick>
 8007314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007316:	e008      	b.n	800732a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007318:	f7fd fa42 	bl	80047a0 <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	2b64      	cmp	r3, #100	; 0x64
 8007324:	d901      	bls.n	800732a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e1fa      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800732a:	4b5d      	ldr	r3, [pc, #372]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0f0      	beq.n	8007318 <HAL_RCC_OscConfig+0xe4>
 8007336:	e014      	b.n	8007362 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007338:	f7fd fa32 	bl	80047a0 <HAL_GetTick>
 800733c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800733e:	e008      	b.n	8007352 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007340:	f7fd fa2e 	bl	80047a0 <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b64      	cmp	r3, #100	; 0x64
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e1e6      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007352:	4b53      	ldr	r3, [pc, #332]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1f0      	bne.n	8007340 <HAL_RCC_OscConfig+0x10c>
 800735e:	e000      	b.n	8007362 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b00      	cmp	r3, #0
 800736c:	d063      	beq.n	8007436 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800736e:	4b4c      	ldr	r3, [pc, #304]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00b      	beq.n	8007392 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800737a:	4b49      	ldr	r3, [pc, #292]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f003 030c 	and.w	r3, r3, #12
 8007382:	2b08      	cmp	r3, #8
 8007384:	d11c      	bne.n	80073c0 <HAL_RCC_OscConfig+0x18c>
 8007386:	4b46      	ldr	r3, [pc, #280]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d116      	bne.n	80073c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007392:	4b43      	ldr	r3, [pc, #268]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <HAL_RCC_OscConfig+0x176>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d001      	beq.n	80073aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e1ba      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073aa:	4b3d      	ldr	r3, [pc, #244]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	00db      	lsls	r3, r3, #3
 80073b8:	4939      	ldr	r1, [pc, #228]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073be:	e03a      	b.n	8007436 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d020      	beq.n	800740a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073c8:	4b36      	ldr	r3, [pc, #216]	; (80074a4 <HAL_RCC_OscConfig+0x270>)
 80073ca:	2201      	movs	r2, #1
 80073cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ce:	f7fd f9e7 	bl	80047a0 <HAL_GetTick>
 80073d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073d4:	e008      	b.n	80073e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073d6:	f7fd f9e3 	bl	80047a0 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e19b      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073e8:	4b2d      	ldr	r3, [pc, #180]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f4:	4b2a      	ldr	r3, [pc, #168]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	00db      	lsls	r3, r3, #3
 8007402:	4927      	ldr	r1, [pc, #156]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 8007404:	4313      	orrs	r3, r2
 8007406:	600b      	str	r3, [r1, #0]
 8007408:	e015      	b.n	8007436 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800740a:	4b26      	ldr	r3, [pc, #152]	; (80074a4 <HAL_RCC_OscConfig+0x270>)
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007410:	f7fd f9c6 	bl	80047a0 <HAL_GetTick>
 8007414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007416:	e008      	b.n	800742a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007418:	f7fd f9c2 	bl	80047a0 <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	2b02      	cmp	r3, #2
 8007424:	d901      	bls.n	800742a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007426:	2303      	movs	r3, #3
 8007428:	e17a      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800742a:	4b1d      	ldr	r3, [pc, #116]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1f0      	bne.n	8007418 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0308 	and.w	r3, r3, #8
 800743e:	2b00      	cmp	r3, #0
 8007440:	d03a      	beq.n	80074b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d019      	beq.n	800747e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800744a:	4b17      	ldr	r3, [pc, #92]	; (80074a8 <HAL_RCC_OscConfig+0x274>)
 800744c:	2201      	movs	r2, #1
 800744e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007450:	f7fd f9a6 	bl	80047a0 <HAL_GetTick>
 8007454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007456:	e008      	b.n	800746a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007458:	f7fd f9a2 	bl	80047a0 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d901      	bls.n	800746a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e15a      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800746a:	4b0d      	ldr	r3, [pc, #52]	; (80074a0 <HAL_RCC_OscConfig+0x26c>)
 800746c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746e:	f003 0302 	and.w	r3, r3, #2
 8007472:	2b00      	cmp	r3, #0
 8007474:	d0f0      	beq.n	8007458 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007476:	2001      	movs	r0, #1
 8007478:	f000 face 	bl	8007a18 <RCC_Delay>
 800747c:	e01c      	b.n	80074b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800747e:	4b0a      	ldr	r3, [pc, #40]	; (80074a8 <HAL_RCC_OscConfig+0x274>)
 8007480:	2200      	movs	r2, #0
 8007482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007484:	f7fd f98c 	bl	80047a0 <HAL_GetTick>
 8007488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800748a:	e00f      	b.n	80074ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800748c:	f7fd f988 	bl	80047a0 <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	2b02      	cmp	r3, #2
 8007498:	d908      	bls.n	80074ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e140      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
 800749e:	bf00      	nop
 80074a0:	40021000 	.word	0x40021000
 80074a4:	42420000 	.word	0x42420000
 80074a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074ac:	4b9e      	ldr	r3, [pc, #632]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80074ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d1e9      	bne.n	800748c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0304 	and.w	r3, r3, #4
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f000 80a6 	beq.w	8007612 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074c6:	2300      	movs	r3, #0
 80074c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074ca:	4b97      	ldr	r3, [pc, #604]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10d      	bne.n	80074f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074d6:	4b94      	ldr	r3, [pc, #592]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	4a93      	ldr	r2, [pc, #588]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80074dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074e0:	61d3      	str	r3, [r2, #28]
 80074e2:	4b91      	ldr	r3, [pc, #580]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ea:	60bb      	str	r3, [r7, #8]
 80074ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074ee:	2301      	movs	r3, #1
 80074f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074f2:	4b8e      	ldr	r3, [pc, #568]	; (800772c <HAL_RCC_OscConfig+0x4f8>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d118      	bne.n	8007530 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074fe:	4b8b      	ldr	r3, [pc, #556]	; (800772c <HAL_RCC_OscConfig+0x4f8>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a8a      	ldr	r2, [pc, #552]	; (800772c <HAL_RCC_OscConfig+0x4f8>)
 8007504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800750a:	f7fd f949 	bl	80047a0 <HAL_GetTick>
 800750e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007510:	e008      	b.n	8007524 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007512:	f7fd f945 	bl	80047a0 <HAL_GetTick>
 8007516:	4602      	mov	r2, r0
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	2b64      	cmp	r3, #100	; 0x64
 800751e:	d901      	bls.n	8007524 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007520:	2303      	movs	r3, #3
 8007522:	e0fd      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007524:	4b81      	ldr	r3, [pc, #516]	; (800772c <HAL_RCC_OscConfig+0x4f8>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800752c:	2b00      	cmp	r3, #0
 800752e:	d0f0      	beq.n	8007512 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d106      	bne.n	8007546 <HAL_RCC_OscConfig+0x312>
 8007538:	4b7b      	ldr	r3, [pc, #492]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800753a:	6a1b      	ldr	r3, [r3, #32]
 800753c:	4a7a      	ldr	r2, [pc, #488]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800753e:	f043 0301 	orr.w	r3, r3, #1
 8007542:	6213      	str	r3, [r2, #32]
 8007544:	e02d      	b.n	80075a2 <HAL_RCC_OscConfig+0x36e>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10c      	bne.n	8007568 <HAL_RCC_OscConfig+0x334>
 800754e:	4b76      	ldr	r3, [pc, #472]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007550:	6a1b      	ldr	r3, [r3, #32]
 8007552:	4a75      	ldr	r2, [pc, #468]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007554:	f023 0301 	bic.w	r3, r3, #1
 8007558:	6213      	str	r3, [r2, #32]
 800755a:	4b73      	ldr	r3, [pc, #460]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800755c:	6a1b      	ldr	r3, [r3, #32]
 800755e:	4a72      	ldr	r2, [pc, #456]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007560:	f023 0304 	bic.w	r3, r3, #4
 8007564:	6213      	str	r3, [r2, #32]
 8007566:	e01c      	b.n	80075a2 <HAL_RCC_OscConfig+0x36e>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	2b05      	cmp	r3, #5
 800756e:	d10c      	bne.n	800758a <HAL_RCC_OscConfig+0x356>
 8007570:	4b6d      	ldr	r3, [pc, #436]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	4a6c      	ldr	r2, [pc, #432]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007576:	f043 0304 	orr.w	r3, r3, #4
 800757a:	6213      	str	r3, [r2, #32]
 800757c:	4b6a      	ldr	r3, [pc, #424]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800757e:	6a1b      	ldr	r3, [r3, #32]
 8007580:	4a69      	ldr	r2, [pc, #420]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007582:	f043 0301 	orr.w	r3, r3, #1
 8007586:	6213      	str	r3, [r2, #32]
 8007588:	e00b      	b.n	80075a2 <HAL_RCC_OscConfig+0x36e>
 800758a:	4b67      	ldr	r3, [pc, #412]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	4a66      	ldr	r2, [pc, #408]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007590:	f023 0301 	bic.w	r3, r3, #1
 8007594:	6213      	str	r3, [r2, #32]
 8007596:	4b64      	ldr	r3, [pc, #400]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007598:	6a1b      	ldr	r3, [r3, #32]
 800759a:	4a63      	ldr	r2, [pc, #396]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800759c:	f023 0304 	bic.w	r3, r3, #4
 80075a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d015      	beq.n	80075d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075aa:	f7fd f8f9 	bl	80047a0 <HAL_GetTick>
 80075ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075b0:	e00a      	b.n	80075c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075b2:	f7fd f8f5 	bl	80047a0 <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d901      	bls.n	80075c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e0ab      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075c8:	4b57      	ldr	r3, [pc, #348]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	f003 0302 	and.w	r3, r3, #2
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d0ee      	beq.n	80075b2 <HAL_RCC_OscConfig+0x37e>
 80075d4:	e014      	b.n	8007600 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075d6:	f7fd f8e3 	bl	80047a0 <HAL_GetTick>
 80075da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075dc:	e00a      	b.n	80075f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075de:	f7fd f8df 	bl	80047a0 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d901      	bls.n	80075f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80075f0:	2303      	movs	r3, #3
 80075f2:	e095      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075f4:	4b4c      	ldr	r3, [pc, #304]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80075f6:	6a1b      	ldr	r3, [r3, #32]
 80075f8:	f003 0302 	and.w	r3, r3, #2
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d1ee      	bne.n	80075de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007600:	7dfb      	ldrb	r3, [r7, #23]
 8007602:	2b01      	cmp	r3, #1
 8007604:	d105      	bne.n	8007612 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007606:	4b48      	ldr	r3, [pc, #288]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007608:	69db      	ldr	r3, [r3, #28]
 800760a:	4a47      	ldr	r2, [pc, #284]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800760c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007610:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	2b00      	cmp	r3, #0
 8007618:	f000 8081 	beq.w	800771e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800761c:	4b42      	ldr	r3, [pc, #264]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f003 030c 	and.w	r3, r3, #12
 8007624:	2b08      	cmp	r3, #8
 8007626:	d061      	beq.n	80076ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	2b02      	cmp	r3, #2
 800762e:	d146      	bne.n	80076be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007630:	4b3f      	ldr	r3, [pc, #252]	; (8007730 <HAL_RCC_OscConfig+0x4fc>)
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007636:	f7fd f8b3 	bl	80047a0 <HAL_GetTick>
 800763a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800763c:	e008      	b.n	8007650 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800763e:	f7fd f8af 	bl	80047a0 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	2b02      	cmp	r3, #2
 800764a:	d901      	bls.n	8007650 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800764c:	2303      	movs	r3, #3
 800764e:	e067      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007650:	4b35      	ldr	r3, [pc, #212]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1f0      	bne.n	800763e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007664:	d108      	bne.n	8007678 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007666:	4b30      	ldr	r3, [pc, #192]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	492d      	ldr	r1, [pc, #180]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 8007674:	4313      	orrs	r3, r2
 8007676:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007678:	4b2b      	ldr	r3, [pc, #172]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a19      	ldr	r1, [r3, #32]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007688:	430b      	orrs	r3, r1
 800768a:	4927      	ldr	r1, [pc, #156]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 800768c:	4313      	orrs	r3, r2
 800768e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007690:	4b27      	ldr	r3, [pc, #156]	; (8007730 <HAL_RCC_OscConfig+0x4fc>)
 8007692:	2201      	movs	r2, #1
 8007694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007696:	f7fd f883 	bl	80047a0 <HAL_GetTick>
 800769a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800769c:	e008      	b.n	80076b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800769e:	f7fd f87f 	bl	80047a0 <HAL_GetTick>
 80076a2:	4602      	mov	r2, r0
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	1ad3      	subs	r3, r2, r3
 80076a8:	2b02      	cmp	r3, #2
 80076aa:	d901      	bls.n	80076b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80076ac:	2303      	movs	r3, #3
 80076ae:	e037      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80076b0:	4b1d      	ldr	r3, [pc, #116]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0f0      	beq.n	800769e <HAL_RCC_OscConfig+0x46a>
 80076bc:	e02f      	b.n	800771e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076be:	4b1c      	ldr	r3, [pc, #112]	; (8007730 <HAL_RCC_OscConfig+0x4fc>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076c4:	f7fd f86c 	bl	80047a0 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076ca:	e008      	b.n	80076de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076cc:	f7fd f868 	bl	80047a0 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d901      	bls.n	80076de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e020      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076de:	4b12      	ldr	r3, [pc, #72]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1f0      	bne.n	80076cc <HAL_RCC_OscConfig+0x498>
 80076ea:	e018      	b.n	800771e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	69db      	ldr	r3, [r3, #28]
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d101      	bne.n	80076f8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	e013      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80076f8:	4b0b      	ldr	r3, [pc, #44]	; (8007728 <HAL_RCC_OscConfig+0x4f4>)
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6a1b      	ldr	r3, [r3, #32]
 8007708:	429a      	cmp	r2, r3
 800770a:	d106      	bne.n	800771a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007716:	429a      	cmp	r2, r3
 8007718:	d001      	beq.n	800771e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e000      	b.n	8007720 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3718      	adds	r7, #24
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	40021000 	.word	0x40021000
 800772c:	40007000 	.word	0x40007000
 8007730:	42420060 	.word	0x42420060

08007734 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d101      	bne.n	8007748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e0d0      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007748:	4b6a      	ldr	r3, [pc, #424]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 0307 	and.w	r3, r3, #7
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	429a      	cmp	r2, r3
 8007754:	d910      	bls.n	8007778 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007756:	4b67      	ldr	r3, [pc, #412]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f023 0207 	bic.w	r2, r3, #7
 800775e:	4965      	ldr	r1, [pc, #404]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	4313      	orrs	r3, r2
 8007764:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007766:	4b63      	ldr	r3, [pc, #396]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0307 	and.w	r3, r3, #7
 800776e:	683a      	ldr	r2, [r7, #0]
 8007770:	429a      	cmp	r2, r3
 8007772:	d001      	beq.n	8007778 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e0b8      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f003 0302 	and.w	r3, r3, #2
 8007780:	2b00      	cmp	r3, #0
 8007782:	d020      	beq.n	80077c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0304 	and.w	r3, r3, #4
 800778c:	2b00      	cmp	r3, #0
 800778e:	d005      	beq.n	800779c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007790:	4b59      	ldr	r3, [pc, #356]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	4a58      	ldr	r2, [pc, #352]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007796:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800779a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0308 	and.w	r3, r3, #8
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d005      	beq.n	80077b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077a8:	4b53      	ldr	r3, [pc, #332]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	4a52      	ldr	r2, [pc, #328]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80077ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80077b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077b4:	4b50      	ldr	r3, [pc, #320]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	494d      	ldr	r1, [pc, #308]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80077c2:	4313      	orrs	r3, r2
 80077c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 0301 	and.w	r3, r3, #1
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d040      	beq.n	8007854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d107      	bne.n	80077ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077da:	4b47      	ldr	r3, [pc, #284]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d115      	bne.n	8007812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e07f      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d107      	bne.n	8007802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077f2:	4b41      	ldr	r3, [pc, #260]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d109      	bne.n	8007812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e073      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007802:	4b3d      	ldr	r3, [pc, #244]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f003 0302 	and.w	r3, r3, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d101      	bne.n	8007812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e06b      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007812:	4b39      	ldr	r3, [pc, #228]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f023 0203 	bic.w	r2, r3, #3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	4936      	ldr	r1, [pc, #216]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007820:	4313      	orrs	r3, r2
 8007822:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007824:	f7fc ffbc 	bl	80047a0 <HAL_GetTick>
 8007828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800782a:	e00a      	b.n	8007842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800782c:	f7fc ffb8 	bl	80047a0 <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	f241 3288 	movw	r2, #5000	; 0x1388
 800783a:	4293      	cmp	r3, r2
 800783c:	d901      	bls.n	8007842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e053      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007842:	4b2d      	ldr	r3, [pc, #180]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	f003 020c 	and.w	r2, r3, #12
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	429a      	cmp	r2, r3
 8007852:	d1eb      	bne.n	800782c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007854:	4b27      	ldr	r3, [pc, #156]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 0307 	and.w	r3, r3, #7
 800785c:	683a      	ldr	r2, [r7, #0]
 800785e:	429a      	cmp	r2, r3
 8007860:	d210      	bcs.n	8007884 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007862:	4b24      	ldr	r3, [pc, #144]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f023 0207 	bic.w	r2, r3, #7
 800786a:	4922      	ldr	r1, [pc, #136]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	4313      	orrs	r3, r2
 8007870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007872:	4b20      	ldr	r3, [pc, #128]	; (80078f4 <HAL_RCC_ClockConfig+0x1c0>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 0307 	and.w	r3, r3, #7
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	429a      	cmp	r2, r3
 800787e:	d001      	beq.n	8007884 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e032      	b.n	80078ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 0304 	and.w	r3, r3, #4
 800788c:	2b00      	cmp	r3, #0
 800788e:	d008      	beq.n	80078a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007890:	4b19      	ldr	r3, [pc, #100]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	4916      	ldr	r1, [pc, #88]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0308 	and.w	r3, r3, #8
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d009      	beq.n	80078c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80078ae:	4b12      	ldr	r3, [pc, #72]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	00db      	lsls	r3, r3, #3
 80078bc:	490e      	ldr	r1, [pc, #56]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80078be:	4313      	orrs	r3, r2
 80078c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078c2:	f000 f821 	bl	8007908 <HAL_RCC_GetSysClockFreq>
 80078c6:	4602      	mov	r2, r0
 80078c8:	4b0b      	ldr	r3, [pc, #44]	; (80078f8 <HAL_RCC_ClockConfig+0x1c4>)
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	091b      	lsrs	r3, r3, #4
 80078ce:	f003 030f 	and.w	r3, r3, #15
 80078d2:	490a      	ldr	r1, [pc, #40]	; (80078fc <HAL_RCC_ClockConfig+0x1c8>)
 80078d4:	5ccb      	ldrb	r3, [r1, r3]
 80078d6:	fa22 f303 	lsr.w	r3, r2, r3
 80078da:	4a09      	ldr	r2, [pc, #36]	; (8007900 <HAL_RCC_ClockConfig+0x1cc>)
 80078dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80078de:	4b09      	ldr	r3, [pc, #36]	; (8007904 <HAL_RCC_ClockConfig+0x1d0>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7fc ff2c 	bl	8004740 <HAL_InitTick>

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	40022000 	.word	0x40022000
 80078f8:	40021000 	.word	0x40021000
 80078fc:	08009d60 	.word	0x08009d60
 8007900:	20000000 	.word	0x20000000
 8007904:	20000004 	.word	0x20000004

08007908 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007908:	b480      	push	{r7}
 800790a:	b087      	sub	sp, #28
 800790c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800790e:	2300      	movs	r3, #0
 8007910:	60fb      	str	r3, [r7, #12]
 8007912:	2300      	movs	r3, #0
 8007914:	60bb      	str	r3, [r7, #8]
 8007916:	2300      	movs	r3, #0
 8007918:	617b      	str	r3, [r7, #20]
 800791a:	2300      	movs	r3, #0
 800791c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800791e:	2300      	movs	r3, #0
 8007920:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007922:	4b1e      	ldr	r3, [pc, #120]	; (800799c <HAL_RCC_GetSysClockFreq+0x94>)
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f003 030c 	and.w	r3, r3, #12
 800792e:	2b04      	cmp	r3, #4
 8007930:	d002      	beq.n	8007938 <HAL_RCC_GetSysClockFreq+0x30>
 8007932:	2b08      	cmp	r3, #8
 8007934:	d003      	beq.n	800793e <HAL_RCC_GetSysClockFreq+0x36>
 8007936:	e027      	b.n	8007988 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007938:	4b19      	ldr	r3, [pc, #100]	; (80079a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800793a:	613b      	str	r3, [r7, #16]
      break;
 800793c:	e027      	b.n	800798e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	0c9b      	lsrs	r3, r3, #18
 8007942:	f003 030f 	and.w	r3, r3, #15
 8007946:	4a17      	ldr	r2, [pc, #92]	; (80079a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007948:	5cd3      	ldrb	r3, [r2, r3]
 800794a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007952:	2b00      	cmp	r3, #0
 8007954:	d010      	beq.n	8007978 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007956:	4b11      	ldr	r3, [pc, #68]	; (800799c <HAL_RCC_GetSysClockFreq+0x94>)
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	0c5b      	lsrs	r3, r3, #17
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	4a11      	ldr	r2, [pc, #68]	; (80079a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007962:	5cd3      	ldrb	r3, [r2, r3]
 8007964:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a0d      	ldr	r2, [pc, #52]	; (80079a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800796a:	fb02 f203 	mul.w	r2, r2, r3
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	fbb2 f3f3 	udiv	r3, r2, r3
 8007974:	617b      	str	r3, [r7, #20]
 8007976:	e004      	b.n	8007982 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a0c      	ldr	r2, [pc, #48]	; (80079ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800797c:	fb02 f303 	mul.w	r3, r2, r3
 8007980:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	613b      	str	r3, [r7, #16]
      break;
 8007986:	e002      	b.n	800798e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007988:	4b09      	ldr	r3, [pc, #36]	; (80079b0 <HAL_RCC_GetSysClockFreq+0xa8>)
 800798a:	613b      	str	r3, [r7, #16]
      break;
 800798c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800798e:	693b      	ldr	r3, [r7, #16]
}
 8007990:	4618      	mov	r0, r3
 8007992:	371c      	adds	r7, #28
 8007994:	46bd      	mov	sp, r7
 8007996:	bc80      	pop	{r7}
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	40021000 	.word	0x40021000
 80079a0:	00f42400 	.word	0x00f42400
 80079a4:	08009d78 	.word	0x08009d78
 80079a8:	08009d88 	.word	0x08009d88
 80079ac:	003d0900 	.word	0x003d0900
 80079b0:	007a1200 	.word	0x007a1200

080079b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079b4:	b480      	push	{r7}
 80079b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079b8:	4b02      	ldr	r3, [pc, #8]	; (80079c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80079ba:	681b      	ldr	r3, [r3, #0]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	46bd      	mov	sp, r7
 80079c0:	bc80      	pop	{r7}
 80079c2:	4770      	bx	lr
 80079c4:	20000000 	.word	0x20000000

080079c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80079cc:	f7ff fff2 	bl	80079b4 <HAL_RCC_GetHCLKFreq>
 80079d0:	4602      	mov	r2, r0
 80079d2:	4b05      	ldr	r3, [pc, #20]	; (80079e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	0a1b      	lsrs	r3, r3, #8
 80079d8:	f003 0307 	and.w	r3, r3, #7
 80079dc:	4903      	ldr	r1, [pc, #12]	; (80079ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80079de:	5ccb      	ldrb	r3, [r1, r3]
 80079e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	40021000 	.word	0x40021000
 80079ec:	08009d70 	.word	0x08009d70

080079f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80079f4:	f7ff ffde 	bl	80079b4 <HAL_RCC_GetHCLKFreq>
 80079f8:	4602      	mov	r2, r0
 80079fa:	4b05      	ldr	r3, [pc, #20]	; (8007a10 <HAL_RCC_GetPCLK2Freq+0x20>)
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	0adb      	lsrs	r3, r3, #11
 8007a00:	f003 0307 	and.w	r3, r3, #7
 8007a04:	4903      	ldr	r1, [pc, #12]	; (8007a14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a06:	5ccb      	ldrb	r3, [r1, r3]
 8007a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	bd80      	pop	{r7, pc}
 8007a10:	40021000 	.word	0x40021000
 8007a14:	08009d70 	.word	0x08009d70

08007a18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007a20:	4b0a      	ldr	r3, [pc, #40]	; (8007a4c <RCC_Delay+0x34>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a0a      	ldr	r2, [pc, #40]	; (8007a50 <RCC_Delay+0x38>)
 8007a26:	fba2 2303 	umull	r2, r3, r2, r3
 8007a2a:	0a5b      	lsrs	r3, r3, #9
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	fb02 f303 	mul.w	r3, r2, r3
 8007a32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007a34:	bf00      	nop
  }
  while (Delay --);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	1e5a      	subs	r2, r3, #1
 8007a3a:	60fa      	str	r2, [r7, #12]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d1f9      	bne.n	8007a34 <RCC_Delay+0x1c>
}
 8007a40:	bf00      	nop
 8007a42:	bf00      	nop
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bc80      	pop	{r7}
 8007a4a:	4770      	bx	lr
 8007a4c:	20000000 	.word	0x20000000
 8007a50:	10624dd3 	.word	0x10624dd3

08007a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b086      	sub	sp, #24
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	613b      	str	r3, [r7, #16]
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d07d      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007a70:	2300      	movs	r3, #0
 8007a72:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a74:	4b4f      	ldr	r3, [pc, #316]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a76:	69db      	ldr	r3, [r3, #28]
 8007a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10d      	bne.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a80:	4b4c      	ldr	r3, [pc, #304]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a82:	69db      	ldr	r3, [r3, #28]
 8007a84:	4a4b      	ldr	r2, [pc, #300]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a8a:	61d3      	str	r3, [r2, #28]
 8007a8c:	4b49      	ldr	r3, [pc, #292]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a94:	60bb      	str	r3, [r7, #8]
 8007a96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a9c:	4b46      	ldr	r3, [pc, #280]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d118      	bne.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007aa8:	4b43      	ldr	r3, [pc, #268]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a42      	ldr	r2, [pc, #264]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ab2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ab4:	f7fc fe74 	bl	80047a0 <HAL_GetTick>
 8007ab8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007aba:	e008      	b.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007abc:	f7fc fe70 	bl	80047a0 <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	2b64      	cmp	r3, #100	; 0x64
 8007ac8:	d901      	bls.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007aca:	2303      	movs	r3, #3
 8007acc:	e06d      	b.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ace:	4b3a      	ldr	r3, [pc, #232]	; (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d0f0      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ada:	4b36      	ldr	r3, [pc, #216]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007adc:	6a1b      	ldr	r3, [r3, #32]
 8007ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ae2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d02e      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d027      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007af8:	4b2e      	ldr	r3, [pc, #184]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007afa:	6a1b      	ldr	r3, [r3, #32]
 8007afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b00:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b02:	4b2e      	ldr	r3, [pc, #184]	; (8007bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b04:	2201      	movs	r2, #1
 8007b06:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b08:	4b2c      	ldr	r3, [pc, #176]	; (8007bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007b0e:	4a29      	ldr	r2, [pc, #164]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d014      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b1e:	f7fc fe3f 	bl	80047a0 <HAL_GetTick>
 8007b22:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b24:	e00a      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b26:	f7fc fe3b 	bl	80047a0 <HAL_GetTick>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	1ad3      	subs	r3, r2, r3
 8007b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d901      	bls.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007b38:	2303      	movs	r3, #3
 8007b3a:	e036      	b.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b3c:	4b1d      	ldr	r3, [pc, #116]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b3e:	6a1b      	ldr	r3, [r3, #32]
 8007b40:	f003 0302 	and.w	r3, r3, #2
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d0ee      	beq.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b48:	4b1a      	ldr	r3, [pc, #104]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	4917      	ldr	r1, [pc, #92]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d105      	bne.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b60:	4b14      	ldr	r3, [pc, #80]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	4a13      	ldr	r2, [pc, #76]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0302 	and.w	r3, r3, #2
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d008      	beq.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b78:	4b0e      	ldr	r3, [pc, #56]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	490b      	ldr	r1, [pc, #44]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b86:	4313      	orrs	r3, r2
 8007b88:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0310 	and.w	r3, r3, #16
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d008      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b96:	4b07      	ldr	r3, [pc, #28]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	4904      	ldr	r1, [pc, #16]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3718      	adds	r7, #24
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	40021000 	.word	0x40021000
 8007bb8:	40007000 	.word	0x40007000
 8007bbc:	42420440 	.word	0x42420440

08007bc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d001      	beq.n	8007bd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e044      	b.n	8007c62 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2202      	movs	r2, #2
 8007bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	68da      	ldr	r2, [r3, #12]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f042 0201 	orr.w	r2, r2, #1
 8007bee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a1d      	ldr	r2, [pc, #116]	; (8007c6c <HAL_TIM_Base_Start_IT+0xac>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d018      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x6c>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a1c      	ldr	r2, [pc, #112]	; (8007c70 <HAL_TIM_Base_Start_IT+0xb0>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d013      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x6c>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c0c:	d00e      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x6c>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a18      	ldr	r2, [pc, #96]	; (8007c74 <HAL_TIM_Base_Start_IT+0xb4>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d009      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x6c>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a16      	ldr	r2, [pc, #88]	; (8007c78 <HAL_TIM_Base_Start_IT+0xb8>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d004      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x6c>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a15      	ldr	r2, [pc, #84]	; (8007c7c <HAL_TIM_Base_Start_IT+0xbc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d111      	bne.n	8007c50 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f003 0307 	and.w	r3, r3, #7
 8007c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b06      	cmp	r3, #6
 8007c3c:	d010      	beq.n	8007c60 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f042 0201 	orr.w	r2, r2, #1
 8007c4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c4e:	e007      	b.n	8007c60 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3714      	adds	r7, #20
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bc80      	pop	{r7}
 8007c6a:	4770      	bx	lr
 8007c6c:	40012c00 	.word	0x40012c00
 8007c70:	40013400 	.word	0x40013400
 8007c74:	40000400 	.word	0x40000400
 8007c78:	40000800 	.word	0x40000800
 8007c7c:	40000c00 	.word	0x40000c00

08007c80 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68da      	ldr	r2, [r3, #12]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f022 0201 	bic.w	r2, r2, #1
 8007c96:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6a1a      	ldr	r2, [r3, #32]
 8007c9e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10f      	bne.n	8007cc8 <HAL_TIM_Base_Stop_IT+0x48>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	6a1a      	ldr	r2, [r3, #32]
 8007cae:	f240 4344 	movw	r3, #1092	; 0x444
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d107      	bne.n	8007cc8 <HAL_TIM_Base_Stop_IT+0x48>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 0201 	bic.w	r2, r2, #1
 8007cc6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	370c      	adds	r7, #12
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bc80      	pop	{r7}
 8007cda:	4770      	bx	lr

08007cdc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d101      	bne.n	8007cee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e041      	b.n	8007d72 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d106      	bne.n	8007d08 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f7fc faf8 	bl	80042f8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2202      	movs	r2, #2
 8007d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	3304      	adds	r3, #4
 8007d18:	4619      	mov	r1, r3
 8007d1a:	4610      	mov	r0, r2
 8007d1c:	f000 fbf0 	bl	8008500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3708      	adds	r7, #8
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b082      	sub	sp, #8
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d101      	bne.n	8007d8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e041      	b.n	8007e10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d106      	bne.n	8007da6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f7fc fa69 	bl	8004278 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2202      	movs	r2, #2
 8007daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	3304      	adds	r3, #4
 8007db6:	4619      	mov	r1, r3
 8007db8:	4610      	mov	r0, r2
 8007dba:	f000 fba1 	bl	8008500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b084      	sub	sp, #16
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d109      	bne.n	8007e3c <HAL_TIM_PWM_Start+0x24>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	bf14      	ite	ne
 8007e34:	2301      	movne	r3, #1
 8007e36:	2300      	moveq	r3, #0
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	e022      	b.n	8007e82 <HAL_TIM_PWM_Start+0x6a>
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	d109      	bne.n	8007e56 <HAL_TIM_PWM_Start+0x3e>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	bf14      	ite	ne
 8007e4e:	2301      	movne	r3, #1
 8007e50:	2300      	moveq	r3, #0
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	e015      	b.n	8007e82 <HAL_TIM_PWM_Start+0x6a>
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	2b08      	cmp	r3, #8
 8007e5a:	d109      	bne.n	8007e70 <HAL_TIM_PWM_Start+0x58>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	bf14      	ite	ne
 8007e68:	2301      	movne	r3, #1
 8007e6a:	2300      	moveq	r3, #0
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	e008      	b.n	8007e82 <HAL_TIM_PWM_Start+0x6a>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	bf14      	ite	ne
 8007e7c:	2301      	movne	r3, #1
 8007e7e:	2300      	moveq	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d001      	beq.n	8007e8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e072      	b.n	8007f70 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <HAL_TIM_PWM_Start+0x82>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e98:	e013      	b.n	8007ec2 <HAL_TIM_PWM_Start+0xaa>
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	2b04      	cmp	r3, #4
 8007e9e:	d104      	bne.n	8007eaa <HAL_TIM_PWM_Start+0x92>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ea8:	e00b      	b.n	8007ec2 <HAL_TIM_PWM_Start+0xaa>
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	2b08      	cmp	r3, #8
 8007eae:	d104      	bne.n	8007eba <HAL_TIM_PWM_Start+0xa2>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007eb8:	e003      	b.n	8007ec2 <HAL_TIM_PWM_Start+0xaa>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2202      	movs	r2, #2
 8007ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f000 fd3e 	bl	800894c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a28      	ldr	r2, [pc, #160]	; (8007f78 <HAL_TIM_PWM_Start+0x160>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d004      	beq.n	8007ee4 <HAL_TIM_PWM_Start+0xcc>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a27      	ldr	r2, [pc, #156]	; (8007f7c <HAL_TIM_PWM_Start+0x164>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d101      	bne.n	8007ee8 <HAL_TIM_PWM_Start+0xd0>
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e000      	b.n	8007eea <HAL_TIM_PWM_Start+0xd2>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d007      	beq.n	8007efe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007efc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a1d      	ldr	r2, [pc, #116]	; (8007f78 <HAL_TIM_PWM_Start+0x160>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d018      	beq.n	8007f3a <HAL_TIM_PWM_Start+0x122>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a1b      	ldr	r2, [pc, #108]	; (8007f7c <HAL_TIM_PWM_Start+0x164>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d013      	beq.n	8007f3a <HAL_TIM_PWM_Start+0x122>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f1a:	d00e      	beq.n	8007f3a <HAL_TIM_PWM_Start+0x122>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a17      	ldr	r2, [pc, #92]	; (8007f80 <HAL_TIM_PWM_Start+0x168>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d009      	beq.n	8007f3a <HAL_TIM_PWM_Start+0x122>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a16      	ldr	r2, [pc, #88]	; (8007f84 <HAL_TIM_PWM_Start+0x16c>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d004      	beq.n	8007f3a <HAL_TIM_PWM_Start+0x122>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a14      	ldr	r2, [pc, #80]	; (8007f88 <HAL_TIM_PWM_Start+0x170>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d111      	bne.n	8007f5e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 0307 	and.w	r3, r3, #7
 8007f44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2b06      	cmp	r3, #6
 8007f4a:	d010      	beq.n	8007f6e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f042 0201 	orr.w	r2, r2, #1
 8007f5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f5c:	e007      	b.n	8007f6e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f042 0201 	orr.w	r2, r2, #1
 8007f6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3710      	adds	r7, #16
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	40012c00 	.word	0x40012c00
 8007f7c:	40013400 	.word	0x40013400
 8007f80:	40000400 	.word	0x40000400
 8007f84:	40000800 	.word	0x40000800
 8007f88:	40000c00 	.word	0x40000c00

08007f8c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	6839      	ldr	r1, [r7, #0]
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f000 fcd4 	bl	800894c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a2e      	ldr	r2, [pc, #184]	; (8008064 <HAL_TIM_PWM_Stop+0xd8>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d004      	beq.n	8007fb8 <HAL_TIM_PWM_Stop+0x2c>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a2d      	ldr	r2, [pc, #180]	; (8008068 <HAL_TIM_PWM_Stop+0xdc>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d101      	bne.n	8007fbc <HAL_TIM_PWM_Stop+0x30>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e000      	b.n	8007fbe <HAL_TIM_PWM_Stop+0x32>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d017      	beq.n	8007ff2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	6a1a      	ldr	r2, [r3, #32]
 8007fc8:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fcc:	4013      	ands	r3, r2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10f      	bne.n	8007ff2 <HAL_TIM_PWM_Stop+0x66>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	6a1a      	ldr	r2, [r3, #32]
 8007fd8:	f240 4344 	movw	r3, #1092	; 0x444
 8007fdc:	4013      	ands	r3, r2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d107      	bne.n	8007ff2 <HAL_TIM_PWM_Stop+0x66>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007ff0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	6a1a      	ldr	r2, [r3, #32]
 8007ff8:	f241 1311 	movw	r3, #4369	; 0x1111
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10f      	bne.n	8008022 <HAL_TIM_PWM_Stop+0x96>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	6a1a      	ldr	r2, [r3, #32]
 8008008:	f240 4344 	movw	r3, #1092	; 0x444
 800800c:	4013      	ands	r3, r2
 800800e:	2b00      	cmp	r3, #0
 8008010:	d107      	bne.n	8008022 <HAL_TIM_PWM_Stop+0x96>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f022 0201 	bic.w	r2, r2, #1
 8008020:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d104      	bne.n	8008032 <HAL_TIM_PWM_Stop+0xa6>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008030:	e013      	b.n	800805a <HAL_TIM_PWM_Stop+0xce>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b04      	cmp	r3, #4
 8008036:	d104      	bne.n	8008042 <HAL_TIM_PWM_Stop+0xb6>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008040:	e00b      	b.n	800805a <HAL_TIM_PWM_Stop+0xce>
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	2b08      	cmp	r3, #8
 8008046:	d104      	bne.n	8008052 <HAL_TIM_PWM_Stop+0xc6>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008050:	e003      	b.n	800805a <HAL_TIM_PWM_Stop+0xce>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	40012c00 	.word	0x40012c00
 8008068:	40013400 	.word	0x40013400

0800806c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	691b      	ldr	r3, [r3, #16]
 800807a:	f003 0302 	and.w	r3, r3, #2
 800807e:	2b02      	cmp	r3, #2
 8008080:	d122      	bne.n	80080c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	f003 0302 	and.w	r3, r3, #2
 800808c:	2b02      	cmp	r3, #2
 800808e:	d11b      	bne.n	80080c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f06f 0202 	mvn.w	r2, #2
 8008098:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2201      	movs	r2, #1
 800809e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	f003 0303 	and.w	r3, r3, #3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d003      	beq.n	80080b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 fa0b 	bl	80084ca <HAL_TIM_IC_CaptureCallback>
 80080b4:	e005      	b.n	80080c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f9fe 	bl	80084b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 fa0d 	bl	80084dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	f003 0304 	and.w	r3, r3, #4
 80080d2:	2b04      	cmp	r3, #4
 80080d4:	d122      	bne.n	800811c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	f003 0304 	and.w	r3, r3, #4
 80080e0:	2b04      	cmp	r3, #4
 80080e2:	d11b      	bne.n	800811c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f06f 0204 	mvn.w	r2, #4
 80080ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2202      	movs	r2, #2
 80080f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d003      	beq.n	800810a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f9e1 	bl	80084ca <HAL_TIM_IC_CaptureCallback>
 8008108:	e005      	b.n	8008116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f9d4 	bl	80084b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 f9e3 	bl	80084dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	f003 0308 	and.w	r3, r3, #8
 8008126:	2b08      	cmp	r3, #8
 8008128:	d122      	bne.n	8008170 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	f003 0308 	and.w	r3, r3, #8
 8008134:	2b08      	cmp	r3, #8
 8008136:	d11b      	bne.n	8008170 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f06f 0208 	mvn.w	r2, #8
 8008140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2204      	movs	r2, #4
 8008146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	69db      	ldr	r3, [r3, #28]
 800814e:	f003 0303 	and.w	r3, r3, #3
 8008152:	2b00      	cmp	r3, #0
 8008154:	d003      	beq.n	800815e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f9b7 	bl	80084ca <HAL_TIM_IC_CaptureCallback>
 800815c:	e005      	b.n	800816a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f9aa 	bl	80084b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 f9b9 	bl	80084dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	f003 0310 	and.w	r3, r3, #16
 800817a:	2b10      	cmp	r3, #16
 800817c:	d122      	bne.n	80081c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	f003 0310 	and.w	r3, r3, #16
 8008188:	2b10      	cmp	r3, #16
 800818a:	d11b      	bne.n	80081c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f06f 0210 	mvn.w	r2, #16
 8008194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2208      	movs	r2, #8
 800819a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	69db      	ldr	r3, [r3, #28]
 80081a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f98d 	bl	80084ca <HAL_TIM_IC_CaptureCallback>
 80081b0:	e005      	b.n	80081be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f980 	bl	80084b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f98f 	bl	80084dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	f003 0301 	and.w	r3, r3, #1
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d10e      	bne.n	80081f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f003 0301 	and.w	r3, r3, #1
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d107      	bne.n	80081f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f06f 0201 	mvn.w	r2, #1
 80081e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7f9 fc14 	bl	8001a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081fa:	2b80      	cmp	r3, #128	; 0x80
 80081fc:	d10e      	bne.n	800821c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008208:	2b80      	cmp	r3, #128	; 0x80
 800820a:	d107      	bne.n	800821c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 fc82 	bl	8008b20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008226:	2b40      	cmp	r3, #64	; 0x40
 8008228:	d10e      	bne.n	8008248 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008234:	2b40      	cmp	r3, #64	; 0x40
 8008236:	d107      	bne.n	8008248 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f953 	bl	80084ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	f003 0320 	and.w	r3, r3, #32
 8008252:	2b20      	cmp	r3, #32
 8008254:	d10e      	bne.n	8008274 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f003 0320 	and.w	r3, r3, #32
 8008260:	2b20      	cmp	r3, #32
 8008262:	d107      	bne.n	8008274 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f06f 0220 	mvn.w	r2, #32
 800826c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 fc4d 	bl	8008b0e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008274:	bf00      	nop
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008288:	2300      	movs	r3, #0
 800828a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008292:	2b01      	cmp	r3, #1
 8008294:	d101      	bne.n	800829a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008296:	2302      	movs	r3, #2
 8008298:	e048      	b.n	800832c <HAL_TIM_OC_ConfigChannel+0xb0>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2201      	movs	r2, #1
 800829e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2b0c      	cmp	r3, #12
 80082a6:	d839      	bhi.n	800831c <HAL_TIM_OC_ConfigChannel+0xa0>
 80082a8:	a201      	add	r2, pc, #4	; (adr r2, 80082b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80082aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ae:	bf00      	nop
 80082b0:	080082e5 	.word	0x080082e5
 80082b4:	0800831d 	.word	0x0800831d
 80082b8:	0800831d 	.word	0x0800831d
 80082bc:	0800831d 	.word	0x0800831d
 80082c0:	080082f3 	.word	0x080082f3
 80082c4:	0800831d 	.word	0x0800831d
 80082c8:	0800831d 	.word	0x0800831d
 80082cc:	0800831d 	.word	0x0800831d
 80082d0:	08008301 	.word	0x08008301
 80082d4:	0800831d 	.word	0x0800831d
 80082d8:	0800831d 	.word	0x0800831d
 80082dc:	0800831d 	.word	0x0800831d
 80082e0:	0800830f 	.word	0x0800830f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68b9      	ldr	r1, [r7, #8]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 f982 	bl	80085f4 <TIM_OC1_SetConfig>
      break;
 80082f0:	e017      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68b9      	ldr	r1, [r7, #8]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 f9eb 	bl	80086d4 <TIM_OC2_SetConfig>
      break;
 80082fe:	e010      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68b9      	ldr	r1, [r7, #8]
 8008306:	4618      	mov	r0, r3
 8008308:	f000 fa58 	bl	80087bc <TIM_OC3_SetConfig>
      break;
 800830c:	e009      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68b9      	ldr	r1, [r7, #8]
 8008314:	4618      	mov	r0, r3
 8008316:	f000 fac5 	bl	80088a4 <TIM_OC4_SetConfig>
      break;
 800831a:	e002      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	75fb      	strb	r3, [r7, #23]
      break;
 8008320:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800832a:	7dfb      	ldrb	r3, [r7, #23]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3718      	adds	r7, #24
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800834a:	2b01      	cmp	r3, #1
 800834c:	d101      	bne.n	8008352 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800834e:	2302      	movs	r3, #2
 8008350:	e0ae      	b.n	80084b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2201      	movs	r2, #1
 8008356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2b0c      	cmp	r3, #12
 800835e:	f200 809f 	bhi.w	80084a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008362:	a201      	add	r2, pc, #4	; (adr r2, 8008368 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008368:	0800839d 	.word	0x0800839d
 800836c:	080084a1 	.word	0x080084a1
 8008370:	080084a1 	.word	0x080084a1
 8008374:	080084a1 	.word	0x080084a1
 8008378:	080083dd 	.word	0x080083dd
 800837c:	080084a1 	.word	0x080084a1
 8008380:	080084a1 	.word	0x080084a1
 8008384:	080084a1 	.word	0x080084a1
 8008388:	0800841f 	.word	0x0800841f
 800838c:	080084a1 	.word	0x080084a1
 8008390:	080084a1 	.word	0x080084a1
 8008394:	080084a1 	.word	0x080084a1
 8008398:	0800845f 	.word	0x0800845f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68b9      	ldr	r1, [r7, #8]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f000 f926 	bl	80085f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	699a      	ldr	r2, [r3, #24]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f042 0208 	orr.w	r2, r2, #8
 80083b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	699a      	ldr	r2, [r3, #24]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f022 0204 	bic.w	r2, r2, #4
 80083c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6999      	ldr	r1, [r3, #24]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	691a      	ldr	r2, [r3, #16]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	430a      	orrs	r2, r1
 80083d8:	619a      	str	r2, [r3, #24]
      break;
 80083da:	e064      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68b9      	ldr	r1, [r7, #8]
 80083e2:	4618      	mov	r0, r3
 80083e4:	f000 f976 	bl	80086d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	699a      	ldr	r2, [r3, #24]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	699a      	ldr	r2, [r3, #24]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6999      	ldr	r1, [r3, #24]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	021a      	lsls	r2, r3, #8
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	430a      	orrs	r2, r1
 800841a:	619a      	str	r2, [r3, #24]
      break;
 800841c:	e043      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68b9      	ldr	r1, [r7, #8]
 8008424:	4618      	mov	r0, r3
 8008426:	f000 f9c9 	bl	80087bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69da      	ldr	r2, [r3, #28]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f042 0208 	orr.w	r2, r2, #8
 8008438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	69da      	ldr	r2, [r3, #28]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f022 0204 	bic.w	r2, r2, #4
 8008448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	69d9      	ldr	r1, [r3, #28]
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	691a      	ldr	r2, [r3, #16]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	430a      	orrs	r2, r1
 800845a:	61da      	str	r2, [r3, #28]
      break;
 800845c:	e023      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68b9      	ldr	r1, [r7, #8]
 8008464:	4618      	mov	r0, r3
 8008466:	f000 fa1d 	bl	80088a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	69da      	ldr	r2, [r3, #28]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	69da      	ldr	r2, [r3, #28]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	69d9      	ldr	r1, [r3, #28]
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	021a      	lsls	r2, r3, #8
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	430a      	orrs	r2, r1
 800849c:	61da      	str	r2, [r3, #28]
      break;
 800849e:	e002      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	75fb      	strb	r3, [r7, #23]
      break;
 80084a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80084ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3718      	adds	r7, #24
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084c0:	bf00      	nop
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bc80      	pop	{r7}
 80084c8:	4770      	bx	lr

080084ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084d2:	bf00      	nop
 80084d4:	370c      	adds	r7, #12
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bc80      	pop	{r7}
 80084da:	4770      	bx	lr

080084dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084e4:	bf00      	nop
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bc80      	pop	{r7}
 80084ec:	4770      	bx	lr

080084ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084ee:	b480      	push	{r7}
 80084f0:	b083      	sub	sp, #12
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084f6:	bf00      	nop
 80084f8:	370c      	adds	r7, #12
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bc80      	pop	{r7}
 80084fe:	4770      	bx	lr

08008500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a33      	ldr	r2, [pc, #204]	; (80085e0 <TIM_Base_SetConfig+0xe0>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d013      	beq.n	8008540 <TIM_Base_SetConfig+0x40>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4a32      	ldr	r2, [pc, #200]	; (80085e4 <TIM_Base_SetConfig+0xe4>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d00f      	beq.n	8008540 <TIM_Base_SetConfig+0x40>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008526:	d00b      	beq.n	8008540 <TIM_Base_SetConfig+0x40>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	4a2f      	ldr	r2, [pc, #188]	; (80085e8 <TIM_Base_SetConfig+0xe8>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d007      	beq.n	8008540 <TIM_Base_SetConfig+0x40>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a2e      	ldr	r2, [pc, #184]	; (80085ec <TIM_Base_SetConfig+0xec>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d003      	beq.n	8008540 <TIM_Base_SetConfig+0x40>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a2d      	ldr	r2, [pc, #180]	; (80085f0 <TIM_Base_SetConfig+0xf0>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d108      	bne.n	8008552 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	4313      	orrs	r3, r2
 8008550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a22      	ldr	r2, [pc, #136]	; (80085e0 <TIM_Base_SetConfig+0xe0>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d013      	beq.n	8008582 <TIM_Base_SetConfig+0x82>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a21      	ldr	r2, [pc, #132]	; (80085e4 <TIM_Base_SetConfig+0xe4>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d00f      	beq.n	8008582 <TIM_Base_SetConfig+0x82>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008568:	d00b      	beq.n	8008582 <TIM_Base_SetConfig+0x82>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a1e      	ldr	r2, [pc, #120]	; (80085e8 <TIM_Base_SetConfig+0xe8>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d007      	beq.n	8008582 <TIM_Base_SetConfig+0x82>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a1d      	ldr	r2, [pc, #116]	; (80085ec <TIM_Base_SetConfig+0xec>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d003      	beq.n	8008582 <TIM_Base_SetConfig+0x82>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	4a1c      	ldr	r2, [pc, #112]	; (80085f0 <TIM_Base_SetConfig+0xf0>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d108      	bne.n	8008594 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	68db      	ldr	r3, [r3, #12]
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	4313      	orrs	r3, r2
 8008592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	4313      	orrs	r3, r2
 80085a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	689a      	ldr	r2, [r3, #8]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4a09      	ldr	r2, [pc, #36]	; (80085e0 <TIM_Base_SetConfig+0xe0>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d003      	beq.n	80085c8 <TIM_Base_SetConfig+0xc8>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	4a08      	ldr	r2, [pc, #32]	; (80085e4 <TIM_Base_SetConfig+0xe4>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d103      	bne.n	80085d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	691a      	ldr	r2, [r3, #16]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	615a      	str	r2, [r3, #20]
}
 80085d6:	bf00      	nop
 80085d8:	3714      	adds	r7, #20
 80085da:	46bd      	mov	sp, r7
 80085dc:	bc80      	pop	{r7}
 80085de:	4770      	bx	lr
 80085e0:	40012c00 	.word	0x40012c00
 80085e4:	40013400 	.word	0x40013400
 80085e8:	40000400 	.word	0x40000400
 80085ec:	40000800 	.word	0x40000800
 80085f0:	40000c00 	.word	0x40000c00

080085f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a1b      	ldr	r3, [r3, #32]
 8008608:	f023 0201 	bic.w	r2, r3, #1
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	699b      	ldr	r3, [r3, #24]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f023 0303 	bic.w	r3, r3, #3
 800862a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	4313      	orrs	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	f023 0302 	bic.w	r3, r3, #2
 800863c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	4313      	orrs	r3, r2
 8008646:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a20      	ldr	r2, [pc, #128]	; (80086cc <TIM_OC1_SetConfig+0xd8>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d003      	beq.n	8008658 <TIM_OC1_SetConfig+0x64>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4a1f      	ldr	r2, [pc, #124]	; (80086d0 <TIM_OC1_SetConfig+0xdc>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d10c      	bne.n	8008672 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	f023 0308 	bic.w	r3, r3, #8
 800865e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	697a      	ldr	r2, [r7, #20]
 8008666:	4313      	orrs	r3, r2
 8008668:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	f023 0304 	bic.w	r3, r3, #4
 8008670:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a15      	ldr	r2, [pc, #84]	; (80086cc <TIM_OC1_SetConfig+0xd8>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d003      	beq.n	8008682 <TIM_OC1_SetConfig+0x8e>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a14      	ldr	r2, [pc, #80]	; (80086d0 <TIM_OC1_SetConfig+0xdc>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d111      	bne.n	80086a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008688:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008690:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	693a      	ldr	r2, [r7, #16]
 8008698:	4313      	orrs	r3, r2
 800869a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	693a      	ldr	r2, [r7, #16]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	685a      	ldr	r2, [r3, #4]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	621a      	str	r2, [r3, #32]
}
 80086c0:	bf00      	nop
 80086c2:	371c      	adds	r7, #28
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bc80      	pop	{r7}
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	40012c00 	.word	0x40012c00
 80086d0:	40013400 	.word	0x40013400

080086d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b087      	sub	sp, #28
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6a1b      	ldr	r3, [r3, #32]
 80086e8:	f023 0210 	bic.w	r2, r3, #16
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800870a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	4313      	orrs	r3, r2
 8008716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	f023 0320 	bic.w	r3, r3, #32
 800871e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	011b      	lsls	r3, r3, #4
 8008726:	697a      	ldr	r2, [r7, #20]
 8008728:	4313      	orrs	r3, r2
 800872a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a21      	ldr	r2, [pc, #132]	; (80087b4 <TIM_OC2_SetConfig+0xe0>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d003      	beq.n	800873c <TIM_OC2_SetConfig+0x68>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a20      	ldr	r2, [pc, #128]	; (80087b8 <TIM_OC2_SetConfig+0xe4>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d10d      	bne.n	8008758 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	011b      	lsls	r3, r3, #4
 800874a:	697a      	ldr	r2, [r7, #20]
 800874c:	4313      	orrs	r3, r2
 800874e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008756:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a16      	ldr	r2, [pc, #88]	; (80087b4 <TIM_OC2_SetConfig+0xe0>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d003      	beq.n	8008768 <TIM_OC2_SetConfig+0x94>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a15      	ldr	r2, [pc, #84]	; (80087b8 <TIM_OC2_SetConfig+0xe4>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d113      	bne.n	8008790 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800876e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008776:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	695b      	ldr	r3, [r3, #20]
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	4313      	orrs	r3, r2
 8008782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	699b      	ldr	r3, [r3, #24]
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	4313      	orrs	r3, r2
 800878e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	693a      	ldr	r2, [r7, #16]
 8008794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	697a      	ldr	r2, [r7, #20]
 80087a8:	621a      	str	r2, [r3, #32]
}
 80087aa:	bf00      	nop
 80087ac:	371c      	adds	r7, #28
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bc80      	pop	{r7}
 80087b2:	4770      	bx	lr
 80087b4:	40012c00 	.word	0x40012c00
 80087b8:	40013400 	.word	0x40013400

080087bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087bc:	b480      	push	{r7}
 80087be:	b087      	sub	sp, #28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a1b      	ldr	r3, [r3, #32]
 80087ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f023 0303 	bic.w	r3, r3, #3
 80087f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	021b      	lsls	r3, r3, #8
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	4313      	orrs	r3, r2
 8008810:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a21      	ldr	r2, [pc, #132]	; (800889c <TIM_OC3_SetConfig+0xe0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d003      	beq.n	8008822 <TIM_OC3_SetConfig+0x66>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a20      	ldr	r2, [pc, #128]	; (80088a0 <TIM_OC3_SetConfig+0xe4>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d10d      	bne.n	800883e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008828:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	021b      	lsls	r3, r3, #8
 8008830:	697a      	ldr	r2, [r7, #20]
 8008832:	4313      	orrs	r3, r2
 8008834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800883c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	4a16      	ldr	r2, [pc, #88]	; (800889c <TIM_OC3_SetConfig+0xe0>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d003      	beq.n	800884e <TIM_OC3_SetConfig+0x92>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	4a15      	ldr	r2, [pc, #84]	; (80088a0 <TIM_OC3_SetConfig+0xe4>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d113      	bne.n	8008876 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008854:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800885c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	695b      	ldr	r3, [r3, #20]
 8008862:	011b      	lsls	r3, r3, #4
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	4313      	orrs	r3, r2
 8008868:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	4313      	orrs	r3, r2
 8008874:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	693a      	ldr	r2, [r7, #16]
 800887a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	685a      	ldr	r2, [r3, #4]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	697a      	ldr	r2, [r7, #20]
 800888e:	621a      	str	r2, [r3, #32]
}
 8008890:	bf00      	nop
 8008892:	371c      	adds	r7, #28
 8008894:	46bd      	mov	sp, r7
 8008896:	bc80      	pop	{r7}
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop
 800889c:	40012c00 	.word	0x40012c00
 80088a0:	40013400 	.word	0x40013400

080088a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b087      	sub	sp, #28
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a1b      	ldr	r3, [r3, #32]
 80088b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	69db      	ldr	r3, [r3, #28]
 80088ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	021b      	lsls	r3, r3, #8
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	031b      	lsls	r3, r3, #12
 80088f6:	693a      	ldr	r2, [r7, #16]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a11      	ldr	r2, [pc, #68]	; (8008944 <TIM_OC4_SetConfig+0xa0>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d003      	beq.n	800890c <TIM_OC4_SetConfig+0x68>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a10      	ldr	r2, [pc, #64]	; (8008948 <TIM_OC4_SetConfig+0xa4>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d109      	bne.n	8008920 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008912:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	695b      	ldr	r3, [r3, #20]
 8008918:	019b      	lsls	r3, r3, #6
 800891a:	697a      	ldr	r2, [r7, #20]
 800891c:	4313      	orrs	r3, r2
 800891e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	697a      	ldr	r2, [r7, #20]
 8008924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	621a      	str	r2, [r3, #32]
}
 800893a:	bf00      	nop
 800893c:	371c      	adds	r7, #28
 800893e:	46bd      	mov	sp, r7
 8008940:	bc80      	pop	{r7}
 8008942:	4770      	bx	lr
 8008944:	40012c00 	.word	0x40012c00
 8008948:	40013400 	.word	0x40013400

0800894c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800894c:	b480      	push	{r7}
 800894e:	b087      	sub	sp, #28
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	f003 031f 	and.w	r3, r3, #31
 800895e:	2201      	movs	r2, #1
 8008960:	fa02 f303 	lsl.w	r3, r2, r3
 8008964:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	6a1a      	ldr	r2, [r3, #32]
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	43db      	mvns	r3, r3
 800896e:	401a      	ands	r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6a1a      	ldr	r2, [r3, #32]
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	f003 031f 	and.w	r3, r3, #31
 800897e:	6879      	ldr	r1, [r7, #4]
 8008980:	fa01 f303 	lsl.w	r3, r1, r3
 8008984:	431a      	orrs	r2, r3
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	621a      	str	r2, [r3, #32]
}
 800898a:	bf00      	nop
 800898c:	371c      	adds	r7, #28
 800898e:	46bd      	mov	sp, r7
 8008990:	bc80      	pop	{r7}
 8008992:	4770      	bx	lr

08008994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d101      	bne.n	80089ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089a8:	2302      	movs	r3, #2
 80089aa:	e050      	b.n	8008a4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2202      	movs	r2, #2
 80089b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	4313      	orrs	r3, r2
 80089dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a1b      	ldr	r2, [pc, #108]	; (8008a58 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d018      	beq.n	8008a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a19      	ldr	r2, [pc, #100]	; (8008a5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d013      	beq.n	8008a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a02:	d00e      	beq.n	8008a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a15      	ldr	r2, [pc, #84]	; (8008a60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d009      	beq.n	8008a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a14      	ldr	r2, [pc, #80]	; (8008a64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d004      	beq.n	8008a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a12      	ldr	r2, [pc, #72]	; (8008a68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d10c      	bne.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68ba      	ldr	r2, [r7, #8]
 8008a3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bc80      	pop	{r7}
 8008a56:	4770      	bx	lr
 8008a58:	40012c00 	.word	0x40012c00
 8008a5c:	40013400 	.word	0x40013400
 8008a60:	40000400 	.word	0x40000400
 8008a64:	40000800 	.word	0x40000800
 8008a68:	40000c00 	.word	0x40000c00

08008a6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008a76:	2300      	movs	r3, #0
 8008a78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d101      	bne.n	8008a88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008a84:	2302      	movs	r3, #2
 8008a86:	e03d      	b.n	8008b04 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	69db      	ldr	r3, [r3, #28]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bc80      	pop	{r7}
 8008b0c:	4770      	bx	lr

08008b0e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b0e:	b480      	push	{r7}
 8008b10:	b083      	sub	sp, #12
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b16:	bf00      	nop
 8008b18:	370c      	adds	r7, #12
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bc80      	pop	{r7}
 8008b1e:	4770      	bx	lr

08008b20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b28:	bf00      	nop
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bc80      	pop	{r7}
 8008b30:	4770      	bx	lr

08008b32 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b32:	b580      	push	{r7, lr}
 8008b34:	b082      	sub	sp, #8
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d101      	bne.n	8008b44 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	e042      	b.n	8008bca <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d106      	bne.n	8008b5e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f7fb fc27 	bl	80043ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2224      	movs	r2, #36	; 0x24
 8008b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	68da      	ldr	r2, [r3, #12]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b74:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 ff66 	bl	8009a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	691a      	ldr	r2, [r3, #16]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b8a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	695a      	ldr	r2, [r3, #20]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b9a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68da      	ldr	r2, [r3, #12]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008baa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2220      	movs	r2, #32
 8008bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2220      	movs	r2, #32
 8008bbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3708      	adds	r7, #8
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
	...

08008bd4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b08c      	sub	sp, #48	; 0x30
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	4613      	mov	r3, r2
 8008be0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b20      	cmp	r3, #32
 8008bec:	d156      	bne.n	8008c9c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d002      	beq.n	8008bfa <HAL_UART_Transmit_DMA+0x26>
 8008bf4:	88fb      	ldrh	r3, [r7, #6]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e04f      	b.n	8008c9e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8008bfe:	68ba      	ldr	r2, [r7, #8]
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	88fa      	ldrh	r2, [r7, #6]
 8008c08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	88fa      	ldrh	r2, [r7, #6]
 8008c0e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2200      	movs	r2, #0
 8008c14:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2221      	movs	r2, #33	; 0x21
 8008c1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c22:	4a21      	ldr	r2, [pc, #132]	; (8008ca8 <HAL_UART_Transmit_DMA+0xd4>)
 8008c24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2a:	4a20      	ldr	r2, [pc, #128]	; (8008cac <HAL_UART_Transmit_DMA+0xd8>)
 8008c2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c32:	4a1f      	ldr	r2, [pc, #124]	; (8008cb0 <HAL_UART_Transmit_DMA+0xdc>)
 8008c34:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8008c3e:	f107 0308 	add.w	r3, r7, #8
 8008c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c4a:	6819      	ldr	r1, [r3, #0]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3304      	adds	r3, #4
 8008c52:	461a      	mov	r2, r3
 8008c54:	88fb      	ldrh	r3, [r7, #6]
 8008c56:	f7fd fd03 	bl	8006660 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c62:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3314      	adds	r3, #20
 8008c6a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	617b      	str	r3, [r7, #20]
   return(result);
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	3314      	adds	r3, #20
 8008c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c84:	627a      	str	r2, [r7, #36]	; 0x24
 8008c86:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	6a39      	ldr	r1, [r7, #32]
 8008c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e5      	bne.n	8008c64 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	e000      	b.n	8008c9e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8008c9c:	2302      	movs	r3, #2
  }
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3730      	adds	r7, #48	; 0x30
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	080092dd 	.word	0x080092dd
 8008cac:	08009377 	.word	0x08009377
 8008cb0:	080094fb 	.word	0x080094fb

08008cb4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b08c      	sub	sp, #48	; 0x30
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	60f8      	str	r0, [r7, #12]
 8008cbc:	60b9      	str	r1, [r7, #8]
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	2b20      	cmp	r3, #32
 8008ccc:	d14a      	bne.n	8008d64 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d002      	beq.n	8008cda <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008cd4:	88fb      	ldrh	r3, [r7, #6]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d101      	bne.n	8008cde <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e043      	b.n	8008d66 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008cea:	88fb      	ldrh	r3, [r7, #6]
 8008cec:	461a      	mov	r2, r3
 8008cee:	68b9      	ldr	r1, [r7, #8]
 8008cf0:	68f8      	ldr	r0, [r7, #12]
 8008cf2:	f000 fc4d 	bl	8009590 <UART_Start_Receive_DMA>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d12c      	bne.n	8008d5e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d125      	bne.n	8008d58 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	613b      	str	r3, [r7, #16]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	613b      	str	r3, [r7, #16]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	613b      	str	r3, [r7, #16]
 8008d20:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	330c      	adds	r3, #12
 8008d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	e853 3f00 	ldrex	r3, [r3]
 8008d30:	617b      	str	r3, [r7, #20]
   return(result);
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	f043 0310 	orr.w	r3, r3, #16
 8008d38:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	330c      	adds	r3, #12
 8008d40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d42:	627a      	str	r2, [r7, #36]	; 0x24
 8008d44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d46:	6a39      	ldr	r1, [r7, #32]
 8008d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d4a:	e841 2300 	strex	r3, r2, [r1]
 8008d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1e5      	bne.n	8008d22 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8008d56:	e002      	b.n	8008d5e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008d5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d62:	e000      	b.n	8008d66 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008d64:	2302      	movs	r3, #2
  }
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3730      	adds	r7, #48	; 0x30
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
	...

08008d70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b0ba      	sub	sp, #232	; 0xe8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	695b      	ldr	r3, [r3, #20]
 8008d92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008d96:	2300      	movs	r3, #0
 8008d98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008da6:	f003 030f 	and.w	r3, r3, #15
 8008daa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008dae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10f      	bne.n	8008dd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dba:	f003 0320 	and.w	r3, r3, #32
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d009      	beq.n	8008dd6 <HAL_UART_IRQHandler+0x66>
 8008dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dc6:	f003 0320 	and.w	r3, r3, #32
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 fd7c 	bl	80098cc <UART_Receive_IT>
      return;
 8008dd4:	e25b      	b.n	800928e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008dd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	f000 80de 	beq.w	8008f9c <HAL_UART_IRQHandler+0x22c>
 8008de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008de4:	f003 0301 	and.w	r3, r3, #1
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d106      	bne.n	8008dfa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008df0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	f000 80d1 	beq.w	8008f9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dfe:	f003 0301 	and.w	r3, r3, #1
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00b      	beq.n	8008e1e <HAL_UART_IRQHandler+0xae>
 8008e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d005      	beq.n	8008e1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e16:	f043 0201 	orr.w	r2, r3, #1
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e22:	f003 0304 	and.w	r3, r3, #4
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00b      	beq.n	8008e42 <HAL_UART_IRQHandler+0xd2>
 8008e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e2e:	f003 0301 	and.w	r3, r3, #1
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d005      	beq.n	8008e42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e3a:	f043 0202 	orr.w	r2, r3, #2
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e46:	f003 0302 	and.w	r3, r3, #2
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00b      	beq.n	8008e66 <HAL_UART_IRQHandler+0xf6>
 8008e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e52:	f003 0301 	and.w	r3, r3, #1
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d005      	beq.n	8008e66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e5e:	f043 0204 	orr.w	r2, r3, #4
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e6a:	f003 0308 	and.w	r3, r3, #8
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d011      	beq.n	8008e96 <HAL_UART_IRQHandler+0x126>
 8008e72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e76:	f003 0320 	and.w	r3, r3, #32
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d105      	bne.n	8008e8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e82:	f003 0301 	and.w	r3, r3, #1
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d005      	beq.n	8008e96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e8e:	f043 0208 	orr.w	r2, r3, #8
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f000 81f2 	beq.w	8009284 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ea4:	f003 0320 	and.w	r3, r3, #32
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d008      	beq.n	8008ebe <HAL_UART_IRQHandler+0x14e>
 8008eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008eb0:	f003 0320 	and.w	r3, r3, #32
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d002      	beq.n	8008ebe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f000 fd07 	bl	80098cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	695b      	ldr	r3, [r3, #20]
 8008ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	bf14      	ite	ne
 8008ecc:	2301      	movne	r3, #1
 8008ece:	2300      	moveq	r3, #0
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008eda:	f003 0308 	and.w	r3, r3, #8
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d103      	bne.n	8008eea <HAL_UART_IRQHandler+0x17a>
 8008ee2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d04f      	beq.n	8008f8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 fc11 	bl	8009712 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d041      	beq.n	8008f82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	3314      	adds	r3, #20
 8008f04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008f0c:	e853 3f00 	ldrex	r3, [r3]
 8008f10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	3314      	adds	r3, #20
 8008f26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008f2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008f36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008f42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1d9      	bne.n	8008efe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d013      	beq.n	8008f7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f56:	4a7e      	ldr	r2, [pc, #504]	; (8009150 <HAL_UART_IRQHandler+0x3e0>)
 8008f58:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7fd fc1a 	bl	8006798 <HAL_DMA_Abort_IT>
 8008f64:	4603      	mov	r3, r0
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d016      	beq.n	8008f98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008f74:	4610      	mov	r0, r2
 8008f76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f78:	e00e      	b.n	8008f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 f9a5 	bl	80092ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f80:	e00a      	b.n	8008f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f9a1 	bl	80092ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f88:	e006      	b.n	8008f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f99d 	bl	80092ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008f96:	e175      	b.n	8009284 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f98:	bf00      	nop
    return;
 8008f9a:	e173      	b.n	8009284 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	f040 814f 	bne.w	8009244 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008faa:	f003 0310 	and.w	r3, r3, #16
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f000 8148 	beq.w	8009244 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fb8:	f003 0310 	and.w	r3, r3, #16
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	f000 8141 	beq.w	8009244 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	60bb      	str	r3, [r7, #8]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	60bb      	str	r3, [r7, #8]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	60bb      	str	r3, [r7, #8]
 8008fd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	695b      	ldr	r3, [r3, #20]
 8008fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	f000 80b6 	beq.w	8009154 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008ff4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 8145 	beq.w	8009288 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009006:	429a      	cmp	r2, r3
 8009008:	f080 813e 	bcs.w	8009288 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009012:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009018:	699b      	ldr	r3, [r3, #24]
 800901a:	2b20      	cmp	r3, #32
 800901c:	f000 8088 	beq.w	8009130 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	330c      	adds	r3, #12
 8009026:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009036:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800903a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800903e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	330c      	adds	r3, #12
 8009048:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800904c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009050:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009054:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009058:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800905c:	e841 2300 	strex	r3, r2, [r1]
 8009060:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1d9      	bne.n	8009020 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	3314      	adds	r3, #20
 8009072:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009076:	e853 3f00 	ldrex	r3, [r3]
 800907a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800907c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800907e:	f023 0301 	bic.w	r3, r3, #1
 8009082:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	3314      	adds	r3, #20
 800908c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009090:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009094:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009096:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009098:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800909c:	e841 2300 	strex	r3, r2, [r1]
 80090a0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80090a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1e1      	bne.n	800906c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	3314      	adds	r3, #20
 80090ae:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80090b2:	e853 3f00 	ldrex	r3, [r3]
 80090b6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80090b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	3314      	adds	r3, #20
 80090c8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80090cc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80090ce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80090d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80090d4:	e841 2300 	strex	r3, r2, [r1]
 80090d8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80090da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1e3      	bne.n	80090a8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2220      	movs	r2, #32
 80090e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	330c      	adds	r3, #12
 80090f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090f8:	e853 3f00 	ldrex	r3, [r3]
 80090fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009100:	f023 0310 	bic.w	r3, r3, #16
 8009104:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	330c      	adds	r3, #12
 800910e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009112:	65ba      	str	r2, [r7, #88]	; 0x58
 8009114:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009116:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009118:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800911a:	e841 2300 	strex	r3, r2, [r1]
 800911e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009120:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1e3      	bne.n	80090ee <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800912a:	4618      	mov	r0, r3
 800912c:	f7fd faf8 	bl	8006720 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800913e:	b29b      	uxth	r3, r3
 8009140:	1ad3      	subs	r3, r2, r3
 8009142:	b29b      	uxth	r3, r3
 8009144:	4619      	mov	r1, r3
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f7f7 fea6 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800914c:	e09c      	b.n	8009288 <HAL_UART_IRQHandler+0x518>
 800914e:	bf00      	nop
 8009150:	080097d7 	.word	0x080097d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800915c:	b29b      	uxth	r3, r3
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009168:	b29b      	uxth	r3, r3
 800916a:	2b00      	cmp	r3, #0
 800916c:	f000 808e 	beq.w	800928c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009170:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009174:	2b00      	cmp	r3, #0
 8009176:	f000 8089 	beq.w	800928c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	330c      	adds	r3, #12
 8009180:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009184:	e853 3f00 	ldrex	r3, [r3]
 8009188:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800918a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800918c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009190:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	330c      	adds	r3, #12
 800919a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800919e:	647a      	str	r2, [r7, #68]	; 0x44
 80091a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80091a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091a6:	e841 2300 	strex	r3, r2, [r1]
 80091aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80091ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d1e3      	bne.n	800917a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3314      	adds	r3, #20
 80091b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091bc:	e853 3f00 	ldrex	r3, [r3]
 80091c0:	623b      	str	r3, [r7, #32]
   return(result);
 80091c2:	6a3b      	ldr	r3, [r7, #32]
 80091c4:	f023 0301 	bic.w	r3, r3, #1
 80091c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	3314      	adds	r3, #20
 80091d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80091d6:	633a      	str	r2, [r7, #48]	; 0x30
 80091d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091de:	e841 2300 	strex	r3, r2, [r1]
 80091e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d1e3      	bne.n	80091b2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2220      	movs	r2, #32
 80091ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	330c      	adds	r3, #12
 80091fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	e853 3f00 	ldrex	r3, [r3]
 8009206:	60fb      	str	r3, [r7, #12]
   return(result);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f023 0310 	bic.w	r3, r3, #16
 800920e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	330c      	adds	r3, #12
 8009218:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800921c:	61fa      	str	r2, [r7, #28]
 800921e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009220:	69b9      	ldr	r1, [r7, #24]
 8009222:	69fa      	ldr	r2, [r7, #28]
 8009224:	e841 2300 	strex	r3, r2, [r1]
 8009228:	617b      	str	r3, [r7, #20]
   return(result);
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d1e3      	bne.n	80091f8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009236:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800923a:	4619      	mov	r1, r3
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f7f7 fe2b 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009242:	e023      	b.n	800928c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800924c:	2b00      	cmp	r3, #0
 800924e:	d009      	beq.n	8009264 <HAL_UART_IRQHandler+0x4f4>
 8009250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009258:	2b00      	cmp	r3, #0
 800925a:	d003      	beq.n	8009264 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 face 	bl	80097fe <UART_Transmit_IT>
    return;
 8009262:	e014      	b.n	800928e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00e      	beq.n	800928e <HAL_UART_IRQHandler+0x51e>
 8009270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009278:	2b00      	cmp	r3, #0
 800927a:	d008      	beq.n	800928e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 fb0d 	bl	800989c <UART_EndTransmit_IT>
    return;
 8009282:	e004      	b.n	800928e <HAL_UART_IRQHandler+0x51e>
    return;
 8009284:	bf00      	nop
 8009286:	e002      	b.n	800928e <HAL_UART_IRQHandler+0x51e>
      return;
 8009288:	bf00      	nop
 800928a:	e000      	b.n	800928e <HAL_UART_IRQHandler+0x51e>
      return;
 800928c:	bf00      	nop
  }
}
 800928e:	37e8      	adds	r7, #232	; 0xe8
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}

08009294 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800929c:	bf00      	nop
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bc80      	pop	{r7}
 80092a4:	4770      	bx	lr

080092a6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b083      	sub	sp, #12
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80092ae:	bf00      	nop
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bc80      	pop	{r7}
 80092b6:	4770      	bx	lr

080092b8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80092c0:	bf00      	nop
 80092c2:	370c      	adds	r7, #12
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bc80      	pop	{r7}
 80092c8:	4770      	bx	lr

080092ca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092ca:	b480      	push	{r7}
 80092cc:	b083      	sub	sp, #12
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80092d2:	bf00      	nop
 80092d4:	370c      	adds	r7, #12
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bc80      	pop	{r7}
 80092da:	4770      	bx	lr

080092dc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b090      	sub	sp, #64	; 0x40
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f003 0320 	and.w	r3, r3, #32
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d137      	bne.n	8009368 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80092f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092fa:	2200      	movs	r2, #0
 80092fc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80092fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3314      	adds	r3, #20
 8009304:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009308:	e853 3f00 	ldrex	r3, [r3]
 800930c:	623b      	str	r3, [r7, #32]
   return(result);
 800930e:	6a3b      	ldr	r3, [r7, #32]
 8009310:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009314:	63bb      	str	r3, [r7, #56]	; 0x38
 8009316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	3314      	adds	r3, #20
 800931c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800931e:	633a      	str	r2, [r7, #48]	; 0x30
 8009320:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009322:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800932c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1e5      	bne.n	80092fe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	330c      	adds	r3, #12
 8009338:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	e853 3f00 	ldrex	r3, [r3]
 8009340:	60fb      	str	r3, [r7, #12]
   return(result);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009348:	637b      	str	r3, [r7, #52]	; 0x34
 800934a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	330c      	adds	r3, #12
 8009350:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009352:	61fa      	str	r2, [r7, #28]
 8009354:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009356:	69b9      	ldr	r1, [r7, #24]
 8009358:	69fa      	ldr	r2, [r7, #28]
 800935a:	e841 2300 	strex	r3, r2, [r1]
 800935e:	617b      	str	r3, [r7, #20]
   return(result);
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1e5      	bne.n	8009332 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009366:	e002      	b.n	800936e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009368:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800936a:	f7f7 fd81 	bl	8000e70 <HAL_UART_TxCpltCallback>
}
 800936e:	bf00      	nop
 8009370:	3740      	adds	r7, #64	; 0x40
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}

08009376 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b084      	sub	sp, #16
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009382:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009384:	68f8      	ldr	r0, [r7, #12]
 8009386:	f7ff ff85 	bl	8009294 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800938a:	bf00      	nop
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}

08009392 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009392:	b580      	push	{r7, lr}
 8009394:	b09c      	sub	sp, #112	; 0x70
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800939e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f003 0320 	and.w	r3, r3, #32
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d172      	bne.n	8009494 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80093ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093b0:	2200      	movs	r2, #0
 80093b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	330c      	adds	r3, #12
 80093ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093be:	e853 3f00 	ldrex	r3, [r3]
 80093c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80093c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80093cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	330c      	adds	r3, #12
 80093d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80093d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80093d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80093da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80093dc:	e841 2300 	strex	r3, r2, [r1]
 80093e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80093e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1e5      	bne.n	80093b4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	3314      	adds	r3, #20
 80093ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f2:	e853 3f00 	ldrex	r3, [r3]
 80093f6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80093f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093fa:	f023 0301 	bic.w	r3, r3, #1
 80093fe:	667b      	str	r3, [r7, #100]	; 0x64
 8009400:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3314      	adds	r3, #20
 8009406:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009408:	647a      	str	r2, [r7, #68]	; 0x44
 800940a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800940e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009410:	e841 2300 	strex	r3, r2, [r1]
 8009414:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1e5      	bne.n	80093e8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800941c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3314      	adds	r3, #20
 8009422:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009426:	e853 3f00 	ldrex	r3, [r3]
 800942a:	623b      	str	r3, [r7, #32]
   return(result);
 800942c:	6a3b      	ldr	r3, [r7, #32]
 800942e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009432:	663b      	str	r3, [r7, #96]	; 0x60
 8009434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	3314      	adds	r3, #20
 800943a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800943c:	633a      	str	r2, [r7, #48]	; 0x30
 800943e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009440:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009442:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009444:	e841 2300 	strex	r3, r2, [r1]
 8009448:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800944a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1e5      	bne.n	800941c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009450:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009452:	2220      	movs	r2, #32
 8009454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009458:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800945a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800945c:	2b01      	cmp	r3, #1
 800945e:	d119      	bne.n	8009494 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	330c      	adds	r3, #12
 8009466:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	e853 3f00 	ldrex	r3, [r3]
 800946e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f023 0310 	bic.w	r3, r3, #16
 8009476:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	330c      	adds	r3, #12
 800947e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009480:	61fa      	str	r2, [r7, #28]
 8009482:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009484:	69b9      	ldr	r1, [r7, #24]
 8009486:	69fa      	ldr	r2, [r7, #28]
 8009488:	e841 2300 	strex	r3, r2, [r1]
 800948c:	617b      	str	r3, [r7, #20]
   return(result);
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d1e5      	bne.n	8009460 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009496:	2200      	movs	r2, #0
 8009498:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800949a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800949c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d106      	bne.n	80094b0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094a6:	4619      	mov	r1, r3
 80094a8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80094aa:	f7f7 fcf5 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80094ae:	e002      	b.n	80094b6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80094b0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80094b2:	f7ff fef8 	bl	80092a6 <HAL_UART_RxCpltCallback>
}
 80094b6:	bf00      	nop
 80094b8:	3770      	adds	r7, #112	; 0x70
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80094be:	b580      	push	{r7, lr}
 80094c0:	b084      	sub	sp, #16
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ca:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2201      	movs	r2, #1
 80094d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d108      	bne.n	80094ec <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094de:	085b      	lsrs	r3, r3, #1
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	4619      	mov	r1, r3
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f7f7 fcd7 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80094ea:	e002      	b.n	80094f2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f7ff fee3 	bl	80092b8 <HAL_UART_RxHalfCpltCallback>
}
 80094f2:	bf00      	nop
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009502:	2300      	movs	r3, #0
 8009504:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800950a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009516:	2b00      	cmp	r3, #0
 8009518:	bf14      	ite	ne
 800951a:	2301      	movne	r3, #1
 800951c:	2300      	moveq	r3, #0
 800951e:	b2db      	uxtb	r3, r3
 8009520:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009528:	b2db      	uxtb	r3, r3
 800952a:	2b21      	cmp	r3, #33	; 0x21
 800952c:	d108      	bne.n	8009540 <UART_DMAError+0x46>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d005      	beq.n	8009540 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	2200      	movs	r2, #0
 8009538:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800953a:	68b8      	ldr	r0, [r7, #8]
 800953c:	f000 f8c2 	bl	80096c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	695b      	ldr	r3, [r3, #20]
 8009546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800954a:	2b00      	cmp	r3, #0
 800954c:	bf14      	ite	ne
 800954e:	2301      	movne	r3, #1
 8009550:	2300      	moveq	r3, #0
 8009552:	b2db      	uxtb	r3, r3
 8009554:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800955c:	b2db      	uxtb	r3, r3
 800955e:	2b22      	cmp	r3, #34	; 0x22
 8009560:	d108      	bne.n	8009574 <UART_DMAError+0x7a>
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d005      	beq.n	8009574 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	2200      	movs	r2, #0
 800956c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800956e:	68b8      	ldr	r0, [r7, #8]
 8009570:	f000 f8cf 	bl	8009712 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009578:	f043 0210 	orr.w	r2, r3, #16
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009580:	68b8      	ldr	r0, [r7, #8]
 8009582:	f7ff fea2 	bl	80092ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009586:	bf00      	nop
 8009588:	3710      	adds	r7, #16
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
	...

08009590 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b098      	sub	sp, #96	; 0x60
 8009594:	af00      	add	r7, sp, #0
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	4613      	mov	r3, r2
 800959c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800959e:	68ba      	ldr	r2, [r7, #8]
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	88fa      	ldrh	r2, [r7, #6]
 80095a8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2222      	movs	r2, #34	; 0x22
 80095b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095bc:	4a3e      	ldr	r2, [pc, #248]	; (80096b8 <UART_Start_Receive_DMA+0x128>)
 80095be:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095c4:	4a3d      	ldr	r2, [pc, #244]	; (80096bc <UART_Start_Receive_DMA+0x12c>)
 80095c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095cc:	4a3c      	ldr	r2, [pc, #240]	; (80096c0 <UART_Start_Receive_DMA+0x130>)
 80095ce:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095d4:	2200      	movs	r2, #0
 80095d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80095d8:	f107 0308 	add.w	r3, r7, #8
 80095dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	3304      	adds	r3, #4
 80095e8:	4619      	mov	r1, r3
 80095ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	88fb      	ldrh	r3, [r7, #6]
 80095f0:	f7fd f836 	bl	8006660 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80095f4:	2300      	movs	r3, #0
 80095f6:	613b      	str	r3, [r7, #16]
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	613b      	str	r3, [r7, #16]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	613b      	str	r3, [r7, #16]
 8009608:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d019      	beq.n	8009646 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800961c:	e853 3f00 	ldrex	r3, [r3]
 8009620:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009628:	65bb      	str	r3, [r7, #88]	; 0x58
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	330c      	adds	r3, #12
 8009630:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009632:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009634:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009636:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009638:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800963a:	e841 2300 	strex	r3, r2, [r1]
 800963e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009640:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1e5      	bne.n	8009612 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	3314      	adds	r3, #20
 800964c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800964e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009650:	e853 3f00 	ldrex	r3, [r3]
 8009654:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009658:	f043 0301 	orr.w	r3, r3, #1
 800965c:	657b      	str	r3, [r7, #84]	; 0x54
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	3314      	adds	r3, #20
 8009664:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009666:	63ba      	str	r2, [r7, #56]	; 0x38
 8009668:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800966c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800966e:	e841 2300 	strex	r3, r2, [r1]
 8009672:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009676:	2b00      	cmp	r3, #0
 8009678:	d1e5      	bne.n	8009646 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	3314      	adds	r3, #20
 8009680:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	e853 3f00 	ldrex	r3, [r3]
 8009688:	617b      	str	r3, [r7, #20]
   return(result);
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009690:	653b      	str	r3, [r7, #80]	; 0x50
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	3314      	adds	r3, #20
 8009698:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800969a:	627a      	str	r2, [r7, #36]	; 0x24
 800969c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969e:	6a39      	ldr	r1, [r7, #32]
 80096a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096a2:	e841 2300 	strex	r3, r2, [r1]
 80096a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1e5      	bne.n	800967a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3760      	adds	r7, #96	; 0x60
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	08009393 	.word	0x08009393
 80096bc:	080094bf 	.word	0x080094bf
 80096c0:	080094fb 	.word	0x080094fb

080096c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b089      	sub	sp, #36	; 0x24
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	330c      	adds	r3, #12
 80096d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	60bb      	str	r3, [r7, #8]
   return(result);
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80096e2:	61fb      	str	r3, [r7, #28]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	330c      	adds	r3, #12
 80096ea:	69fa      	ldr	r2, [r7, #28]
 80096ec:	61ba      	str	r2, [r7, #24]
 80096ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f0:	6979      	ldr	r1, [r7, #20]
 80096f2:	69ba      	ldr	r2, [r7, #24]
 80096f4:	e841 2300 	strex	r3, r2, [r1]
 80096f8:	613b      	str	r3, [r7, #16]
   return(result);
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1e5      	bne.n	80096cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2220      	movs	r2, #32
 8009704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8009708:	bf00      	nop
 800970a:	3724      	adds	r7, #36	; 0x24
 800970c:	46bd      	mov	sp, r7
 800970e:	bc80      	pop	{r7}
 8009710:	4770      	bx	lr

08009712 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009712:	b480      	push	{r7}
 8009714:	b095      	sub	sp, #84	; 0x54
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	330c      	adds	r3, #12
 8009720:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009724:	e853 3f00 	ldrex	r3, [r3]
 8009728:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800972a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800972c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009730:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	330c      	adds	r3, #12
 8009738:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800973a:	643a      	str	r2, [r7, #64]	; 0x40
 800973c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009740:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009742:	e841 2300 	strex	r3, r2, [r1]
 8009746:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1e5      	bne.n	800971a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3314      	adds	r3, #20
 8009754:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	e853 3f00 	ldrex	r3, [r3]
 800975c:	61fb      	str	r3, [r7, #28]
   return(result);
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	f023 0301 	bic.w	r3, r3, #1
 8009764:	64bb      	str	r3, [r7, #72]	; 0x48
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3314      	adds	r3, #20
 800976c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800976e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009770:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009772:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009774:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800977c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e5      	bne.n	800974e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009786:	2b01      	cmp	r3, #1
 8009788:	d119      	bne.n	80097be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	330c      	adds	r3, #12
 8009790:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	e853 3f00 	ldrex	r3, [r3]
 8009798:	60bb      	str	r3, [r7, #8]
   return(result);
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	f023 0310 	bic.w	r3, r3, #16
 80097a0:	647b      	str	r3, [r7, #68]	; 0x44
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	330c      	adds	r3, #12
 80097a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097aa:	61ba      	str	r2, [r7, #24]
 80097ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ae:	6979      	ldr	r1, [r7, #20]
 80097b0:	69ba      	ldr	r2, [r7, #24]
 80097b2:	e841 2300 	strex	r3, r2, [r1]
 80097b6:	613b      	str	r3, [r7, #16]
   return(result);
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1e5      	bne.n	800978a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2220      	movs	r2, #32
 80097c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2200      	movs	r2, #0
 80097ca:	631a      	str	r2, [r3, #48]	; 0x30
}
 80097cc:	bf00      	nop
 80097ce:	3754      	adds	r7, #84	; 0x54
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bc80      	pop	{r7}
 80097d4:	4770      	bx	lr

080097d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b084      	sub	sp, #16
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2200      	movs	r2, #0
 80097e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2200      	movs	r2, #0
 80097ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097f0:	68f8      	ldr	r0, [r7, #12]
 80097f2:	f7ff fd6a 	bl	80092ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097f6:	bf00      	nop
 80097f8:	3710      	adds	r7, #16
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}

080097fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80097fe:	b480      	push	{r7}
 8009800:	b085      	sub	sp, #20
 8009802:	af00      	add	r7, sp, #0
 8009804:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800980c:	b2db      	uxtb	r3, r3
 800980e:	2b21      	cmp	r3, #33	; 0x21
 8009810:	d13e      	bne.n	8009890 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800981a:	d114      	bne.n	8009846 <UART_Transmit_IT+0x48>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	691b      	ldr	r3, [r3, #16]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d110      	bne.n	8009846 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6a1b      	ldr	r3, [r3, #32]
 8009828:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	881b      	ldrh	r3, [r3, #0]
 800982e:	461a      	mov	r2, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009838:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a1b      	ldr	r3, [r3, #32]
 800983e:	1c9a      	adds	r2, r3, #2
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	621a      	str	r2, [r3, #32]
 8009844:	e008      	b.n	8009858 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a1b      	ldr	r3, [r3, #32]
 800984a:	1c59      	adds	r1, r3, #1
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	6211      	str	r1, [r2, #32]
 8009850:	781a      	ldrb	r2, [r3, #0]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800985c:	b29b      	uxth	r3, r3
 800985e:	3b01      	subs	r3, #1
 8009860:	b29b      	uxth	r3, r3
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	4619      	mov	r1, r3
 8009866:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10f      	bne.n	800988c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68da      	ldr	r2, [r3, #12]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800987a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	68da      	ldr	r2, [r3, #12]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800988a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800988c:	2300      	movs	r3, #0
 800988e:	e000      	b.n	8009892 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009890:	2302      	movs	r3, #2
  }
}
 8009892:	4618      	mov	r0, r3
 8009894:	3714      	adds	r7, #20
 8009896:	46bd      	mov	sp, r7
 8009898:	bc80      	pop	{r7}
 800989a:	4770      	bx	lr

0800989c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b082      	sub	sp, #8
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	68da      	ldr	r2, [r3, #12]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2220      	movs	r2, #32
 80098b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f7f7 fad7 	bl	8000e70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3708      	adds	r7, #8
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b08c      	sub	sp, #48	; 0x30
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	2b22      	cmp	r3, #34	; 0x22
 80098de:	f040 80ae 	bne.w	8009a3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098ea:	d117      	bne.n	800991c <UART_Receive_IT+0x50>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d113      	bne.n	800991c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80098f4:	2300      	movs	r3, #0
 80098f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098fc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	b29b      	uxth	r3, r3
 8009906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800990a:	b29a      	uxth	r2, r3
 800990c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800990e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009914:	1c9a      	adds	r2, r3, #2
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	629a      	str	r2, [r3, #40]	; 0x28
 800991a:	e026      	b.n	800996a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009920:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009922:	2300      	movs	r3, #0
 8009924:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800992e:	d007      	beq.n	8009940 <UART_Receive_IT+0x74>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	689b      	ldr	r3, [r3, #8]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d10a      	bne.n	800994e <UART_Receive_IT+0x82>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	691b      	ldr	r3, [r3, #16]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d106      	bne.n	800994e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	b2da      	uxtb	r2, r3
 8009948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800994a:	701a      	strb	r2, [r3, #0]
 800994c:	e008      	b.n	8009960 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	b2db      	uxtb	r3, r3
 8009956:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800995a:	b2da      	uxtb	r2, r3
 800995c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800995e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009964:	1c5a      	adds	r2, r3, #1
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800996e:	b29b      	uxth	r3, r3
 8009970:	3b01      	subs	r3, #1
 8009972:	b29b      	uxth	r3, r3
 8009974:	687a      	ldr	r2, [r7, #4]
 8009976:	4619      	mov	r1, r3
 8009978:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800997a:	2b00      	cmp	r3, #0
 800997c:	d15d      	bne.n	8009a3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	68da      	ldr	r2, [r3, #12]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f022 0220 	bic.w	r2, r2, #32
 800998c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	68da      	ldr	r2, [r3, #12]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800999c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	695a      	ldr	r2, [r3, #20]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f022 0201 	bic.w	r2, r2, #1
 80099ac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2220      	movs	r2, #32
 80099b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2200      	movs	r2, #0
 80099ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d135      	bne.n	8009a30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	330c      	adds	r3, #12
 80099d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	613b      	str	r3, [r7, #16]
   return(result);
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	f023 0310 	bic.w	r3, r3, #16
 80099e0:	627b      	str	r3, [r7, #36]	; 0x24
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	330c      	adds	r3, #12
 80099e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ea:	623a      	str	r2, [r7, #32]
 80099ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ee:	69f9      	ldr	r1, [r7, #28]
 80099f0:	6a3a      	ldr	r2, [r7, #32]
 80099f2:	e841 2300 	strex	r3, r2, [r1]
 80099f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80099f8:	69bb      	ldr	r3, [r7, #24]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d1e5      	bne.n	80099ca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f003 0310 	and.w	r3, r3, #16
 8009a08:	2b10      	cmp	r3, #16
 8009a0a:	d10a      	bne.n	8009a22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	60fb      	str	r3, [r7, #12]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	60fb      	str	r3, [r7, #12]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	60fb      	str	r3, [r7, #12]
 8009a20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a26:	4619      	mov	r1, r3
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f7f7 fa35 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
 8009a2e:	e002      	b.n	8009a36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f7ff fc38 	bl	80092a6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a36:	2300      	movs	r3, #0
 8009a38:	e002      	b.n	8009a40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	e000      	b.n	8009a40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009a3e:	2302      	movs	r3, #2
  }
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3730      	adds	r7, #48	; 0x30
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	68da      	ldr	r2, [r3, #12]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	430a      	orrs	r2, r1
 8009a64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	689a      	ldr	r2, [r3, #8]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	431a      	orrs	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	695b      	ldr	r3, [r3, #20]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68db      	ldr	r3, [r3, #12]
 8009a7e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009a82:	f023 030c 	bic.w	r3, r3, #12
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	6812      	ldr	r2, [r2, #0]
 8009a8a:	68b9      	ldr	r1, [r7, #8]
 8009a8c:	430b      	orrs	r3, r1
 8009a8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	699a      	ldr	r2, [r3, #24]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a2c      	ldr	r2, [pc, #176]	; (8009b5c <UART_SetConfig+0x114>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d103      	bne.n	8009ab8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009ab0:	f7fd ff9e 	bl	80079f0 <HAL_RCC_GetPCLK2Freq>
 8009ab4:	60f8      	str	r0, [r7, #12]
 8009ab6:	e002      	b.n	8009abe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009ab8:	f7fd ff86 	bl	80079c8 <HAL_RCC_GetPCLK1Freq>
 8009abc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	4613      	mov	r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	4413      	add	r3, r2
 8009ac6:	009a      	lsls	r2, r3, #2
 8009ac8:	441a      	add	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ad4:	4a22      	ldr	r2, [pc, #136]	; (8009b60 <UART_SetConfig+0x118>)
 8009ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8009ada:	095b      	lsrs	r3, r3, #5
 8009adc:	0119      	lsls	r1, r3, #4
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4413      	add	r3, r2
 8009ae6:	009a      	lsls	r2, r3, #2
 8009ae8:	441a      	add	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8009af4:	4b1a      	ldr	r3, [pc, #104]	; (8009b60 <UART_SetConfig+0x118>)
 8009af6:	fba3 0302 	umull	r0, r3, r3, r2
 8009afa:	095b      	lsrs	r3, r3, #5
 8009afc:	2064      	movs	r0, #100	; 0x64
 8009afe:	fb00 f303 	mul.w	r3, r0, r3
 8009b02:	1ad3      	subs	r3, r2, r3
 8009b04:	011b      	lsls	r3, r3, #4
 8009b06:	3332      	adds	r3, #50	; 0x32
 8009b08:	4a15      	ldr	r2, [pc, #84]	; (8009b60 <UART_SetConfig+0x118>)
 8009b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b0e:	095b      	lsrs	r3, r3, #5
 8009b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b14:	4419      	add	r1, r3
 8009b16:	68fa      	ldr	r2, [r7, #12]
 8009b18:	4613      	mov	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	009a      	lsls	r2, r3, #2
 8009b20:	441a      	add	r2, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b2c:	4b0c      	ldr	r3, [pc, #48]	; (8009b60 <UART_SetConfig+0x118>)
 8009b2e:	fba3 0302 	umull	r0, r3, r3, r2
 8009b32:	095b      	lsrs	r3, r3, #5
 8009b34:	2064      	movs	r0, #100	; 0x64
 8009b36:	fb00 f303 	mul.w	r3, r0, r3
 8009b3a:	1ad3      	subs	r3, r2, r3
 8009b3c:	011b      	lsls	r3, r3, #4
 8009b3e:	3332      	adds	r3, #50	; 0x32
 8009b40:	4a07      	ldr	r2, [pc, #28]	; (8009b60 <UART_SetConfig+0x118>)
 8009b42:	fba2 2303 	umull	r2, r3, r2, r3
 8009b46:	095b      	lsrs	r3, r3, #5
 8009b48:	f003 020f 	and.w	r2, r3, #15
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	440a      	add	r2, r1
 8009b52:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009b54:	bf00      	nop
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	40013800 	.word	0x40013800
 8009b60:	51eb851f 	.word	0x51eb851f

08009b64 <__cxa_pure_virtual>:
 8009b64:	b508      	push	{r3, lr}
 8009b66:	f000 f80d 	bl	8009b84 <_ZSt9terminatev>

08009b6a <_ZN10__cxxabiv111__terminateEPFvvE>:
 8009b6a:	b508      	push	{r3, lr}
 8009b6c:	4780      	blx	r0
 8009b6e:	f000 f80e 	bl	8009b8e <abort>
	...

08009b74 <_ZSt13get_terminatev>:
 8009b74:	4b02      	ldr	r3, [pc, #8]	; (8009b80 <_ZSt13get_terminatev+0xc>)
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	f3bf 8f5b 	dmb	ish
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	2000000c 	.word	0x2000000c

08009b84 <_ZSt9terminatev>:
 8009b84:	b508      	push	{r3, lr}
 8009b86:	f7ff fff5 	bl	8009b74 <_ZSt13get_terminatev>
 8009b8a:	f7ff ffee 	bl	8009b6a <_ZN10__cxxabiv111__terminateEPFvvE>

08009b8e <abort>:
 8009b8e:	2006      	movs	r0, #6
 8009b90:	b508      	push	{r3, lr}
 8009b92:	f000 f85d 	bl	8009c50 <raise>
 8009b96:	2001      	movs	r0, #1
 8009b98:	f7fa fd85 	bl	80046a6 <_exit>

08009b9c <__errno>:
 8009b9c:	4b01      	ldr	r3, [pc, #4]	; (8009ba4 <__errno+0x8>)
 8009b9e:	6818      	ldr	r0, [r3, #0]
 8009ba0:	4770      	bx	lr
 8009ba2:	bf00      	nop
 8009ba4:	20000010 	.word	0x20000010

08009ba8 <__libc_init_array>:
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	2600      	movs	r6, #0
 8009bac:	4d0c      	ldr	r5, [pc, #48]	; (8009be0 <__libc_init_array+0x38>)
 8009bae:	4c0d      	ldr	r4, [pc, #52]	; (8009be4 <__libc_init_array+0x3c>)
 8009bb0:	1b64      	subs	r4, r4, r5
 8009bb2:	10a4      	asrs	r4, r4, #2
 8009bb4:	42a6      	cmp	r6, r4
 8009bb6:	d109      	bne.n	8009bcc <__libc_init_array+0x24>
 8009bb8:	f000 f866 	bl	8009c88 <_init>
 8009bbc:	2600      	movs	r6, #0
 8009bbe:	4d0a      	ldr	r5, [pc, #40]	; (8009be8 <__libc_init_array+0x40>)
 8009bc0:	4c0a      	ldr	r4, [pc, #40]	; (8009bec <__libc_init_array+0x44>)
 8009bc2:	1b64      	subs	r4, r4, r5
 8009bc4:	10a4      	asrs	r4, r4, #2
 8009bc6:	42a6      	cmp	r6, r4
 8009bc8:	d105      	bne.n	8009bd6 <__libc_init_array+0x2e>
 8009bca:	bd70      	pop	{r4, r5, r6, pc}
 8009bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bd0:	4798      	blx	r3
 8009bd2:	3601      	adds	r6, #1
 8009bd4:	e7ee      	b.n	8009bb4 <__libc_init_array+0xc>
 8009bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bda:	4798      	blx	r3
 8009bdc:	3601      	adds	r6, #1
 8009bde:	e7f2      	b.n	8009bc6 <__libc_init_array+0x1e>
 8009be0:	08009d8c 	.word	0x08009d8c
 8009be4:	08009d8c 	.word	0x08009d8c
 8009be8:	08009d8c 	.word	0x08009d8c
 8009bec:	08009d94 	.word	0x08009d94

08009bf0 <memset>:
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	4402      	add	r2, r0
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d100      	bne.n	8009bfa <memset+0xa>
 8009bf8:	4770      	bx	lr
 8009bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8009bfe:	e7f9      	b.n	8009bf4 <memset+0x4>

08009c00 <_raise_r>:
 8009c00:	291f      	cmp	r1, #31
 8009c02:	b538      	push	{r3, r4, r5, lr}
 8009c04:	4604      	mov	r4, r0
 8009c06:	460d      	mov	r5, r1
 8009c08:	d904      	bls.n	8009c14 <_raise_r+0x14>
 8009c0a:	2316      	movs	r3, #22
 8009c0c:	6003      	str	r3, [r0, #0]
 8009c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c12:	bd38      	pop	{r3, r4, r5, pc}
 8009c14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009c16:	b112      	cbz	r2, 8009c1e <_raise_r+0x1e>
 8009c18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c1c:	b94b      	cbnz	r3, 8009c32 <_raise_r+0x32>
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f000 f830 	bl	8009c84 <_getpid_r>
 8009c24:	462a      	mov	r2, r5
 8009c26:	4601      	mov	r1, r0
 8009c28:	4620      	mov	r0, r4
 8009c2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c2e:	f000 b817 	b.w	8009c60 <_kill_r>
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d00a      	beq.n	8009c4c <_raise_r+0x4c>
 8009c36:	1c59      	adds	r1, r3, #1
 8009c38:	d103      	bne.n	8009c42 <_raise_r+0x42>
 8009c3a:	2316      	movs	r3, #22
 8009c3c:	6003      	str	r3, [r0, #0]
 8009c3e:	2001      	movs	r0, #1
 8009c40:	e7e7      	b.n	8009c12 <_raise_r+0x12>
 8009c42:	2400      	movs	r4, #0
 8009c44:	4628      	mov	r0, r5
 8009c46:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c4a:	4798      	blx	r3
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	e7e0      	b.n	8009c12 <_raise_r+0x12>

08009c50 <raise>:
 8009c50:	4b02      	ldr	r3, [pc, #8]	; (8009c5c <raise+0xc>)
 8009c52:	4601      	mov	r1, r0
 8009c54:	6818      	ldr	r0, [r3, #0]
 8009c56:	f7ff bfd3 	b.w	8009c00 <_raise_r>
 8009c5a:	bf00      	nop
 8009c5c:	20000010 	.word	0x20000010

08009c60 <_kill_r>:
 8009c60:	b538      	push	{r3, r4, r5, lr}
 8009c62:	2300      	movs	r3, #0
 8009c64:	4d06      	ldr	r5, [pc, #24]	; (8009c80 <_kill_r+0x20>)
 8009c66:	4604      	mov	r4, r0
 8009c68:	4608      	mov	r0, r1
 8009c6a:	4611      	mov	r1, r2
 8009c6c:	602b      	str	r3, [r5, #0]
 8009c6e:	f7fa fd0a 	bl	8004686 <_kill>
 8009c72:	1c43      	adds	r3, r0, #1
 8009c74:	d102      	bne.n	8009c7c <_kill_r+0x1c>
 8009c76:	682b      	ldr	r3, [r5, #0]
 8009c78:	b103      	cbz	r3, 8009c7c <_kill_r+0x1c>
 8009c7a:	6023      	str	r3, [r4, #0]
 8009c7c:	bd38      	pop	{r3, r4, r5, pc}
 8009c7e:	bf00      	nop
 8009c80:	20000358 	.word	0x20000358

08009c84 <_getpid_r>:
 8009c84:	f7fa bcf8 	b.w	8004678 <_getpid>

08009c88 <_init>:
 8009c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8a:	bf00      	nop
 8009c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8e:	bc08      	pop	{r3}
 8009c90:	469e      	mov	lr, r3
 8009c92:	4770      	bx	lr

08009c94 <_fini>:
 8009c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c96:	bf00      	nop
 8009c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c9a:	bc08      	pop	{r3}
 8009c9c:	469e      	mov	lr, r3
 8009c9e:	4770      	bx	lr
