
Starting:    C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
Hostname:    DESKTOP-95FBL6H
Date:        Mon Oct 26 20:40:50 2020
Version:     O-2018.09M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Top_Level_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srr"
Running: synthesis in foreground

Running Top_Level_syn|synthesis

Running Flow: compile (Compile) on Top_Level_syn|synthesis
# Mon Oct 26 20:40:51 2020

Running Flow: compile_flow (Compile Process) on Top_Level_syn|synthesis
# Mon Oct 26 20:40:51 2020

Running: compiler (Compile Input) on Top_Level_syn|synthesis
# Mon Oct 26 20:40:51 2020
Copied C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_comp.srs to C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs

compiler completed
# Mon Oct 26 20:41:01 2020

Return Code: 0
Run Time:00h:00m:10s

Running: multi_srs_gen (Multi-srs Generator) on Top_Level_syn|synthesis
# Mon Oct 26 20:41:01 2020

multi_srs_gen completed
# Mon Oct 26 20:41:02 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_mult.srs to C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srs
Complete: Compile Process on Top_Level_syn|synthesis

Running: premap (Premap) on Top_Level_syn|synthesis
# Mon Oct 26 20:41:02 2020

premap completed with warnings
# Mon Oct 26 20:41:06 2020

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on Top_Level_syn|synthesis

Running Flow: map (Map) on Top_Level_syn|synthesis
# Mon Oct 26 20:41:06 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Top_Level_syn|synthesis
# Mon Oct 26 20:41:06 2020
Copied C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_m.srm to C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srm

fpga_mapper completed with warnings
# Mon Oct 26 20:42:16 2020

Return Code: 1
Run Time:00h:01m:10s
Complete: Map on Top_Level_syn|synthesis
Complete: Logic Synthesis on Top_Level_syn|synthesis
TCL script complete: "Top_Level_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
