;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 2, @2
	JMP @172, #266
	JMP <-2, #10
	MOV 0, @2
	MOV -67, <-20
	MOV -67, <-20
	SUB @127, 106
	CMP @27, 0
	SUB @121, 103
	SUB -27, @-26
	SLT 418, 0
	SUB @0, @2
	SUB <0, @202
	JMP @72, #200
	JMP @72, #200
	JMP @72, #200
	SLT 0, @2
	SUB #0, -0
	ADD 270, 60
	ADD 210, 30
	MOV -7, <-20
	SUB 81, <866
	SUB 8, @281
	SUB 8, @281
	SUB -7, <-20
	JMP <516, 20
	MOV 518, 0
	ADD 130, 9
	SUB 8, @-286
	SUB @27, 0
	MOV 518, 0
	SUB 0, <-28
	SPL 0, <-2
	SPL 0, <-2
	JMP <27
	MOV 518, 30
	SUB 7, <20
	SUB 7, <20
	SUB @406, @-286
	SUB @406, @-286
	CMP 7, <20
	JMP <27
	SUB 7, <-20
	SUB 8, @281
	SUB 8, @281
	JMP 8, #-286
