Startpoint: coin[0] (input port clocked by clk)
Endpoint: _159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.02    2.02 ^ coin[0] (in)
   0.25    2.27 ^ _078_/X (sky130_fd_sc_hd__or2_4)
   0.12    2.39 v _079_/Y (sky130_fd_sc_hd__inv_2)
   0.41    2.80 v _103_/X (sky130_fd_sc_hd__a21o_4)
   0.45    3.25 v _115_/X (sky130_fd_sc_hd__or2_4)
   0.82    4.08 v _116_/X (sky130_fd_sc_hd__or4_4)
   0.36    4.44 v _117_/X (sky130_fd_sc_hd__and3_4)
   0.00    4.44 v _159_/D (sky130_fd_sc_hd__dfxtp_4)
           4.44   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _159_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.29    9.71   library setup time
           9.71   data required time
---------------------------------------------------------
           9.71   data required time
          -4.44   data arrival time
---------------------------------------------------------
           5.28   slack (MET)


