Coverage Report by instance with details

=================================================================================
=== Instance: /RAM_coverage_pkg
=== Design Unit: work.RAM_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         12        na        na        na
            Covergroup Bins        655       655         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_gp           100.00%        100          -    Covered              
    covered/total bins:                                   655        655          -                      
    missing/total bins:                                     0        655          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 9          9          -                      
        missing/total bins:                                 0          9          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_written                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint address_written                        100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint receive_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint send_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Writing_address                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Writing_data                                100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
    Cross reading_address                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross reading_data                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/RAM_coverage_pkg::RAM_coverage::cvr_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   655        655          -                      
    missing/total bins:                                     0        655          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin reset_asserted                                 12          1          -    Covered              
        bin reset_disable                              122000          1          -    Covered              
    Coverpoint data_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 9          9          -                      
        missing/total bins:                                 0          9          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_complete                             6000          1          -    Covered              
        bin writing                                     94012          1          -    Covered              
        bin reading                                      2000          1          -    Covered              
        bin change_wr_rd                                 2000          1          -    Covered              
        bin change_rd_wr                                 2000          1          -    Covered              
        bin default_values[0]                           94012          1          -    Covered              
        bin default_values[1]                            6000          1          -    Covered              
        bin default_values[2]                            2000          1          -    Covered              
        bin default_values[3]                           20000          1          -    Covered              
    Coverpoint data_written                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  116107          1          -    Covered              
        bin auto[4:7]                                      94          1          -    Covered              
        bin auto[8:11]                                     95          1          -    Covered              
        bin auto[12:15]                                    95          1          -    Covered              
        bin auto[16:19]                                    95          1          -    Covered              
        bin auto[20:23]                                    95          1          -    Covered              
        bin auto[24:27]                                    93          1          -    Covered              
        bin auto[28:31]                                    93          1          -    Covered              
        bin auto[32:35]                                    93          1          -    Covered              
        bin auto[36:39]                                    94          1          -    Covered              
        bin auto[40:43]                                    95          1          -    Covered              
        bin auto[44:47]                                    96          1          -    Covered              
        bin auto[48:51]                                    95          1          -    Covered              
        bin auto[52:55]                                    94          1          -    Covered              
        bin auto[56:59]                                    93          1          -    Covered              
        bin auto[60:63]                                    95          1          -    Covered              
        bin auto[64:67]                                    92          1          -    Covered              
        bin auto[68:71]                                    94          1          -    Covered              
        bin auto[72:75]                                    92          1          -    Covered              
        bin auto[76:79]                                    92          1          -    Covered              
        bin auto[80:83]                                    95          1          -    Covered              
        bin auto[84:87]                                    91          1          -    Covered              
        bin auto[88:91]                                    96          1          -    Covered              
        bin auto[92:95]                                    92          1          -    Covered              
        bin auto[96:99]                                    93          1          -    Covered              
        bin auto[100:103]                                  95          1          -    Covered              
        bin auto[104:107]                                  91          1          -    Covered              
        bin auto[108:111]                                  94          1          -    Covered              
        bin auto[112:115]                                  93          1          -    Covered              
        bin auto[116:119]                                  94          1          -    Covered              
        bin auto[120:123]                                  90          1          -    Covered              
        bin auto[124:127]                                  95          1          -    Covered              
        bin auto[128:131]                                  91          1          -    Covered              
        bin auto[132:135]                                  94          1          -    Covered              
        bin auto[136:139]                                  93          1          -    Covered              
        bin auto[140:143]                                  91          1          -    Covered              
        bin auto[144:147]                                  91          1          -    Covered              
        bin auto[148:151]                                  95          1          -    Covered              
        bin auto[152:155]                                  94          1          -    Covered              
        bin auto[156:159]                                  95          1          -    Covered              
        bin auto[160:163]                                  93          1          -    Covered              
        bin auto[164:167]                                  92          1          -    Covered              
        bin auto[168:171]                                  95          1          -    Covered              
        bin auto[172:175]                                  95          1          -    Covered              
        bin auto[176:179]                                  95          1          -    Covered              
        bin auto[180:183]                                  93          1          -    Covered              
        bin auto[184:187]                                  93          1          -    Covered              
        bin auto[188:191]                                  92          1          -    Covered              
        bin auto[192:195]                                  93          1          -    Covered              
        bin auto[196:199]                                  93          1          -    Covered              
        bin auto[200:203]                                  94          1          -    Covered              
        bin auto[204:207]                                  95          1          -    Covered              
        bin auto[208:211]                                  94          1          -    Covered              
        bin auto[212:215]                                  92          1          -    Covered              
        bin auto[216:219]                                  94          1          -    Covered              
        bin auto[220:223]                                  95          1          -    Covered              
        bin auto[224:227]                                  96          1          -    Covered              
        bin auto[228:231]                                  96          1          -    Covered              
        bin auto[232:235]                                  93          1          -    Covered              
        bin auto[236:239]                                  95          1          -    Covered              
        bin auto[240:243]                                  96          1          -    Covered              
        bin auto[244:247]                                  94          1          -    Covered              
        bin auto[248:251]                                  95          1          -    Covered              
        bin auto[252:255]                                  94          1          -    Covered              
    Coverpoint data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                   27817          1          -    Covered              
        bin auto[4:7]                                    1361          1          -    Covered              
        bin auto[8:11]                                   1475          1          -    Covered              
        bin auto[12:15]                                  1536          1          -    Covered              
        bin auto[16:19]                                  1536          1          -    Covered              
        bin auto[20:23]                                  1536          1          -    Covered              
        bin auto[24:27]                                  1536          1          -    Covered              
        bin auto[28:31]                                  1440          1          -    Covered              
        bin auto[32:35]                                  1475          1          -    Covered              
        bin auto[36:39]                                  1501          1          -    Covered              
        bin auto[40:43]                                  1536          1          -    Covered              
        bin auto[44:47]                                  1536          1          -    Covered              
        bin auto[48:51]                                  1536          1          -    Covered              
        bin auto[52:55]                                  1536          1          -    Covered              
        bin auto[56:59]                                  1485          1          -    Covered              
        bin auto[60:63]                                  1389          1          -    Covered              
        bin auto[64:67]                                  1274          1          -    Covered              
        bin auto[68:71]                                  1501          1          -    Covered              
        bin auto[72:75]                                  1590          1          -    Covered              
        bin auto[76:79]                                  1335          1          -    Covered              
        bin auto[80:83]                                  1536          1          -    Covered              
        bin auto[84:87]                                  1536          1          -    Covered              
        bin auto[88:91]                                  1536          1          -    Covered              
        bin auto[92:95]                                  1536          1          -    Covered              
        bin auto[96:99]                                  1256          1          -    Covered              
        bin auto[100:103]                                1536          1          -    Covered              
        bin auto[104:107]                                1536          1          -    Covered              
        bin auto[108:111]                                1501          1          -    Covered              
        bin auto[112:115]                                1536          1          -    Covered              
        bin auto[116:119]                                1424          1          -    Covered              
        bin auto[120:123]                                1493          1          -    Covered              
        bin auto[124:127]                                1536          1          -    Covered              
        bin auto[128:131]                                1475          1          -    Covered              
        bin auto[132:135]                                1475          1          -    Covered              
        bin auto[136:139]                                1676          1          -    Covered              
        bin auto[140:143]                                1344          1          -    Covered              
        bin auto[144:147]                                1440          1          -    Covered              
        bin auto[148:151]                                1536          1          -    Covered              
        bin auto[152:155]                                1354          1          -    Covered              
        bin auto[156:159]                                1536          1          -    Covered              
        bin auto[160:163]                                1475          1          -    Covered              
        bin auto[164:167]                                1641          1          -    Covered              
        bin auto[168:171]                                1536          1          -    Covered              
        bin auto[172:175]                                1501          1          -    Covered              
        bin auto[176:179]                                1536          1          -    Covered              
        bin auto[180:183]                                1440          1          -    Covered              
        bin auto[184:187]                                1501          1          -    Covered              
        bin auto[188:191]                                1536          1          -    Covered              
        bin auto[192:195]                                1616          1          -    Covered              
        bin auto[196:199]                                1536          1          -    Covered              
        bin auto[200:203]                                1641          1          -    Covered              
        bin auto[204:207]                                1451          1          -    Covered              
        bin auto[208:211]                                1536          1          -    Covered              
        bin auto[212:215]                                1353          1          -    Covered              
        bin auto[216:219]                                1396          1          -    Covered              
        bin auto[220:223]                                1501          1          -    Covered              
        bin auto[224:227]                                1536          1          -    Covered              
        bin auto[228:231]                                1536          1          -    Covered              
        bin auto[232:235]                                1536          1          -    Covered              
        bin auto[236:239]                                1440          1          -    Covered              
        bin auto[240:243]                                1536          1          -    Covered              
        bin auto[244:247]                                1536          1          -    Covered              
        bin auto[248:251]                                1501          1          -    Covered              
        bin auto[252:255]                                1466          1          -    Covered              
    Coverpoint address_written                        100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                   75986          1          -    Covered              
        bin auto[4:7]                                    7969          1          -    Covered              
        bin auto[8:11]                                   3969          1          -    Covered              
        bin auto[12:15]                                  3969          1          -    Covered              
        bin auto[16:19]                                  1980          1          -    Covered              
        bin auto[20:23]                                  1957          1          -    Covered              
        bin auto[24:27]                                  1959          1          -    Covered              
        bin auto[28:31]                                  1979          1          -    Covered              
        bin auto[32:35]                                   976          1          -    Covered              
        bin auto[36:39]                                   972          1          -    Covered              
        bin auto[40:43]                                   962          1          -    Covered              
        bin auto[44:47]                                   964          1          -    Covered              
        bin auto[48:51]                                   963          1          -    Covered              
        bin auto[52:55]                                   964          1          -    Covered              
        bin auto[56:59]                                   969          1          -    Covered              
        bin auto[60:63]                                   978          1          -    Covered              
        bin auto[64:67]                                   473          1          -    Covered              
        bin auto[68:71]                                   471          1          -    Covered              
        bin auto[72:75]                                   468          1          -    Covered              
        bin auto[76:79]                                   472          1          -    Covered              
        bin auto[80:83]                                   464          1          -    Covered              
        bin auto[84:87]                                   468          1          -    Covered              
        bin auto[88:91]                                   468          1          -    Covered              
        bin auto[92:95]                                   464          1          -    Covered              
        bin auto[96:99]                                   463          1          -    Covered              
        bin auto[100:103]                                 468          1          -    Covered              
        bin auto[104:107]                                 469          1          -    Covered              
        bin auto[108:111]                                 465          1          -    Covered              
        bin auto[112:115]                                 468          1          -    Covered              
        bin auto[116:119]                                 469          1          -    Covered              
        bin auto[120:123]                                 474          1          -    Covered              
        bin auto[124:127]                                 473          1          -    Covered              
        bin auto[128:131]                                 220          1          -    Covered              
        bin auto[132:135]                                 222          1          -    Covered              
        bin auto[136:139]                                 221          1          -    Covered              
        bin auto[140:143]                                 218          1          -    Covered              
        bin auto[144:147]                                 219          1          -    Covered              
        bin auto[148:151]                                 220          1          -    Covered              
        bin auto[152:155]                                 221          1          -    Covered              
        bin auto[156:159]                                 219          1          -    Covered              
        bin auto[160:163]                                 217          1          -    Covered              
        bin auto[164:167]                                 216          1          -    Covered              
        bin auto[168:171]                                 218          1          -    Covered              
        bin auto[172:175]                                 218          1          -    Covered              
        bin auto[176:179]                                 220          1          -    Covered              
        bin auto[180:183]                                 217          1          -    Covered              
        bin auto[184:187]                                 217          1          -    Covered              
        bin auto[188:191]                                 215          1          -    Covered              
        bin auto[192:195]                                 216          1          -    Covered              
        bin auto[196:199]                                 216          1          -    Covered              
        bin auto[200:203]                                 218          1          -    Covered              
        bin auto[204:207]                                 219          1          -    Covered              
        bin auto[208:211]                                 215          1          -    Covered              
        bin auto[212:215]                                 222          1          -    Covered              
        bin auto[216:219]                                 219          1          -    Covered              
        bin auto[220:223]                                 216          1          -    Covered              
        bin auto[224:227]                                 216          1          -    Covered              
        bin auto[228:231]                                 221          1          -    Covered              
        bin auto[232:235]                                 217          1          -    Covered              
        bin auto[236:239]                                 221          1          -    Covered              
        bin auto[240:243]                                 222          1          -    Covered              
        bin auto[244:247]                                 220          1          -    Covered              
        bin auto[248:251]                                 222          1          -    Covered              
        bin auto[252:255]                                 221          1          -    Covered              
    Coverpoint address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  120043          1          -    Covered              
        bin auto[4:7]                                      32          1          -    Covered              
        bin auto[8:11]                                     32          1          -    Covered              
        bin auto[12:15]                                    31          1          -    Covered              
        bin auto[16:19]                                    32          1          -    Covered              
        bin auto[20:23]                                    32          1          -    Covered              
        bin auto[24:27]                                    32          1          -    Covered              
        bin auto[28:31]                                    32          1          -    Covered              
        bin auto[32:35]                                    32          1          -    Covered              
        bin auto[36:39]                                    31          1          -    Covered              
        bin auto[40:43]                                    32          1          -    Covered              
        bin auto[44:47]                                    31          1          -    Covered              
        bin auto[48:51]                                    32          1          -    Covered              
        bin auto[52:55]                                    29          1          -    Covered              
        bin auto[56:59]                                    32          1          -    Covered              
        bin auto[60:63]                                    31          1          -    Covered              
        bin auto[64:67]                                    32          1          -    Covered              
        bin auto[68:71]                                    30          1          -    Covered              
        bin auto[72:75]                                    30          1          -    Covered              
        bin auto[76:79]                                    32          1          -    Covered              
        bin auto[80:83]                                    31          1          -    Covered              
        bin auto[84:87]                                    32          1          -    Covered              
        bin auto[88:91]                                    32          1          -    Covered              
        bin auto[92:95]                                    32          1          -    Covered              
        bin auto[96:99]                                    32          1          -    Covered              
        bin auto[100:103]                                  31          1          -    Covered              
        bin auto[104:107]                                  32          1          -    Covered              
        bin auto[108:111]                                  30          1          -    Covered              
        bin auto[112:115]                                  31          1          -    Covered              
        bin auto[116:119]                                  31          1          -    Covered              
        bin auto[120:123]                                  32          1          -    Covered              
        bin auto[124:127]                                  32          1          -    Covered              
        bin auto[128:131]                                  31          1          -    Covered              
        bin auto[132:135]                                  32          1          -    Covered              
        bin auto[136:139]                                  31          1          -    Covered              
        bin auto[140:143]                                  31          1          -    Covered              
        bin auto[144:147]                                  31          1          -    Covered              
        bin auto[148:151]                                  30          1          -    Covered              
        bin auto[152:155]                                  31          1          -    Covered              
        bin auto[156:159]                                  31          1          -    Covered              
        bin auto[160:163]                                  32          1          -    Covered              
        bin auto[164:167]                                  32          1          -    Covered              
        bin auto[168:171]                                  30          1          -    Covered              
        bin auto[172:175]                                  30          1          -    Covered              
        bin auto[176:179]                                  32          1          -    Covered              
        bin auto[180:183]                                  32          1          -    Covered              
        bin auto[184:187]                                  30          1          -    Covered              
        bin auto[188:191]                                  31          1          -    Covered              
        bin auto[192:195]                                  31          1          -    Covered              
        bin auto[196:199]                                  32          1          -    Covered              
        bin auto[200:203]                                  32          1          -    Covered              
        bin auto[204:207]                                  31          1          -    Covered              
        bin auto[208:211]                                  28          1          -    Covered              
        bin auto[212:215]                                  31          1          -    Covered              
        bin auto[216:219]                                  32          1          -    Covered              
        bin auto[220:223]                                  30          1          -    Covered              
        bin auto[224:227]                                  31          1          -    Covered              
        bin auto[228:231]                                  31          1          -    Covered              
        bin auto[232:235]                                  31          1          -    Covered              
        bin auto[236:239]                                  32          1          -    Covered              
        bin auto[240:243]                                  30          1          -    Covered              
        bin auto[244:247]                                  32          1          -    Covered              
        bin auto[248:251]                                  32          1          -    Covered              
        bin auto[252:255]                                  31          1          -    Covered              
    Coverpoint receive_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin receive_asserted                             8000          1          -    Covered              
        bin receive_disable                            114012          1          -    Covered              
    Coverpoint send_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin send_asserted                                2000          1          -    Covered              
        bin send_disable                               120012          1          -    Covered              
    Cross Writing_address                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_disable>           189          1          -    Covered              
            bin <auto[248:251],receive_disable>           190          1          -    Covered              
            bin <auto[244:247],receive_disable>           188          1          -    Covered              
            bin <auto[240:243],receive_disable>           192          1          -    Covered              
            bin <auto[236:239],receive_disable>           189          1          -    Covered              
            bin <auto[232:235],receive_disable>           186          1          -    Covered              
            bin <auto[228:231],receive_disable>           189          1          -    Covered              
            bin <auto[224:227],receive_disable>           186          1          -    Covered              
            bin <auto[220:223],receive_disable>           185          1          -    Covered              
            bin <auto[216:219],receive_disable>           188          1          -    Covered              
            bin <auto[212:215],receive_disable>           190          1          -    Covered              
            bin <auto[208:211],receive_disable>           185          1          -    Covered              
            bin <auto[204:207],receive_disable>           189          1          -    Covered              
            bin <auto[200:203],receive_disable>           186          1          -    Covered              
            bin <auto[196:199],receive_disable>           184          1          -    Covered              
            bin <auto[192:195],receive_disable>           185          1          -    Covered              
            bin <auto[188:191],receive_disable>           185          1          -    Covered              
            bin <auto[184:187],receive_disable>           187          1          -    Covered              
            bin <auto[180:183],receive_disable>           185          1          -    Covered              
            bin <auto[176:179],receive_disable>           188          1          -    Covered              
            bin <auto[172:175],receive_disable>           188          1          -    Covered              
            bin <auto[168:171],receive_disable>           186          1          -    Covered              
            bin <auto[164:167],receive_disable>           184          1          -    Covered              
            bin <auto[160:163],receive_disable>           186          1          -    Covered              
            bin <auto[156:159],receive_disable>           188          1          -    Covered              
            bin <auto[152:155],receive_disable>           189          1          -    Covered              
            bin <auto[148:151],receive_disable>           191          1          -    Covered              
            bin <auto[144:147],receive_disable>           187          1          -    Covered              
            bin <auto[140:143],receive_disable>           186          1          -    Covered              
            bin <auto[136:139],receive_disable>           190          1          -    Covered              
            bin <auto[132:135],receive_disable>           190          1          -    Covered              
            bin <auto[128:131],receive_disable>           189          1          -    Covered              
            bin <auto[124:127],receive_disable>           443          1          -    Covered              
            bin <auto[120:123],receive_disable>           442          1          -    Covered              
            bin <auto[116:119],receive_disable>           438          1          -    Covered              
            bin <auto[112:115],receive_disable>           437          1          -    Covered              
            bin <auto[108:111],receive_disable>           435          1          -    Covered              
            bin <auto[104:107],receive_disable>           437          1          -    Covered              
            bin <auto[100:103],receive_disable>           437          1          -    Covered              
            bin <auto[96:99],receive_disable>             432          1          -    Covered              
            bin <auto[92:95],receive_disable>             432          1          -    Covered              
            bin <auto[88:91],receive_disable>             437          1          -    Covered              
            bin <auto[84:87],receive_disable>             436          1          -    Covered              
            bin <auto[80:83],receive_disable>             433          1          -    Covered              
            bin <auto[76:79],receive_disable>             440          1          -    Covered              
            bin <auto[72:75],receive_disable>             439          1          -    Covered              
            bin <auto[68:71],receive_disable>             439          1          -    Covered              
            bin <auto[64:67],receive_disable>             442          1          -    Covered              
            bin <auto[60:63],receive_disable>             947          1          -    Covered              
            bin <auto[56:59],receive_disable>             937          1          -    Covered              
            bin <auto[52:55],receive_disable>             934          1          -    Covered              
            bin <auto[48:51],receive_disable>             931          1          -    Covered              
            bin <auto[44:47],receive_disable>             932          1          -    Covered              
            bin <auto[40:43],receive_disable>             932          1          -    Covered              
            bin <auto[36:39],receive_disable>             940          1          -    Covered              
            bin <auto[32:35],receive_disable>             944          1          -    Covered              
            bin <auto[28:31],receive_disable>            1947          1          -    Covered              
            bin <auto[24:27],receive_disable>            1927          1          -    Covered              
            bin <auto[20:23],receive_disable>            1926          1          -    Covered              
            bin <auto[16:19],receive_disable>            1948          1          -    Covered              
            bin <auto[12:15],receive_disable>            3938          1          -    Covered              
            bin <auto[8:11],receive_disable>             3937          1          -    Covered              
            bin <auto[4:7],receive_disable>              7938          1          -    Covered              
            bin <auto[0:3],receive_disable>             69955          1          -    Covered              
            bin <auto[252:255],receive_asserted>           32          1          -    Covered              
            bin <auto[248:251],receive_asserted>           32          1          -    Covered              
            bin <auto[244:247],receive_asserted>           32          1          -    Covered              
            bin <auto[240:243],receive_asserted>           30          1          -    Covered              
            bin <auto[236:239],receive_asserted>           32          1          -    Covered              
            bin <auto[232:235],receive_asserted>           31          1          -    Covered              
            bin <auto[228:231],receive_asserted>           32          1          -    Covered              
            bin <auto[224:227],receive_asserted>           30          1          -    Covered              
            bin <auto[220:223],receive_asserted>           31          1          -    Covered              
            bin <auto[216:219],receive_asserted>           31          1          -    Covered              
            bin <auto[212:215],receive_asserted>           32          1          -    Covered              
            bin <auto[208:211],receive_asserted>           30          1          -    Covered              
            bin <auto[204:207],receive_asserted>           30          1          -    Covered              
            bin <auto[200:203],receive_asserted>           32          1          -    Covered              
            bin <auto[196:199],receive_asserted>           32          1          -    Covered              
            bin <auto[192:195],receive_asserted>           31          1          -    Covered              
            bin <auto[188:191],receive_asserted>           30          1          -    Covered              
            bin <auto[184:187],receive_asserted>           30          1          -    Covered              
            bin <auto[180:183],receive_asserted>           32          1          -    Covered              
            bin <auto[176:179],receive_asserted>           32          1          -    Covered              
            bin <auto[172:175],receive_asserted>           30          1          -    Covered              
            bin <auto[168:171],receive_asserted>           32          1          -    Covered              
            bin <auto[164:167],receive_asserted>           32          1          -    Covered              
            bin <auto[160:163],receive_asserted>           31          1          -    Covered              
            bin <auto[156:159],receive_asserted>           31          1          -    Covered              
            bin <auto[152:155],receive_asserted>           32          1          -    Covered              
            bin <auto[148:151],receive_asserted>           29          1          -    Covered              
            bin <auto[144:147],receive_asserted>           32          1          -    Covered              
            bin <auto[140:143],receive_asserted>           32          1          -    Covered              
            bin <auto[136:139],receive_asserted>           31          1          -    Covered              
            bin <auto[132:135],receive_asserted>           32          1          -    Covered              
            bin <auto[128:131],receive_asserted>           31          1          -    Covered              
            bin <auto[124:127],receive_asserted>           30          1          -    Covered              
            bin <auto[120:123],receive_asserted>           32          1          -    Covered              
            bin <auto[116:119],receive_asserted>           31          1          -    Covered              
            bin <auto[112:115],receive_asserted>           31          1          -    Covered              
            bin <auto[108:111],receive_asserted>           30          1          -    Covered              
            bin <auto[104:107],receive_asserted>           32          1          -    Covered              
            bin <auto[100:103],receive_asserted>           31          1          -    Covered              
            bin <auto[96:99],receive_asserted>             31          1          -    Covered              
            bin <auto[92:95],receive_asserted>             32          1          -    Covered              
            bin <auto[88:91],receive_asserted>             31          1          -    Covered              
            bin <auto[84:87],receive_asserted>             32          1          -    Covered              
            bin <auto[80:83],receive_asserted>             31          1          -    Covered              
            bin <auto[76:79],receive_asserted>             32          1          -    Covered              
            bin <auto[72:75],receive_asserted>             29          1          -    Covered              
            bin <auto[68:71],receive_asserted>             32          1          -    Covered              
            bin <auto[64:67],receive_asserted>             31          1          -    Covered              
            bin <auto[60:63],receive_asserted>             31          1          -    Covered              
            bin <auto[56:59],receive_asserted>             32          1          -    Covered              
            bin <auto[52:55],receive_asserted>             30          1          -    Covered              
            bin <auto[48:51],receive_asserted>             32          1          -    Covered              
            bin <auto[44:47],receive_asserted>             32          1          -    Covered              
            bin <auto[40:43],receive_asserted>             30          1          -    Covered              
            bin <auto[36:39],receive_asserted>             32          1          -    Covered              
            bin <auto[32:35],receive_asserted>             32          1          -    Covered              
            bin <auto[28:31],receive_asserted>             32          1          -    Covered              
            bin <auto[24:27],receive_asserted>             32          1          -    Covered              
            bin <auto[20:23],receive_asserted>             31          1          -    Covered              
            bin <auto[16:19],receive_asserted>             32          1          -    Covered              
            bin <auto[12:15],receive_asserted>             31          1          -    Covered              
            bin <auto[8:11],receive_asserted>              32          1          -    Covered              
            bin <auto[4:7],receive_asserted>               31          1          -    Covered              
            bin <auto[0:3],receive_asserted>             6031          1          -    Covered              
    Cross Writing_data                                100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_disable>            62          1          -    Covered              
            bin <auto[248:251],receive_disable>            63          1          -    Covered              
            bin <auto[244:247],receive_disable>            62          1          -    Covered              
            bin <auto[240:243],receive_disable>            64          1          -    Covered              
            bin <auto[236:239],receive_disable>            64          1          -    Covered              
            bin <auto[232:235],receive_disable>            61          1          -    Covered              
            bin <auto[228:231],receive_disable>            64          1          -    Covered              
            bin <auto[224:227],receive_disable>            64          1          -    Covered              
            bin <auto[220:223],receive_disable>            64          1          -    Covered              
            bin <auto[216:219],receive_disable>            63          1          -    Covered              
            bin <auto[212:215],receive_disable>            63          1          -    Covered              
            bin <auto[208:211],receive_disable>            63          1          -    Covered              
            bin <auto[204:207],receive_disable>            63          1          -    Covered              
            bin <auto[200:203],receive_disable>            63          1          -    Covered              
            bin <auto[196:199],receive_disable>            61          1          -    Covered              
            bin <auto[192:195],receive_disable>            62          1          -    Covered              
            bin <auto[188:191],receive_disable>            60          1          -    Covered              
            bin <auto[184:187],receive_disable>            61          1          -    Covered              
            bin <auto[180:183],receive_disable>            62          1          -    Covered              
            bin <auto[176:179],receive_disable>            64          1          -    Covered              
            bin <auto[172:175],receive_disable>            63          1          -    Covered              
            bin <auto[168:171],receive_disable>            63          1          -    Covered              
            bin <auto[164:167],receive_disable>            61          1          -    Covered              
            bin <auto[160:163],receive_disable>            62          1          -    Covered              
            bin <auto[156:159],receive_disable>            63          1          -    Covered              
            bin <auto[152:155],receive_disable>            63          1          -    Covered              
            bin <auto[148:151],receive_disable>            63          1          -    Covered              
            bin <auto[144:147],receive_disable>            61          1          -    Covered              
            bin <auto[140:143],receive_disable>            62          1          -    Covered              
            bin <auto[136:139],receive_disable>            62          1          -    Covered              
            bin <auto[132:135],receive_disable>            63          1          -    Covered              
            bin <auto[128:131],receive_disable>            61          1          -    Covered              
            bin <auto[124:127],receive_disable>            63          1          -    Covered              
            bin <auto[120:123],receive_disable>            62          1          -    Covered              
            bin <auto[116:119],receive_disable>            63          1          -    Covered              
            bin <auto[112:115],receive_disable>            62          1          -    Covered              
            bin <auto[108:111],receive_disable>            62          1          -    Covered              
            bin <auto[104:107],receive_disable>            59          1          -    Covered              
            bin <auto[100:103],receive_disable>            63          1          -    Covered              
            bin <auto[96:99],receive_disable>              63          1          -    Covered              
            bin <auto[92:95],receive_disable>              61          1          -    Covered              
            bin <auto[88:91],receive_disable>              64          1          -    Covered              
            bin <auto[84:87],receive_disable>              60          1          -    Covered              
            bin <auto[80:83],receive_disable>              64          1          -    Covered              
            bin <auto[76:79],receive_disable>              62          1          -    Covered              
            bin <auto[72:75],receive_disable>              61          1          -    Covered              
            bin <auto[68:71],receive_disable>              62          1          -    Covered              
            bin <auto[64:67],receive_disable>              63          1          -    Covered              
            bin <auto[60:63],receive_disable>              64          1          -    Covered              
            bin <auto[56:59],receive_disable>              62          1          -    Covered              
            bin <auto[52:55],receive_disable>              62          1          -    Covered              
            bin <auto[48:51],receive_disable>              63          1          -    Covered              
            bin <auto[44:47],receive_disable>              64          1          -    Covered              
            bin <auto[40:43],receive_disable>              63          1          -    Covered              
            bin <auto[36:39],receive_disable>              62          1          -    Covered              
            bin <auto[32:35],receive_disable>              62          1          -    Covered              
            bin <auto[28:31],receive_disable>              63          1          -    Covered              
            bin <auto[24:27],receive_disable>              61          1          -    Covered              
            bin <auto[20:23],receive_disable>              63          1          -    Covered              
            bin <auto[16:19],receive_disable>              63          1          -    Covered              
            bin <auto[12:15],receive_disable>              64          1          -    Covered              
            bin <auto[8:11],receive_disable>               64          1          -    Covered              
            bin <auto[4:7],receive_disable>                63          1          -    Covered              
            bin <auto[0:3],receive_disable>            110075          1          -    Covered              
            bin <auto[252:255],receive_asserted>           32          1          -    Covered              
            bin <auto[248:251],receive_asserted>           32          1          -    Covered              
            bin <auto[244:247],receive_asserted>           32          1          -    Covered              
            bin <auto[240:243],receive_asserted>           32          1          -    Covered              
            bin <auto[236:239],receive_asserted>           31          1          -    Covered              
            bin <auto[232:235],receive_asserted>           32          1          -    Covered              
            bin <auto[228:231],receive_asserted>           32          1          -    Covered              
            bin <auto[224:227],receive_asserted>           32          1          -    Covered              
            bin <auto[220:223],receive_asserted>           31          1          -    Covered              
            bin <auto[216:219],receive_asserted>           31          1          -    Covered              
            bin <auto[212:215],receive_asserted>           29          1          -    Covered              
            bin <auto[208:211],receive_asserted>           31          1          -    Covered              
            bin <auto[204:207],receive_asserted>           32          1          -    Covered              
            bin <auto[200:203],receive_asserted>           31          1          -    Covered              
            bin <auto[196:199],receive_asserted>           32          1          -    Covered              
            bin <auto[192:195],receive_asserted>           31          1          -    Covered              
            bin <auto[188:191],receive_asserted>           32          1          -    Covered              
            bin <auto[184:187],receive_asserted>           32          1          -    Covered              
            bin <auto[180:183],receive_asserted>           31          1          -    Covered              
            bin <auto[176:179],receive_asserted>           31          1          -    Covered              
            bin <auto[172:175],receive_asserted>           32          1          -    Covered              
            bin <auto[168:171],receive_asserted>           32          1          -    Covered              
            bin <auto[164:167],receive_asserted>           31          1          -    Covered              
            bin <auto[160:163],receive_asserted>           31          1          -    Covered              
            bin <auto[156:159],receive_asserted>           32          1          -    Covered              
            bin <auto[152:155],receive_asserted>           31          1          -    Covered              
            bin <auto[148:151],receive_asserted>           32          1          -    Covered              
            bin <auto[144:147],receive_asserted>           30          1          -    Covered              
            bin <auto[140:143],receive_asserted>           29          1          -    Covered              
            bin <auto[136:139],receive_asserted>           31          1          -    Covered              
            bin <auto[132:135],receive_asserted>           31          1          -    Covered              
            bin <auto[128:131],receive_asserted>           30          1          -    Covered              
            bin <auto[124:127],receive_asserted>           32          1          -    Covered              
            bin <auto[120:123],receive_asserted>           28          1          -    Covered              
            bin <auto[116:119],receive_asserted>           31          1          -    Covered              
            bin <auto[112:115],receive_asserted>           31          1          -    Covered              
            bin <auto[108:111],receive_asserted>           32          1          -    Covered              
            bin <auto[104:107],receive_asserted>           32          1          -    Covered              
            bin <auto[100:103],receive_asserted>           32          1          -    Covered              
            bin <auto[96:99],receive_asserted>             30          1          -    Covered              
            bin <auto[92:95],receive_asserted>             31          1          -    Covered              
            bin <auto[88:91],receive_asserted>             32          1          -    Covered              
            bin <auto[84:87],receive_asserted>             31          1          -    Covered              
            bin <auto[80:83],receive_asserted>             31          1          -    Covered              
            bin <auto[76:79],receive_asserted>             30          1          -    Covered              
            bin <auto[72:75],receive_asserted>             31          1          -    Covered              
            bin <auto[68:71],receive_asserted>             32          1          -    Covered              
            bin <auto[64:67],receive_asserted>             29          1          -    Covered              
            bin <auto[60:63],receive_asserted>             31          1          -    Covered              
            bin <auto[56:59],receive_asserted>             31          1          -    Covered              
            bin <auto[52:55],receive_asserted>             32          1          -    Covered              
            bin <auto[48:51],receive_asserted>             32          1          -    Covered              
            bin <auto[44:47],receive_asserted>             32          1          -    Covered              
            bin <auto[40:43],receive_asserted>             32          1          -    Covered              
            bin <auto[36:39],receive_asserted>             32          1          -    Covered              
            bin <auto[32:35],receive_asserted>             31          1          -    Covered              
            bin <auto[28:31],receive_asserted>             30          1          -    Covered              
            bin <auto[24:27],receive_asserted>             32          1          -    Covered              
            bin <auto[20:23],receive_asserted>             32          1          -    Covered              
            bin <auto[16:19],receive_asserted>             32          1          -    Covered              
            bin <auto[12:15],receive_asserted>             31          1          -    Covered              
            bin <auto[8:11],receive_asserted>              31          1          -    Covered              
            bin <auto[4:7],receive_asserted>               31          1          -    Covered              
            bin <auto[0:3],receive_asserted>             6032          1          -    Covered              
    Cross reading_address                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_asserted>           31          1          -    Covered              
            bin <auto[124:127],receive_asserted>           32          1          -    Covered              
            bin <auto[188:191],receive_asserted>           31          1          -    Covered              
            bin <auto[60:63],receive_asserted>             31          1          -    Covered              
            bin <auto[220:223],receive_asserted>           30          1          -    Covered              
            bin <auto[92:95],receive_asserted>             32          1          -    Covered              
            bin <auto[156:159],receive_asserted>           31          1          -    Covered              
            bin <auto[28:31],receive_asserted>             32          1          -    Covered              
            bin <auto[236:239],receive_asserted>           32          1          -    Covered              
            bin <auto[108:111],receive_asserted>           30          1          -    Covered              
            bin <auto[172:175],receive_asserted>           30          1          -    Covered              
            bin <auto[44:47],receive_asserted>             31          1          -    Covered              
            bin <auto[204:207],receive_asserted>           31          1          -    Covered              
            bin <auto[76:79],receive_asserted>             32          1          -    Covered              
            bin <auto[140:143],receive_asserted>           31          1          -    Covered              
            bin <auto[12:15],receive_asserted>             31          1          -    Covered              
            bin <auto[244:247],receive_asserted>           32          1          -    Covered              
            bin <auto[116:119],receive_asserted>           31          1          -    Covered              
            bin <auto[180:183],receive_asserted>           32          1          -    Covered              
            bin <auto[52:55],receive_asserted>             29          1          -    Covered              
            bin <auto[212:215],receive_asserted>           31          1          -    Covered              
            bin <auto[84:87],receive_asserted>             32          1          -    Covered              
            bin <auto[148:151],receive_asserted>           30          1          -    Covered              
            bin <auto[20:23],receive_asserted>             32          1          -    Covered              
            bin <auto[228:231],receive_asserted>           31          1          -    Covered              
            bin <auto[100:103],receive_asserted>           31          1          -    Covered              
            bin <auto[164:167],receive_asserted>           32          1          -    Covered              
            bin <auto[36:39],receive_asserted>             31          1          -    Covered              
            bin <auto[196:199],receive_asserted>           32          1          -    Covered              
            bin <auto[68:71],receive_asserted>             30          1          -    Covered              
            bin <auto[132:135],receive_asserted>           32          1          -    Covered              
            bin <auto[4:7],receive_asserted>               32          1          -    Covered              
            bin <auto[248:251],receive_asserted>           32          1          -    Covered              
            bin <auto[120:123],receive_asserted>           32          1          -    Covered              
            bin <auto[184:187],receive_asserted>           30          1          -    Covered              
            bin <auto[56:59],receive_asserted>             32          1          -    Covered              
            bin <auto[216:219],receive_asserted>           32          1          -    Covered              
            bin <auto[88:91],receive_asserted>             32          1          -    Covered              
            bin <auto[152:155],receive_asserted>           31          1          -    Covered              
            bin <auto[24:27],receive_asserted>             32          1          -    Covered              
            bin <auto[232:235],receive_asserted>           31          1          -    Covered              
            bin <auto[104:107],receive_asserted>           32          1          -    Covered              
            bin <auto[168:171],receive_asserted>           30          1          -    Covered              
            bin <auto[40:43],receive_asserted>             32          1          -    Covered              
            bin <auto[200:203],receive_asserted>           32          1          -    Covered              
            bin <auto[72:75],receive_asserted>             30          1          -    Covered              
            bin <auto[136:139],receive_asserted>           31          1          -    Covered              
            bin <auto[8:11],receive_asserted>              32          1          -    Covered              
            bin <auto[240:243],receive_asserted>           30          1          -    Covered              
            bin <auto[112:115],receive_asserted>           31          1          -    Covered              
            bin <auto[176:179],receive_asserted>           32          1          -    Covered              
            bin <auto[48:51],receive_asserted>             32          1          -    Covered              
            bin <auto[208:211],receive_asserted>           28          1          -    Covered              
            bin <auto[80:83],receive_asserted>             31          1          -    Covered              
            bin <auto[144:147],receive_asserted>           31          1          -    Covered              
            bin <auto[16:19],receive_asserted>             32          1          -    Covered              
            bin <auto[224:227],receive_asserted>           31          1          -    Covered              
            bin <auto[96:99],receive_asserted>             32          1          -    Covered              
            bin <auto[160:163],receive_asserted>           32          1          -    Covered              
            bin <auto[32:35],receive_asserted>             32          1          -    Covered              
            bin <auto[192:195],receive_asserted>           31          1          -    Covered              
            bin <auto[64:67],receive_asserted>             32          1          -    Covered              
            bin <auto[128:131],receive_asserted>           31          1          -    Covered              
            bin <auto[0:3],receive_asserted>             6031          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_bin1                     114012                     -    Occurred             
    Cross reading_data                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_asserted>           92          1          -    Covered              
            bin <auto[124:127],receive_asserted>           96          1          -    Covered              
            bin <auto[188:191],receive_asserted>           96          1          -    Covered              
            bin <auto[60:63],receive_asserted>             86          1          -    Covered              
            bin <auto[220:223],receive_asserted>           94          1          -    Covered              
            bin <auto[92:95],receive_asserted>             96          1          -    Covered              
            bin <auto[156:159],receive_asserted>           96          1          -    Covered              
            bin <auto[28:31],receive_asserted>             90          1          -    Covered              
            bin <auto[236:239],receive_asserted>           90          1          -    Covered              
            bin <auto[108:111],receive_asserted>           94          1          -    Covered              
            bin <auto[172:175],receive_asserted>           94          1          -    Covered              
            bin <auto[44:47],receive_asserted>             96          1          -    Covered              
            bin <auto[204:207],receive_asserted>           90          1          -    Covered              
            bin <auto[76:79],receive_asserted>             84          1          -    Covered              
            bin <auto[140:143],receive_asserted>           84          1          -    Covered              
            bin <auto[12:15],receive_asserted>             96          1          -    Covered              
            bin <auto[244:247],receive_asserted>           96          1          -    Covered              
            bin <auto[116:119],receive_asserted>           88          1          -    Covered              
            bin <auto[180:183],receive_asserted>           90          1          -    Covered              
            bin <auto[52:55],receive_asserted>             96          1          -    Covered              
            bin <auto[212:215],receive_asserted>           84          1          -    Covered              
            bin <auto[84:87],receive_asserted>             96          1          -    Covered              
            bin <auto[148:151],receive_asserted>           96          1          -    Covered              
            bin <auto[20:23],receive_asserted>             96          1          -    Covered              
            bin <auto[228:231],receive_asserted>           96          1          -    Covered              
            bin <auto[100:103],receive_asserted>           96          1          -    Covered              
            bin <auto[164:167],receive_asserted>          102          1          -    Covered              
            bin <auto[36:39],receive_asserted>             94          1          -    Covered              
            bin <auto[196:199],receive_asserted>           96          1          -    Covered              
            bin <auto[68:71],receive_asserted>             94          1          -    Covered              
            bin <auto[132:135],receive_asserted>           92          1          -    Covered              
            bin <auto[4:7],receive_asserted>               86          1          -    Covered              
            bin <auto[248:251],receive_asserted>           94          1          -    Covered              
            bin <auto[120:123],receive_asserted>           92          1          -    Covered              
            bin <auto[184:187],receive_asserted>           94          1          -    Covered              
            bin <auto[56:59],receive_asserted>             92          1          -    Covered              
            bin <auto[216:219],receive_asserted>           88          1          -    Covered              
            bin <auto[88:91],receive_asserted>             96          1          -    Covered              
            bin <auto[152:155],receive_asserted>           84          1          -    Covered              
            bin <auto[24:27],receive_asserted>             96          1          -    Covered              
            bin <auto[232:235],receive_asserted>           96          1          -    Covered              
            bin <auto[104:107],receive_asserted>           96          1          -    Covered              
            bin <auto[168:171],receive_asserted>           96          1          -    Covered              
            bin <auto[40:43],receive_asserted>             96          1          -    Covered              
            bin <auto[200:203],receive_asserted>          102          1          -    Covered              
            bin <auto[72:75],receive_asserted>             98          1          -    Covered              
            bin <auto[136:139],receive_asserted>          104          1          -    Covered              
            bin <auto[8:11],receive_asserted>              92          1          -    Covered              
            bin <auto[240:243],receive_asserted>           96          1          -    Covered              
            bin <auto[112:115],receive_asserted>           96          1          -    Covered              
            bin <auto[176:179],receive_asserted>           96          1          -    Covered              
            bin <auto[48:51],receive_asserted>             96          1          -    Covered              
            bin <auto[208:211],receive_asserted>           96          1          -    Covered              
            bin <auto[80:83],receive_asserted>             96          1          -    Covered              
            bin <auto[144:147],receive_asserted>           90          1          -    Covered              
            bin <auto[16:19],receive_asserted>             96          1          -    Covered              
            bin <auto[224:227],receive_asserted>           96          1          -    Covered              
            bin <auto[96:99],receive_asserted>             80          1          -    Covered              
            bin <auto[160:163],receive_asserted>           92          1          -    Covered              
            bin <auto[32:35],receive_asserted>             92          1          -    Covered              
            bin <auto[192:195],receive_asserted>          100          1          -    Covered              
            bin <auto[64:67],receive_asserted>             80          1          -    Covered              
            bin <auto[128:131],receive_asserted>           92          1          -    Covered              
            bin <auto[0:3],receive_asserted>             2118          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_bin1                     114012                     -    Occurred             

=================================================================================
=== Instance: /SPI_coverage_pkg
=== Design Unit: work.SPI_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         15        na        na        na
            Covergroup Bins        522       522         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_coverage_pkg/SPI_coverage/SPI_Wrapper      100.00%        100          -    Covered              
    covered/total bins:                                   522        522          -                      
    missing/total bins:                                     0        522          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Address_write                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data_write                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Send_Address_wr                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Send_Address_rd                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint send_Data_wr                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Recieving_Data_rd                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Sending_order_Read_data                100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Starting_Communication                 100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_sending_addr_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_sending_data_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_sending_addr_rd                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_recieving_data                     100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_coverage_pkg::SPI_coverage::SPI_Wrapper  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   522        522          -                      
    missing/total bins:                                     0        522          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin reset_asserted                                 12          1          -    Covered              
        bin reset_disable                              122000          1          -    Covered              
    Coverpoint Address_write                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     16          1          -    Covered              
        bin auto[12:15]                                    15          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    16          1          -    Covered              
        bin auto[32:35]                                    16          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    14          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    16          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    16          1          -    Covered              
        bin auto[80:83]                                    15          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  15          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  15          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  16          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  16          1          -    Covered              
        bin auto[136:139]                                  15          1          -    Covered              
        bin auto[140:143]                                  16          1          -    Covered              
        bin auto[144:147]                                  16          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  16          1          -    Covered              
        bin auto[156:159]                                  15          1          -    Covered              
        bin auto[160:163]                                  16          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  14          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  16          1          -    Covered              
        bin auto[184:187]                                  14          1          -    Covered              
        bin auto[188:191]                                  15          1          -    Covered              
        bin auto[192:195]                                  15          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  15          1          -    Covered              
        bin auto[208:211]                                  14          1          -    Covered              
        bin auto[212:215]                                  16          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  15          1          -    Covered              
        bin auto[224:227]                                  15          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  16          1          -    Covered              
        bin auto[240:243]                                  15          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Data_write                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     15          1          -    Covered              
        bin auto[12:15]                                    16          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    15          1          -    Covered              
        bin auto[32:35]                                    15          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    16          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    14          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    15          1          -    Covered              
        bin auto[80:83]                                    16          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  16          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  16          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  13          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  15          1          -    Covered              
        bin auto[136:139]                                  16          1          -    Covered              
        bin auto[140:143]                                  14          1          -    Covered              
        bin auto[144:147]                                  15          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  15          1          -    Covered              
        bin auto[156:159]                                  16          1          -    Covered              
        bin auto[160:163]                                  15          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  16          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  15          1          -    Covered              
        bin auto[184:187]                                  16          1          -    Covered              
        bin auto[188:191]                                  16          1          -    Covered              
        bin auto[192:195]                                  16          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  16          1          -    Covered              
        bin auto[208:211]                                  16          1          -    Covered              
        bin auto[212:215]                                  13          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  16          1          -    Covered              
        bin auto[224:227]                                  16          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  15          1          -    Covered              
        bin auto[240:243]                                  16          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     15          1          -    Covered              
        bin auto[12:15]                                    16          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    15          1          -    Covered              
        bin auto[32:35]                                    15          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    16          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    14          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    15          1          -    Covered              
        bin auto[80:83]                                    16          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  16          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  16          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  13          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  15          1          -    Covered              
        bin auto[136:139]                                  16          1          -    Covered              
        bin auto[140:143]                                  14          1          -    Covered              
        bin auto[144:147]                                  15          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  15          1          -    Covered              
        bin auto[156:159]                                  16          1          -    Covered              
        bin auto[160:163]                                  15          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  16          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  15          1          -    Covered              
        bin auto[184:187]                                  16          1          -    Covered              
        bin auto[188:191]                                  16          1          -    Covered              
        bin auto[192:195]                                  16          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  16          1          -    Covered              
        bin auto[208:211]                                  16          1          -    Covered              
        bin auto[212:215]                                  13          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  16          1          -    Covered              
        bin auto[224:227]                                  16          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  15          1          -    Covered              
        bin auto[240:243]                                  16          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     16          1          -    Covered              
        bin auto[12:15]                                    15          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    16          1          -    Covered              
        bin auto[32:35]                                    16          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    14          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    16          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    16          1          -    Covered              
        bin auto[80:83]                                    15          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  15          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  15          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  16          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  16          1          -    Covered              
        bin auto[136:139]                                  15          1          -    Covered              
        bin auto[140:143]                                  16          1          -    Covered              
        bin auto[144:147]                                  16          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  16          1          -    Covered              
        bin auto[156:159]                                  15          1          -    Covered              
        bin auto[160:163]                                  16          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  14          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  16          1          -    Covered              
        bin auto[184:187]                                  14          1          -    Covered              
        bin auto[188:191]                                  15          1          -    Covered              
        bin auto[192:195]                                  15          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  15          1          -    Covered              
        bin auto[208:211]                                  14          1          -    Covered              
        bin auto[212:215]                                  16          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  15          1          -    Covered              
        bin auto[224:227]                                  15          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  16          1          -    Covered              
        bin auto[240:243]                                  15          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Send_Address_wr                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_add                                 11000          1          -    Covered              
    Coverpoint Send_Address_rd                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_add                                 11000          1          -    Covered              
    Coverpoint send_Data_wr                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_data                                11000          1          -    Covered              
    Coverpoint Recieving_Data_rd                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_data                                 8000          1          -    Covered              
    Coverpoint Sending_order_Read_data                100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin order_reading_data                          11000          1          -    Covered              
    Coverpoint Starting_Communication                 100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin Start                                      114000          1          -    Covered              
        bin End                                          8012          1          -    Covered              
        bin transaction_back                             7988          1          -    Covered              
    Cross Actualiy_sending_addr_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_add,auto[252:255]>                16          1          -    Covered              
            bin <writing_add,auto[248:251]>                16          1          -    Covered              
            bin <writing_add,auto[244:247]>                16          1          -    Covered              
            bin <writing_add,auto[240:243]>                15          1          -    Covered              
            bin <writing_add,auto[236:239]>                16          1          -    Covered              
            bin <writing_add,auto[232:235]>                16          1          -    Covered              
            bin <writing_add,auto[228:231]>                16          1          -    Covered              
            bin <writing_add,auto[224:227]>                15          1          -    Covered              
            bin <writing_add,auto[220:223]>                15          1          -    Covered              
            bin <writing_add,auto[216:219]>                16          1          -    Covered              
            bin <writing_add,auto[212:215]>                16          1          -    Covered              
            bin <writing_add,auto[208:211]>                14          1          -    Covered              
            bin <writing_add,auto[204:207]>                15          1          -    Covered              
            bin <writing_add,auto[200:203]>                16          1          -    Covered              
            bin <writing_add,auto[196:199]>                16          1          -    Covered              
            bin <writing_add,auto[192:195]>                15          1          -    Covered              
            bin <writing_add,auto[188:191]>                15          1          -    Covered              
            bin <writing_add,auto[184:187]>                14          1          -    Covered              
            bin <writing_add,auto[180:183]>                16          1          -    Covered              
            bin <writing_add,auto[176:179]>                16          1          -    Covered              
            bin <writing_add,auto[172:175]>                14          1          -    Covered              
            bin <writing_add,auto[168:171]>                16          1          -    Covered              
            bin <writing_add,auto[164:167]>                16          1          -    Covered              
            bin <writing_add,auto[160:163]>                16          1          -    Covered              
            bin <writing_add,auto[156:159]>                15          1          -    Covered              
            bin <writing_add,auto[152:155]>                16          1          -    Covered              
            bin <writing_add,auto[148:151]>                16          1          -    Covered              
            bin <writing_add,auto[144:147]>                16          1          -    Covered              
            bin <writing_add,auto[140:143]>                16          1          -    Covered              
            bin <writing_add,auto[136:139]>                15          1          -    Covered              
            bin <writing_add,auto[132:135]>                16          1          -    Covered              
            bin <writing_add,auto[128:131]>                15          1          -    Covered              
            bin <writing_add,auto[124:127]>                16          1          -    Covered              
            bin <writing_add,auto[120:123]>                16          1          -    Covered              
            bin <writing_add,auto[116:119]>                15          1          -    Covered              
            bin <writing_add,auto[112:115]>                15          1          -    Covered              
            bin <writing_add,auto[108:111]>                16          1          -    Covered              
            bin <writing_add,auto[104:107]>                16          1          -    Covered              
            bin <writing_add,auto[100:103]>                15          1          -    Covered              
            bin <writing_add,auto[96:99]>                  16          1          -    Covered              
            bin <writing_add,auto[92:95]>                  16          1          -    Covered              
            bin <writing_add,auto[88:91]>                  16          1          -    Covered              
            bin <writing_add,auto[84:87]>                  16          1          -    Covered              
            bin <writing_add,auto[80:83]>                  15          1          -    Covered              
            bin <writing_add,auto[76:79]>                  16          1          -    Covered              
            bin <writing_add,auto[72:75]>                  15          1          -    Covered              
            bin <writing_add,auto[68:71]>                  16          1          -    Covered              
            bin <writing_add,auto[64:67]>                  16          1          -    Covered              
            bin <writing_add,auto[60:63]>                  15          1          -    Covered              
            bin <writing_add,auto[56:59]>                  16          1          -    Covered              
            bin <writing_add,auto[52:55]>                  14          1          -    Covered              
            bin <writing_add,auto[48:51]>                  16          1          -    Covered              
            bin <writing_add,auto[44:47]>                  16          1          -    Covered              
            bin <writing_add,auto[40:43]>                  16          1          -    Covered              
            bin <writing_add,auto[36:39]>                  16          1          -    Covered              
            bin <writing_add,auto[32:35]>                  16          1          -    Covered              
            bin <writing_add,auto[28:31]>                  16          1          -    Covered              
            bin <writing_add,auto[24:27]>                  16          1          -    Covered              
            bin <writing_add,auto[20:23]>                  16          1          -    Covered              
            bin <writing_add,auto[16:19]>                  16          1          -    Covered              
            bin <writing_add,auto[12:15]>                  15          1          -    Covered              
            bin <writing_add,auto[8:11]>                   16          1          -    Covered              
            bin <writing_add,auto[4:7]>                    16          1          -    Covered              
            bin <writing_add,auto[0:3]>                 10016          1          -    Covered              
    Cross Actualiy_sending_data_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_data,auto[252:255]>               16          1          -    Covered              
            bin <writing_data,auto[248:251]>               16          1          -    Covered              
            bin <writing_data,auto[244:247]>               16          1          -    Covered              
            bin <writing_data,auto[240:243]>               16          1          -    Covered              
            bin <writing_data,auto[236:239]>               15          1          -    Covered              
            bin <writing_data,auto[232:235]>               16          1          -    Covered              
            bin <writing_data,auto[228:231]>               16          1          -    Covered              
            bin <writing_data,auto[224:227]>               16          1          -    Covered              
            bin <writing_data,auto[220:223]>               16          1          -    Covered              
            bin <writing_data,auto[216:219]>               16          1          -    Covered              
            bin <writing_data,auto[212:215]>               13          1          -    Covered              
            bin <writing_data,auto[208:211]>               16          1          -    Covered              
            bin <writing_data,auto[204:207]>               16          1          -    Covered              
            bin <writing_data,auto[200:203]>               16          1          -    Covered              
            bin <writing_data,auto[196:199]>               16          1          -    Covered              
            bin <writing_data,auto[192:195]>               16          1          -    Covered              
            bin <writing_data,auto[188:191]>               16          1          -    Covered              
            bin <writing_data,auto[184:187]>               16          1          -    Covered              
            bin <writing_data,auto[180:183]>               15          1          -    Covered              
            bin <writing_data,auto[176:179]>               16          1          -    Covered              
            bin <writing_data,auto[172:175]>               16          1          -    Covered              
            bin <writing_data,auto[168:171]>               16          1          -    Covered              
            bin <writing_data,auto[164:167]>               16          1          -    Covered              
            bin <writing_data,auto[160:163]>               15          1          -    Covered              
            bin <writing_data,auto[156:159]>               16          1          -    Covered              
            bin <writing_data,auto[152:155]>               15          1          -    Covered              
            bin <writing_data,auto[148:151]>               16          1          -    Covered              
            bin <writing_data,auto[144:147]>               15          1          -    Covered              
            bin <writing_data,auto[140:143]>               14          1          -    Covered              
            bin <writing_data,auto[136:139]>               16          1          -    Covered              
            bin <writing_data,auto[132:135]>               15          1          -    Covered              
            bin <writing_data,auto[128:131]>               15          1          -    Covered              
            bin <writing_data,auto[124:127]>               16          1          -    Covered              
            bin <writing_data,auto[120:123]>               13          1          -    Covered              
            bin <writing_data,auto[116:119]>               15          1          -    Covered              
            bin <writing_data,auto[112:115]>               16          1          -    Covered              
            bin <writing_data,auto[108:111]>               16          1          -    Covered              
            bin <writing_data,auto[104:107]>               16          1          -    Covered              
            bin <writing_data,auto[100:103]>               16          1          -    Covered              
            bin <writing_data,auto[96:99]>                 16          1          -    Covered              
            bin <writing_data,auto[92:95]>                 16          1          -    Covered              
            bin <writing_data,auto[88:91]>                 16          1          -    Covered              
            bin <writing_data,auto[84:87]>                 16          1          -    Covered              
            bin <writing_data,auto[80:83]>                 16          1          -    Covered              
            bin <writing_data,auto[76:79]>                 15          1          -    Covered              
            bin <writing_data,auto[72:75]>                 15          1          -    Covered              
            bin <writing_data,auto[68:71]>                 16          1          -    Covered              
            bin <writing_data,auto[64:67]>                 14          1          -    Covered              
            bin <writing_data,auto[60:63]>                 15          1          -    Covered              
            bin <writing_data,auto[56:59]>                 16          1          -    Covered              
            bin <writing_data,auto[52:55]>                 16          1          -    Covered              
            bin <writing_data,auto[48:51]>                 16          1          -    Covered              
            bin <writing_data,auto[44:47]>                 16          1          -    Covered              
            bin <writing_data,auto[40:43]>                 16          1          -    Covered              
            bin <writing_data,auto[36:39]>                 16          1          -    Covered              
            bin <writing_data,auto[32:35]>                 15          1          -    Covered              
            bin <writing_data,auto[28:31]>                 15          1          -    Covered              
            bin <writing_data,auto[24:27]>                 16          1          -    Covered              
            bin <writing_data,auto[20:23]>                 16          1          -    Covered              
            bin <writing_data,auto[16:19]>                 16          1          -    Covered              
            bin <writing_data,auto[12:15]>                 16          1          -    Covered              
            bin <writing_data,auto[8:11]>                  15          1          -    Covered              
            bin <writing_data,auto[4:7]>                   16          1          -    Covered              
            bin <writing_data,auto[0:3]>                10016          1          -    Covered              
    Cross Actualiy_sending_addr_rd                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <reading_add,auto[252:255]>                16          1          -    Covered              
            bin <reading_add,auto[248:251]>                16          1          -    Covered              
            bin <reading_add,auto[244:247]>                16          1          -    Covered              
            bin <reading_add,auto[240:243]>                15          1          -    Covered              
            bin <reading_add,auto[236:239]>                16          1          -    Covered              
            bin <reading_add,auto[232:235]>                16          1          -    Covered              
            bin <reading_add,auto[228:231]>                16          1          -    Covered              
            bin <reading_add,auto[224:227]>                15          1          -    Covered              
            bin <reading_add,auto[220:223]>                15          1          -    Covered              
            bin <reading_add,auto[216:219]>                16          1          -    Covered              
            bin <reading_add,auto[212:215]>                16          1          -    Covered              
            bin <reading_add,auto[208:211]>                14          1          -    Covered              
            bin <reading_add,auto[204:207]>                15          1          -    Covered              
            bin <reading_add,auto[200:203]>                16          1          -    Covered              
            bin <reading_add,auto[196:199]>                16          1          -    Covered              
            bin <reading_add,auto[192:195]>                15          1          -    Covered              
            bin <reading_add,auto[188:191]>                15          1          -    Covered              
            bin <reading_add,auto[184:187]>                14          1          -    Covered              
            bin <reading_add,auto[180:183]>                16          1          -    Covered              
            bin <reading_add,auto[176:179]>                16          1          -    Covered              
            bin <reading_add,auto[172:175]>                14          1          -    Covered              
            bin <reading_add,auto[168:171]>                16          1          -    Covered              
            bin <reading_add,auto[164:167]>                16          1          -    Covered              
            bin <reading_add,auto[160:163]>                16          1          -    Covered              
            bin <reading_add,auto[156:159]>                15          1          -    Covered              
            bin <reading_add,auto[152:155]>                16          1          -    Covered              
            bin <reading_add,auto[148:151]>                16          1          -    Covered              
            bin <reading_add,auto[144:147]>                16          1          -    Covered              
            bin <reading_add,auto[140:143]>                16          1          -    Covered              
            bin <reading_add,auto[136:139]>                15          1          -    Covered              
            bin <reading_add,auto[132:135]>                16          1          -    Covered              
            bin <reading_add,auto[128:131]>                15          1          -    Covered              
            bin <reading_add,auto[124:127]>                16          1          -    Covered              
            bin <reading_add,auto[120:123]>                16          1          -    Covered              
            bin <reading_add,auto[116:119]>                15          1          -    Covered              
            bin <reading_add,auto[112:115]>                15          1          -    Covered              
            bin <reading_add,auto[108:111]>                16          1          -    Covered              
            bin <reading_add,auto[104:107]>                16          1          -    Covered              
            bin <reading_add,auto[100:103]>                15          1          -    Covered              
            bin <reading_add,auto[96:99]>                  16          1          -    Covered              
            bin <reading_add,auto[92:95]>                  16          1          -    Covered              
            bin <reading_add,auto[88:91]>                  16          1          -    Covered              
            bin <reading_add,auto[84:87]>                  16          1          -    Covered              
            bin <reading_add,auto[80:83]>                  15          1          -    Covered              
            bin <reading_add,auto[76:79]>                  16          1          -    Covered              
            bin <reading_add,auto[72:75]>                  15          1          -    Covered              
            bin <reading_add,auto[68:71]>                  16          1          -    Covered              
            bin <reading_add,auto[64:67]>                  16          1          -    Covered              
            bin <reading_add,auto[60:63]>                  15          1          -    Covered              
            bin <reading_add,auto[56:59]>                  16          1          -    Covered              
            bin <reading_add,auto[52:55]>                  14          1          -    Covered              
            bin <reading_add,auto[48:51]>                  16          1          -    Covered              
            bin <reading_add,auto[44:47]>                  16          1          -    Covered              
            bin <reading_add,auto[40:43]>                  16          1          -    Covered              
            bin <reading_add,auto[36:39]>                  16          1          -    Covered              
            bin <reading_add,auto[32:35]>                  16          1          -    Covered              
            bin <reading_add,auto[28:31]>                  16          1          -    Covered              
            bin <reading_add,auto[24:27]>                  16          1          -    Covered              
            bin <reading_add,auto[20:23]>                  16          1          -    Covered              
            bin <reading_add,auto[16:19]>                  16          1          -    Covered              
            bin <reading_add,auto[12:15]>                  15          1          -    Covered              
            bin <reading_add,auto[8:11]>                   16          1          -    Covered              
            bin <reading_add,auto[4:7]>                    16          1          -    Covered              
            bin <reading_add,auto[0:3]>                 10016          1          -    Covered              
    Cross Actualiy_recieving_data                     100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <reading_data,auto[252:255]>               16          1          -    Covered              
            bin <reading_data,auto[248:251]>               16          1          -    Covered              
            bin <reading_data,auto[244:247]>               16          1          -    Covered              
            bin <reading_data,auto[240:243]>               16          1          -    Covered              
            bin <reading_data,auto[236:239]>               15          1          -    Covered              
            bin <reading_data,auto[232:235]>               16          1          -    Covered              
            bin <reading_data,auto[228:231]>               16          1          -    Covered              
            bin <reading_data,auto[224:227]>               16          1          -    Covered              
            bin <reading_data,auto[220:223]>               16          1          -    Covered              
            bin <reading_data,auto[216:219]>               16          1          -    Covered              
            bin <reading_data,auto[212:215]>               13          1          -    Covered              
            bin <reading_data,auto[208:211]>               16          1          -    Covered              
            bin <reading_data,auto[204:207]>               16          1          -    Covered              
            bin <reading_data,auto[200:203]>               16          1          -    Covered              
            bin <reading_data,auto[196:199]>               16          1          -    Covered              
            bin <reading_data,auto[192:195]>               16          1          -    Covered              
            bin <reading_data,auto[188:191]>               16          1          -    Covered              
            bin <reading_data,auto[184:187]>               16          1          -    Covered              
            bin <reading_data,auto[180:183]>               15          1          -    Covered              
            bin <reading_data,auto[176:179]>               16          1          -    Covered              
            bin <reading_data,auto[172:175]>               16          1          -    Covered              
            bin <reading_data,auto[168:171]>               16          1          -    Covered              
            bin <reading_data,auto[164:167]>               16          1          -    Covered              
            bin <reading_data,auto[160:163]>               15          1          -    Covered              
            bin <reading_data,auto[156:159]>               16          1          -    Covered              
            bin <reading_data,auto[152:155]>               15          1          -    Covered              
            bin <reading_data,auto[148:151]>               16          1          -    Covered              
            bin <reading_data,auto[144:147]>               15          1          -    Covered              
            bin <reading_data,auto[140:143]>               14          1          -    Covered              
            bin <reading_data,auto[136:139]>               16          1          -    Covered              
            bin <reading_data,auto[132:135]>               15          1          -    Covered              
            bin <reading_data,auto[128:131]>               15          1          -    Covered              
            bin <reading_data,auto[124:127]>               16          1          -    Covered              
            bin <reading_data,auto[120:123]>               13          1          -    Covered              
            bin <reading_data,auto[116:119]>               15          1          -    Covered              
            bin <reading_data,auto[112:115]>               16          1          -    Covered              
            bin <reading_data,auto[108:111]>               16          1          -    Covered              
            bin <reading_data,auto[104:107]>               16          1          -    Covered              
            bin <reading_data,auto[100:103]>               16          1          -    Covered              
            bin <reading_data,auto[96:99]>                 16          1          -    Covered              
            bin <reading_data,auto[92:95]>                 16          1          -    Covered              
            bin <reading_data,auto[88:91]>                 16          1          -    Covered              
            bin <reading_data,auto[84:87]>                 16          1          -    Covered              
            bin <reading_data,auto[80:83]>                 16          1          -    Covered              
            bin <reading_data,auto[76:79]>                 15          1          -    Covered              
            bin <reading_data,auto[72:75]>                 15          1          -    Covered              
            bin <reading_data,auto[68:71]>                 16          1          -    Covered              
            bin <reading_data,auto[64:67]>                 14          1          -    Covered              
            bin <reading_data,auto[60:63]>                 15          1          -    Covered              
            bin <reading_data,auto[56:59]>                 16          1          -    Covered              
            bin <reading_data,auto[52:55]>                 16          1          -    Covered              
            bin <reading_data,auto[48:51]>                 16          1          -    Covered              
            bin <reading_data,auto[44:47]>                 16          1          -    Covered              
            bin <reading_data,auto[40:43]>                 16          1          -    Covered              
            bin <reading_data,auto[36:39]>                 16          1          -    Covered              
            bin <reading_data,auto[32:35]>                 15          1          -    Covered              
            bin <reading_data,auto[28:31]>                 15          1          -    Covered              
            bin <reading_data,auto[24:27]>                 16          1          -    Covered              
            bin <reading_data,auto[20:23]>                 16          1          -    Covered              
            bin <reading_data,auto[16:19]>                 16          1          -    Covered              
            bin <reading_data,auto[12:15]>                 16          1          -    Covered              
            bin <reading_data,auto[8:11]>                  15          1          -    Covered              
            bin <reading_data,auto[4:7]>                   16          1          -    Covered              
            bin <reading_data,auto[0:3]>                 7016          1          -    Covered              

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_gp           100.00%        100          -    Covered              
    covered/total bins:                                   655        655          -                      
    missing/total bins:                                     0        655          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 9          9          -                      
        missing/total bins:                                 0          9          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_written                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint address_written                        100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint receive_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint send_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Writing_address                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Writing_data                                100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
    Cross reading_address                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross reading_data                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/RAM_coverage_pkg::RAM_coverage::cvr_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   655        655          -                      
    missing/total bins:                                     0        655          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin reset_asserted                                 12          1          -    Covered              
        bin reset_disable                              122000          1          -    Covered              
    Coverpoint data_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 9          9          -                      
        missing/total bins:                                 0          9          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_complete                             6000          1          -    Covered              
        bin writing                                     94012          1          -    Covered              
        bin reading                                      2000          1          -    Covered              
        bin change_wr_rd                                 2000          1          -    Covered              
        bin change_rd_wr                                 2000          1          -    Covered              
        bin default_values[0]                           94012          1          -    Covered              
        bin default_values[1]                            6000          1          -    Covered              
        bin default_values[2]                            2000          1          -    Covered              
        bin default_values[3]                           20000          1          -    Covered              
    Coverpoint data_written                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  116107          1          -    Covered              
        bin auto[4:7]                                      94          1          -    Covered              
        bin auto[8:11]                                     95          1          -    Covered              
        bin auto[12:15]                                    95          1          -    Covered              
        bin auto[16:19]                                    95          1          -    Covered              
        bin auto[20:23]                                    95          1          -    Covered              
        bin auto[24:27]                                    93          1          -    Covered              
        bin auto[28:31]                                    93          1          -    Covered              
        bin auto[32:35]                                    93          1          -    Covered              
        bin auto[36:39]                                    94          1          -    Covered              
        bin auto[40:43]                                    95          1          -    Covered              
        bin auto[44:47]                                    96          1          -    Covered              
        bin auto[48:51]                                    95          1          -    Covered              
        bin auto[52:55]                                    94          1          -    Covered              
        bin auto[56:59]                                    93          1          -    Covered              
        bin auto[60:63]                                    95          1          -    Covered              
        bin auto[64:67]                                    92          1          -    Covered              
        bin auto[68:71]                                    94          1          -    Covered              
        bin auto[72:75]                                    92          1          -    Covered              
        bin auto[76:79]                                    92          1          -    Covered              
        bin auto[80:83]                                    95          1          -    Covered              
        bin auto[84:87]                                    91          1          -    Covered              
        bin auto[88:91]                                    96          1          -    Covered              
        bin auto[92:95]                                    92          1          -    Covered              
        bin auto[96:99]                                    93          1          -    Covered              
        bin auto[100:103]                                  95          1          -    Covered              
        bin auto[104:107]                                  91          1          -    Covered              
        bin auto[108:111]                                  94          1          -    Covered              
        bin auto[112:115]                                  93          1          -    Covered              
        bin auto[116:119]                                  94          1          -    Covered              
        bin auto[120:123]                                  90          1          -    Covered              
        bin auto[124:127]                                  95          1          -    Covered              
        bin auto[128:131]                                  91          1          -    Covered              
        bin auto[132:135]                                  94          1          -    Covered              
        bin auto[136:139]                                  93          1          -    Covered              
        bin auto[140:143]                                  91          1          -    Covered              
        bin auto[144:147]                                  91          1          -    Covered              
        bin auto[148:151]                                  95          1          -    Covered              
        bin auto[152:155]                                  94          1          -    Covered              
        bin auto[156:159]                                  95          1          -    Covered              
        bin auto[160:163]                                  93          1          -    Covered              
        bin auto[164:167]                                  92          1          -    Covered              
        bin auto[168:171]                                  95          1          -    Covered              
        bin auto[172:175]                                  95          1          -    Covered              
        bin auto[176:179]                                  95          1          -    Covered              
        bin auto[180:183]                                  93          1          -    Covered              
        bin auto[184:187]                                  93          1          -    Covered              
        bin auto[188:191]                                  92          1          -    Covered              
        bin auto[192:195]                                  93          1          -    Covered              
        bin auto[196:199]                                  93          1          -    Covered              
        bin auto[200:203]                                  94          1          -    Covered              
        bin auto[204:207]                                  95          1          -    Covered              
        bin auto[208:211]                                  94          1          -    Covered              
        bin auto[212:215]                                  92          1          -    Covered              
        bin auto[216:219]                                  94          1          -    Covered              
        bin auto[220:223]                                  95          1          -    Covered              
        bin auto[224:227]                                  96          1          -    Covered              
        bin auto[228:231]                                  96          1          -    Covered              
        bin auto[232:235]                                  93          1          -    Covered              
        bin auto[236:239]                                  95          1          -    Covered              
        bin auto[240:243]                                  96          1          -    Covered              
        bin auto[244:247]                                  94          1          -    Covered              
        bin auto[248:251]                                  95          1          -    Covered              
        bin auto[252:255]                                  94          1          -    Covered              
    Coverpoint data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                   27817          1          -    Covered              
        bin auto[4:7]                                    1361          1          -    Covered              
        bin auto[8:11]                                   1475          1          -    Covered              
        bin auto[12:15]                                  1536          1          -    Covered              
        bin auto[16:19]                                  1536          1          -    Covered              
        bin auto[20:23]                                  1536          1          -    Covered              
        bin auto[24:27]                                  1536          1          -    Covered              
        bin auto[28:31]                                  1440          1          -    Covered              
        bin auto[32:35]                                  1475          1          -    Covered              
        bin auto[36:39]                                  1501          1          -    Covered              
        bin auto[40:43]                                  1536          1          -    Covered              
        bin auto[44:47]                                  1536          1          -    Covered              
        bin auto[48:51]                                  1536          1          -    Covered              
        bin auto[52:55]                                  1536          1          -    Covered              
        bin auto[56:59]                                  1485          1          -    Covered              
        bin auto[60:63]                                  1389          1          -    Covered              
        bin auto[64:67]                                  1274          1          -    Covered              
        bin auto[68:71]                                  1501          1          -    Covered              
        bin auto[72:75]                                  1590          1          -    Covered              
        bin auto[76:79]                                  1335          1          -    Covered              
        bin auto[80:83]                                  1536          1          -    Covered              
        bin auto[84:87]                                  1536          1          -    Covered              
        bin auto[88:91]                                  1536          1          -    Covered              
        bin auto[92:95]                                  1536          1          -    Covered              
        bin auto[96:99]                                  1256          1          -    Covered              
        bin auto[100:103]                                1536          1          -    Covered              
        bin auto[104:107]                                1536          1          -    Covered              
        bin auto[108:111]                                1501          1          -    Covered              
        bin auto[112:115]                                1536          1          -    Covered              
        bin auto[116:119]                                1424          1          -    Covered              
        bin auto[120:123]                                1493          1          -    Covered              
        bin auto[124:127]                                1536          1          -    Covered              
        bin auto[128:131]                                1475          1          -    Covered              
        bin auto[132:135]                                1475          1          -    Covered              
        bin auto[136:139]                                1676          1          -    Covered              
        bin auto[140:143]                                1344          1          -    Covered              
        bin auto[144:147]                                1440          1          -    Covered              
        bin auto[148:151]                                1536          1          -    Covered              
        bin auto[152:155]                                1354          1          -    Covered              
        bin auto[156:159]                                1536          1          -    Covered              
        bin auto[160:163]                                1475          1          -    Covered              
        bin auto[164:167]                                1641          1          -    Covered              
        bin auto[168:171]                                1536          1          -    Covered              
        bin auto[172:175]                                1501          1          -    Covered              
        bin auto[176:179]                                1536          1          -    Covered              
        bin auto[180:183]                                1440          1          -    Covered              
        bin auto[184:187]                                1501          1          -    Covered              
        bin auto[188:191]                                1536          1          -    Covered              
        bin auto[192:195]                                1616          1          -    Covered              
        bin auto[196:199]                                1536          1          -    Covered              
        bin auto[200:203]                                1641          1          -    Covered              
        bin auto[204:207]                                1451          1          -    Covered              
        bin auto[208:211]                                1536          1          -    Covered              
        bin auto[212:215]                                1353          1          -    Covered              
        bin auto[216:219]                                1396          1          -    Covered              
        bin auto[220:223]                                1501          1          -    Covered              
        bin auto[224:227]                                1536          1          -    Covered              
        bin auto[228:231]                                1536          1          -    Covered              
        bin auto[232:235]                                1536          1          -    Covered              
        bin auto[236:239]                                1440          1          -    Covered              
        bin auto[240:243]                                1536          1          -    Covered              
        bin auto[244:247]                                1536          1          -    Covered              
        bin auto[248:251]                                1501          1          -    Covered              
        bin auto[252:255]                                1466          1          -    Covered              
    Coverpoint address_written                        100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                   75986          1          -    Covered              
        bin auto[4:7]                                    7969          1          -    Covered              
        bin auto[8:11]                                   3969          1          -    Covered              
        bin auto[12:15]                                  3969          1          -    Covered              
        bin auto[16:19]                                  1980          1          -    Covered              
        bin auto[20:23]                                  1957          1          -    Covered              
        bin auto[24:27]                                  1959          1          -    Covered              
        bin auto[28:31]                                  1979          1          -    Covered              
        bin auto[32:35]                                   976          1          -    Covered              
        bin auto[36:39]                                   972          1          -    Covered              
        bin auto[40:43]                                   962          1          -    Covered              
        bin auto[44:47]                                   964          1          -    Covered              
        bin auto[48:51]                                   963          1          -    Covered              
        bin auto[52:55]                                   964          1          -    Covered              
        bin auto[56:59]                                   969          1          -    Covered              
        bin auto[60:63]                                   978          1          -    Covered              
        bin auto[64:67]                                   473          1          -    Covered              
        bin auto[68:71]                                   471          1          -    Covered              
        bin auto[72:75]                                   468          1          -    Covered              
        bin auto[76:79]                                   472          1          -    Covered              
        bin auto[80:83]                                   464          1          -    Covered              
        bin auto[84:87]                                   468          1          -    Covered              
        bin auto[88:91]                                   468          1          -    Covered              
        bin auto[92:95]                                   464          1          -    Covered              
        bin auto[96:99]                                   463          1          -    Covered              
        bin auto[100:103]                                 468          1          -    Covered              
        bin auto[104:107]                                 469          1          -    Covered              
        bin auto[108:111]                                 465          1          -    Covered              
        bin auto[112:115]                                 468          1          -    Covered              
        bin auto[116:119]                                 469          1          -    Covered              
        bin auto[120:123]                                 474          1          -    Covered              
        bin auto[124:127]                                 473          1          -    Covered              
        bin auto[128:131]                                 220          1          -    Covered              
        bin auto[132:135]                                 222          1          -    Covered              
        bin auto[136:139]                                 221          1          -    Covered              
        bin auto[140:143]                                 218          1          -    Covered              
        bin auto[144:147]                                 219          1          -    Covered              
        bin auto[148:151]                                 220          1          -    Covered              
        bin auto[152:155]                                 221          1          -    Covered              
        bin auto[156:159]                                 219          1          -    Covered              
        bin auto[160:163]                                 217          1          -    Covered              
        bin auto[164:167]                                 216          1          -    Covered              
        bin auto[168:171]                                 218          1          -    Covered              
        bin auto[172:175]                                 218          1          -    Covered              
        bin auto[176:179]                                 220          1          -    Covered              
        bin auto[180:183]                                 217          1          -    Covered              
        bin auto[184:187]                                 217          1          -    Covered              
        bin auto[188:191]                                 215          1          -    Covered              
        bin auto[192:195]                                 216          1          -    Covered              
        bin auto[196:199]                                 216          1          -    Covered              
        bin auto[200:203]                                 218          1          -    Covered              
        bin auto[204:207]                                 219          1          -    Covered              
        bin auto[208:211]                                 215          1          -    Covered              
        bin auto[212:215]                                 222          1          -    Covered              
        bin auto[216:219]                                 219          1          -    Covered              
        bin auto[220:223]                                 216          1          -    Covered              
        bin auto[224:227]                                 216          1          -    Covered              
        bin auto[228:231]                                 221          1          -    Covered              
        bin auto[232:235]                                 217          1          -    Covered              
        bin auto[236:239]                                 221          1          -    Covered              
        bin auto[240:243]                                 222          1          -    Covered              
        bin auto[244:247]                                 220          1          -    Covered              
        bin auto[248:251]                                 222          1          -    Covered              
        bin auto[252:255]                                 221          1          -    Covered              
    Coverpoint address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  120043          1          -    Covered              
        bin auto[4:7]                                      32          1          -    Covered              
        bin auto[8:11]                                     32          1          -    Covered              
        bin auto[12:15]                                    31          1          -    Covered              
        bin auto[16:19]                                    32          1          -    Covered              
        bin auto[20:23]                                    32          1          -    Covered              
        bin auto[24:27]                                    32          1          -    Covered              
        bin auto[28:31]                                    32          1          -    Covered              
        bin auto[32:35]                                    32          1          -    Covered              
        bin auto[36:39]                                    31          1          -    Covered              
        bin auto[40:43]                                    32          1          -    Covered              
        bin auto[44:47]                                    31          1          -    Covered              
        bin auto[48:51]                                    32          1          -    Covered              
        bin auto[52:55]                                    29          1          -    Covered              
        bin auto[56:59]                                    32          1          -    Covered              
        bin auto[60:63]                                    31          1          -    Covered              
        bin auto[64:67]                                    32          1          -    Covered              
        bin auto[68:71]                                    30          1          -    Covered              
        bin auto[72:75]                                    30          1          -    Covered              
        bin auto[76:79]                                    32          1          -    Covered              
        bin auto[80:83]                                    31          1          -    Covered              
        bin auto[84:87]                                    32          1          -    Covered              
        bin auto[88:91]                                    32          1          -    Covered              
        bin auto[92:95]                                    32          1          -    Covered              
        bin auto[96:99]                                    32          1          -    Covered              
        bin auto[100:103]                                  31          1          -    Covered              
        bin auto[104:107]                                  32          1          -    Covered              
        bin auto[108:111]                                  30          1          -    Covered              
        bin auto[112:115]                                  31          1          -    Covered              
        bin auto[116:119]                                  31          1          -    Covered              
        bin auto[120:123]                                  32          1          -    Covered              
        bin auto[124:127]                                  32          1          -    Covered              
        bin auto[128:131]                                  31          1          -    Covered              
        bin auto[132:135]                                  32          1          -    Covered              
        bin auto[136:139]                                  31          1          -    Covered              
        bin auto[140:143]                                  31          1          -    Covered              
        bin auto[144:147]                                  31          1          -    Covered              
        bin auto[148:151]                                  30          1          -    Covered              
        bin auto[152:155]                                  31          1          -    Covered              
        bin auto[156:159]                                  31          1          -    Covered              
        bin auto[160:163]                                  32          1          -    Covered              
        bin auto[164:167]                                  32          1          -    Covered              
        bin auto[168:171]                                  30          1          -    Covered              
        bin auto[172:175]                                  30          1          -    Covered              
        bin auto[176:179]                                  32          1          -    Covered              
        bin auto[180:183]                                  32          1          -    Covered              
        bin auto[184:187]                                  30          1          -    Covered              
        bin auto[188:191]                                  31          1          -    Covered              
        bin auto[192:195]                                  31          1          -    Covered              
        bin auto[196:199]                                  32          1          -    Covered              
        bin auto[200:203]                                  32          1          -    Covered              
        bin auto[204:207]                                  31          1          -    Covered              
        bin auto[208:211]                                  28          1          -    Covered              
        bin auto[212:215]                                  31          1          -    Covered              
        bin auto[216:219]                                  32          1          -    Covered              
        bin auto[220:223]                                  30          1          -    Covered              
        bin auto[224:227]                                  31          1          -    Covered              
        bin auto[228:231]                                  31          1          -    Covered              
        bin auto[232:235]                                  31          1          -    Covered              
        bin auto[236:239]                                  32          1          -    Covered              
        bin auto[240:243]                                  30          1          -    Covered              
        bin auto[244:247]                                  32          1          -    Covered              
        bin auto[248:251]                                  32          1          -    Covered              
        bin auto[252:255]                                  31          1          -    Covered              
    Coverpoint receive_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin receive_asserted                             8000          1          -    Covered              
        bin receive_disable                            114012          1          -    Covered              
    Coverpoint send_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin send_asserted                                2000          1          -    Covered              
        bin send_disable                               120012          1          -    Covered              
    Cross Writing_address                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_disable>           189          1          -    Covered              
            bin <auto[248:251],receive_disable>           190          1          -    Covered              
            bin <auto[244:247],receive_disable>           188          1          -    Covered              
            bin <auto[240:243],receive_disable>           192          1          -    Covered              
            bin <auto[236:239],receive_disable>           189          1          -    Covered              
            bin <auto[232:235],receive_disable>           186          1          -    Covered              
            bin <auto[228:231],receive_disable>           189          1          -    Covered              
            bin <auto[224:227],receive_disable>           186          1          -    Covered              
            bin <auto[220:223],receive_disable>           185          1          -    Covered              
            bin <auto[216:219],receive_disable>           188          1          -    Covered              
            bin <auto[212:215],receive_disable>           190          1          -    Covered              
            bin <auto[208:211],receive_disable>           185          1          -    Covered              
            bin <auto[204:207],receive_disable>           189          1          -    Covered              
            bin <auto[200:203],receive_disable>           186          1          -    Covered              
            bin <auto[196:199],receive_disable>           184          1          -    Covered              
            bin <auto[192:195],receive_disable>           185          1          -    Covered              
            bin <auto[188:191],receive_disable>           185          1          -    Covered              
            bin <auto[184:187],receive_disable>           187          1          -    Covered              
            bin <auto[180:183],receive_disable>           185          1          -    Covered              
            bin <auto[176:179],receive_disable>           188          1          -    Covered              
            bin <auto[172:175],receive_disable>           188          1          -    Covered              
            bin <auto[168:171],receive_disable>           186          1          -    Covered              
            bin <auto[164:167],receive_disable>           184          1          -    Covered              
            bin <auto[160:163],receive_disable>           186          1          -    Covered              
            bin <auto[156:159],receive_disable>           188          1          -    Covered              
            bin <auto[152:155],receive_disable>           189          1          -    Covered              
            bin <auto[148:151],receive_disable>           191          1          -    Covered              
            bin <auto[144:147],receive_disable>           187          1          -    Covered              
            bin <auto[140:143],receive_disable>           186          1          -    Covered              
            bin <auto[136:139],receive_disable>           190          1          -    Covered              
            bin <auto[132:135],receive_disable>           190          1          -    Covered              
            bin <auto[128:131],receive_disable>           189          1          -    Covered              
            bin <auto[124:127],receive_disable>           443          1          -    Covered              
            bin <auto[120:123],receive_disable>           442          1          -    Covered              
            bin <auto[116:119],receive_disable>           438          1          -    Covered              
            bin <auto[112:115],receive_disable>           437          1          -    Covered              
            bin <auto[108:111],receive_disable>           435          1          -    Covered              
            bin <auto[104:107],receive_disable>           437          1          -    Covered              
            bin <auto[100:103],receive_disable>           437          1          -    Covered              
            bin <auto[96:99],receive_disable>             432          1          -    Covered              
            bin <auto[92:95],receive_disable>             432          1          -    Covered              
            bin <auto[88:91],receive_disable>             437          1          -    Covered              
            bin <auto[84:87],receive_disable>             436          1          -    Covered              
            bin <auto[80:83],receive_disable>             433          1          -    Covered              
            bin <auto[76:79],receive_disable>             440          1          -    Covered              
            bin <auto[72:75],receive_disable>             439          1          -    Covered              
            bin <auto[68:71],receive_disable>             439          1          -    Covered              
            bin <auto[64:67],receive_disable>             442          1          -    Covered              
            bin <auto[60:63],receive_disable>             947          1          -    Covered              
            bin <auto[56:59],receive_disable>             937          1          -    Covered              
            bin <auto[52:55],receive_disable>             934          1          -    Covered              
            bin <auto[48:51],receive_disable>             931          1          -    Covered              
            bin <auto[44:47],receive_disable>             932          1          -    Covered              
            bin <auto[40:43],receive_disable>             932          1          -    Covered              
            bin <auto[36:39],receive_disable>             940          1          -    Covered              
            bin <auto[32:35],receive_disable>             944          1          -    Covered              
            bin <auto[28:31],receive_disable>            1947          1          -    Covered              
            bin <auto[24:27],receive_disable>            1927          1          -    Covered              
            bin <auto[20:23],receive_disable>            1926          1          -    Covered              
            bin <auto[16:19],receive_disable>            1948          1          -    Covered              
            bin <auto[12:15],receive_disable>            3938          1          -    Covered              
            bin <auto[8:11],receive_disable>             3937          1          -    Covered              
            bin <auto[4:7],receive_disable>              7938          1          -    Covered              
            bin <auto[0:3],receive_disable>             69955          1          -    Covered              
            bin <auto[252:255],receive_asserted>           32          1          -    Covered              
            bin <auto[248:251],receive_asserted>           32          1          -    Covered              
            bin <auto[244:247],receive_asserted>           32          1          -    Covered              
            bin <auto[240:243],receive_asserted>           30          1          -    Covered              
            bin <auto[236:239],receive_asserted>           32          1          -    Covered              
            bin <auto[232:235],receive_asserted>           31          1          -    Covered              
            bin <auto[228:231],receive_asserted>           32          1          -    Covered              
            bin <auto[224:227],receive_asserted>           30          1          -    Covered              
            bin <auto[220:223],receive_asserted>           31          1          -    Covered              
            bin <auto[216:219],receive_asserted>           31          1          -    Covered              
            bin <auto[212:215],receive_asserted>           32          1          -    Covered              
            bin <auto[208:211],receive_asserted>           30          1          -    Covered              
            bin <auto[204:207],receive_asserted>           30          1          -    Covered              
            bin <auto[200:203],receive_asserted>           32          1          -    Covered              
            bin <auto[196:199],receive_asserted>           32          1          -    Covered              
            bin <auto[192:195],receive_asserted>           31          1          -    Covered              
            bin <auto[188:191],receive_asserted>           30          1          -    Covered              
            bin <auto[184:187],receive_asserted>           30          1          -    Covered              
            bin <auto[180:183],receive_asserted>           32          1          -    Covered              
            bin <auto[176:179],receive_asserted>           32          1          -    Covered              
            bin <auto[172:175],receive_asserted>           30          1          -    Covered              
            bin <auto[168:171],receive_asserted>           32          1          -    Covered              
            bin <auto[164:167],receive_asserted>           32          1          -    Covered              
            bin <auto[160:163],receive_asserted>           31          1          -    Covered              
            bin <auto[156:159],receive_asserted>           31          1          -    Covered              
            bin <auto[152:155],receive_asserted>           32          1          -    Covered              
            bin <auto[148:151],receive_asserted>           29          1          -    Covered              
            bin <auto[144:147],receive_asserted>           32          1          -    Covered              
            bin <auto[140:143],receive_asserted>           32          1          -    Covered              
            bin <auto[136:139],receive_asserted>           31          1          -    Covered              
            bin <auto[132:135],receive_asserted>           32          1          -    Covered              
            bin <auto[128:131],receive_asserted>           31          1          -    Covered              
            bin <auto[124:127],receive_asserted>           30          1          -    Covered              
            bin <auto[120:123],receive_asserted>           32          1          -    Covered              
            bin <auto[116:119],receive_asserted>           31          1          -    Covered              
            bin <auto[112:115],receive_asserted>           31          1          -    Covered              
            bin <auto[108:111],receive_asserted>           30          1          -    Covered              
            bin <auto[104:107],receive_asserted>           32          1          -    Covered              
            bin <auto[100:103],receive_asserted>           31          1          -    Covered              
            bin <auto[96:99],receive_asserted>             31          1          -    Covered              
            bin <auto[92:95],receive_asserted>             32          1          -    Covered              
            bin <auto[88:91],receive_asserted>             31          1          -    Covered              
            bin <auto[84:87],receive_asserted>             32          1          -    Covered              
            bin <auto[80:83],receive_asserted>             31          1          -    Covered              
            bin <auto[76:79],receive_asserted>             32          1          -    Covered              
            bin <auto[72:75],receive_asserted>             29          1          -    Covered              
            bin <auto[68:71],receive_asserted>             32          1          -    Covered              
            bin <auto[64:67],receive_asserted>             31          1          -    Covered              
            bin <auto[60:63],receive_asserted>             31          1          -    Covered              
            bin <auto[56:59],receive_asserted>             32          1          -    Covered              
            bin <auto[52:55],receive_asserted>             30          1          -    Covered              
            bin <auto[48:51],receive_asserted>             32          1          -    Covered              
            bin <auto[44:47],receive_asserted>             32          1          -    Covered              
            bin <auto[40:43],receive_asserted>             30          1          -    Covered              
            bin <auto[36:39],receive_asserted>             32          1          -    Covered              
            bin <auto[32:35],receive_asserted>             32          1          -    Covered              
            bin <auto[28:31],receive_asserted>             32          1          -    Covered              
            bin <auto[24:27],receive_asserted>             32          1          -    Covered              
            bin <auto[20:23],receive_asserted>             31          1          -    Covered              
            bin <auto[16:19],receive_asserted>             32          1          -    Covered              
            bin <auto[12:15],receive_asserted>             31          1          -    Covered              
            bin <auto[8:11],receive_asserted>              32          1          -    Covered              
            bin <auto[4:7],receive_asserted>               31          1          -    Covered              
            bin <auto[0:3],receive_asserted>             6031          1          -    Covered              
    Cross Writing_data                                100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_disable>            62          1          -    Covered              
            bin <auto[248:251],receive_disable>            63          1          -    Covered              
            bin <auto[244:247],receive_disable>            62          1          -    Covered              
            bin <auto[240:243],receive_disable>            64          1          -    Covered              
            bin <auto[236:239],receive_disable>            64          1          -    Covered              
            bin <auto[232:235],receive_disable>            61          1          -    Covered              
            bin <auto[228:231],receive_disable>            64          1          -    Covered              
            bin <auto[224:227],receive_disable>            64          1          -    Covered              
            bin <auto[220:223],receive_disable>            64          1          -    Covered              
            bin <auto[216:219],receive_disable>            63          1          -    Covered              
            bin <auto[212:215],receive_disable>            63          1          -    Covered              
            bin <auto[208:211],receive_disable>            63          1          -    Covered              
            bin <auto[204:207],receive_disable>            63          1          -    Covered              
            bin <auto[200:203],receive_disable>            63          1          -    Covered              
            bin <auto[196:199],receive_disable>            61          1          -    Covered              
            bin <auto[192:195],receive_disable>            62          1          -    Covered              
            bin <auto[188:191],receive_disable>            60          1          -    Covered              
            bin <auto[184:187],receive_disable>            61          1          -    Covered              
            bin <auto[180:183],receive_disable>            62          1          -    Covered              
            bin <auto[176:179],receive_disable>            64          1          -    Covered              
            bin <auto[172:175],receive_disable>            63          1          -    Covered              
            bin <auto[168:171],receive_disable>            63          1          -    Covered              
            bin <auto[164:167],receive_disable>            61          1          -    Covered              
            bin <auto[160:163],receive_disable>            62          1          -    Covered              
            bin <auto[156:159],receive_disable>            63          1          -    Covered              
            bin <auto[152:155],receive_disable>            63          1          -    Covered              
            bin <auto[148:151],receive_disable>            63          1          -    Covered              
            bin <auto[144:147],receive_disable>            61          1          -    Covered              
            bin <auto[140:143],receive_disable>            62          1          -    Covered              
            bin <auto[136:139],receive_disable>            62          1          -    Covered              
            bin <auto[132:135],receive_disable>            63          1          -    Covered              
            bin <auto[128:131],receive_disable>            61          1          -    Covered              
            bin <auto[124:127],receive_disable>            63          1          -    Covered              
            bin <auto[120:123],receive_disable>            62          1          -    Covered              
            bin <auto[116:119],receive_disable>            63          1          -    Covered              
            bin <auto[112:115],receive_disable>            62          1          -    Covered              
            bin <auto[108:111],receive_disable>            62          1          -    Covered              
            bin <auto[104:107],receive_disable>            59          1          -    Covered              
            bin <auto[100:103],receive_disable>            63          1          -    Covered              
            bin <auto[96:99],receive_disable>              63          1          -    Covered              
            bin <auto[92:95],receive_disable>              61          1          -    Covered              
            bin <auto[88:91],receive_disable>              64          1          -    Covered              
            bin <auto[84:87],receive_disable>              60          1          -    Covered              
            bin <auto[80:83],receive_disable>              64          1          -    Covered              
            bin <auto[76:79],receive_disable>              62          1          -    Covered              
            bin <auto[72:75],receive_disable>              61          1          -    Covered              
            bin <auto[68:71],receive_disable>              62          1          -    Covered              
            bin <auto[64:67],receive_disable>              63          1          -    Covered              
            bin <auto[60:63],receive_disable>              64          1          -    Covered              
            bin <auto[56:59],receive_disable>              62          1          -    Covered              
            bin <auto[52:55],receive_disable>              62          1          -    Covered              
            bin <auto[48:51],receive_disable>              63          1          -    Covered              
            bin <auto[44:47],receive_disable>              64          1          -    Covered              
            bin <auto[40:43],receive_disable>              63          1          -    Covered              
            bin <auto[36:39],receive_disable>              62          1          -    Covered              
            bin <auto[32:35],receive_disable>              62          1          -    Covered              
            bin <auto[28:31],receive_disable>              63          1          -    Covered              
            bin <auto[24:27],receive_disable>              61          1          -    Covered              
            bin <auto[20:23],receive_disable>              63          1          -    Covered              
            bin <auto[16:19],receive_disable>              63          1          -    Covered              
            bin <auto[12:15],receive_disable>              64          1          -    Covered              
            bin <auto[8:11],receive_disable>               64          1          -    Covered              
            bin <auto[4:7],receive_disable>                63          1          -    Covered              
            bin <auto[0:3],receive_disable>            110075          1          -    Covered              
            bin <auto[252:255],receive_asserted>           32          1          -    Covered              
            bin <auto[248:251],receive_asserted>           32          1          -    Covered              
            bin <auto[244:247],receive_asserted>           32          1          -    Covered              
            bin <auto[240:243],receive_asserted>           32          1          -    Covered              
            bin <auto[236:239],receive_asserted>           31          1          -    Covered              
            bin <auto[232:235],receive_asserted>           32          1          -    Covered              
            bin <auto[228:231],receive_asserted>           32          1          -    Covered              
            bin <auto[224:227],receive_asserted>           32          1          -    Covered              
            bin <auto[220:223],receive_asserted>           31          1          -    Covered              
            bin <auto[216:219],receive_asserted>           31          1          -    Covered              
            bin <auto[212:215],receive_asserted>           29          1          -    Covered              
            bin <auto[208:211],receive_asserted>           31          1          -    Covered              
            bin <auto[204:207],receive_asserted>           32          1          -    Covered              
            bin <auto[200:203],receive_asserted>           31          1          -    Covered              
            bin <auto[196:199],receive_asserted>           32          1          -    Covered              
            bin <auto[192:195],receive_asserted>           31          1          -    Covered              
            bin <auto[188:191],receive_asserted>           32          1          -    Covered              
            bin <auto[184:187],receive_asserted>           32          1          -    Covered              
            bin <auto[180:183],receive_asserted>           31          1          -    Covered              
            bin <auto[176:179],receive_asserted>           31          1          -    Covered              
            bin <auto[172:175],receive_asserted>           32          1          -    Covered              
            bin <auto[168:171],receive_asserted>           32          1          -    Covered              
            bin <auto[164:167],receive_asserted>           31          1          -    Covered              
            bin <auto[160:163],receive_asserted>           31          1          -    Covered              
            bin <auto[156:159],receive_asserted>           32          1          -    Covered              
            bin <auto[152:155],receive_asserted>           31          1          -    Covered              
            bin <auto[148:151],receive_asserted>           32          1          -    Covered              
            bin <auto[144:147],receive_asserted>           30          1          -    Covered              
            bin <auto[140:143],receive_asserted>           29          1          -    Covered              
            bin <auto[136:139],receive_asserted>           31          1          -    Covered              
            bin <auto[132:135],receive_asserted>           31          1          -    Covered              
            bin <auto[128:131],receive_asserted>           30          1          -    Covered              
            bin <auto[124:127],receive_asserted>           32          1          -    Covered              
            bin <auto[120:123],receive_asserted>           28          1          -    Covered              
            bin <auto[116:119],receive_asserted>           31          1          -    Covered              
            bin <auto[112:115],receive_asserted>           31          1          -    Covered              
            bin <auto[108:111],receive_asserted>           32          1          -    Covered              
            bin <auto[104:107],receive_asserted>           32          1          -    Covered              
            bin <auto[100:103],receive_asserted>           32          1          -    Covered              
            bin <auto[96:99],receive_asserted>             30          1          -    Covered              
            bin <auto[92:95],receive_asserted>             31          1          -    Covered              
            bin <auto[88:91],receive_asserted>             32          1          -    Covered              
            bin <auto[84:87],receive_asserted>             31          1          -    Covered              
            bin <auto[80:83],receive_asserted>             31          1          -    Covered              
            bin <auto[76:79],receive_asserted>             30          1          -    Covered              
            bin <auto[72:75],receive_asserted>             31          1          -    Covered              
            bin <auto[68:71],receive_asserted>             32          1          -    Covered              
            bin <auto[64:67],receive_asserted>             29          1          -    Covered              
            bin <auto[60:63],receive_asserted>             31          1          -    Covered              
            bin <auto[56:59],receive_asserted>             31          1          -    Covered              
            bin <auto[52:55],receive_asserted>             32          1          -    Covered              
            bin <auto[48:51],receive_asserted>             32          1          -    Covered              
            bin <auto[44:47],receive_asserted>             32          1          -    Covered              
            bin <auto[40:43],receive_asserted>             32          1          -    Covered              
            bin <auto[36:39],receive_asserted>             32          1          -    Covered              
            bin <auto[32:35],receive_asserted>             31          1          -    Covered              
            bin <auto[28:31],receive_asserted>             30          1          -    Covered              
            bin <auto[24:27],receive_asserted>             32          1          -    Covered              
            bin <auto[20:23],receive_asserted>             32          1          -    Covered              
            bin <auto[16:19],receive_asserted>             32          1          -    Covered              
            bin <auto[12:15],receive_asserted>             31          1          -    Covered              
            bin <auto[8:11],receive_asserted>              31          1          -    Covered              
            bin <auto[4:7],receive_asserted>               31          1          -    Covered              
            bin <auto[0:3],receive_asserted>             6032          1          -    Covered              
    Cross reading_address                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_asserted>           31          1          -    Covered              
            bin <auto[124:127],receive_asserted>           32          1          -    Covered              
            bin <auto[188:191],receive_asserted>           31          1          -    Covered              
            bin <auto[60:63],receive_asserted>             31          1          -    Covered              
            bin <auto[220:223],receive_asserted>           30          1          -    Covered              
            bin <auto[92:95],receive_asserted>             32          1          -    Covered              
            bin <auto[156:159],receive_asserted>           31          1          -    Covered              
            bin <auto[28:31],receive_asserted>             32          1          -    Covered              
            bin <auto[236:239],receive_asserted>           32          1          -    Covered              
            bin <auto[108:111],receive_asserted>           30          1          -    Covered              
            bin <auto[172:175],receive_asserted>           30          1          -    Covered              
            bin <auto[44:47],receive_asserted>             31          1          -    Covered              
            bin <auto[204:207],receive_asserted>           31          1          -    Covered              
            bin <auto[76:79],receive_asserted>             32          1          -    Covered              
            bin <auto[140:143],receive_asserted>           31          1          -    Covered              
            bin <auto[12:15],receive_asserted>             31          1          -    Covered              
            bin <auto[244:247],receive_asserted>           32          1          -    Covered              
            bin <auto[116:119],receive_asserted>           31          1          -    Covered              
            bin <auto[180:183],receive_asserted>           32          1          -    Covered              
            bin <auto[52:55],receive_asserted>             29          1          -    Covered              
            bin <auto[212:215],receive_asserted>           31          1          -    Covered              
            bin <auto[84:87],receive_asserted>             32          1          -    Covered              
            bin <auto[148:151],receive_asserted>           30          1          -    Covered              
            bin <auto[20:23],receive_asserted>             32          1          -    Covered              
            bin <auto[228:231],receive_asserted>           31          1          -    Covered              
            bin <auto[100:103],receive_asserted>           31          1          -    Covered              
            bin <auto[164:167],receive_asserted>           32          1          -    Covered              
            bin <auto[36:39],receive_asserted>             31          1          -    Covered              
            bin <auto[196:199],receive_asserted>           32          1          -    Covered              
            bin <auto[68:71],receive_asserted>             30          1          -    Covered              
            bin <auto[132:135],receive_asserted>           32          1          -    Covered              
            bin <auto[4:7],receive_asserted>               32          1          -    Covered              
            bin <auto[248:251],receive_asserted>           32          1          -    Covered              
            bin <auto[120:123],receive_asserted>           32          1          -    Covered              
            bin <auto[184:187],receive_asserted>           30          1          -    Covered              
            bin <auto[56:59],receive_asserted>             32          1          -    Covered              
            bin <auto[216:219],receive_asserted>           32          1          -    Covered              
            bin <auto[88:91],receive_asserted>             32          1          -    Covered              
            bin <auto[152:155],receive_asserted>           31          1          -    Covered              
            bin <auto[24:27],receive_asserted>             32          1          -    Covered              
            bin <auto[232:235],receive_asserted>           31          1          -    Covered              
            bin <auto[104:107],receive_asserted>           32          1          -    Covered              
            bin <auto[168:171],receive_asserted>           30          1          -    Covered              
            bin <auto[40:43],receive_asserted>             32          1          -    Covered              
            bin <auto[200:203],receive_asserted>           32          1          -    Covered              
            bin <auto[72:75],receive_asserted>             30          1          -    Covered              
            bin <auto[136:139],receive_asserted>           31          1          -    Covered              
            bin <auto[8:11],receive_asserted>              32          1          -    Covered              
            bin <auto[240:243],receive_asserted>           30          1          -    Covered              
            bin <auto[112:115],receive_asserted>           31          1          -    Covered              
            bin <auto[176:179],receive_asserted>           32          1          -    Covered              
            bin <auto[48:51],receive_asserted>             32          1          -    Covered              
            bin <auto[208:211],receive_asserted>           28          1          -    Covered              
            bin <auto[80:83],receive_asserted>             31          1          -    Covered              
            bin <auto[144:147],receive_asserted>           31          1          -    Covered              
            bin <auto[16:19],receive_asserted>             32          1          -    Covered              
            bin <auto[224:227],receive_asserted>           31          1          -    Covered              
            bin <auto[96:99],receive_asserted>             32          1          -    Covered              
            bin <auto[160:163],receive_asserted>           32          1          -    Covered              
            bin <auto[32:35],receive_asserted>             32          1          -    Covered              
            bin <auto[192:195],receive_asserted>           31          1          -    Covered              
            bin <auto[64:67],receive_asserted>             32          1          -    Covered              
            bin <auto[128:131],receive_asserted>           31          1          -    Covered              
            bin <auto[0:3],receive_asserted>             6031          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_bin1                     114012                     -    Occurred             
    Cross reading_data                                100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[252:255],receive_asserted>           92          1          -    Covered              
            bin <auto[124:127],receive_asserted>           96          1          -    Covered              
            bin <auto[188:191],receive_asserted>           96          1          -    Covered              
            bin <auto[60:63],receive_asserted>             86          1          -    Covered              
            bin <auto[220:223],receive_asserted>           94          1          -    Covered              
            bin <auto[92:95],receive_asserted>             96          1          -    Covered              
            bin <auto[156:159],receive_asserted>           96          1          -    Covered              
            bin <auto[28:31],receive_asserted>             90          1          -    Covered              
            bin <auto[236:239],receive_asserted>           90          1          -    Covered              
            bin <auto[108:111],receive_asserted>           94          1          -    Covered              
            bin <auto[172:175],receive_asserted>           94          1          -    Covered              
            bin <auto[44:47],receive_asserted>             96          1          -    Covered              
            bin <auto[204:207],receive_asserted>           90          1          -    Covered              
            bin <auto[76:79],receive_asserted>             84          1          -    Covered              
            bin <auto[140:143],receive_asserted>           84          1          -    Covered              
            bin <auto[12:15],receive_asserted>             96          1          -    Covered              
            bin <auto[244:247],receive_asserted>           96          1          -    Covered              
            bin <auto[116:119],receive_asserted>           88          1          -    Covered              
            bin <auto[180:183],receive_asserted>           90          1          -    Covered              
            bin <auto[52:55],receive_asserted>             96          1          -    Covered              
            bin <auto[212:215],receive_asserted>           84          1          -    Covered              
            bin <auto[84:87],receive_asserted>             96          1          -    Covered              
            bin <auto[148:151],receive_asserted>           96          1          -    Covered              
            bin <auto[20:23],receive_asserted>             96          1          -    Covered              
            bin <auto[228:231],receive_asserted>           96          1          -    Covered              
            bin <auto[100:103],receive_asserted>           96          1          -    Covered              
            bin <auto[164:167],receive_asserted>          102          1          -    Covered              
            bin <auto[36:39],receive_asserted>             94          1          -    Covered              
            bin <auto[196:199],receive_asserted>           96          1          -    Covered              
            bin <auto[68:71],receive_asserted>             94          1          -    Covered              
            bin <auto[132:135],receive_asserted>           92          1          -    Covered              
            bin <auto[4:7],receive_asserted>               86          1          -    Covered              
            bin <auto[248:251],receive_asserted>           94          1          -    Covered              
            bin <auto[120:123],receive_asserted>           92          1          -    Covered              
            bin <auto[184:187],receive_asserted>           94          1          -    Covered              
            bin <auto[56:59],receive_asserted>             92          1          -    Covered              
            bin <auto[216:219],receive_asserted>           88          1          -    Covered              
            bin <auto[88:91],receive_asserted>             96          1          -    Covered              
            bin <auto[152:155],receive_asserted>           84          1          -    Covered              
            bin <auto[24:27],receive_asserted>             96          1          -    Covered              
            bin <auto[232:235],receive_asserted>           96          1          -    Covered              
            bin <auto[104:107],receive_asserted>           96          1          -    Covered              
            bin <auto[168:171],receive_asserted>           96          1          -    Covered              
            bin <auto[40:43],receive_asserted>             96          1          -    Covered              
            bin <auto[200:203],receive_asserted>          102          1          -    Covered              
            bin <auto[72:75],receive_asserted>             98          1          -    Covered              
            bin <auto[136:139],receive_asserted>          104          1          -    Covered              
            bin <auto[8:11],receive_asserted>              92          1          -    Covered              
            bin <auto[240:243],receive_asserted>           96          1          -    Covered              
            bin <auto[112:115],receive_asserted>           96          1          -    Covered              
            bin <auto[176:179],receive_asserted>           96          1          -    Covered              
            bin <auto[48:51],receive_asserted>             96          1          -    Covered              
            bin <auto[208:211],receive_asserted>           96          1          -    Covered              
            bin <auto[80:83],receive_asserted>             96          1          -    Covered              
            bin <auto[144:147],receive_asserted>           90          1          -    Covered              
            bin <auto[16:19],receive_asserted>             96          1          -    Covered              
            bin <auto[224:227],receive_asserted>           96          1          -    Covered              
            bin <auto[96:99],receive_asserted>             80          1          -    Covered              
            bin <auto[160:163],receive_asserted>           92          1          -    Covered              
            bin <auto[32:35],receive_asserted>             92          1          -    Covered              
            bin <auto[192:195],receive_asserted>          100          1          -    Covered              
            bin <auto[64:67],receive_asserted>             80          1          -    Covered              
            bin <auto[128:131],receive_asserted>           92          1          -    Covered              
            bin <auto[0:3],receive_asserted>             2118          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_bin1                     114012                     -    Occurred             
 TYPE /SPI_coverage_pkg/SPI_coverage/SPI_Wrapper      100.00%        100          -    Covered              
    covered/total bins:                                   522        522          -                      
    missing/total bins:                                     0        522          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Address_write                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data_write                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Send_Address_wr                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Send_Address_rd                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint send_Data_wr                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Recieving_Data_rd                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Sending_order_Read_data                100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint Starting_Communication                 100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_sending_addr_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_sending_data_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_sending_addr_rd                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
    Cross Actualiy_recieving_data                     100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_coverage_pkg::SPI_coverage::SPI_Wrapper  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   522        522          -                      
    missing/total bins:                                     0        522          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin reset_asserted                                 12          1          -    Covered              
        bin reset_disable                              122000          1          -    Covered              
    Coverpoint Address_write                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     16          1          -    Covered              
        bin auto[12:15]                                    15          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    16          1          -    Covered              
        bin auto[32:35]                                    16          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    14          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    16          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    16          1          -    Covered              
        bin auto[80:83]                                    15          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  15          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  15          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  16          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  16          1          -    Covered              
        bin auto[136:139]                                  15          1          -    Covered              
        bin auto[140:143]                                  16          1          -    Covered              
        bin auto[144:147]                                  16          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  16          1          -    Covered              
        bin auto[156:159]                                  15          1          -    Covered              
        bin auto[160:163]                                  16          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  14          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  16          1          -    Covered              
        bin auto[184:187]                                  14          1          -    Covered              
        bin auto[188:191]                                  15          1          -    Covered              
        bin auto[192:195]                                  15          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  15          1          -    Covered              
        bin auto[208:211]                                  14          1          -    Covered              
        bin auto[212:215]                                  16          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  15          1          -    Covered              
        bin auto[224:227]                                  15          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  16          1          -    Covered              
        bin auto[240:243]                                  15          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Data_write                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     15          1          -    Covered              
        bin auto[12:15]                                    16          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    15          1          -    Covered              
        bin auto[32:35]                                    15          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    16          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    14          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    15          1          -    Covered              
        bin auto[80:83]                                    16          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  16          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  16          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  13          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  15          1          -    Covered              
        bin auto[136:139]                                  16          1          -    Covered              
        bin auto[140:143]                                  14          1          -    Covered              
        bin auto[144:147]                                  15          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  15          1          -    Covered              
        bin auto[156:159]                                  16          1          -    Covered              
        bin auto[160:163]                                  15          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  16          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  15          1          -    Covered              
        bin auto[184:187]                                  16          1          -    Covered              
        bin auto[188:191]                                  16          1          -    Covered              
        bin auto[192:195]                                  16          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  16          1          -    Covered              
        bin auto[208:211]                                  16          1          -    Covered              
        bin auto[212:215]                                  13          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  16          1          -    Covered              
        bin auto[224:227]                                  16          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  15          1          -    Covered              
        bin auto[240:243]                                  16          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Data_read                              100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     15          1          -    Covered              
        bin auto[12:15]                                    16          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    15          1          -    Covered              
        bin auto[32:35]                                    15          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    16          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    14          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    15          1          -    Covered              
        bin auto[80:83]                                    16          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  16          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  16          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  13          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  15          1          -    Covered              
        bin auto[136:139]                                  16          1          -    Covered              
        bin auto[140:143]                                  14          1          -    Covered              
        bin auto[144:147]                                  15          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  15          1          -    Covered              
        bin auto[156:159]                                  16          1          -    Covered              
        bin auto[160:163]                                  15          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  16          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  15          1          -    Covered              
        bin auto[184:187]                                  16          1          -    Covered              
        bin auto[188:191]                                  16          1          -    Covered              
        bin auto[192:195]                                  16          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  16          1          -    Covered              
        bin auto[208:211]                                  16          1          -    Covered              
        bin auto[212:215]                                  13          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  16          1          -    Covered              
        bin auto[224:227]                                  16          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  15          1          -    Covered              
        bin auto[240:243]                                  16          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Address_read                           100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                  121028          1          -    Covered              
        bin auto[4:7]                                      16          1          -    Covered              
        bin auto[8:11]                                     16          1          -    Covered              
        bin auto[12:15]                                    15          1          -    Covered              
        bin auto[16:19]                                    16          1          -    Covered              
        bin auto[20:23]                                    16          1          -    Covered              
        bin auto[24:27]                                    16          1          -    Covered              
        bin auto[28:31]                                    16          1          -    Covered              
        bin auto[32:35]                                    16          1          -    Covered              
        bin auto[36:39]                                    16          1          -    Covered              
        bin auto[40:43]                                    16          1          -    Covered              
        bin auto[44:47]                                    16          1          -    Covered              
        bin auto[48:51]                                    16          1          -    Covered              
        bin auto[52:55]                                    14          1          -    Covered              
        bin auto[56:59]                                    16          1          -    Covered              
        bin auto[60:63]                                    15          1          -    Covered              
        bin auto[64:67]                                    16          1          -    Covered              
        bin auto[68:71]                                    16          1          -    Covered              
        bin auto[72:75]                                    15          1          -    Covered              
        bin auto[76:79]                                    16          1          -    Covered              
        bin auto[80:83]                                    15          1          -    Covered              
        bin auto[84:87]                                    16          1          -    Covered              
        bin auto[88:91]                                    16          1          -    Covered              
        bin auto[92:95]                                    16          1          -    Covered              
        bin auto[96:99]                                    16          1          -    Covered              
        bin auto[100:103]                                  15          1          -    Covered              
        bin auto[104:107]                                  16          1          -    Covered              
        bin auto[108:111]                                  16          1          -    Covered              
        bin auto[112:115]                                  15          1          -    Covered              
        bin auto[116:119]                                  15          1          -    Covered              
        bin auto[120:123]                                  16          1          -    Covered              
        bin auto[124:127]                                  16          1          -    Covered              
        bin auto[128:131]                                  15          1          -    Covered              
        bin auto[132:135]                                  16          1          -    Covered              
        bin auto[136:139]                                  15          1          -    Covered              
        bin auto[140:143]                                  16          1          -    Covered              
        bin auto[144:147]                                  16          1          -    Covered              
        bin auto[148:151]                                  16          1          -    Covered              
        bin auto[152:155]                                  16          1          -    Covered              
        bin auto[156:159]                                  15          1          -    Covered              
        bin auto[160:163]                                  16          1          -    Covered              
        bin auto[164:167]                                  16          1          -    Covered              
        bin auto[168:171]                                  16          1          -    Covered              
        bin auto[172:175]                                  14          1          -    Covered              
        bin auto[176:179]                                  16          1          -    Covered              
        bin auto[180:183]                                  16          1          -    Covered              
        bin auto[184:187]                                  14          1          -    Covered              
        bin auto[188:191]                                  15          1          -    Covered              
        bin auto[192:195]                                  15          1          -    Covered              
        bin auto[196:199]                                  16          1          -    Covered              
        bin auto[200:203]                                  16          1          -    Covered              
        bin auto[204:207]                                  15          1          -    Covered              
        bin auto[208:211]                                  14          1          -    Covered              
        bin auto[212:215]                                  16          1          -    Covered              
        bin auto[216:219]                                  16          1          -    Covered              
        bin auto[220:223]                                  15          1          -    Covered              
        bin auto[224:227]                                  15          1          -    Covered              
        bin auto[228:231]                                  16          1          -    Covered              
        bin auto[232:235]                                  16          1          -    Covered              
        bin auto[236:239]                                  16          1          -    Covered              
        bin auto[240:243]                                  15          1          -    Covered              
        bin auto[244:247]                                  16          1          -    Covered              
        bin auto[248:251]                                  16          1          -    Covered              
        bin auto[252:255]                                  16          1          -    Covered              
    Coverpoint Send_Address_wr                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_add                                 11000          1          -    Covered              
    Coverpoint Send_Address_rd                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_add                                 11000          1          -    Covered              
    Coverpoint send_Data_wr                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin writing_data                                11000          1          -    Covered              
    Coverpoint Recieving_Data_rd                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin reading_data                                 8000          1          -    Covered              
    Coverpoint Sending_order_Read_data                100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin order_reading_data                          11000          1          -    Covered              
    Coverpoint Starting_Communication                 100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin Start                                      114000          1          -    Covered              
        bin End                                          8012          1          -    Covered              
        bin transaction_back                             7988          1          -    Covered              
    Cross Actualiy_sending_addr_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_add,auto[252:255]>                16          1          -    Covered              
            bin <writing_add,auto[248:251]>                16          1          -    Covered              
            bin <writing_add,auto[244:247]>                16          1          -    Covered              
            bin <writing_add,auto[240:243]>                15          1          -    Covered              
            bin <writing_add,auto[236:239]>                16          1          -    Covered              
            bin <writing_add,auto[232:235]>                16          1          -    Covered              
            bin <writing_add,auto[228:231]>                16          1          -    Covered              
            bin <writing_add,auto[224:227]>                15          1          -    Covered              
            bin <writing_add,auto[220:223]>                15          1          -    Covered              
            bin <writing_add,auto[216:219]>                16          1          -    Covered              
            bin <writing_add,auto[212:215]>                16          1          -    Covered              
            bin <writing_add,auto[208:211]>                14          1          -    Covered              
            bin <writing_add,auto[204:207]>                15          1          -    Covered              
            bin <writing_add,auto[200:203]>                16          1          -    Covered              
            bin <writing_add,auto[196:199]>                16          1          -    Covered              
            bin <writing_add,auto[192:195]>                15          1          -    Covered              
            bin <writing_add,auto[188:191]>                15          1          -    Covered              
            bin <writing_add,auto[184:187]>                14          1          -    Covered              
            bin <writing_add,auto[180:183]>                16          1          -    Covered              
            bin <writing_add,auto[176:179]>                16          1          -    Covered              
            bin <writing_add,auto[172:175]>                14          1          -    Covered              
            bin <writing_add,auto[168:171]>                16          1          -    Covered              
            bin <writing_add,auto[164:167]>                16          1          -    Covered              
            bin <writing_add,auto[160:163]>                16          1          -    Covered              
            bin <writing_add,auto[156:159]>                15          1          -    Covered              
            bin <writing_add,auto[152:155]>                16          1          -    Covered              
            bin <writing_add,auto[148:151]>                16          1          -    Covered              
            bin <writing_add,auto[144:147]>                16          1          -    Covered              
            bin <writing_add,auto[140:143]>                16          1          -    Covered              
            bin <writing_add,auto[136:139]>                15          1          -    Covered              
            bin <writing_add,auto[132:135]>                16          1          -    Covered              
            bin <writing_add,auto[128:131]>                15          1          -    Covered              
            bin <writing_add,auto[124:127]>                16          1          -    Covered              
            bin <writing_add,auto[120:123]>                16          1          -    Covered              
            bin <writing_add,auto[116:119]>                15          1          -    Covered              
            bin <writing_add,auto[112:115]>                15          1          -    Covered              
            bin <writing_add,auto[108:111]>                16          1          -    Covered              
            bin <writing_add,auto[104:107]>                16          1          -    Covered              
            bin <writing_add,auto[100:103]>                15          1          -    Covered              
            bin <writing_add,auto[96:99]>                  16          1          -    Covered              
            bin <writing_add,auto[92:95]>                  16          1          -    Covered              
            bin <writing_add,auto[88:91]>                  16          1          -    Covered              
            bin <writing_add,auto[84:87]>                  16          1          -    Covered              
            bin <writing_add,auto[80:83]>                  15          1          -    Covered              
            bin <writing_add,auto[76:79]>                  16          1          -    Covered              
            bin <writing_add,auto[72:75]>                  15          1          -    Covered              
            bin <writing_add,auto[68:71]>                  16          1          -    Covered              
            bin <writing_add,auto[64:67]>                  16          1          -    Covered              
            bin <writing_add,auto[60:63]>                  15          1          -    Covered              
            bin <writing_add,auto[56:59]>                  16          1          -    Covered              
            bin <writing_add,auto[52:55]>                  14          1          -    Covered              
            bin <writing_add,auto[48:51]>                  16          1          -    Covered              
            bin <writing_add,auto[44:47]>                  16          1          -    Covered              
            bin <writing_add,auto[40:43]>                  16          1          -    Covered              
            bin <writing_add,auto[36:39]>                  16          1          -    Covered              
            bin <writing_add,auto[32:35]>                  16          1          -    Covered              
            bin <writing_add,auto[28:31]>                  16          1          -    Covered              
            bin <writing_add,auto[24:27]>                  16          1          -    Covered              
            bin <writing_add,auto[20:23]>                  16          1          -    Covered              
            bin <writing_add,auto[16:19]>                  16          1          -    Covered              
            bin <writing_add,auto[12:15]>                  15          1          -    Covered              
            bin <writing_add,auto[8:11]>                   16          1          -    Covered              
            bin <writing_add,auto[4:7]>                    16          1          -    Covered              
            bin <writing_add,auto[0:3]>                 10016          1          -    Covered              
    Cross Actualiy_sending_data_wr                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <writing_data,auto[252:255]>               16          1          -    Covered              
            bin <writing_data,auto[248:251]>               16          1          -    Covered              
            bin <writing_data,auto[244:247]>               16          1          -    Covered              
            bin <writing_data,auto[240:243]>               16          1          -    Covered              
            bin <writing_data,auto[236:239]>               15          1          -    Covered              
            bin <writing_data,auto[232:235]>               16          1          -    Covered              
            bin <writing_data,auto[228:231]>               16          1          -    Covered              
            bin <writing_data,auto[224:227]>               16          1          -    Covered              
            bin <writing_data,auto[220:223]>               16          1          -    Covered              
            bin <writing_data,auto[216:219]>               16          1          -    Covered              
            bin <writing_data,auto[212:215]>               13          1          -    Covered              
            bin <writing_data,auto[208:211]>               16          1          -    Covered              
            bin <writing_data,auto[204:207]>               16          1          -    Covered              
            bin <writing_data,auto[200:203]>               16          1          -    Covered              
            bin <writing_data,auto[196:199]>               16          1          -    Covered              
            bin <writing_data,auto[192:195]>               16          1          -    Covered              
            bin <writing_data,auto[188:191]>               16          1          -    Covered              
            bin <writing_data,auto[184:187]>               16          1          -    Covered              
            bin <writing_data,auto[180:183]>               15          1          -    Covered              
            bin <writing_data,auto[176:179]>               16          1          -    Covered              
            bin <writing_data,auto[172:175]>               16          1          -    Covered              
            bin <writing_data,auto[168:171]>               16          1          -    Covered              
            bin <writing_data,auto[164:167]>               16          1          -    Covered              
            bin <writing_data,auto[160:163]>               15          1          -    Covered              
            bin <writing_data,auto[156:159]>               16          1          -    Covered              
            bin <writing_data,auto[152:155]>               15          1          -    Covered              
            bin <writing_data,auto[148:151]>               16          1          -    Covered              
            bin <writing_data,auto[144:147]>               15          1          -    Covered              
            bin <writing_data,auto[140:143]>               14          1          -    Covered              
            bin <writing_data,auto[136:139]>               16          1          -    Covered              
            bin <writing_data,auto[132:135]>               15          1          -    Covered              
            bin <writing_data,auto[128:131]>               15          1          -    Covered              
            bin <writing_data,auto[124:127]>               16          1          -    Covered              
            bin <writing_data,auto[120:123]>               13          1          -    Covered              
            bin <writing_data,auto[116:119]>               15          1          -    Covered              
            bin <writing_data,auto[112:115]>               16          1          -    Covered              
            bin <writing_data,auto[108:111]>               16          1          -    Covered              
            bin <writing_data,auto[104:107]>               16          1          -    Covered              
            bin <writing_data,auto[100:103]>               16          1          -    Covered              
            bin <writing_data,auto[96:99]>                 16          1          -    Covered              
            bin <writing_data,auto[92:95]>                 16          1          -    Covered              
            bin <writing_data,auto[88:91]>                 16          1          -    Covered              
            bin <writing_data,auto[84:87]>                 16          1          -    Covered              
            bin <writing_data,auto[80:83]>                 16          1          -    Covered              
            bin <writing_data,auto[76:79]>                 15          1          -    Covered              
            bin <writing_data,auto[72:75]>                 15          1          -    Covered              
            bin <writing_data,auto[68:71]>                 16          1          -    Covered              
            bin <writing_data,auto[64:67]>                 14          1          -    Covered              
            bin <writing_data,auto[60:63]>                 15          1          -    Covered              
            bin <writing_data,auto[56:59]>                 16          1          -    Covered              
            bin <writing_data,auto[52:55]>                 16          1          -    Covered              
            bin <writing_data,auto[48:51]>                 16          1          -    Covered              
            bin <writing_data,auto[44:47]>                 16          1          -    Covered              
            bin <writing_data,auto[40:43]>                 16          1          -    Covered              
            bin <writing_data,auto[36:39]>                 16          1          -    Covered              
            bin <writing_data,auto[32:35]>                 15          1          -    Covered              
            bin <writing_data,auto[28:31]>                 15          1          -    Covered              
            bin <writing_data,auto[24:27]>                 16          1          -    Covered              
            bin <writing_data,auto[20:23]>                 16          1          -    Covered              
            bin <writing_data,auto[16:19]>                 16          1          -    Covered              
            bin <writing_data,auto[12:15]>                 16          1          -    Covered              
            bin <writing_data,auto[8:11]>                  15          1          -    Covered              
            bin <writing_data,auto[4:7]>                   16          1          -    Covered              
            bin <writing_data,auto[0:3]>                10016          1          -    Covered              
    Cross Actualiy_sending_addr_rd                    100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <reading_add,auto[252:255]>                16          1          -    Covered              
            bin <reading_add,auto[248:251]>                16          1          -    Covered              
            bin <reading_add,auto[244:247]>                16          1          -    Covered              
            bin <reading_add,auto[240:243]>                15          1          -    Covered              
            bin <reading_add,auto[236:239]>                16          1          -    Covered              
            bin <reading_add,auto[232:235]>                16          1          -    Covered              
            bin <reading_add,auto[228:231]>                16          1          -    Covered              
            bin <reading_add,auto[224:227]>                15          1          -    Covered              
            bin <reading_add,auto[220:223]>                15          1          -    Covered              
            bin <reading_add,auto[216:219]>                16          1          -    Covered              
            bin <reading_add,auto[212:215]>                16          1          -    Covered              
            bin <reading_add,auto[208:211]>                14          1          -    Covered              
            bin <reading_add,auto[204:207]>                15          1          -    Covered              
            bin <reading_add,auto[200:203]>                16          1          -    Covered              
            bin <reading_add,auto[196:199]>                16          1          -    Covered              
            bin <reading_add,auto[192:195]>                15          1          -    Covered              
            bin <reading_add,auto[188:191]>                15          1          -    Covered              
            bin <reading_add,auto[184:187]>                14          1          -    Covered              
            bin <reading_add,auto[180:183]>                16          1          -    Covered              
            bin <reading_add,auto[176:179]>                16          1          -    Covered              
            bin <reading_add,auto[172:175]>                14          1          -    Covered              
            bin <reading_add,auto[168:171]>                16          1          -    Covered              
            bin <reading_add,auto[164:167]>                16          1          -    Covered              
            bin <reading_add,auto[160:163]>                16          1          -    Covered              
            bin <reading_add,auto[156:159]>                15          1          -    Covered              
            bin <reading_add,auto[152:155]>                16          1          -    Covered              
            bin <reading_add,auto[148:151]>                16          1          -    Covered              
            bin <reading_add,auto[144:147]>                16          1          -    Covered              
            bin <reading_add,auto[140:143]>                16          1          -    Covered              
            bin <reading_add,auto[136:139]>                15          1          -    Covered              
            bin <reading_add,auto[132:135]>                16          1          -    Covered              
            bin <reading_add,auto[128:131]>                15          1          -    Covered              
            bin <reading_add,auto[124:127]>                16          1          -    Covered              
            bin <reading_add,auto[120:123]>                16          1          -    Covered              
            bin <reading_add,auto[116:119]>                15          1          -    Covered              
            bin <reading_add,auto[112:115]>                15          1          -    Covered              
            bin <reading_add,auto[108:111]>                16          1          -    Covered              
            bin <reading_add,auto[104:107]>                16          1          -    Covered              
            bin <reading_add,auto[100:103]>                15          1          -    Covered              
            bin <reading_add,auto[96:99]>                  16          1          -    Covered              
            bin <reading_add,auto[92:95]>                  16          1          -    Covered              
            bin <reading_add,auto[88:91]>                  16          1          -    Covered              
            bin <reading_add,auto[84:87]>                  16          1          -    Covered              
            bin <reading_add,auto[80:83]>                  15          1          -    Covered              
            bin <reading_add,auto[76:79]>                  16          1          -    Covered              
            bin <reading_add,auto[72:75]>                  15          1          -    Covered              
            bin <reading_add,auto[68:71]>                  16          1          -    Covered              
            bin <reading_add,auto[64:67]>                  16          1          -    Covered              
            bin <reading_add,auto[60:63]>                  15          1          -    Covered              
            bin <reading_add,auto[56:59]>                  16          1          -    Covered              
            bin <reading_add,auto[52:55]>                  14          1          -    Covered              
            bin <reading_add,auto[48:51]>                  16          1          -    Covered              
            bin <reading_add,auto[44:47]>                  16          1          -    Covered              
            bin <reading_add,auto[40:43]>                  16          1          -    Covered              
            bin <reading_add,auto[36:39]>                  16          1          -    Covered              
            bin <reading_add,auto[32:35]>                  16          1          -    Covered              
            bin <reading_add,auto[28:31]>                  16          1          -    Covered              
            bin <reading_add,auto[24:27]>                  16          1          -    Covered              
            bin <reading_add,auto[20:23]>                  16          1          -    Covered              
            bin <reading_add,auto[16:19]>                  16          1          -    Covered              
            bin <reading_add,auto[12:15]>                  15          1          -    Covered              
            bin <reading_add,auto[8:11]>                   16          1          -    Covered              
            bin <reading_add,auto[4:7]>                    16          1          -    Covered              
            bin <reading_add,auto[0:3]>                 10016          1          -    Covered              
    Cross Actualiy_recieving_data                     100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <reading_data,auto[252:255]>               16          1          -    Covered              
            bin <reading_data,auto[248:251]>               16          1          -    Covered              
            bin <reading_data,auto[244:247]>               16          1          -    Covered              
            bin <reading_data,auto[240:243]>               16          1          -    Covered              
            bin <reading_data,auto[236:239]>               15          1          -    Covered              
            bin <reading_data,auto[232:235]>               16          1          -    Covered              
            bin <reading_data,auto[228:231]>               16          1          -    Covered              
            bin <reading_data,auto[224:227]>               16          1          -    Covered              
            bin <reading_data,auto[220:223]>               16          1          -    Covered              
            bin <reading_data,auto[216:219]>               16          1          -    Covered              
            bin <reading_data,auto[212:215]>               13          1          -    Covered              
            bin <reading_data,auto[208:211]>               16          1          -    Covered              
            bin <reading_data,auto[204:207]>               16          1          -    Covered              
            bin <reading_data,auto[200:203]>               16          1          -    Covered              
            bin <reading_data,auto[196:199]>               16          1          -    Covered              
            bin <reading_data,auto[192:195]>               16          1          -    Covered              
            bin <reading_data,auto[188:191]>               16          1          -    Covered              
            bin <reading_data,auto[184:187]>               16          1          -    Covered              
            bin <reading_data,auto[180:183]>               15          1          -    Covered              
            bin <reading_data,auto[176:179]>               16          1          -    Covered              
            bin <reading_data,auto[172:175]>               16          1          -    Covered              
            bin <reading_data,auto[168:171]>               16          1          -    Covered              
            bin <reading_data,auto[164:167]>               16          1          -    Covered              
            bin <reading_data,auto[160:163]>               15          1          -    Covered              
            bin <reading_data,auto[156:159]>               16          1          -    Covered              
            bin <reading_data,auto[152:155]>               15          1          -    Covered              
            bin <reading_data,auto[148:151]>               16          1          -    Covered              
            bin <reading_data,auto[144:147]>               15          1          -    Covered              
            bin <reading_data,auto[140:143]>               14          1          -    Covered              
            bin <reading_data,auto[136:139]>               16          1          -    Covered              
            bin <reading_data,auto[132:135]>               15          1          -    Covered              
            bin <reading_data,auto[128:131]>               15          1          -    Covered              
            bin <reading_data,auto[124:127]>               16          1          -    Covered              
            bin <reading_data,auto[120:123]>               13          1          -    Covered              
            bin <reading_data,auto[116:119]>               15          1          -    Covered              
            bin <reading_data,auto[112:115]>               16          1          -    Covered              
            bin <reading_data,auto[108:111]>               16          1          -    Covered              
            bin <reading_data,auto[104:107]>               16          1          -    Covered              
            bin <reading_data,auto[100:103]>               16          1          -    Covered              
            bin <reading_data,auto[96:99]>                 16          1          -    Covered              
            bin <reading_data,auto[92:95]>                 16          1          -    Covered              
            bin <reading_data,auto[88:91]>                 16          1          -    Covered              
            bin <reading_data,auto[84:87]>                 16          1          -    Covered              
            bin <reading_data,auto[80:83]>                 16          1          -    Covered              
            bin <reading_data,auto[76:79]>                 15          1          -    Covered              
            bin <reading_data,auto[72:75]>                 15          1          -    Covered              
            bin <reading_data,auto[68:71]>                 16          1          -    Covered              
            bin <reading_data,auto[64:67]>                 14          1          -    Covered              
            bin <reading_data,auto[60:63]>                 15          1          -    Covered              
            bin <reading_data,auto[56:59]>                 16          1          -    Covered              
            bin <reading_data,auto[52:55]>                 16          1          -    Covered              
            bin <reading_data,auto[48:51]>                 16          1          -    Covered              
            bin <reading_data,auto[44:47]>                 16          1          -    Covered              
            bin <reading_data,auto[40:43]>                 16          1          -    Covered              
            bin <reading_data,auto[36:39]>                 16          1          -    Covered              
            bin <reading_data,auto[32:35]>                 15          1          -    Covered              
            bin <reading_data,auto[28:31]>                 15          1          -    Covered              
            bin <reading_data,auto[24:27]>                 16          1          -    Covered              
            bin <reading_data,auto[20:23]>                 16          1          -    Covered              
            bin <reading_data,auto[16:19]>                 16          1          -    Covered              
            bin <reading_data,auto[12:15]>                 16          1          -    Covered              
            bin <reading_data,auto[8:11]>                  15          1          -    Covered              
            bin <reading_data,auto[4:7]>                   16          1          -    Covered              
            bin <reading_data,auto[0:3]>                 7016          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2

Total Coverage By Instance (filtered view): 100.00%

