0.6
2018.3
Dec  7 2018
00:33:28
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_big_test_TB.sv,1683758469,systemVerilog,,,,nlms_big_test_TB,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_h_fetch_manager_TB.sv,1680807623,systemVerilog,,,,nlms_h_fetch_manager_TB,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_mul_TB.sv,1681855467,systemVerilog,,,,nlms_mul_TB,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_x_fifo__TB.sv,1680721439,systemVerilog,,,,nlms_x_fifo__TB,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_bram.sv,1683580220,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_datapath.sv,,nlms_bram,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_datapath.sv,1683137149,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_h_fetch_manager.sv,,nlms_datapath,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,1680806772,verilog,,,,,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_h_fetch_manager.sv,1683750654,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buff_control.sv,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,nlms_h_fetch_manager,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buff_control.sv,1683666384,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv,,nlms_int_buff_control,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv,1683675224,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_mul.sv,,nlms_int_buffers,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_mul.sv,1683757554,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_multipliers.sv,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,nlms_mul,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_multipliers.sv,1683754567,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_top.sv,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,nlms_multipliers,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_top.sv,1683666499,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_x_fifo_buff.sv,,nlms_top,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_x_fifo_buff.sv,1683674333,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_big_test_TB.sv,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,nlms_x_fifo_buff,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
