/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Fri Jan 26 08:16:57 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Fri Jan 26 08:16:57 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/viterb_encoder_and_decoder/run_1/synth_1_1/analysis/viterb_encoder_and_decoder_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc000.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc000.v' to AST representation.
Generating RTLIL representation for module `\bmc000'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc000.v:14: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc000.v:15: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc000.v:17: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc000.v:18: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc001.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc001.v' to AST representation.
Generating RTLIL representation for module `\bmc001'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc001.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc001.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc001.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc001.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc010.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc010.v' to AST representation.
Generating RTLIL representation for module `\bmc010'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc010.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc010.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc010.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc010.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc011.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc011.v' to AST representation.
Generating RTLIL representation for module `\bmc011'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc011.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc011.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc011.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc011.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc100.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc100.v' to AST representation.
Generating RTLIL representation for module `\bmc100'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc100.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc100.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc100.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc100.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc101.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc101.v' to AST representation.
Generating RTLIL representation for module `\bmc101'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc101.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc101.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc101.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc101.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc110.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc110.v' to AST representation.
Generating RTLIL representation for module `\bmc110'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc110.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc110.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc110.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc110.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc111.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc111.v' to AST representation.
Generating RTLIL representation for module `\bmc111'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc111.v:13: Warning: Identifier `\tmp00' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc111.v:14: Warning: Identifier `\tmp01' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc111.v:16: Warning: Identifier `\tmp10' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/bmc111.v:17: Warning: Identifier `\tmp11' is implicitly declared.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/ACS.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/ACS.v' to AST representation.
Generating RTLIL representation for module `\ACS'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/tbu.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/tbu.v' to AST representation.
Generating RTLIL representation for module `\tbu'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/mem_8x1024.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/mem_8x1024.v' to AST representation.
Generating RTLIL representation for module `\mem'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/mem_1x1024.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/mem_1x1024.v' to AST representation.
Generating RTLIL representation for module `\mem_disp'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/encoder.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/decoder.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/decoder.v' to AST representation.
Generating RTLIL representation for module `\decoder'.
Warning: Replacing memory \path_cost with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/decoder.v:171
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/decoder.v:487: Warning: Identifier `\d_o_disp_mem_0' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/decoder.v:496: Warning: Identifier `\d_o_disp_mem_1' is implicitly declared.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/viterbi_tx_rx.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/./rtl/viterbi_tx_rx.v' to AST representation.
Generating RTLIL representation for module `\viterbi_tx_rx'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top viterbi_tx_rx' --

17. Executing HIERARCHY pass (managing design hierarchy).

17.1. Analyzing design hierarchy..
Top module:  \viterbi_tx_rx
Used module:     \decoder
Used module:         \mem_disp
Used module:         \tbu
Used module:         \mem
Used module:         \ACS
Used module:         \bmc111
Used module:         \bmc110
Used module:         \bmc101
Used module:         \bmc100
Used module:         \bmc011
Used module:         \bmc010
Used module:         \bmc001
Used module:         \bmc000
Used module:     \encoder

17.2. Analyzing design hierarchy..
Top module:  \viterbi_tx_rx
Used module:     \decoder
Used module:         \mem_disp
Used module:         \tbu
Used module:         \mem
Used module:         \ACS
Used module:         \bmc111
Used module:         \bmc110
Used module:         \bmc101
Used module:         \bmc100
Used module:         \bmc011
Used module:         \bmc010
Used module:         \bmc001
Used module:         \bmc000
Used module:     \encoder
Removed 0 unused modules.
Mapping positional arguments of cell decoder.ACS111 (ACS).
Mapping positional arguments of cell decoder.ACS110 (ACS).
Mapping positional arguments of cell decoder.ACS101 (ACS).
Mapping positional arguments of cell decoder.ACS100 (ACS).
Mapping positional arguments of cell decoder.ACS011 (ACS).
Mapping positional arguments of cell decoder.ACS010 (ACS).
Mapping positional arguments of cell decoder.ACS001 (ACS).
Mapping positional arguments of cell decoder.ACS000 (ACS).
Mapping positional arguments of cell decoder.bmc111_inst (bmc111).
Mapping positional arguments of cell decoder.bmc110_inst (bmc110).
Mapping positional arguments of cell decoder.bmc101_inst (bmc101).
Mapping positional arguments of cell decoder.bmc100_inst (bmc100).
Mapping positional arguments of cell decoder.bmc011_inst (bmc011).
Mapping positional arguments of cell decoder.bmc010_inst (bmc010).
Mapping positional arguments of cell decoder.bmc001_inst (bmc001).
Mapping positional arguments of cell decoder.bmc000_inst (bmc000).

Dumping file hier_info.json ...
 Process module "ACS"
 Process module "bmc000"
 Process module "bmc001"
 Process module "bmc010"
 Process module "bmc011"
 Process module "bmc100"
 Process module "bmc101"
 Process module "bmc110"
 Process module "bmc111"
 Process module "decoder"
 Process module "encoder"
 Process module "mem"
 Process module "mem_disp"
 Process module "tbu"
Dumping file port_info.json ...

Warnings: 7 unique messages, 35 total
End of script. Logfile hash: 768f3c5897, CPU: user 0.08s system 0.01s, MEM: 11.23 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 32x read_verilog (0 sec), 5% 1x analyze (0 sec), ...
