verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v
verilog axi_s6_ddrx_v1_06_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v
verilog work ../hdl/mb_system_mcb3_lpddr_wrapper.v
