(pcb C:\Users\Felipe √Åvila\Documents\GitHub\Potentiostat_FullyDifferential\PCB\fully_differential\fully_differential\freerouting.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  221790 -158950  81790 -158950  81790 -18950  221790 -18950
            221790 -158950)
    )
    (plane GND (polygon B.Cu 0  81790 -18950  81790 -158950  221790 -158950  221790 -18950
            81800 -18950  81780 -18960  81800 -18990  81800 -19130  81790 -18950))
    (via "Via[0-1]_600:300_um")
    (rule
      (width 800)
      (clearance 800.1)
      (clearance 800.1 (type default_smd))
      (clearance 200 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (place U6 125540.000000 -110300.000000 front 90.000000 (PN TL072))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket_LongPads::1"
      (place U5 187980.000000 -128160.000000 front 0.000000 (PN TL072))
      (place U3 207450.000000 -128160.000000 front 0.000000 (PN TL072))
      (place U2 132840.000000 -38060.000000 front 0.000000 (PN TL072))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J8 148315.000000 -146220.000000 front 90.000000 (PN Conn_01x02))
      (place J6 102930.000000 -111520.000000 front 90.000000 (PN Conn_01x02))
      (place J7 174660.000000 -143900.000000 front 0.000000 (PN Conn_01x02))
      (place J2 95070.000000 -88225.000000 front 180.000000 (PN Conn_01x02))
      (place J3 135365.000000 -31000.000000 front 90.000000 (PN Conn_01x02))
      (place J10 208020.000000 -145740.000000 front 0.000000 (PN Conn_01x02))
      (place J9 189640.000000 -103235.000000 front 0.000000 (PN Conn_01x02))
      (place J4 162485.000000 -57350.000000 front 90.000000 (PN Conn_01x02))
      (place J1 163125.000000 -38030.000000 front 90.000000 (PN Conn_01x02))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R15 165910.000000 -120970.000000 front 180.000000 (PN 1K))
      (place R9 181090.000000 -104510.000000 front 180.000000 (PN 2.2K))
      (place R14 135810.000000 -121070.000000 front 0.000000 (PN 1k))
      (place R8 110620.000000 -128870.000000 front -90.000000 (PN 1k))
      (place R11 98190.000000 -139030.000000 front 90.000000 (PN 1K))
      (place R10 208820.000000 -30750.000000 front -90.000000 (PN 2k2))
      (place R7 105530.000000 -150930.000000 front 0.000000 (PN 1k))
      (place R13 208950.000000 -64515.000000 front 90.000000 (PN 2k2))
      (place R6 195086.700000 -40910.000000 front 90.000000 (PN 2k2))
      (place R1 182960.000000 -30750.000000 front -90.000000 (PN 1K))
      (place R2 107890.000000 -56160.000000 front 90.000000 (PN 10K))
      (place R4 208490.000000 -77960.000000 front -90.000000 (PN 2k2))
      (place R5 198190.000000 -104510.000000 front 0.000000 (PN 2.2K))
      (place R3 132020.000000 -59800.000000 front 0.000000 (PN 1K))
      (place R12 123050.000000 -128870.000000 front -90.000000 (PN 1k))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (place C5 148760.000000 -86309.900000 front -90.000000 (PN 0.1uF))
      (place C3 133570.000000 -74494.800000 front -90.000000 (PN 0.1uF))
      (place C4 148760.000000 -76095.000000 front 90.000000 (PN 0.33uF))
      (place C2 133570.000000 -88530.100000 front 90.000000 (PN 0.33uF))
    )
    (component "l7805:TO255P1020X450X2000-3"
      (place U8 159540.000000 -81365.000000 front 90.000000 (PN L7905))
      (place U7 123920.000000 -81675.000000 front 90.000000 (PN L7805))
    )
    (component Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical
      (place RV3 103550.000000 -105270.000000 front 180.000000 (PN R_Potentiometer_Trim))
      (place RV2 162390.000000 -51980.000000 front 180.000000 (PN R_Potentiometer_Trim))
      (place RV1 161850.000000 -32350.000000 front 180.000000 (PN R_Potentiometer_Trim))
      (place RV4 148590.000000 -140090.000000 front 180.000000 (PN R_Potentiometer_Trim))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (place J5 201565.000000 -114625.000000 front 90.000000 (PN Conn_01x03))
      (place J11 155660.000000 -100140.000000 front -90.000000 (PN Conn_01x03))
    )
    (component Capacitor_THT:C_Rect_L19.0mm_W6.0mm_P15.00mm_MKS4
      (place C1 99860.000000 -34040.000000 front 0.000000 (PN 470nF))
    )
    (component "Analog Devices Inc - AD8138ARZ:ANALOG_DEVICES_INC_AD8138ARZ_0"
      (place U4 186100.000000 -85880.000000 back 180.000000 (PN AD8138ARZ))
      (place U1 186452.500000 -68310.000000 back 180.000000 (PN AD8138ARZ))
    )
  )
  (library
    (image "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  9060 -9010  9060 1390))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  -1440 -9010  9060 -9010))
      (outline (path signal 120  -1440 1390  -1440 -9010))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket_LongPads::1"
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  9060 -9010  9060 1390))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  -1440 -9010  9060 -9010))
      (outline (path signal 120  -1440 1390  -1440 -9010))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 120  -1804.78 1475  -1304.78 1475))
      (outline (path signal 120  -1554.78 1725  -1554.78 1225))
      (outline (path signal 120  1000 2580  1000 1040))
      (outline (path signal 120  1000 -1040  1000 -2580))
      (outline (path signal 120  1040 2580  1040 1040))
      (outline (path signal 120  1040 -1040  1040 -2580))
      (outline (path signal 120  1080 2579  1080 1040))
      (outline (path signal 120  1080 -1040  1080 -2579))
      (outline (path signal 120  1120 2578  1120 1040))
      (outline (path signal 120  1120 -1040  1120 -2578))
      (outline (path signal 120  1160 2576  1160 1040))
      (outline (path signal 120  1160 -1040  1160 -2576))
      (outline (path signal 120  1200 2573  1200 1040))
      (outline (path signal 120  1200 -1040  1200 -2573))
      (outline (path signal 120  1240 2569  1240 1040))
      (outline (path signal 120  1240 -1040  1240 -2569))
      (outline (path signal 120  1280 2565  1280 1040))
      (outline (path signal 120  1280 -1040  1280 -2565))
      (outline (path signal 120  1320 2561  1320 1040))
      (outline (path signal 120  1320 -1040  1320 -2561))
      (outline (path signal 120  1360 2556  1360 1040))
      (outline (path signal 120  1360 -1040  1360 -2556))
      (outline (path signal 120  1400 2550  1400 1040))
      (outline (path signal 120  1400 -1040  1400 -2550))
      (outline (path signal 120  1440 2543  1440 1040))
      (outline (path signal 120  1440 -1040  1440 -2543))
      (outline (path signal 120  1480 2536  1480 1040))
      (outline (path signal 120  1480 -1040  1480 -2536))
      (outline (path signal 120  1520 2528  1520 1040))
      (outline (path signal 120  1520 -1040  1520 -2528))
      (outline (path signal 120  1560 2520  1560 1040))
      (outline (path signal 120  1560 -1040  1560 -2520))
      (outline (path signal 120  1600 2511  1600 1040))
      (outline (path signal 120  1600 -1040  1600 -2511))
      (outline (path signal 120  1640 2501  1640 1040))
      (outline (path signal 120  1640 -1040  1640 -2501))
      (outline (path signal 120  1680 2491  1680 1040))
      (outline (path signal 120  1680 -1040  1680 -2491))
      (outline (path signal 120  1721 2480  1721 1040))
      (outline (path signal 120  1721 -1040  1721 -2480))
      (outline (path signal 120  1761 2468  1761 1040))
      (outline (path signal 120  1761 -1040  1761 -2468))
      (outline (path signal 120  1801 2455  1801 1040))
      (outline (path signal 120  1801 -1040  1801 -2455))
      (outline (path signal 120  1841 2442  1841 1040))
      (outline (path signal 120  1841 -1040  1841 -2442))
      (outline (path signal 120  1881 2428  1881 1040))
      (outline (path signal 120  1881 -1040  1881 -2428))
      (outline (path signal 120  1921 2414  1921 1040))
      (outline (path signal 120  1921 -1040  1921 -2414))
      (outline (path signal 120  1961 2398  1961 1040))
      (outline (path signal 120  1961 -1040  1961 -2398))
      (outline (path signal 120  2001 2382  2001 1040))
      (outline (path signal 120  2001 -1040  2001 -2382))
      (outline (path signal 120  2041 2365  2041 1040))
      (outline (path signal 120  2041 -1040  2041 -2365))
      (outline (path signal 120  2081 2348  2081 1040))
      (outline (path signal 120  2081 -1040  2081 -2348))
      (outline (path signal 120  2121 2329  2121 1040))
      (outline (path signal 120  2121 -1040  2121 -2329))
      (outline (path signal 120  2161 2310  2161 1040))
      (outline (path signal 120  2161 -1040  2161 -2310))
      (outline (path signal 120  2201 2290  2201 1040))
      (outline (path signal 120  2201 -1040  2201 -2290))
      (outline (path signal 120  2241 2268  2241 1040))
      (outline (path signal 120  2241 -1040  2241 -2268))
      (outline (path signal 120  2281 2247  2281 1040))
      (outline (path signal 120  2281 -1040  2281 -2247))
      (outline (path signal 120  2321 2224  2321 1040))
      (outline (path signal 120  2321 -1040  2321 -2224))
      (outline (path signal 120  2361 2200  2361 1040))
      (outline (path signal 120  2361 -1040  2361 -2200))
      (outline (path signal 120  2401 2175  2401 1040))
      (outline (path signal 120  2401 -1040  2401 -2175))
      (outline (path signal 120  2441 2149  2441 1040))
      (outline (path signal 120  2441 -1040  2441 -2149))
      (outline (path signal 120  2481 2122  2481 1040))
      (outline (path signal 120  2481 -1040  2481 -2122))
      (outline (path signal 120  2521 2095  2521 1040))
      (outline (path signal 120  2521 -1040  2521 -2095))
      (outline (path signal 120  2561 2065  2561 1040))
      (outline (path signal 120  2561 -1040  2561 -2065))
      (outline (path signal 120  2601 2035  2601 1040))
      (outline (path signal 120  2601 -1040  2601 -2035))
      (outline (path signal 120  2641 2004  2641 1040))
      (outline (path signal 120  2641 -1040  2641 -2004))
      (outline (path signal 120  2681 1971  2681 1040))
      (outline (path signal 120  2681 -1040  2681 -1971))
      (outline (path signal 120  2721 1937  2721 1040))
      (outline (path signal 120  2721 -1040  2721 -1937))
      (outline (path signal 120  2761 1901  2761 1040))
      (outline (path signal 120  2761 -1040  2761 -1901))
      (outline (path signal 120  2801 1864  2801 1040))
      (outline (path signal 120  2801 -1040  2801 -1864))
      (outline (path signal 120  2841 1826  2841 1040))
      (outline (path signal 120  2841 -1040  2841 -1826))
      (outline (path signal 120  2881 1785  2881 1040))
      (outline (path signal 120  2881 -1040  2881 -1785))
      (outline (path signal 120  2921 1743  2921 1040))
      (outline (path signal 120  2921 -1040  2921 -1743))
      (outline (path signal 120  2961 1699  2961 1040))
      (outline (path signal 120  2961 -1040  2961 -1699))
      (outline (path signal 120  3001 1653  3001 1040))
      (outline (path signal 120  3001 -1040  3001 -1653))
      (outline (path signal 120  3041 1605  3041 -1605))
      (outline (path signal 120  3081 1554  3081 -1554))
      (outline (path signal 120  3121 1500  3121 -1500))
      (outline (path signal 120  3161 1443  3161 -1443))
      (outline (path signal 120  3201 1383  3201 -1383))
      (outline (path signal 120  3241 1319  3241 -1319))
      (outline (path signal 120  3281 1251  3281 -1251))
      (outline (path signal 120  3321 1178  3321 -1178))
      (outline (path signal 120  3361 1098  3361 -1098))
      (outline (path signal 120  3401 1011  3401 -1011))
      (outline (path signal 120  3441 915  3441 -915))
      (outline (path signal 120  3481 805  3481 -805))
      (outline (path signal 120  3521 677  3521 -677))
      (outline (path signal 120  3561 518  3561 -518))
      (outline (path signal 120  3601 284  3601 -284))
      (outline (path signal 120  3620 0  3600.9 -315.806  3543.87 -627.007  3449.74 -929.065
            3319.89 -1217.58  3156.22 -1488.33  2961.1 -1737.38  2737.38 -1961.1
            2488.33 -2156.22  2217.57 -2319.89  1929.07 -2449.74  1627.01 -2543.87
            1315.81 -2600.9  1000 -2620  684.194 -2600.9  372.993 -2543.87
            70.935 -2449.74  -217.575 -2319.89  -488.33 -2156.22  -737.381 -1961.1
            -961.098 -1737.38  -1156.22 -1488.33  -1319.89 -1217.58  -1449.74 -929.065
            -1543.87 -627.007  -1600.9 -315.806  -1620 0  -1600.9 315.806
            -1543.87 627.007  -1449.74 929.065  -1319.89 1217.58  -1156.22 1488.33
            -961.098 1737.38  -737.381 1961.1  -488.33 2156.22  -217.575 2319.89
            70.935 2449.74  372.993 2543.87  684.194 2600.9  1000 2620  1315.81 2600.9
            1627.01 2543.87  1929.07 2449.74  2217.57 2319.89  2488.33 2156.22
            2737.38 1961.1  2961.1 1737.38  3156.22 1488.33  3319.89 1217.58
            3449.74 929.065  3543.87 627.007  3600.9 315.806  3620 0))
      (outline (path signal 50  3750 0  3730.7 -325.251  3673.06 -645.937  3577.9 -957.554
            3446.56 -1255.73  3280.87 -1536.28  3083.16 -1795.26  2856.2 -2029.04
            2603.19 -2234.34  2327.68 -2408.27  2033.53 -2548.4  1724.87 -2652.75
            1406.03 -2719.86  1081.49 -2748.79  755.811 -2739.14  433.559 -2691.03
            119.258 -2605.15  -182.679 -2482.69  -468.014 -2325.39  -732.742 -2135.44
            -973.145 -1915.52  -1185.85 -1668.7  -1367.87 -1398.46  -1516.65 -1108.59
            -1630.1 -803.156  -1706.63 -486.448  -1745.17 -162.912  -1745.17 162.912
            -1706.63 486.448  -1630.1 803.156  -1516.65 1108.59  -1367.87 1398.46
            -1185.85 1668.7  -973.145 1915.52  -732.742 2135.44  -468.014 2325.39
            -182.679 2482.69  119.258 2605.15  433.559 2691.03  755.811 2739.14
            1081.49 2748.79  1406.03 2719.86  1724.87 2652.75  2033.53 2548.4
            2327.68 2408.27  2603.19 2234.34  2856.2 2029.04  3083.16 1795.26
            3280.87 1536.28  3446.56 1255.73  3577.9 957.554  3673.06 645.937
            3730.7 325.251  3750 0))
      (outline (path signal 100  -1133.61 1087.5  -633.605 1087.5))
      (outline (path signal 100  -883.605 1337.5  -883.605 837.5))
      (outline (path signal 100  3500 0  3481.05 -307.221  3424.49 -609.784  3331.18 -903.104
            3202.53 -1182.73  3040.49 -1444.43  2847.52 -1684.24  2626.55 -1898.51
            2380.91 -2084.01  2114.35 -2237.91  1830.89 -2357.89  1534.83 -2442.12
            1230.67 -2489.34  923.012 -2498.81  616.521 -2470.41  315.843 -2404.56
            25.535 -2302.26  -250 -2165.06  -506.587 -1995.04  -740.335 -1794.78
            -947.701 -1567.31  -1125.54 -1316.08  -1271.16 -1044.9  -1382.36 -757.882
            -1457.43 -459.374  -1495.26 -153.902  -1495.26 153.902  -1457.43 459.374
            -1382.36 757.882  -1271.16 1044.9  -1125.54 1316.08  -947.701 1567.31
            -740.335 1794.78  -506.587 1995.04  -250 2165.06  25.535 2302.26
            315.843 2404.56  616.521 2470.41  923.012 2498.81  1230.67 2489.34
            1534.83 2442.12  1830.89 2357.89  2114.35 2237.91  2380.91 2084.01
            2626.55 1898.51  2847.52 1684.24  3040.49 1444.43  3202.53 1182.73
            3331.18 903.104  3424.49 609.784  3481.05 307.221  3500 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2000 0)
    )
    (image "l7805:TO255P1020X450X2000-3"
      (outline (path signal 127  -5100 2250  5100 2250))
      (outline (path signal 127  -5100 -2250  -5100 2250))
      (outline (path signal 127  5100 2250  5100 -2250))
      (outline (path signal 127  5100 -2250  -5100 -2250))
      (outline (path signal 200  -5750 -662.5  -5765.88 -716.564  -5808.46 -753.463  -5864.23 -761.482
            -5915.49 -738.075  -5945.95 -690.673  -5945.95 -634.327  -5915.49 -586.925
            -5864.23 -563.518  -5808.46 -571.537  -5765.88 -608.436  -5750 -662.5))
      (outline (path signal 50  -5350 2500  -5350 -2500))
      (outline (path signal 50  -5350 -2500  5350 -2500))
      (outline (path signal 50  5350 2500  -5350 2500))
      (outline (path signal 50  5350 -2500  5350 2500))
      (outline (path signal 127  -5100 2250  5100 2250))
      (outline (path signal 127  -5100 -2250  -5100 2250))
      (outline (path signal 127  5100 2250  5100 -2250))
      (outline (path signal 127  5100 -2250  -5100 -2250))
      (outline (path signal 200  -5750 -662.5  -5765.88 -716.564  -5808.46 -753.463  -5864.23 -761.482
            -5915.49 -738.075  -5945.95 -690.673  -5945.95 -634.327  -5915.49 -586.925
            -5864.23 -563.518  -5808.46 -571.537  -5765.88 -608.436  -5750 -662.5))
      (pin Rect[A]Pad_2055x2055_um 1 -2550 -662.5)
      (pin Round[A]Pad_2055_um 2 0 -662.5)
      (pin Round[A]Pad_2055_um 3 2550 -662.5)
    )
    (image Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical
      (outline (path signal 120  -7425 2530  -7425 -2540))
      (outline (path signal 120  -7425 2530  2345 2530))
      (outline (path signal 120  -7425 -2540  2345 -2540))
      (outline (path signal 120  2345 2530  2345 -2540))
      (outline (path signal 50  -7600 2700  -7600 -2700))
      (outline (path signal 50  -7600 -2700  2500 -2700))
      (outline (path signal 50  2500 2700  -7600 2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  2050 -1150  2031.36 -1351.21  1976.06 -1545.56  1885.99 -1726.44
            1764.21 -1887.7  1614.88 -2023.83  1443.08 -2130.2  1254.66 -2203.2
            1056.03 -2240.33  853.966 -2240.33  655.339 -2203.2  466.917 -2130.2
            295.115 -2023.83  145.785 -1887.7  24.012 -1726.44  -66.057 -1545.56
            -121.356 -1351.21  -140 -1150  -121.356 -948.794  -66.057 -754.44
            24.012 -573.557  145.785 -412.303  295.115 -276.171  466.917 -169.796
            655.339 -96.801  853.966 -59.671  1056.03 -59.671  1254.66 -96.801
            1443.08 -169.796  1614.88 -276.171  1764.21 -412.303  1885.99 -573.557
            1976.06 -754.44  2031.36 -948.794  2050 -1150))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 3 -5080 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Capacitor_THT:C_Rect_L19.0mm_W6.0mm_P15.00mm_MKS4
      (outline (path signal 120  -2120 3120  -2120 -3120))
      (outline (path signal 120  -2120 3120  17120 3120))
      (outline (path signal 120  -2120 -3120  17120 -3120))
      (outline (path signal 120  17120 3120  17120 -3120))
      (outline (path signal 50  -2250 3250  -2250 -3250))
      (outline (path signal 50  -2250 -3250  17250 -3250))
      (outline (path signal 50  17250 3250  -2250 3250))
      (outline (path signal 50  17250 -3250  17250 3250))
      (outline (path signal 100  -2000 3000  -2000 -3000))
      (outline (path signal 100  -2000 -3000  17000 -3000))
      (outline (path signal 100  17000 3000  -2000 3000))
      (outline (path signal 100  17000 -3000  17000 3000))
      (pin Round[A]Pad_2400_um 1 0 0)
      (pin Round[A]Pad_2400_um 2 15000 0)
    )
    (image "Analog Devices Inc - AD8138ARZ:ANALOG_DEVICES_INC_AD8138ARZ_0"
      (outline (path signal 150  -879 -2500  -879 2500))
      (outline (path signal 150  -879 2500  879 2500))
      (outline (path signal 150  879 -2500  -879 -2500))
      (outline (path signal 150  879 2500  879 -2500))
      (outline (path signal 250  -3703 1905  -3719.75 1842.5  -3765.5 1796.75  -3828 1780
            -3890.5 1796.75  -3936.25 1842.5  -3953 1905  -3936.25 1967.5
            -3890.5 2013.25  -3828 2030  -3765.5 2013.25  -3719.75 1967.5
            -3703 1905))
      (outline (path signal 100  -3353 -2600  -3353 2600))
      (outline (path signal 100  -3353 2600  3353 2600))
      (outline (path signal 100  3353 -2600  -3353 -2600))
      (outline (path signal 100  3353 2600  3353 -2600))
      (outline (path signal 150  -2000 -2500  -2000 2500))
      (outline (path signal 150  -2000 2500  2000 2500))
      (outline (path signal 150  2000 -2500  -2000 -2500))
      (outline (path signal 150  2000 2500  2000 -2500))
      (pin RoundRect[T]Pad_1874x542_0_um_0.000000_0 1 -2316 1905)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 2 -2316 635)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 3 -2316 -635)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 4 -2316 -1905)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 5 2316 -1905)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 6 2316 -635)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 7 2316 635)
      (pin RoundRect[T]Pad_1874x542_272.031_um_0.000000_0 8 2316 1905)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2055_um
      (shape (circle F.Cu 2055))
      (shape (circle B.Cu 2055))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1874x542_0_um_0.000000_0
      (shape (polygon F.Cu 0  -937 271  937 271  937 -271  -937 -271  -937 271))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1874x542_272.031_um_0.000000_0
      (shape (polygon F.Cu 0  -938.031 0  -917.324 104.102  -858.355 192.355  -770.102 251.324
            -665.999 272.03  666 272.031  770.102 251.324  858.355 192.355
            917.324 104.102  938.03 -0.001  938.031 0  917.324 -104.102
            858.355 -192.355  770.102 -251.324  665.999 -272.03  -666 -272.031
            -770.102 -251.324  -858.355 -192.355  -917.324 -104.102  -938.03 0.001
            -938.031 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2055x2055_um
      (shape (rect F.Cu -1027.5 -1027.5 1027.5 1027.5))
      (shape (rect B.Cu -1027.5 -1027.5 1027.5 1027.5))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(U2A-+)"
      (pins U2-3 C1-1 R2-2)
    )
    (net GND
      (pins R15-2 C5-1 C3-2 U8-1 R14-2 C4-1 J11-2 C1-2 U7-2 C2-2 R1-2 U4-2 U1-2)
    )
    (net +9V
      (pins U6-8 U5-8 U3-8 U2-8 J11-3 U7-1 C2-1)
    )
    (net +5V
      (pins C3-1 J6-2 RV3-2 RV3-3 U7-3 R3-1 U4-3 U1-3)
    )
    (net -9V
      (pins U6-4 U5-4 U3-4 U2-4 U8-2 C4-2 J11-1)
    )
    (net -5V
      (pins C5-2 U8-3 U4-6 U1-6)
    )
    (net "Net-(J1-Pin_1)"
      (pins J3-2 RV1-1 J1-1)
    )
    (net "Net-(J1-Pin_2)"
      (pins U2-5 RV1-2 RV1-3 R1-1 J1-2)
    )
    (net A0
      (pins U6-7 J8-2 J2-1 RV4-2 RV4-3)
    )
    (net A9
      (pins J2-2 R2-1)
    )
    (net "Net-(J3-Pin_1)"
      (pins U2-1 U2-2 J3-1)
    )
    (net "Net-(J4-Pin_1)"
      (pins U2-6 RV2-1 J4-1 R3-2)
    )
    (net "Net-(J4-Pin_2)"
      (pins U2-7 RV2-2 RV2-3 J4-2 U1-8)
    )
    (net "Net-(J10-Pin_2)"
      (pins U3-5 J5-1 J10-2)
    )
    (net "Net-(J5-Pin_2)"
      (pins U3-3 J5-2)
    )
    (net "Net-(J5-Pin_3)"
      (pins J5-3 R5-2)
    )
    (net "Net-(J6-Pin_1)"
      (pins U6-5 J6-1 RV3-1 R11-1)
    )
    (net "Net-(J7-Pin_1)"
      (pins U5-1 U5-2 J7-1)
    )
    (net "Net-(J7-Pin_2)"
      (pins J7-2 R7-2)
    )
    (net "Net-(J8-Pin_1)"
      (pins U6-6 J8-1 R15-1 RV4-1)
    )
    (net "Net-(J9-Pin_1)"
      (pins U5-6 U5-7 J9-1)
    )
    (net "Net-(J9-Pin_2)"
      (pins J9-2 R12-2)
    )
    (net "Net-(J10-Pin_1)"
      (pins U5-5 R9-1 J10-1)
    )
    (net t+
      (pins R4-1 U1-1 U1-4)
    )
    (net "Net-(U4--IN)"
      (pins R6-2 R4-2 U4-1)
    )
    (net "Net-(U4-+OUT)"
      (pins R5-1 U4-4)
    )
    (net "Net-(U3A--)"
      (pins U3-1 U3-2 R6-1)
    )
    (net "Net-(U6A--)"
      (pins U6-2 R8-2 R7-1)
    )
    (net "Net-(R11-Pad2)"
      (pins U6-1 R8-1 R11-2)
    )
    (net "Net-(U4--OUT)"
      (pins U5-3 R9-2 U4-5)
    )
    (net "Net-(U3B--)"
      (pins U3-6 U3-7 R10-1)
    )
    (net "Net-(U4-+IN)"
      (pins R10-2 R13-2 U4-8)
    )
    (net "Net-(U6A-+)"
      (pins U6-3 R14-1 R12-1)
    )
    (net "t-"
      (pins R13-1 U1-5)
    )
    (net "unconnected-(U1-NC-Pad7)"
      (pins U1-7)
    )
    (net "unconnected-(U4-NC-Pad7)"
      (pins U4-7)
    )
    (class kicad_default "" +5V +9V -5V -9V A0 A9 GND "Net-(J1-Pin_1)" "Net-(J1-Pin_2)"
      "Net-(J10-Pin_1)" "Net-(J10-Pin_2)" "Net-(J3-Pin_1)" "Net-(J4-Pin_1)"
      "Net-(J4-Pin_2)" "Net-(J5-Pin_2)" "Net-(J5-Pin_3)" "Net-(J6-Pin_1)"
      "Net-(J7-Pin_1)" "Net-(J7-Pin_2)" "Net-(J8-Pin_1)" "Net-(J9-Pin_1)"
      "Net-(J9-Pin_2)" "Net-(R11-Pad2)" "Net-(U2A-+)" "Net-(U3A--)" "Net-(U3B--)"
      "Net-(U4-+IN)" "Net-(U4-+OUT)" "Net-(U4--IN)" "Net-(U4--OUT)" "Net-(U6A-+)"
      "Net-(U6A--)" t+ "t-" "unconnected-(U1-NC-Pad7)" "unconnected-(U4-NC-Pad7)"
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 800)
        (clearance 800.1)
      )
    )
  )
  (wiring
  )
)
