

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_1_Pipeline_lz4_divide'
================================================================
* Date:           Sun Oct 26 16:53:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  5.641 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_divide  |        ?|        ?|         2|          2|          2|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    251|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     95|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    346|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_11_fu_281_p2                         |         +|   0|  0|  39|          32|          32|
    |lit_count_3_fu_238_p2                  |         +|   0|  0|  39|          32|           1|
    |match_len_fu_248_p2                    |         +|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone            |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_141                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_398                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_404                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_408                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state3          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state3         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state3         |       and|   0|  0|   2|           1|           1|
    |has_match_reg_fu_201_p2                |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln70_fu_176_p2                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln88_fu_223_p2                    |      icmp|   0|  0|  39|          32|          32|
    |lit_overflow_reg_fu_217_p2             |      icmp|   0|  0|  27|          20|           1|
    |select_ln113_fu_271_p3                 |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 251|         180|         127|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |boosterStream_blk_n        |   9|          2|    1|          2|
    |i_fu_78                    |   9|          2|   32|         64|
    |lenOffset_Stream_blk_n     |   9|          2|    1|          2|
    |lit_count_fu_86            |   9|          2|   32|         64|
    |lit_outStream_blk_n        |   9|          2|    1|          2|
    |tmpEncodedValue_reg_fu_90  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  95|         21|  103|        207|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |has_match_reg_reg_365                      |   1|   0|    1|          0|
    |i_10_reg_334                               |  32|   0|   32|          0|
    |i_fu_78                                    |  32|   0|   32|          0|
    |icmp_ln70_reg_345                          |   1|   0|    1|          0|
    |icmp_ln88_reg_374                          |   1|   0|    1|          0|
    |lit_count_2_reg_339                        |  32|   0|   32|          0|
    |lit_count_flag_fu_82                       |   1|   0|   32|         31|
    |lit_count_fu_86                            |  32|   0|   32|          0|
    |lit_overflow_reg_reg_370                   |   1|   0|    1|          0|
    |tCh_reg_reg_349                            |   8|   0|    8|          0|
    |tLen_reg_reg_354                           |   8|   0|    8|          0|
    |tOffset_reg_reg_360                        |  16|   0|   16|          0|
    |tmpEncodedValue_reg_fu_90                  |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 206|   0|  237|         31|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|empty                            |   in|   32|     ap_none|                                          empty|        scalar|
|input_size_5                     |   in|   32|     ap_none|                                   input_size_5|        scalar|
|lenOffset_Stream_din             |  out|   64|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_full_n          |   in|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_write           |  out|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|    6|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|    6|     ap_fifo|                               lenOffset_Stream|       pointer|
|sub                              |   in|   32|     ap_none|                                            sub|        scalar|
|boosterStream_dout               |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_empty_n            |   in|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_read               |  out|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_num_data_valid     |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_fifo_cap           |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|lit_outStream_din                |  out|    8|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_full_n             |   in|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_write              |  out|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   13|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   13|     ap_fifo|                                  lit_outStream|       pointer|
|lit_count_out                    |  out|   32|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_out_ap_vld             |  out|    1|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_flag_out               |  out|   32|      ap_vld|                             lit_count_flag_out|       pointer|
|lit_count_flag_out_ap_vld        |  out|    1|      ap_vld|                             lit_count_flag_out|       pointer|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lit_count_flag = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:55]   --->   Operation 6 'alloca' 'lit_count_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lit_count = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54]   --->   Operation 7 'alloca' 'lit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmpEncodedValue_reg = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:61]   --->   Operation 8 'alloca' 'tmpEncodedValue_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45]   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45]   --->   Operation 15 'read' 'input_size_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %tmp, i32 %tmpEncodedValue_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:61]   --->   Operation 17 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54]   --->   Operation 18 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %lit_count_flag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:55]   --->   Operation 19 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 0, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 20 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 21 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_10 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:113]   --->   Operation 22 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lit_count_2 = load i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:109]   --->   Operation 23 'load' 'lit_count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%nextEncodedValue = load i32 %tmpEncodedValue_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:78]   --->   Operation 24 'load' 'nextEncodedValue' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%icmp_ln70 = icmp_ult  i32 %i_10, i32 %input_size_5_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 25 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.end.exitStub, void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 26 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:71]   --->   Operation 27 'specpipeline' 'specpipeline_ln71' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 28 'specloopname' 'specloopname_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tCh_reg = trunc i32 %nextEncodedValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:78]   --->   Operation 29 'trunc' 'tCh_reg' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tLen_reg = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %nextEncodedValue, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:79]   --->   Operation 30 'partselect' 'tLen_reg' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tOffset_reg = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %nextEncodedValue, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:80]   --->   Operation 31 'partselect' 'tOffset_reg' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.91ns)   --->   "%has_match_reg = icmp_ne  i8 %tLen_reg, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:84]   --->   Operation 32 'icmp' 'has_match_reg' <Predicate = (icmp_ln70)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %lit_count_2, i32 12, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:85]   --->   Operation 33 'partselect' 'tmp_47' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.19ns)   --->   "%lit_overflow_reg = icmp_eq  i20 %tmp_47, i20 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:85]   --->   Operation 34 'icmp' 'lit_overflow_reg' <Predicate = (icmp_ln70)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln88 = icmp_ult  i32 %i_10, i32 %sub_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:88]   --->   Operation 35 'icmp' 'icmp_ln88' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %if.end14, void %if.then13" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:88]   --->   Operation 36 'br' 'br_ln88' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lit_count_flag_load = load i32 %lit_count_flag"   --->   Operation 59 'load' 'lit_count_flag_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_out, i32 %lit_count_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:109]   --->   Operation 60 'write' 'write_ln109' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_flag_out, i32 %lit_count_flag_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (!icmp_ln70)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.64>
ST_3 : Operation 37 [1/1] ( I:3.54ns O:3.54ns )   --->   "%boosterStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:89]   --->   Operation 37 'read' 'boosterStream_read' <Predicate = (icmp_ln70 & icmp_ln88)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %boosterStream_read, i32 %tmpEncodedValue_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:61]   --->   Operation 38 'store' 'store_ln61' <Predicate = (icmp_ln70 & icmp_ln88)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln90 = br void %if.end14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:90]   --->   Operation 39 'br' 'br_ln90' <Predicate = (icmp_ln70 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %lit_overflow_reg, void %if.end14.if.end28_crit_edge, void %if.else" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:93]   --->   Operation 40 'br' 'br_ln93' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 1, i32 %lit_count_flag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (icmp_ln70 & !lit_overflow_reg)> <Delay = 1.58>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end28" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (icmp_ln70 & !lit_overflow_reg)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %has_match_reg, void %if.else26, void %if.then16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:95]   --->   Operation 43 'br' 'br_ln95' <Predicate = (icmp_ln70 & lit_overflow_reg)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] ( I:3.50ns O:3.50ns )   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lit_outStream, i8 %tCh_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:108]   --->   Operation 44 'write' 'write_ln108' <Predicate = (icmp_ln70 & lit_overflow_reg & !has_match_reg)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4096> <FIFO>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%lit_count_3 = add i32 %lit_count_2, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:109]   --->   Operation 45 'add' 'lit_count_3' <Predicate = (icmp_ln70 & lit_overflow_reg & !has_match_reg)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 %lit_count_3, i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54]   --->   Operation 46 'store' 'store_ln54' <Predicate = (icmp_ln70 & lit_overflow_reg & !has_match_reg)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end28"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln70 & lit_overflow_reg & !has_match_reg)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.91ns)   --->   "%match_len = add i8 %tLen_reg, i8 252" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:97]   --->   Operation 48 'add' 'match_len' <Predicate = (icmp_ln70 & lit_overflow_reg & has_match_reg)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:102]   --->   Operation 49 'zext' 'zext_ln102' <Predicate = (icmp_ln70 & lit_overflow_reg & has_match_reg)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i16, i32 %lit_count_2, i16 %tOffset_reg, i16 %zext_ln102" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:103]   --->   Operation 50 'bitconcatenate' 'tmpValue' <Predicate = (icmp_ln70 & lit_overflow_reg & has_match_reg)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] ( I:3.72ns O:3.72ns )   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:105]   --->   Operation 51 'write' 'write_ln105' <Predicate = (icmp_ln70 & lit_overflow_reg & has_match_reg)> <Delay = 3.72> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:54]   --->   Operation 52 'store' 'store_ln54' <Predicate = (icmp_ln70 & lit_overflow_reg & has_match_reg)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln107 = br void %if.end28" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:107]   --->   Operation 53 'br' 'br_ln107' <Predicate = (icmp_ln70 & lit_overflow_reg & has_match_reg)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%select_ln113 = select i1 %has_match_reg, i8 %tLen_reg, i8 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:113]   --->   Operation 54 'select' 'select_ln113' <Predicate = (icmp_ln70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%zext_ln113 = zext i8 %select_ln113" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:113]   --->   Operation 55 'zext' 'zext_ln113' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.55ns) (out node of the LUT)   --->   "%i_11 = add i32 %zext_ln113, i32 %i_10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:113]   --->   Operation 56 'add' 'i_11' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %i_11, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 57 'store' 'store_ln70' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:70]   --->   Operation 58 'br' 'br_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lit_count_flag_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca        ) [ 0111]
lit_count_flag      (alloca        ) [ 0111]
lit_count           (alloca        ) [ 0111]
tmpEncodedValue_reg (alloca        ) [ 0111]
specmemcore_ln0     (specmemcore   ) [ 0000]
specmemcore_ln0     (specmemcore   ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
sub_read            (read          ) [ 0010]
input_size_5_read   (read          ) [ 0010]
tmp                 (read          ) [ 0000]
store_ln61          (store         ) [ 0000]
store_ln54          (store         ) [ 0000]
store_ln55          (store         ) [ 0000]
store_ln70          (store         ) [ 0000]
br_ln70             (br            ) [ 0000]
i_10                (load          ) [ 0101]
lit_count_2         (load          ) [ 0101]
nextEncodedValue    (load          ) [ 0000]
icmp_ln70           (icmp          ) [ 0111]
br_ln70             (br            ) [ 0000]
specpipeline_ln71   (specpipeline  ) [ 0000]
specloopname_ln70   (specloopname  ) [ 0000]
tCh_reg             (trunc         ) [ 0101]
tLen_reg            (partselect    ) [ 0101]
tOffset_reg         (partselect    ) [ 0101]
has_match_reg       (icmp          ) [ 0101]
tmp_47              (partselect    ) [ 0000]
lit_overflow_reg    (icmp          ) [ 0101]
icmp_ln88           (icmp          ) [ 0101]
br_ln88             (br            ) [ 0000]
boosterStream_read  (read          ) [ 0000]
store_ln61          (store         ) [ 0000]
br_ln90             (br            ) [ 0000]
br_ln93             (br            ) [ 0000]
store_ln55          (store         ) [ 0000]
br_ln93             (br            ) [ 0000]
br_ln95             (br            ) [ 0000]
write_ln108         (write         ) [ 0000]
lit_count_3         (add           ) [ 0000]
store_ln54          (store         ) [ 0000]
br_ln0              (br            ) [ 0000]
match_len           (add           ) [ 0000]
zext_ln102          (zext          ) [ 0000]
tmpValue            (bitconcatenate) [ 0000]
write_ln105         (write         ) [ 0000]
store_ln54          (store         ) [ 0000]
br_ln107            (br            ) [ 0000]
select_ln113        (select        ) [ 0000]
zext_ln113          (zext          ) [ 0000]
i_11                (add           ) [ 0000]
store_ln70          (store         ) [ 0000]
br_ln70             (br            ) [ 0000]
lit_count_flag_load (load          ) [ 0000]
write_ln109         (write         ) [ 0000]
write_ln0           (write         ) [ 0000]
ret_ln0             (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_size_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="boosterStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lit_outStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lit_count_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_count_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lit_count_flag_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_count_flag_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="lit_count_flag_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_flag/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="lit_count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmpEncodedValue_reg_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpEncodedValue_reg/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_size_5_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_5_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="boosterStream_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boosterStream_read/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln108_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln105_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln109_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln109/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln61_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln54_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln55_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln70_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_10_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="lit_count_2_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="nextEncodedValue_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextEncodedValue/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln70_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tCh_reg_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh_reg/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tLen_reg_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen_reg/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tOffset_reg_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset_reg/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="has_match_reg_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="has_match_reg/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_47_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="0" index="3" bw="6" slack="0"/>
<pin id="212" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="lit_overflow_reg_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="20" slack="0"/>
<pin id="219" dir="0" index="1" bw="20" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_overflow_reg/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln88_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln61_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln55_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="lit_count_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_count_3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln54_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="match_len_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_len/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln102_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmpValue_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="0" index="2" bw="16" slack="1"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpValue/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln54_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln113_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln113_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_11_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln70_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="lit_count_flag_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_flag_load/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="lit_count_flag_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lit_count_flag "/>
</bind>
</comp>

<comp id="309" class="1005" name="lit_count_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lit_count "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmpEncodedValue_reg_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmpEncodedValue_reg "/>
</bind>
</comp>

<comp id="324" class="1005" name="sub_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="input_size_5_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_5_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_10_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="339" class="1005" name="lit_count_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_count_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln70_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tCh_reg_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tCh_reg "/>
</bind>
</comp>

<comp id="354" class="1005" name="tLen_reg_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tLen_reg "/>
</bind>
</comp>

<comp id="360" class="1005" name="tOffset_reg_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tOffset_reg "/>
</bind>
</comp>

<comp id="365" class="1005" name="has_match_reg_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_match_reg "/>
</bind>
</comp>

<comp id="370" class="1005" name="lit_overflow_reg_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="lit_overflow_reg "/>
</bind>
</comp>

<comp id="374" class="1005" name="icmp_ln88_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="76" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="106" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="173" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="185" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="169" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="221"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="166" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="112" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="68" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="257" pin=3"/></net>

<net id="265"><net_src comp="257" pin="4"/><net_sink comp="125" pin=2"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="298"><net_src comp="78" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="305"><net_src comp="82" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="312"><net_src comp="86" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="320"><net_src comp="90" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="327"><net_src comp="94" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="332"><net_src comp="100" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="337"><net_src comp="166" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="342"><net_src comp="169" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="348"><net_src comp="176" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="181" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="357"><net_src comp="185" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="363"><net_src comp="193" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="368"><net_src comp="201" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="373"><net_src comp="217" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="223" pin="2"/><net_sink comp="374" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lenOffset_Stream | {3 }
	Port: boosterStream | {}
	Port: lit_outStream | {3 }
	Port: lit_count_out | {2 }
	Port: lit_count_flag_out | {2 }
 - Input state : 
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : empty | {1 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : input_size_5 | {1 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : lenOffset_Stream | {}
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : sub | {1 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : boosterStream | {3 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : lit_outStream | {}
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln55 : 1
		store_ln70 : 1
	State 2
		icmp_ln70 : 1
		br_ln70 : 2
		tCh_reg : 1
		tLen_reg : 1
		tOffset_reg : 1
		has_match_reg : 2
		tmp_47 : 1
		lit_overflow_reg : 2
		icmp_ln88 : 1
		br_ln88 : 2
		write_ln109 : 1
		write_ln0 : 1
	State 3
		store_ln54 : 1
		zext_ln102 : 1
		tmpValue : 2
		write_ln105 : 3
		zext_ln113 : 1
		i_11 : 2
		store_ln70 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln70_fu_176        |    0    |    39   |
|   icmp   |      has_match_reg_fu_201      |    0    |    15   |
|          |     lit_overflow_reg_fu_217    |    0    |    27   |
|          |        icmp_ln88_fu_223        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |       lit_count_3_fu_238       |    0    |    39   |
|    add   |        match_len_fu_248        |    0    |    15   |
|          |           i_11_fu_281          |    0    |    39   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln113_fu_271      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |       sub_read_read_fu_94      |    0    |    0    |
|   read   |  input_size_5_read_read_fu_100 |    0    |    0    |
|          |         tmp_read_fu_106        |    0    |    0    |
|          | boosterStream_read_read_fu_112 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln108_write_fu_118    |    0    |    0    |
|   write  |    write_ln105_write_fu_125    |    0    |    0    |
|          |    write_ln109_write_fu_132    |    0    |    0    |
|          |     write_ln0_write_fu_139     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |         tCh_reg_fu_181         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tLen_reg_fu_185        |    0    |    0    |
|partselect|       tOffset_reg_fu_193       |    0    |    0    |
|          |          tmp_47_fu_207         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln102_fu_253       |    0    |    0    |
|          |        zext_ln113_fu_277       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         tmpValue_fu_257        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   221   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   has_match_reg_reg_365   |    1   |
|        i_10_reg_334       |   32   |
|         i_reg_295         |   32   |
|     icmp_ln70_reg_345     |    1   |
|     icmp_ln88_reg_374     |    1   |
| input_size_5_read_reg_329 |   32   |
|    lit_count_2_reg_339    |   32   |
|   lit_count_flag_reg_302  |   32   |
|     lit_count_reg_309     |   32   |
|  lit_overflow_reg_reg_370 |    1   |
|      sub_read_reg_324     |   32   |
|      tCh_reg_reg_349      |    8   |
|      tLen_reg_reg_354     |    8   |
|    tOffset_reg_reg_360    |   16   |
|tmpEncodedValue_reg_reg_317|   32   |
+---------------------------+--------+
|           Total           |   292  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   221  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   292  |    -   |
+-----------+--------+--------+
|   Total   |   292  |   221  |
+-----------+--------+--------+
