library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mul_test is
	port (
		in1, in2: in std_logic_vector(31 downto 0);
		hi, lo out std_logic_vector(31 downto 0)
	);
end entity;

architecture beh of mul_test is
	signal hi_sig, lo_sig : std_logic_vector(31 downto 0) := "00000000000000000000000000000000";
	signal result : std_logic_vector(63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
	begin
	result <= in1 * in2;
	hi <= result(63 downto 32);
	lo <= result(31 downto 0);
end beh;
