

================================================================
== Vitis HLS Report for 'axi_fir'
================================================================
* Date:           Sun Jun  2 13:46:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1023336|  1023336|  10.233 ms|  10.233 ms|  1023337|  1023337|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |      409|      409|         1|          1|          1|   409|       yes|
        |- loop_stream     |  1022924|  1022924|       833|          -|          -|  1228|        no|
        | + loop_taps      |      408|      408|         2|          1|          1|   408|       yes|
        | + loop_result    |      419|      419|        12|          1|          1|   409|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 12, States = { 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 20 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_fir_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_fir_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln9 = br void" [axi_fir/axi_fir.cpp:9]   --->   Operation 27 'br' 'br_ln9' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln9, void %.split6, i9 0, void" [axi_fir/axi_fir.cpp:9]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln9 = add i9 %i, i9 1" [axi_fir/axi_fir.cpp:9]   --->   Operation 29 'add' 'add_ln9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.66ns)   --->   "%icmp_ln9 = icmp_eq  i9 %i, i9 409" [axi_fir/axi_fir.cpp:9]   --->   Operation 31 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409, i64 409, i64 409"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split6, void %.preheader.preheader" [axi_fir/axi_fir.cpp:9]   --->   Operation 33 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i" [axi_fir/axi_fir.cpp:9]   --->   Operation 34 'zext' 'i_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [axi_fir/axi_fir.cpp:9]   --->   Operation 35 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_a_addr = getelementptr i32 %shift_reg_a, i64 0, i64 %i_cast" [axi_fir/axi_fir.cpp:10]   --->   Operation 36 'getelementptr' 'shift_reg_a_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln10 = store i32 0, i9 %shift_reg_a_addr" [axi_fir/axi_fir.cpp:10]   --->   Operation 37 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln14 = br void %.preheader" [axi_fir/axi_fir.cpp:14]   --->   Operation 39 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i11 %j_1, void, i11 0, void %.preheader.preheader"   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, i11 1" [axi_fir/axi_fir.cpp:14]   --->   Operation 41 'add' 'j_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln14 = icmp_eq  i11 %j, i11 1228" [axi_fir/axi_fir.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228, i64 1228, i64 1228"   --->   Operation 43 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split4, void" [axi_fir/axi_fir.cpp:14]   --->   Operation 44 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [axi_fir/axi_fir.cpp:13]   --->   Operation 45 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%in_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'in_data_V_read' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [axi_fir/axi_fir.cpp:25]   --->   Operation 47 'br' 'br_ln25' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [axi_fir/axi_fir.cpp:38]   --->   Operation 48 'ret' 'ret_ln38' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = phi i9 %add_ln25, void %.split, i9 408, void %.split4" [axi_fir/axi_fir.cpp:25]   --->   Operation 49 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.66ns)   --->   "%icmp_ln25 = icmp_eq  i9 %i_1, i9 0" [axi_fir/axi_fir.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 408, i64 408, i64 408"   --->   Operation 52 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split, void" [axi_fir/axi_fir.cpp:25]   --->   Operation 53 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln25 = add i9 %i_1, i9 511" [axi_fir/axi_fir.cpp:25]   --->   Operation 54 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i9 %add_ln25" [axi_fir/axi_fir.cpp:26]   --->   Operation 55 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_a_addr_1 = getelementptr i32 %shift_reg_a, i64 0, i64 %zext_ln26" [axi_fir/axi_fir.cpp:26]   --->   Operation 56 'getelementptr' 'shift_reg_a_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%shift_reg_a_load = load i9 %shift_reg_a_addr_1" [axi_fir/axi_fir.cpp:26]   --->   Operation 57 'load' 'shift_reg_a_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i9 %i_1" [axi_fir/axi_fir.cpp:25]   --->   Operation 58 'zext' 'i_1_cast1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [axi_fir/axi_fir.cpp:25]   --->   Operation 59 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%shift_reg_a_load = load i9 %shift_reg_a_addr_1" [axi_fir/axi_fir.cpp:26]   --->   Operation 60 'load' 'shift_reg_a_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_a_addr_2 = getelementptr i32 %shift_reg_a, i64 0, i64 %i_1_cast1" [axi_fir/axi_fir.cpp:26]   --->   Operation 61 'getelementptr' 'shift_reg_a_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %shift_reg_a_load, i9 %shift_reg_a_addr_2" [axi_fir/axi_fir.cpp:26]   --->   Operation 62 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %in_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %tmp, i32 0" [axi_fir/axi_fir.cpp:28]   --->   Operation 65 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln30 = br void" [axi_fir/axi_fir.cpp:30]   --->   Operation 66 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %add_ln30, void %.split2, i9 0, void" [axi_fir/axi_fir.cpp:30]   --->   Operation 67 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%result = phi i32 %result_1, void %.split2, i32 0, void"   --->   Operation 68 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln30 = add i9 %i_2, i9 1" [axi_fir/axi_fir.cpp:30]   --->   Operation 69 'add' 'add_ln30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp_eq  i9 %i_2, i9 409" [axi_fir/axi_fir.cpp:30]   --->   Operation 70 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409, i64 409, i64 409"   --->   Operation 71 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split2, void" [axi_fir/axi_fir.cpp:30]   --->   Operation 72 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %i_2" [axi_fir/axi_fir.cpp:30]   --->   Operation 73 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shift_reg_a_addr_3 = getelementptr i32 %shift_reg_a, i64 0, i64 %zext_ln30" [axi_fir/axi_fir.cpp:32]   --->   Operation 74 'getelementptr' 'shift_reg_a_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%shift_reg_a_load_1 = load i9 %shift_reg_a_addr_3" [axi_fir/axi_fir.cpp:32]   --->   Operation 75 'load' 'shift_reg_a_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%taps_addr = getelementptr i32 %taps, i64 0, i64 %zext_ln30" [axi_fir/axi_fir.cpp:32]   --->   Operation 76 'getelementptr' 'taps_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (3.25ns)   --->   "%taps_load = load i9 %taps_addr" [axi_fir/axi_fir.cpp:32]   --->   Operation 77 'load' 'taps_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 409> <ROM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 78 [1/2] (3.25ns)   --->   "%shift_reg_a_load_1 = load i9 %shift_reg_a_addr_3" [axi_fir/axi_fir.cpp:32]   --->   Operation 78 'load' 'shift_reg_a_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_9 : Operation 79 [1/2] (3.25ns)   --->   "%taps_load = load i9 %taps_addr" [axi_fir/axi_fir.cpp:32]   --->   Operation 79 'load' 'taps_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 409> <ROM>
ST_9 : Operation 80 [1/1] (1.66ns)   --->   "%icmp_ln32 = icmp_eq  i9 %add_ln30, i9 409" [axi_fir/axi_fir.cpp:32]   --->   Operation 80 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 81 [4/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 81 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 82 [3/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 82 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 83 [2/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 83 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 84 [1/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 84 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.53>
ST_14 : Operation 85 [6/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 85 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.53>
ST_15 : Operation 86 [5/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 86 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.53>
ST_16 : Operation 87 [4/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 87 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.53>
ST_17 : Operation 88 [3/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 88 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.53>
ST_18 : Operation 89 [2/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 89 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.53>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [axi_fir/axi_fir.cpp:13]   --->   Operation 90 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [axi_fir/axi_fir.cpp:13]   --->   Operation 91 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 92 [1/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 92 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %result" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_fir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 8> <Delay = 0.00>
ST_21 : Operation 96 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_fir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_fir_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ shift_reg_a]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ taps]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000]
br_ln9             (br               ) [ 0110000000000000000000]
i                  (phi              ) [ 0010000000000000000000]
add_ln9            (add              ) [ 0110000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000]
icmp_ln9           (icmp             ) [ 0010000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000]
br_ln9             (br               ) [ 0000000000000000000000]
i_cast             (zext             ) [ 0000000000000000000000]
specloopname_ln9   (specloopname     ) [ 0000000000000000000000]
shift_reg_a_addr   (getelementptr    ) [ 0000000000000000000000]
store_ln10         (store            ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0110000000000000000000]
br_ln14            (br               ) [ 0001111111111111111111]
j                  (phi              ) [ 0000100000000000000000]
j_1                (add              ) [ 0001111111111111111111]
icmp_ln14          (icmp             ) [ 0000111111111111111111]
empty_9            (speclooptripcount) [ 0000000000000000000000]
br_ln14            (br               ) [ 0000000000000000000000]
specloopname_ln13  (specloopname     ) [ 0000000000000000000000]
in_data_V_read     (read             ) [ 0000011100000000000000]
br_ln25            (br               ) [ 0000111111111111111111]
ret_ln38           (ret              ) [ 0000000000000000000000]
i_1                (phi              ) [ 0000011000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000]
icmp_ln25          (icmp             ) [ 0000111111111111111111]
empty_10           (speclooptripcount) [ 0000000000000000000000]
br_ln25            (br               ) [ 0000000000000000000000]
add_ln25           (add              ) [ 0000111111111111111111]
zext_ln26          (zext             ) [ 0000000000000000000000]
shift_reg_a_addr_1 (getelementptr    ) [ 0000011000000000000000]
i_1_cast1          (zext             ) [ 0000000000000000000000]
specloopname_ln25  (specloopname     ) [ 0000000000000000000000]
shift_reg_a_load   (load             ) [ 0000000000000000000000]
shift_reg_a_addr_2 (getelementptr    ) [ 0000000000000000000000]
store_ln26         (store            ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0000111111111111111111]
tmp                (bitcast          ) [ 0000000000000000000000]
store_ln28         (store            ) [ 0000000000000000000000]
br_ln30            (br               ) [ 0000111111111111111111]
i_2                (phi              ) [ 0000000010000000000000]
result             (phi              ) [ 0000000010000000000010]
add_ln30           (add              ) [ 0000111111111111111111]
icmp_ln30          (icmp             ) [ 0000111111111111111111]
empty_11           (speclooptripcount) [ 0000000000000000000000]
br_ln30            (br               ) [ 0000000000000000000000]
zext_ln30          (zext             ) [ 0000000000000000000000]
shift_reg_a_addr_3 (getelementptr    ) [ 0000000011000000000000]
taps_addr          (getelementptr    ) [ 0000000011000000000000]
shift_reg_a_load_1 (load             ) [ 0000000010111100000000]
taps_load          (load             ) [ 0000000010111100000000]
icmp_ln32          (icmp             ) [ 0000000010111111111100]
mul                (fmul             ) [ 0000000010000011111100]
specpipeline_ln13  (specpipeline     ) [ 0000000000000000000000]
specloopname_ln13  (specloopname     ) [ 0000000000000000000000]
result_1           (facc             ) [ 0000111111111111111111]
br_ln0             (br               ) [ 0000111111111111111111]
bitcast_ln174      (bitcast          ) [ 0000000000000000000001]
write_ln174        (write            ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_fir_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fir_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_a"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="taps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taps"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="in_data_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_V_read/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/20 "/>
</bind>
</comp>

<comp id="91" class="1004" name="shift_reg_a_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_a_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="9" slack="0"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
<pin id="115" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10/2 shift_reg_a_load/5 store_ln26/6 store_ln28/7 shift_reg_a_load_1/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="shift_reg_a_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="9" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_a_addr_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shift_reg_a_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_a_addr_2/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="shift_reg_a_addr_3_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_a_addr_3/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="taps_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="taps_addr/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="taps_load/8 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="j_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="1"/>
<pin id="161" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="1"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="8" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_2_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="1"/>
<pin id="184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_2_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="193" class="1005" name="result_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="result_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln9_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln14_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln25_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln25_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln26_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_1_cast1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln30_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln30_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln30_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln32_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="0" index="2" bw="1" slack="5"/>
<pin id="291" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="result_1/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="bitcast_ln174_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/20 "/>
</bind>
</comp>

<comp id="298" class="1005" name="add_ln9_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="306" class="1005" name="j_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln14_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="315" class="1005" name="in_data_V_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_data_V_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln25_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="324" class="1005" name="add_ln25_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="329" class="1005" name="shift_reg_a_addr_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="1"/>
<pin id="331" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_a_addr_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="add_ln30_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln30_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="344" class="1005" name="shift_reg_a_addr_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_a_addr_3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="taps_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="taps_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="shift_reg_a_load_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_a_load_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="taps_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="taps_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln32_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="5"/>
<pin id="366" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="369" class="1005" name="mul_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="374" class="1005" name="result_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="bitcast_ln174_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="76" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="98" pin="7"/><net_sink comp="98" pin=1"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="213"><net_src comp="152" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="152" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="152" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="230"><net_src comp="163" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="163" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="174" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="174" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="258"><net_src comp="170" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="268"><net_src comp="186" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="186" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="186" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="193" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="301"><net_src comp="209" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="309"><net_src comp="226" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="314"><net_src comp="232" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="78" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="323"><net_src comp="238" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="244" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="332"><net_src comp="105" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="337"><net_src comp="264" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="343"><net_src comp="270" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="127" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="352"><net_src comp="135" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="357"><net_src comp="98" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="362"><net_src comp="142" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="367"><net_src comp="282" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="372"><net_src comp="205" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="377"><net_src comp="287" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="382"><net_src comp="293" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_fir_data_V | {21 }
	Port: shift_reg_a | {2 6 7 }
 - Input state : 
	Port: axi_fir : in_data_V | {4 }
	Port: axi_fir : shift_reg_a | {5 6 8 9 }
	Port: axi_fir : taps | {8 9 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		br_ln9 : 2
		i_cast : 1
		shift_reg_a_addr : 2
		store_ln10 : 3
	State 3
	State 4
		j_1 : 1
		icmp_ln14 : 1
		br_ln14 : 2
	State 5
		icmp_ln25 : 1
		br_ln25 : 2
		add_ln25 : 1
		zext_ln26 : 2
		shift_reg_a_addr_1 : 3
		shift_reg_a_load : 4
	State 6
		shift_reg_a_addr_2 : 1
		store_ln26 : 2
	State 7
		store_ln28 : 1
	State 8
		add_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
		zext_ln30 : 1
		shift_reg_a_addr_3 : 2
		shift_reg_a_load_1 : 3
		taps_addr : 2
		taps_load : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		write_ln174 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   facc   |         grp_fu_287        |    0    |   312   |   721   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_205        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln9_fu_215      |    0    |    0    |    11   |
|          |      icmp_ln14_fu_232     |    0    |    0    |    11   |
|   icmp   |      icmp_ln25_fu_238     |    0    |    0    |    11   |
|          |      icmp_ln30_fu_270     |    0    |    0    |    11   |
|          |      icmp_ln32_fu_282     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          |       add_ln9_fu_209      |    0    |    0    |    14   |
|    add   |         j_1_fu_226        |    0    |    0    |    12   |
|          |      add_ln25_fu_244      |    0    |    0    |    14   |
|          |      add_ln30_fu_264      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|   read   | in_data_V_read_read_fu_78 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_84      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       i_cast_fu_221       |    0    |    0    |    0    |
|   zext   |      zext_ln26_fu_250     |    0    |    0    |    0    |
|          |      i_1_cast1_fu_255     |    0    |    0    |    0    |
|          |      zext_ln30_fu_276     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   455   |   1151  |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|shift_reg_a|    2   |    0   |    0   |
|    taps   |    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    3   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln25_reg_324     |    9   |
|     add_ln30_reg_334     |    9   |
|      add_ln9_reg_298     |    9   |
|   bitcast_ln174_reg_379  |   32   |
|        i_1_reg_170       |    9   |
|        i_2_reg_182       |    9   |
|         i_reg_148        |    9   |
|     icmp_ln14_reg_311    |    1   |
|     icmp_ln25_reg_320    |    1   |
|     icmp_ln30_reg_340    |    1   |
|     icmp_ln32_reg_364    |    1   |
|  in_data_V_read_reg_315  |   32   |
|        j_1_reg_306       |   11   |
|         j_reg_159        |   11   |
|        mul_reg_369       |   32   |
|     result_1_reg_374     |   32   |
|      result_reg_193      |   32   |
|shift_reg_a_addr_1_reg_329|    9   |
|shift_reg_a_addr_3_reg_344|    9   |
|shift_reg_a_load_1_reg_354|   32   |
|     taps_addr_reg_349    |    9   |
|     taps_load_reg_359    |   32   |
+--------------------------+--------+
|           Total          |   331  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_84  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_98 |  p0  |   4  |   9  |   36   ||    20   |
|  grp_access_fu_98 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_98 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_142 |  p0  |   2  |   9  |   18   ||    9    |
|    i_1_reg_170    |  p0  |   2  |   9  |   18   ||    9    |
|   result_reg_193  |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  || 11.4739 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   455  |  1151  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   79   |
|  Register |    -   |    -   |    -   |   331  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   11   |   786  |  1230  |
+-----------+--------+--------+--------+--------+--------+
