{
	"route__net": 12141,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 6991,
	"route__wirelength__iter:1": 362203,
	"route__drc_errors__iter:2": 3805,
	"route__wirelength__iter:2": 358887,
	"route__drc_errors__iter:3": 3814,
	"route__wirelength__iter:3": 358258,
	"route__drc_errors__iter:4": 691,
	"route__wirelength__iter:4": 357679,
	"route__drc_errors__iter:5": 27,
	"route__wirelength__iter:5": 357658,
	"route__drc_errors__iter:6": 11,
	"route__wirelength__iter:6": 357660,
	"route__drc_errors__iter:7": 0,
	"route__wirelength__iter:7": 357655,
	"route__drc_errors": 0,
	"route__wirelength": 357655,
	"route__vias": 98256,
	"route__vias__singlecut": 98256,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 360000,
	"design__core__area": 339526,
	"design__instance__count": 17044,
	"design__instance__area": 121590,
	"design__instance__count__stdcell": 17044,
	"design__instance__area__stdcell": 121590,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.358118,
	"design__instance__utilization__stdcell": 0.358118,
	"design__instance__count__class:fill_cell": 424,
	"design__instance__count__class:tap_cell": 4815,
	"design__instance__count__class:antenna_cell": 99,
	"design__instance__count__class:clock_buffer": 71,
	"design__instance__count__class:timing_repair_buffer": 1376,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 50,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10005,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}