{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:42:05 2013 " "Info: Processing started: Sun Dec 01 17:42:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisplayA_B -c DisplayA_B " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DisplayA_B -c DisplayA_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Lab3/BCDto7seg/BCDto7_seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Lab3/BCDto7seg/BCDto7_seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCDto7_seg " "Info: Found entity 1: BCDto7_seg" {  } { { "../../Lab3/BCDto7seg/BCDto7_seg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/BCDto7seg/BCDto7_seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Dlec/Dlec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Dlec/Dlec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dlec " "Info: Found entity 1: Dlec" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dprihvatni_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Dprihvatni_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dprihvatni_reg " "Info: Found entity 1: Dprihvatni_reg" {  } { { "Dprihvatni_reg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/Dprihvatni_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayA_B.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DisplayA_B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayA_B " "Info: Found entity 1: DisplayA_B" {  } { { "DisplayA_B.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisplayA_B " "Info: Elaborating entity \"DisplayA_B\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7_seg BCDto7_seg:inst1 " "Info: Elaborating entity \"BCDto7_seg\" for hierarchy \"BCDto7_seg:inst1\"" {  } { { "DisplayA_B.bdf" "inst1" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 0 496 592 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dprihvatni_reg Dprihvatni_reg:inst " "Info: Elaborating entity \"Dprihvatni_reg\" for hierarchy \"Dprihvatni_reg:inst\"" {  } { { "DisplayA_B.bdf" "inst" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/DisplayA_B.bdf" { { 40 232 328 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dlec Dprihvatni_reg:inst\|Dlec:inst " "Info: Elaborating entity \"Dlec\" for hierarchy \"Dprihvatni_reg:inst\|Dlec:inst\"" {  } { { "Dprihvatni_reg.bdf" "inst" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DisplayA_B/Dprihvatni_reg.bdf" { { -56 376 472 40 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Info: Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:42:09 2013 " "Info: Processing ended: Sun Dec 01 17:42:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
