<profile>

<section name = "Vivado HLS Report for 'rc_receiver'" level="0">
<item name = "Date">Tue Aug 14 10:15:47 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">rc_receiver</item>
<item name = "Solution">rc_receiver</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Target initiation interval">1</item>
<item name = "Estimated clock period (ns)">52.67</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1258</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 548, 620</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 45</column>
<column name="Register">0, -, 412, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="rc_receiver_in_s_axi_U">rc_receiver_in_s_axi, 0, 0, 36, 40</column>
<column name="rc_receiver_norm_out_m_axi_U">rc_receiver_norm_out_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_5_1_fu_166_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_2_fu_228_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_3_fu_290_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_4_fu_352_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_5_fu_414_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_5_fu_108_p2">+, 0, 0, 39, 1, 32</column>
<column name="ap_block_state3_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter8">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_1_fu_206_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_2_fu_268_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_3_fu_330_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_4_fu_392_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_5_fu_454_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_fu_144_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_1_fu_194_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_2_fu_256_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_3_fu_318_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_4_fu_380_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_5_fu_442_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_7_fu_132_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_9_1_fu_200_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_2_fu_262_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_3_fu_324_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_4_fu_386_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_5_fu_448_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_9_fu_138_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="p_acc_flag_9_fu_520_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_should_write_1_4_fu_635_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp10_fu_502_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp11_fu_625_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp12_fu_621_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp13_fu_630_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp1_fu_484_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp2_fu_466_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp3_fu_460_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp4_fu_478_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp5_fu_472_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp6_fu_514_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp7_fu_496_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp8_fu_490_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp9_fu_508_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_fu_574_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_s_fu_609_p2">or, 0, 0, 8, 1, 1</column>
<column name="acc_loc_fu_114_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_loc_s_fu_546_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_1_fu_172_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_3_fu_234_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_5_fu_296_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_7_fu_358_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_9_fu_420_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_acc_loc_fu_150_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_1_fu_212_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_3_fu_274_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_5_fu_336_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_7_fu_398_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_9_fu_526_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_write_to_1_1_fu_567_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_write_to_1_2_fu_578_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_write_to_1_3_fu_602_p3">select, 0, 0, 4, 1, 3</column>
<column name="p_write_to_1_4_fu_613_p3">select, 0, 0, 3, 1, 3</column>
<column name="write_val_2_1_write_s_fu_555_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_2_write_s_fu_561_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_3_write_s_fu_590_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_4_write_s_fu_596_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_5_write_s_fu_641_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_1_fu_188_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_2_fu_250_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_3_fu_312_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_4_fu_374_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_5_fu_436_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_6_fu_126_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sig_ioackin_norm_out_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_norm_out_WREADY">9, 2, 1, 2</column>
<column name="norm_out_blk_n_AW">9, 2, 1, 2</column>
<column name="norm_out_blk_n_B">9, 2, 1, 2</column>
<column name="norm_out_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc">32, 0, 32, 0</column>
<column name="acc_loc_reg_664">32, 0, 32, 0</column>
<column name="acc_new_1_reg_675">32, 0, 32, 0</column>
<column name="acc_new_3_reg_687">32, 0, 32, 0</column>
<column name="acc_new_5_reg_699">32, 0, 32, 0</column>
<column name="acc_new_7_reg_712">32, 0, 32, 0</column>
<column name="acc_new_9_reg_723">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_norm_out_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_norm_out_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_acc_new_9_reg_723">32, 0, 32, 0</column>
<column name="ap_reg_pp0_iter1_or_cond_5_reg_728">1, 0, 1, 0</column>
<column name="last_on_V">6, 0, 6, 0</column>
<column name="or_cond_1_reg_680">1, 0, 1, 0</column>
<column name="or_cond_2_reg_692">1, 0, 1, 0</column>
<column name="or_cond_3_reg_704">1, 0, 1, 0</column>
<column name="or_cond_4_reg_717">1, 0, 1, 0</column>
<column name="or_cond_5_reg_728">1, 0, 1, 0</column>
<column name="or_cond_reg_669">1, 0, 1, 0</column>
<column name="p_should_write_1_4_reg_749">1, 0, 1, 0</column>
<column name="p_write_to_1_4_reg_744">3, 0, 3, 0</column>
<column name="write_val_2_4_write_s_reg_739">32, 0, 32, 0</column>
<column name="write_val_2_5_write_s_reg_753">32, 0, 32, 0</column>
<column name="p_should_write_1_4_reg_749">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_in_AWVALID">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_AWREADY">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_AWADDR">in, 4, s_axi, in, return void</column>
<column name="s_axi_in_WVALID">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_WREADY">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_WDATA">in, 32, s_axi, in, return void</column>
<column name="s_axi_in_WSTRB">in, 4, s_axi, in, return void</column>
<column name="s_axi_in_ARVALID">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_ARREADY">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_ARADDR">in, 4, s_axi, in, return void</column>
<column name="s_axi_in_RVALID">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_RREADY">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_RDATA">out, 32, s_axi, in, return void</column>
<column name="s_axi_in_RRESP">out, 2, s_axi, in, return void</column>
<column name="s_axi_in_BVALID">out, 1, s_axi, in, return void</column>
<column name="s_axi_in_BREADY">in, 1, s_axi, in, return void</column>
<column name="s_axi_in_BRESP">out, 2, s_axi, in, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="m_axi_norm_out_AWVALID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWREADY">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWADDR">out, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWLEN">out, 8, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWSIZE">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWBURST">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWLOCK">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWCACHE">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWPROT">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWQOS">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWREGION">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_AWUSER">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WVALID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WREADY">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WDATA">out, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WSTRB">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WLAST">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_WUSER">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARVALID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARREADY">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARADDR">out, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARID">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARLEN">out, 8, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARSIZE">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARBURST">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARLOCK">out, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARCACHE">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARPROT">out, 3, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARQOS">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARREGION">out, 4, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_ARUSER">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RVALID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RREADY">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RDATA">in, 32, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RLAST">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RUSER">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_RRESP">in, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BVALID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BREADY">out, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BRESP">in, 2, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BID">in, 1, m_axi, norm_out, pointer</column>
<column name="m_axi_norm_out_BUSER">in, 1, m_axi, norm_out, pointer</column>
<column name="channels_V">in, 6, ap_none, channels_V, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">52.67</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'acc_load', rc_receiver.cpp:67">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;acc&apos;, -, -</column>
<column name="'tmp_5', rc_receiver.cpp:64">add, 2.55, 2.55, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_loc', rc_receiver.cpp:63">select, 1.37, 3.92, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9', rc_receiver.cpp:67">icmp, 2.47, 6.39, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond', rc_receiver.cpp:67">and, 0.93, 7.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_loc', rc_receiver.cpp:67">select, 1.37, 8.70, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5_1', rc_receiver.cpp:64">add, 2.55, 11.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_1', rc_receiver.cpp:63">select, 1.37, 12.62, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9_1', rc_receiver.cpp:67">icmp, 2.47, 15.09, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_1', rc_receiver.cpp:67">and, 0.93, 16.02, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_1', rc_receiver.cpp:67">select, 1.37, 17.39, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5_2', rc_receiver.cpp:64">add, 2.55, 19.94, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_3', rc_receiver.cpp:63">select, 1.37, 21.31, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9_2', rc_receiver.cpp:67">icmp, 2.47, 23.79, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_2', rc_receiver.cpp:67">and, 0.93, 24.72, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_3', rc_receiver.cpp:67">select, 1.37, 26.09, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5_3', rc_receiver.cpp:64">add, 2.55, 28.64, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_5', rc_receiver.cpp:63">select, 1.37, 30.01, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9_3', rc_receiver.cpp:67">icmp, 2.47, 32.48, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_3', rc_receiver.cpp:67">and, 0.93, 33.41, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_5', rc_receiver.cpp:67">select, 1.37, 34.78, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5_4', rc_receiver.cpp:64">add, 2.55, 37.34, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_7', rc_receiver.cpp:63">select, 1.37, 38.71, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9_4', rc_receiver.cpp:67">icmp, 2.47, 41.18, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_4', rc_receiver.cpp:67">and, 0.93, 42.11, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_7', rc_receiver.cpp:67">select, 1.37, 43.48, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5_5', rc_receiver.cpp:64">add, 2.55, 46.03, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_9', rc_receiver.cpp:63">select, 1.37, 47.40, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9_5', rc_receiver.cpp:67">icmp, 2.47, 49.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_5', rc_receiver.cpp:67">and, 0.93, 50.81, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp10', rc_receiver.cpp:67">or, 0.00, 50.81, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp9', rc_receiver.cpp:67">or, 0.00, 50.81, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp6', rc_receiver.cpp:67">or, 0.93, 51.74, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_flag_9', rc_receiver.cpp:67">or, 0.93, 52.67, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
