// Seed: 1443028702
module module_0 ();
  module_2();
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    output wand id_9
);
  assign id_9 = 1;
  module_0();
endmodule
module module_2;
  wire id_2;
  id_3(
      .id_0(id_2)
  );
  assign id_1 = "";
  wire id_4;
  module_3(
      id_4
  );
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  wire id_3;
  id_4 :
  assert property (@(posedge id_4 or posedge 1) id_1)
  else;
  wire id_5;
endmodule
