// Seed: 4197394193
module module_0 (
    input  wire  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  uwire id_6,
    output wire  id_7,
    output uwire id_8,
    input  tri0  id_9
    , id_23, id_24,
    output tri   id_10,
    input  wire  id_11,
    output tri   id_12,
    input  tri0  id_13,
    input  wand  id_14,
    input  tri0  id_15,
    input  tri1  id_16,
    output wand  id_17,
    output uwire id_18,
    input  uwire id_19,
    input  wor   id_20,
    output tri0  id_21
);
  wire id_25;
endmodule
module module_1 (
    inout wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output wand id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wand id_14,
    input wor id_15
);
  wire id_17;
  module_0(
      id_0,
      id_11,
      id_3,
      id_5,
      id_1,
      id_5,
      id_0,
      id_11,
      id_8,
      id_7,
      id_5,
      id_9,
      id_10,
      id_0,
      id_1,
      id_12,
      id_2,
      id_10,
      id_5,
      id_4,
      id_12,
      id_6
  );
  wire id_18;
  wire id_19;
endmodule
