Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jun  5 19:50:15 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[6]_replica/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[6]_replica_1/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.687      -22.297                     54                 1602        0.232        0.000                      0                 1602        3.750        0.000                       0                   547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.687      -22.297                     54                 1602        0.232        0.000                      0                 1602        3.750        0.000                       0                   547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           54  Failing Endpoints,  Worst Slack       -0.687ns,  Total Violation      -22.297ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.687ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 3.986ns (38.069%)  route 6.485ns (61.931%))
  Logic Levels:           20  (CARRY4=11 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.122    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.236    U_CPU_core/U_DP/U_PC_adder/y_carry__4_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  U_CPU_core/U_DP/U_PC_adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.350    U_CPU_core/U_DP/U_PC_adder/y_carry__5_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.589 r  U_CPU_core/U_DP/U_PC_adder/y_carry__6/O[2]
                         net (fo=1, routed)           0.582    14.171    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_1_0[2]
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.302    14.473 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_12/O
                         net (fo=1, routed)           0.284    14.757    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_12_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.881 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.670    15.551    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X42Y40         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.445    14.786    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.864    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                 -0.687    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 3.748ns (35.859%)  route 6.704ns (64.141%))
  Logic Levels:           18  (CARRY4=8 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.230 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/O[0]
                         net (fo=1, routed)           0.459    13.689    U_CPU_core/U_DP/U_PC/O[0]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.299    13.988 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_90/O
                         net (fo=1, routed)           0.433    14.421    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_90_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.545 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_37/O
                         net (fo=1, routed)           0.495    15.040    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_37_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.164 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.368    15.532    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/DIC0
    SLICE_X42Y38         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.444    14.785    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X42Y38         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.849    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.674ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 3.836ns (37.061%)  route 6.514ns (62.939%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.122    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.435 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/O[3]
                         net (fo=1, routed)           0.433    13.868    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_0[3]
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.306    14.174 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_comp/O
                         net (fo=1, routed)           0.790    14.964    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.088 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.343    15.431    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X38Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.440    14.781    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.757    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                 -0.674    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 3.836ns (37.062%)  route 6.514ns (62.938%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.122    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.435 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/O[3]
                         net (fo=1, routed)           0.433    13.868    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_0[3]
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.306    14.174 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_comp/O
                         net (fo=1, routed)           0.790    14.964    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.088 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.343    15.431    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X38Y37         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.441    14.782    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X38Y37         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 3.748ns (35.916%)  route 6.687ns (64.084%))
  Logic Levels:           18  (CARRY4=8 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.230 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/O[0]
                         net (fo=1, routed)           0.459    13.689    U_CPU_core/U_DP/U_PC/O[0]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.299    13.988 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_90/O
                         net (fo=1, routed)           0.433    14.421    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_90_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.545 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_37/O
                         net (fo=1, routed)           0.495    15.040    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_37_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.164 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.351    15.516    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC0
    SLICE_X42Y37         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.443    14.784    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y37         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.848    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.664ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 3.722ns (36.025%)  route 6.610ns (63.975%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.321 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/O[3]
                         net (fo=1, routed)           0.470    13.791    U_CPU_core/U_DP/U_PC/O[3]
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.306    14.097 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.420    14.517    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.641 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.771    15.412    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X38Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.440    14.781    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.748    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -0.664    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.308ns  (logic 3.864ns (37.484%)  route 6.444ns (62.516%))
  Logic Levels:           18  (CARRY4=8 LUT4=1 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.342 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/O[1]
                         net (fo=1, routed)           0.412    13.754    U_CPU_core/U_DP/U_PC/O[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.303    14.057 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_82/O
                         net (fo=1, routed)           0.403    14.460    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_82_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.584 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_32/O
                         net (fo=1, routed)           0.338    14.922    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.046 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.342    15.389    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X42Y37         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.443    14.784    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y37         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.774    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -15.389    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 4.082ns (39.604%)  route 6.225ns (60.396%))
  Logic Levels:           20  (CARRY4=11 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.122    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.236    U_CPU_core/U_DP/U_PC_adder/y_carry__4_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  U_CPU_core/U_DP/U_PC_adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.350    U_CPU_core/U_DP/U_PC_adder/y_carry__5_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.684 r  U_CPU_core/U_DP/U_PC_adder/y_carry__6/O[1]
                         net (fo=1, routed)           0.434    14.118    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_1_0[1]
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.303    14.421 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_31/O
                         net (fo=2, routed)           0.306    14.727    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_31_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.851 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_5_replica/O
                         net (fo=1, routed)           0.536    15.387    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X42Y39         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.445    14.786    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y39         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.776    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.602ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 3.494ns (33.944%)  route 6.800ns (66.056%))
  Logic Levels:           15  (CARRY4=6 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.093 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/O[3]
                         net (fo=1, routed)           0.609    13.702    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_5_2[3]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.306    14.008 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.665    14.673    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.797 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.577    15.374    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/DIC1
    SLICE_X42Y34         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.441    14.782    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y34         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.772    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -15.374    
  -------------------------------------------------------------------
                         slack                                 -0.602    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 3.758ns (36.324%)  route 6.588ns (63.676%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.559     5.080    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_CPU_core/U_DP/U_PC/q_reg[4]/Q
                         net (fo=131, routed)         1.054     6.590    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.228     7.941    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/ADDRA3
    SLICE_X42Y36         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     8.065 r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.662     8.727    U_CPU_core/U_DP/U_PC/RData20[7]
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=4, routed)           0.833     9.685    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     9.809 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53/O
                         net (fo=2, routed)           0.304    10.112    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_53_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  U_CPU_core/U_DP/U_PC/y_carry_i_18_comp/O
                         net (fo=1, routed)           0.000    10.236    U_CPU_core/U_DP/U_PC/y_carry_i_18_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.616 r  U_CPU_core/U_DP/U_PC/y_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.616    U_CPU_core/U_DP/U_PC/y_carry_i_11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.733 r  U_CPU_core/U_DP/U_PC/y_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    U_CPU_core/U_DP/U_PC/y_carry_i_7_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.962 f  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=8, routed)           0.498    11.460    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.310    11.770 r  U_CPU_core/U_DP/U_PC/y_carry_i_5/O
                         net (fo=12, routed)          0.371    12.141    U_CPU_core/U_DP/U_PC/y_carry_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  U_CPU_core/U_DP/U_PC/y_carry_i_1/O
                         net (fo=1, routed)           0.000    12.265    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_26[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.666 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.666    U_CPU_core/U_DP/U_PC_adder/y_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.780    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    U_CPU_core/U_DP/U_PC_adder/y_carry__1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  U_CPU_core/U_DP/U_PC_adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.008    U_CPU_core/U_DP/U_PC_adder/y_carry__2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.122    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.361 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/O[2]
                         net (fo=1, routed)           0.568    13.929    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_31_0[2]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.302    14.231 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_36_comp/O
                         net (fo=1, routed)           0.579    14.810    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_36_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.934 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.492    15.426    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X38Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.440    14.781    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X38Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.831    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                 -0.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO/GPIOH/ODR_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.262%)  route 0.429ns (69.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.558     1.441    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=129, routed)         0.429     2.011    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I4_O)        0.045     2.056 r  U_CPU_core/U_DP/U_PC/ODR[20]_i_1/O
                         net (fo=13, routed)          0.000     2.056    U_GPIO/GPIOH/D[20]
    SLICE_X34Y36         FDCE                                         r  U_GPIO/GPIOH/ODR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.826     1.953    U_GPIO/GPIOH/clk_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  U_GPIO/GPIOH/ODR_reg[20]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.120     1.824    U_GPIO/GPIOH/ODR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.561     1.444    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_CPU_core/U_DP/U_PC/q_reg[27]/Q
                         net (fo=7, routed)           0.173     1.758    U_CPU_core/U_DP/U_PC/q_reg[29]_0[22]
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  U_CPU_core/U_DP/U_PC/q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.803    U_CPU_core/U_DP/U_PC/q[24]_i_2_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.866 r  U_CPU_core/U_DP/U_PC/q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    U_CPU_core/U_DP/U_PC/q_reg[24]_i_1_n_4
    SLICE_X40Y39         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.831     1.958    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[27]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.105     1.549    U_CPU_core/U_DP/U_PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.772%)  route 0.197ns (44.228%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.559     1.442    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_CPU_core/U_DP/U_PC/q_reg[15]/Q
                         net (fo=7, routed)           0.197     1.781    U_CPU_core/U_DP/U_PC/q_reg[29]_0[10]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  U_CPU_core/U_DP/U_PC/q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.826    U_CPU_core/U_DP/U_PC/q[12]_i_2_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  U_CPU_core/U_DP/U_PC/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    U_CPU_core/U_DP/U_PC/q_reg[12]_i_1_n_4
    SLICE_X40Y36         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.828     1.955    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.105     1.547    U_CPU_core/U_DP/U_PC/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.249ns (55.235%)  route 0.202ns (44.765%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.561     1.444    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_CPU_core/U_DP/U_PC/q_reg[23]/Q
                         net (fo=7, routed)           0.202     1.787    U_CPU_core/U_DP/U_PC/q_reg[29]_0[18]
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  U_CPU_core/U_DP/U_PC/q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.832    U_CPU_core/U_DP/U_PC/q[20]_i_2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  U_CPU_core/U_DP/U_PC/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    U_CPU_core/U_DP/U_PC/q_reg[20]_i_1_n_4
    SLICE_X40Y38         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.831     1.958    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[23]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.105     1.549    U_CPU_core/U_DP/U_PC/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.561     1.444    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_CPU_core/U_DP/U_PC/q_reg[20]/Q
                         net (fo=7, routed)           0.197     1.782    U_CPU_core/U_DP/U_PC/q_reg[29]_0[15]
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  U_CPU_core/U_DP/U_PC/q[20]_i_5/O
                         net (fo=1, routed)           0.000     1.827    U_CPU_core/U_DP/U_PC/q[20]_i_5_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  U_CPU_core/U_DP/U_PC/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    U_CPU_core/U_DP/U_PC/q_reg[20]_i_1_n_7
    SLICE_X40Y38         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.831     1.958    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[20]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.105     1.549    U_CPU_core/U_DP/U_PC/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.561     1.444    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_CPU_core/U_DP/U_PC/q_reg[24]/Q
                         net (fo=7, routed)           0.197     1.782    U_CPU_core/U_DP/U_PC/q_reg[29]_0[19]
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  U_CPU_core/U_DP/U_PC/q[24]_i_5/O
                         net (fo=1, routed)           0.000     1.827    U_CPU_core/U_DP/U_PC/q[24]_i_5_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  U_CPU_core/U_DP/U_PC/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    U_CPU_core/U_DP/U_PC/q_reg[24]_i_1_n_7
    SLICE_X40Y39         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.831     1.958    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[24]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.105     1.549    U_CPU_core/U_DP/U_PC/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.249ns (54.033%)  route 0.212ns (45.967%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.560     1.443    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_CPU_core/U_DP/U_PC/q_reg[19]/Q
                         net (fo=7, routed)           0.212     1.796    U_CPU_core/U_DP/U_PC/q_reg[29]_0[14]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  U_CPU_core/U_DP/U_PC/q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    U_CPU_core/U_DP/U_PC/q[16]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  U_CPU_core/U_DP/U_PC/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    U_CPU_core/U_DP/U_PC/q_reg[16]_i_1_n_4
    SLICE_X40Y37         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.829     1.956    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[19]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.105     1.548    U_CPU_core/U_DP/U_PC/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.046%)  route 0.209ns (44.954%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.559     1.442    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_CPU_core/U_DP/U_PC/q_reg[12]/Q
                         net (fo=6, routed)           0.209     1.792    U_CPU_core/U_DP/U_PC/q_reg[29]_0[7]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  U_CPU_core/U_DP/U_PC/q[12]_i_5/O
                         net (fo=1, routed)           0.000     1.837    U_CPU_core/U_DP/U_PC/q[12]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  U_CPU_core/U_DP/U_PC/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    U_CPU_core/U_DP/U_PC/q_reg[12]_i_1_n_7
    SLICE_X40Y36         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.828     1.955    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[12]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.105     1.547    U_CPU_core/U_DP/U_PC/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.256ns (54.888%)  route 0.210ns (45.112%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.559     1.442    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_CPU_core/U_DP/U_PC/q_reg[8]/Q
                         net (fo=7, routed)           0.210     1.794    U_CPU_core/U_DP/U_PC/q_reg[29]_0[3]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  U_CPU_core/U_DP/U_PC/q[8]_i_7/O
                         net (fo=1, routed)           0.000     1.839    U_CPU_core/U_DP/U_PC/q[8]_i_7_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.909 r  U_CPU_core/U_DP/U_PC/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    U_CPU_core/U_DP/U_PC/q_reg[8]_i_1_n_7
    SLICE_X40Y35         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.828     1.955    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.105     1.547    U_CPU_core/U_DP/U_PC/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_PC/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.256ns (54.880%)  route 0.210ns (45.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.558     1.441    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_CPU_core/U_DP/U_PC/q_reg[0]/Q
                         net (fo=7, routed)           0.210     1.793    U_CPU_core/U_DP/U_PC/q_reg[29]_0[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  U_CPU_core/U_DP/U_PC/q[0]_i_9/O
                         net (fo=1, routed)           0.000     1.838    U_CPU_core/U_DP/U_PC/q[0]_i_9_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  U_CPU_core/U_DP/U_PC/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    U_CPU_core/U_DP/U_PC/q_reg[0]_i_1_n_7
    SLICE_X40Y33         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.826     1.953    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X40Y33         FDCE (Hold_fdce_C_D)         0.105     1.546    U_CPU_core/U_DP/U_PC/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y33   U_CPU_core/U_DP/U_PC/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y35   U_CPU_core/U_DP/U_PC/q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y35   U_CPU_core/U_DP/U_PC/q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y36   U_CPU_core/U_DP/U_PC/q_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y36   U_CPU_core/U_DP/U_PC/q_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y36   U_CPU_core/U_DP/U_PC/q_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y36   U_CPU_core/U_DP/U_PC/q_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y37   U_CPU_core/U_DP/U_PC/q_reg[16]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X15Y29   U_GPIO/GPIOA/MODER_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y41   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y39   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y39   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y36   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Data_RAM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Data_RAM/ram_reg_0_63_10_10/SP/CLK



