// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    DMux8Way(in=load, sel=address[0..2], a=dmipa, b=dmipb, c=dmipc, d=dmipd, e=dmipe, f=dmipf, g=dmipg, h=dmiph);

    RAM512(in=in, load=dmipa, address=address[3..11], out=ramipa);
    RAM512(in=in, load=dmipb, address=address[3..11], out=ramipb);
    RAM512(in=in, load=dmipc, address=address[3..11], out=ramipc);
    RAM512(in=in, load=dmipd, address=address[3..11], out=ramipd);
    RAM512(in=in, load=dmipe, address=address[3..11], out=ramipe);
    RAM512(in=in, load=dmipf, address=address[3..11], out=ramipf);
    RAM512(in=in, load=dmipg, address=address[3..11], out=ramipg);
    RAM512(in=in, load=dmiph, address=address[3..11], out=ramiph);

    Mux8Way16(a=ramipa, b=ramipb, c=ramipc, d=ramipd, e=ramipe, f=ramipf, g=ramipg, h=ramiph, sel=address[0..2], out=out);
}