Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\anirh\Pictures\ALU_1\work\project.tcl}
# set projDir "C:/Users/anirh/Pictures/ALU_1/work/vivado"
# set projName "ALU_1"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/anirh/Pictures/ALU_1/work/verilog/au_top_0.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/reset_conditioner_1.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/multi_seven_seg_2.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/alu_16_3.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/counter_4.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/seven_seg_5.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/decoder_6.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/arith_16_7.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/bool_16_8.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/shift_16_9.v" "C:/Users/anirh/Pictures/ALU_1/work/verilog/comp_16_10.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc" "C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Wed Mar 16 03:46:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Mar 16 03:46:21 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter INITIAL_states bound to: 6'b000000 
	Parameter MANUAL_states bound to: 6'b000001 
	Parameter ADD1_states bound to: 6'b000010 
	Parameter ADD2_states bound to: 6'b000011 
	Parameter ADD3_states bound to: 6'b000100 
	Parameter ADD4_states bound to: 6'b000101 
	Parameter ADD5_states bound to: 6'b000110 
	Parameter SUB1_states bound to: 6'b000111 
	Parameter SUB2_states bound to: 6'b001000 
	Parameter SUB3_states bound to: 6'b001001 
	Parameter SUB4_states bound to: 6'b001010 
	Parameter SUB5_states bound to: 6'b001011 
	Parameter SUB6_states bound to: 6'b001100 
	Parameter SUB7_states bound to: 6'b001101 
	Parameter MUL1_states bound to: 6'b001110 
	Parameter MUL2_states bound to: 6'b001111 
	Parameter MUL3_states bound to: 6'b010000 
	Parameter MUL4_states bound to: 6'b010001 
	Parameter COMPEQ1_states bound to: 6'b010010 
	Parameter COMPEQ2_states bound to: 6'b010011 
	Parameter COMPEQ3_states bound to: 6'b010100 
	Parameter COMPEQ4_states bound to: 6'b010101 
	Parameter COMPEQ5_states bound to: 6'b010110 
	Parameter COMPLT1_states bound to: 6'b010111 
	Parameter COMPLT2_states bound to: 6'b011000 
	Parameter COMPLT3_states bound to: 6'b011001 
	Parameter COMPLEQ1_states bound to: 6'b011010 
	Parameter COMPLEQ2_states bound to: 6'b011011 
	Parameter COMPLEQ3_states bound to: 6'b011100 
	Parameter COMPLEQ4_states bound to: 6'b011101 
	Parameter COMPLEQ5_states bound to: 6'b011110 
	Parameter BOOL1_states bound to: 6'b011111 
	Parameter BOOL2_states bound to: 6'b100000 
	Parameter BOOL3_states bound to: 6'b100001 
	Parameter BOOL4_states bound to: 6'b100010 
	Parameter BOOL5_states bound to: 6'b100011 
	Parameter BOOL6_states bound to: 6'b100100 
	Parameter BOOL7_states bound to: 6'b100101 
	Parameter BOOL8_states bound to: 6'b100110 
	Parameter BOOL9_states bound to: 6'b100111 
	Parameter SL1_states bound to: 6'b101000 
	Parameter SL2_states bound to: 6'b101001 
	Parameter SL3_states bound to: 6'b101010 
	Parameter SL4_states bound to: 6'b101011 
	Parameter SR1_states bound to: 6'b101100 
	Parameter SR2_states bound to: 6'b101101 
	Parameter SR3_states bound to: 6'b101110 
	Parameter SR4_states bound to: 6'b101111 
	Parameter SRA1_states bound to: 6'b110000 
	Parameter SRA2_states bound to: 6'b110001 
	Parameter SRA3_states bound to: 6'b110010 
	Parameter SRA4_states bound to: 6'b110011 
	Parameter TIMER bound to: 5'b11100 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (2#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_5' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_5' (3#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/decoder_6.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (4#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/decoder_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_16_3' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/alu_16_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'arith_16_7' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/arith_16_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'arith_16_7' (6#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/arith_16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_16_8' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/bool_16_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_16_8' (7#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/bool_16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16_9' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/shift_16_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/shift_16_9.v:20]
INFO: [Synth 8-6155] done synthesizing module 'shift_16_9' (8#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/shift_16_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'comp_16_10' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/comp_16_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comp_16_10' (9#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/comp_16_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/alu_16_3.v:109]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_3' (10#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/alu_16_3.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/au_top_0.v:167]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (11#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1026.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          INITIAL_states |                           000000 |                           000000
             ADD1_states |                           000001 |                           000010
             ADD2_states |                           000010 |                           000011
             ADD3_states |                           000011 |                           000100
             ADD4_states |                           000100 |                           000101
             ADD5_states |                           000101 |                           000110
             SUB1_states |                           000110 |                           000111
             SUB2_states |                           000111 |                           001000
             SUB3_states |                           001000 |                           001001
             SUB4_states |                           001001 |                           001010
             SUB5_states |                           001010 |                           001011
             SUB6_states |                           001011 |                           001100
             SUB7_states |                           001100 |                           001101
             MUL1_states |                           001101 |                           001110
             MUL2_states |                           001110 |                           001111
             MUL3_states |                           001111 |                           010000
             MUL4_states |                           010000 |                           010001
          COMPEQ1_states |                           010001 |                           010010
          COMPEQ2_states |                           010010 |                           010011
          COMPEQ3_states |                           010011 |                           010100
          COMPEQ4_states |                           010100 |                           010101
          COMPEQ5_states |                           010101 |                           010110
          COMPLT1_states |                           010110 |                           010111
          COMPLT2_states |                           010111 |                           011000
          COMPLT3_states |                           011000 |                           011001
         COMPLEQ1_states |                           011001 |                           011010
         COMPLEQ2_states |                           011010 |                           011011
         COMPLEQ3_states |                           011011 |                           011100
         COMPLEQ4_states |                           011100 |                           011101
         COMPLEQ5_states |                           011101 |                           011110
            BOOL1_states |                           011110 |                           011111
            BOOL2_states |                           011111 |                           100000
            BOOL3_states |                           100000 |                           100001
            BOOL4_states |                           100001 |                           100010
            BOOL5_states |                           100010 |                           100011
            BOOL6_states |                           100011 |                           100100
            BOOL7_states |                           100100 |                           100101
            BOOL8_states |                           100101 |                           100110
            BOOL9_states |                           100110 |                           100111
              SL1_states |                           100111 |                           101000
              SL2_states |                           101000 |                           101001
              SL3_states |                           101001 |                           101010
              SL4_states |                           101010 |                           101011
              SR1_states |                           101011 |                           101100
              SR2_states |                           101100 |                           101101
              SR3_states |                           101101 |                           101110
              SR4_states |                           101110 |                           101111
             SRA1_states |                           101111 |                           110000
             SRA2_states |                           110000 |                           110001
             SRA3_states |                           110001 |                           110010
             SRA4_states |                           110010 |                           110011
           MANUAL_states |                           110011 |                           000001
                  iSTATE |                           110100 |                           111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  53 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 14    
	   4 Input   29 Bit        Muxes := 13    
	   2 Input   28 Bit        Muxes := 38    
	   4 Input   28 Bit        Muxes := 37    
	  53 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 15    
	   5 Input   16 Bit        Muxes := 1     
	  53 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 62    
	  53 Input    6 Bit        Muxes := 2     
	  52 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
	  53 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP arith/temp0, operation Mode is: A*B.
DSP Report: operator arith/temp0 is absorbed into DSP arith/temp0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------------------+---------------+----------------+
|Module Name       | RTL Object             | Depth x Width | Implemented As | 
+------------------+------------------------+---------------+----------------+
|multi_seven_seg_2 | seg_dec/segs           | 32x7          | LUT            | 
|au_top_0          | M_regRightAnswer_q_reg | 64x16         | Block RAM      | 
+------------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arith_16_7  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1085.426 ; gain = 59.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance M_regRightAnswer_q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1085.426 ; gain = 59.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    27|
|3     |DSP48E1  |     1|
|4     |LUT1     |     5|
|5     |LUT2     |    72|
|6     |LUT3     |    77|
|7     |LUT4     |    53|
|8     |LUT5     |   113|
|9     |LUT6     |   381|
|10    |MUXF7    |     3|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   120|
|13    |FDSE     |     4|
|14    |IBUF     |    31|
|15    |OBUF     |    45|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1085.574 ; gain = 59.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1097.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1097.613 ; gain = 98.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 03:47:09 2022...
[Wed Mar 16 03:47:12 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 999.125 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 16 03:47:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Mar 16 03:47:12 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1022.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1022.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.832 ; gain = 22.703
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1022.832 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2b8827a11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.676 ; gain = 142.844

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2b8827a11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1374.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2b8827a11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1374.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fc93be24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1374.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fc93be24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1374.230 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fc93be24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1374.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fc93be24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1374.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1374.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24b58b43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1374.230 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 24b58b43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1497.430 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24b58b43b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1497.430 ; gain = 123.199

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24b58b43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.430 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.430 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24b58b43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1497.430 ; gain = 474.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16495d57c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1497.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6e19596d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b0c16623

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b0c16623

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b0c16623

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 892d348d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.651 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 122a265da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 6, total 6, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1497.430 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |              1  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |              1  |                     7  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 2367d7429

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 24b45bbf1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24b45bbf1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a0ed7f95

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19333759e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177d420de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d90c1c0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13ffcb0c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23c066b53

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20e6fc0a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18a912324

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24b6392ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24b6392ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25cbc4132

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.877 | TNS=-6.714 |
Phase 1 Physical Synthesis Initialization | Checksum: 2890bba1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25216573d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25cbc4132

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.029. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11ae621c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11ae621c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11ae621c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 11ae621c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.430 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1041ca9eb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000
Ending Placer Task | Checksum: c24645dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1497.430 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1497.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 282fab0b ConstDB: 0 ShapeSum: 9a169ad1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12c7f11b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1512.063 ; gain = 14.633
Post Restoration Checksum: NetGraph: dff3b9b5 NumContArr: 4c8b57ff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c7f11b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1512.063 ; gain = 14.633

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c7f11b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1518.078 ; gain = 20.648

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c7f11b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1518.078 ; gain = 20.648
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 62ae4711

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1523.828 ; gain = 26.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.231  | TNS=0.000  | WHS=-0.148 | THS=-0.883 |

Phase 2 Router Initialization | Checksum: fe1bd396

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1526.684 ; gain = 29.254

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 788
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 788
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fe1bd396

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.754 ; gain = 33.324
Phase 3 Initial Routing | Checksum: 1e16a0112

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.754 ; gain = 33.324

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.271  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c61cb74

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324
Phase 4 Rip-up And Reroute | Checksum: 14c61cb74

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 147a00124

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.362  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 147a00124

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 147a00124

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324
Phase 5 Delay and Skew Optimization | Checksum: 147a00124

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132f0dc84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.362  | TNS=0.000  | WHS=0.201  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 159791e06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324
Phase 6 Post Hold Fix | Checksum: 159791e06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.417763 %
  Global Horizontal Routing Utilization  = 0.453149 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e06b1bcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.754 ; gain = 33.324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e06b1bcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.406 ; gain = 33.977

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f6d6b041

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.406 ; gain = 33.977

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.362  | TNS=0.000  | WHS=0.201  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f6d6b041

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.406 ; gain = 33.977
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.406 ; gain = 33.977

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.406 ; gain = 33.977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1541.316 ; gain = 9.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP alutop/arith/temp0 input alutop/arith/temp0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP alutop/arith/temp0 input alutop/arith/temp0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alutop/arith/temp0 output alutop/arith/temp0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alutop/arith/temp0 multiplier stage alutop/arith/temp0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13899072 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Mar 16 03:48:41 2022. For additional details about this file, please refer to the WebTalk help file at C:/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2003.762 ; gain = 440.742
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 03:48:41 2022...
[Wed Mar 16 03:48:42 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:31 . Memory (MB): peak = 999.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 03:48:43 2022...
Vivado exited.

Finished building project.
