Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_srcnn_top glbl -Oenable_linking_all_libraries -prj srcnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s srcnn 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/ip/xil_defaultlib/srcnn_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_w2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_w3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_srcnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_am_addmul_8ns_3ns_9ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_am_addmul_8ns_3ns_9ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module srcnn_am_addmul_8ns_3ns_9ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_stream4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_stream4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_stream5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5_Pipeline_Conv3_ky.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_stream5_Pipeline_Conv3_ky
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_dataflow_in_loop_IT_w0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_dataflow_in_loop_IT_w0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_entry_proc16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_entry_proc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w1297_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w1297_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w1297_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w16_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w16_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w16_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w24_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w24_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w24_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w512_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w512_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w512_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w64_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w64_d6_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w64_d6_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S_x
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w9_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S_x
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_in_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_out_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_load_tile_to_stream3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_load_tile_to_stream3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_make_win97
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97_Pipeline_win9x9_read_pix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_make_win97_Pipeline_win9x9_read_pix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_16ns_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_16ns_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_16s_16ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_16s_16ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_23ns_16s_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_23ns_16s_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_9ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_9ns_9ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_9ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_9ns_9ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_25_5_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_25_5_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_5_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_5_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_64_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_64_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW2_inft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_Pipeline_CopyW2_inft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_start_for_store_stream6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_start_for_store_stream6_U0
INFO: [VRFC 10-311] analyzing module srcnn_start_for_store_stream6_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_store_stream6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_store_stream6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.srcnn_p_ZZ5srcnnPA255_A255_fPA1_...
Compiling module xil_defaultlib.srcnn_srcnn_float_255_255_float_...
Compiling module xil_defaultlib.srcnn_p_ZZ5srcnnPA255_A255_fPA1_...
Compiling module xil_defaultlib.srcnn_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.srcnn_srcnn_Pipeline_CopyW1_ky_C...
Compiling module xil_defaultlib.srcnn_srcnn_Pipeline_CopyW2_inft
Compiling module xil_defaultlib.srcnn_srcnn_Pipeline_CopyW3_inft...
Compiling module xil_defaultlib.srcnn_entry_proc16
Compiling module xil_defaultlib.srcnn_dataflow_in_loop_IT_w0_1_B...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.srcnn_fpext_32ns_64_2_no_dsp_1_i...
Compiling module xil_defaultlib.srcnn_fpext_32ns_64_2_no_dsp_1(d...
Compiling module xil_defaultlib.srcnn_load_tile_to_stream3
Compiling module xil_defaultlib.srcnn_entry_proc
Compiling module xil_defaultlib.srcnn_make_win97_lb1_RAM_2P_BRAM...
Compiling module xil_defaultlib.srcnn_make_win97_Pipeline_win9x9...
Compiling module xil_defaultlib.srcnn_mul_9ns_9ns_17_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_make_win97
Compiling module xil_defaultlib.srcnn_conv1conv2_from_windows8_a...
Compiling module xil_defaultlib.srcnn_conv1conv2_from_windows8_o...
Compiling module xil_defaultlib.srcnn_mux_25_5_16_1_1(ID=1,din0_...
Compiling module xil_defaultlib.srcnn_conv1conv2_from_windows8_P...
Compiling module xil_defaultlib.srcnn_mux_64_6_16_1_1(ID=1,din0_...
Compiling module xil_defaultlib.srcnn_mul_16s_16ns_32_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_mul_23ns_16s_39_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_conv1conv2_from_windows8_P...
Compiling module xil_defaultlib.srcnn_conv1conv2_from_windows8_P...
Compiling module xil_defaultlib.srcnn_am_addmul_8ns_3ns_9ns_18_4...
Compiling module xil_defaultlib.srcnn_am_addmul_8ns_3ns_9ns_18_4...
Compiling module xil_defaultlib.srcnn_conv1conv2_from_windows8
Compiling module xil_defaultlib.srcnn_fifo_w9_d2_S_ShiftReg
Compiling module xil_defaultlib.srcnn_fifo_w9_d2_S
Compiling module xil_defaultlib.srcnn_fifo_w8_d2_S_ShiftReg
Compiling module xil_defaultlib.srcnn_fifo_w8_d2_S
Compiling module xil_defaultlib.srcnn_fifo_w1297_d1024_A_ram
Compiling module xil_defaultlib.srcnn_fifo_w1297_d1024_A
Compiling module xil_defaultlib.srcnn_conv1conv2_stream4
Compiling module xil_defaultlib.srcnn_conv3_stream5_lb2_RAM_2P_B...
Compiling module xil_defaultlib.srcnn_mux_5_3_16_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.srcnn_mul_16ns_16s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.srcnn_conv3_stream5_Pipeline_Con...
Compiling module xil_defaultlib.srcnn_mul_9ns_9ns_18_1_1(NUM_STA...
Compiling module xil_defaultlib.srcnn_conv3_stream5
Compiling module xil_defaultlib.srcnn_store_stream6
Compiling module xil_defaultlib.srcnn_fifo_w64_d6_S_ShiftReg
Compiling module xil_defaultlib.srcnn_fifo_w64_d6_S
Compiling module xil_defaultlib.srcnn_fifo_w8_d2_S_x_ShiftReg
Compiling module xil_defaultlib.srcnn_fifo_w8_d2_S_x
Compiling module xil_defaultlib.srcnn_fifo_w16_d1024_A_ram
Compiling module xil_defaultlib.srcnn_fifo_w16_d1024_A
Compiling module xil_defaultlib.srcnn_fifo_w8_d4_S_ShiftReg
Compiling module xil_defaultlib.srcnn_fifo_w8_d4_S
Compiling module xil_defaultlib.srcnn_fifo_w9_d2_S_x_ShiftReg
Compiling module xil_defaultlib.srcnn_fifo_w9_d2_S_x
Compiling module xil_defaultlib.srcnn_fifo_w512_d1024_A_ram
Compiling module xil_defaultlib.srcnn_fifo_w512_d1024_A
Compiling module xil_defaultlib.srcnn_fifo_w24_d1024_A_ram
Compiling module xil_defaultlib.srcnn_fifo_w24_d1024_A
Compiling module xil_defaultlib.srcnn_start_for_store_stream6_U0...
Compiling module xil_defaultlib.srcnn_start_for_store_stream6_U0
Compiling module xil_defaultlib.srcnn_dataflow_in_loop_IT_w0_1
Compiling module xil_defaultlib.srcnn_ctrl_s_axi
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_burst_conver...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_throttle(CON...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_write(CONSER...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi_read(C_USER_...
Compiling module xil_defaultlib.srcnn_gmem_in_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_store(NUM_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_reg_slice(D...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_burst_conve...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_reg_slice(D...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_throttle(CO...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_reg_slice(D...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_write(CONSE...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_reg_slice(D...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi_read(C_USER...
Compiling module xil_defaultlib.srcnn_gmem_out_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_burst_conver...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_throttle(CON...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_write(CONSER...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.srcnn_gmem_w1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_burst_conver...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_throttle(CON...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_write(CONSER...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi_read(C_USER_...
Compiling module xil_defaultlib.srcnn_gmem_w2_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_burst_conver...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_throttle(CON...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_write(CONSER...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi_read(C_USER_...
Compiling module xil_defaultlib.srcnn_gmem_w3_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.srcnn
Compiling module xil_defaultlib.AESL_axi_master_gmem_in
Compiling module xil_defaultlib.AESL_axi_master_gmem_w1
Compiling module xil_defaultlib.AESL_axi_master_gmem_w2
Compiling module xil_defaultlib.AESL_axi_master_gmem_w3
Compiling module xil_defaultlib.AESL_axi_master_gmem_out
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=46)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=31)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=51)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_srcnn_top
Compiling module work.glbl
Built simulation snapshot srcnn
