{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "gpuType": "T4",
      "authorship_tag": "ABX9TyMz7CyZJYLK8NNwpRQ7l89k",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/SamarthJ03/AI-Assisted-Parameter-Extraction-For-RISC-V-SPEC/blob/main/notebooks/parameter_extraction.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "MBC-x0T6NqvV",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "6ecfe702-d4fb-4c48-ad2b-ed69fdd1d668"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m2.5/2.5 MB\u001b[0m \u001b[31m43.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m1.0/1.0 MB\u001b[0m \u001b[31m42.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m64.7/64.7 kB\u001b[0m \u001b[31m4.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m51.0/51.0 kB\u001b[0m \u001b[31m2.8 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25h\u001b[31mERROR: pip's dependency resolver does not currently take into account all the packages that are installed. This behaviour is the source of the following dependency conflicts.\n",
            "google-colab 1.0.0 requires requests==2.32.4, but you have requests 2.32.5 which is incompatible.\u001b[0m\u001b[31m\n",
            "\u001b[0m"
          ]
        }
      ],
      "source": [
        "pip install -q langchain langchain-community transformers accelerate pydantic pyyaml langchain_huggingface langchain_core\n"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# from huggingface_hub import login\n",
        "# login()"
      ],
      "metadata": {
        "id": "zH-Urq21Zj2K"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "import yaml\n",
        "from pathlib import Path\n",
        "from typing import List\n",
        "\n",
        "from pydantic import BaseModel, Field\n",
        "from langchain_core.output_parsers import PydanticOutputParser\n",
        "from langchain_huggingface import ChatHuggingFace, HuggingFaceEndpoint\n",
        "from langchain_core.prompts import PromptTemplate\n"
      ],
      "metadata": {
        "id": "84UCo0psNw9l"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "class Parameter(BaseModel):\n",
        "    name: str = Field(description=\"Concise parameter name given in the specification or derived from the description\")\n",
        "    description: str = Field(description=\"Description derived strictly from the specification\")\n",
        "    type: str = Field(description=\"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\")\n",
        "    constraints: str = Field(description=\"Explicit constraints or 'unspecified'\")\n",
        "class ParameterList(BaseModel):\n",
        "    parameters: List[Parameter]\n"
      ],
      "metadata": {
        "id": "JRl0H1_IN3PO"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "parser = PydanticOutputParser(pydantic_object=ParameterList)\n",
        "format_instructions = parser.get_format_instructions()\n"
      ],
      "metadata": {
        "id": "CeY74MxmPCHU"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "format_instructions"
      ],
      "metadata": {
        "id": "0dvz3pO8-N_x",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 157
        },
        "outputId": "b1ea7105-6c76-4c9e-aa0d-2b9e7fb7999a"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "'The output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```'"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "string"
            }
          },
          "metadata": {},
          "execution_count": 6
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "models = {\n",
        "    \"Qwen/Qwen2.5-14B-Instruct\" : ChatHuggingFace(llm = HuggingFaceEndpoint(\n",
        "        repo_id=\"Qwen/Qwen2.5-14B-Instruct\",\n",
        "        task=\"text-generation\",\n",
        "        max_new_tokens=1024,\n",
        "        temperature=0.0,\n",
        "        seed=42\n",
        "    )),\n",
        "    \"meta-llama/Llama-3.1-8B-Instruct\": ChatHuggingFace(llm = HuggingFaceEndpoint(\n",
        "        repo_id=\"meta-llama/Llama-3.1-8B-Instruct\",\n",
        "        task=\"text-generation\",\n",
        "        max_new_tokens=1024,\n",
        "        temperature=0.0,\n",
        "        seed=42\n",
        "    )\n",
        "    )\n",
        "}\n"
      ],
      "metadata": {
        "id": "boHjywSlPGoq"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "def append_yaml_entries(entries, file_path=\"results.yaml\"):\n",
        "    path = Path(file_path)\n",
        "    if path.exists():\n",
        "        data = yaml.safe_load(path.read_text())\n",
        "    else:\n",
        "        data = []\n",
        "\n",
        "    data.extend(entries)\n",
        "    path.write_text(yaml.safe_dump(data, sort_keys=False))\n",
        "\n",
        "\n",
        "\n"
      ],
      "metadata": {
        "id": "ygXu6PmwwlZp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "def parse_output(text):\n",
        "    try:\n",
        "        return parser.parse(text).dict()\n",
        "    except Exception as e:\n",
        "        return {\n",
        "            \"parse_error\": True,\n",
        "            \"error\": str(e),\n",
        "            \"raw_output\": text\n",
        "        }\n"
      ],
      "metadata": {
        "id": "itrE1b1ZqMqt"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "def run_models_on_snippets(prompting_technique, prompt, snippets, models, format_instructions):\n",
        "    all_results = []\n",
        "\n",
        "    for snippet in snippets:\n",
        "\n",
        "        current_full_prompt = prompt.format(spec_snippet=snippet.strip(), format_instructions=format_instructions)\n",
        "\n",
        "        entry = {\n",
        "            \"prompting_technique\": prompting_technique.strip(),\n",
        "            \"prompt\": current_full_prompt,\n",
        "            \"input\": { \"text\": snippet.strip() },\n",
        "            \"models\": []\n",
        "        }\n",
        "\n",
        "        for model_name, llm in models.items():\n",
        "            try:\n",
        "\n",
        "                raw = llm.invoke(current_full_prompt)\n",
        "                content = getattr(raw, 'content', str(raw))\n",
        "\n",
        "\n",
        "                parsed_data = parse_output(content)\n",
        "\n",
        "                entry[\"models\"].append({\n",
        "                    \"model_name\": model_name,\n",
        "                    \"output\": parsed_data\n",
        "                })\n",
        "            except Exception as e:\n",
        "                print(f\"Error with {model_name}: {e}\")\n",
        "                entry[\"models\"].append({\n",
        "                    \"model_name\": model_name,\n",
        "                    \"output\": {\"error\": str(e)}\n",
        "                })\n",
        "\n",
        "        all_results.append(entry)\n",
        "\n",
        "\n",
        "        append_yaml_entries([entry])\n",
        "\n",
        "    return all_results"
      ],
      "metadata": {
        "id": "rboyO9iLUzdH"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "template =f\"\"\"\n",
        "You are a expert in RISC-V specifications.\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words implies a parameter:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write \"unspecified\"\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "gNz6B4QNPICp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "snippets = [\"\"\"Privileged Spec 19.3.1:\n",
        "Caches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\"\"\"\n",
        ",\n",
        "\"\"\"Privileged Spec 2.1:\n",
        "\"Conventional\" R/W accessibility of CSRs according to address mapping\n",
        "The standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\n",
        "\"\"\"]"
      ],
      "metadata": {
        "id": "2Jm0FFeHeDKp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"zero_shot\",template,snippets,models,format_instructions)"
      ],
      "metadata": {
        "id": "J3Gq1GxyxJCr",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "52853ac8-dc5c-401c-dc86-5259ab0da17a"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'zero_shot',\n",
              "  'prompt': '\\nYou are a expert in RISC-V specifications.\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words implies a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write \"unspecified\"\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache is implementation-specific.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache is implementation-specific.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific but shall be uniform throughout the system in the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform in the initial set of CMO extensions'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'implementation specific'},\n",
              "      {'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'implementation specific'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'implementation specific'}]}}]},\n",
              " {'prompting_technique': 'zero_shot',\n",
              "  'prompt': '\\nYou are a expert in RISC-V specifications.\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words implies a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write \"unspecified\"\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'Top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11)',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'lowest_privilege_level_access',\n",
              "       'description': 'Next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:10]',\n",
              "       'description': 'Indicate whether the register is read/write or read-only',\n",
              "       'type': 'enum',\n",
              "       'constraints': '00=read/write, 01=read/write, 10=read/write, 11=read-only'},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'Encode the lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 13
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template2 =f\"\"\"\n",
        "You are a expert in RISC-V specifications.\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific\n",
        "but it maybe that the above words are not present but a parameter is defined.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write \"unspecified\"\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "7uye02F9xesC"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"zero_shot\",template2,snippets,models,format_instructions)"
      ],
      "metadata": {
        "id": "ZQyX_RIExme1",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "2016bc7d-75bc-4f73-af94-7b41962dfa9e"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'zero_shot',\n",
              "  'prompt': '\\nYou are a expert in RISC-V specifications.\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nbut it maybe that the above words are not present but a parameter is defined.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write \"unspecified\"\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'Capacity of a cache is implementation-specific.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'Organization of a cache is implementation-specific.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'Size of a cache block is implementation-specific, but shall be uniform throughout the system in the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform throughout the system in the initial set of CMO extensions'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_size',\n",
              "       'description': 'The size of a cache.',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'zero_shot',\n",
              "  'prompt': '\\nYou are a expert in RISC-V specifications.\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nbut it maybe that the above words are not present but a parameter is defined.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write \"unspecified\"\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:10]',\n",
              "       'description': 'Indicates whether the register is read/write (00,01, or 10) or read-only (11)',\n",
              "       'type': 'enum',\n",
              "       'constraints': '00,01,10,11'},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'Encodes the lowest privilege level that can access the CSR',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:8]',\n",
              "       'description': 'Upper 4 bits of the CSR address encoding privilege level',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr[11:10]',\n",
              "       'description': 'Top two bits indicating read/write or read-only accessibility',\n",
              "       'type': 'enum',\n",
              "       'constraints': \"{'00': 'read/write', '01': 'read/write', '10': 'read/write', '11': 'read-only'}\"},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'Lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 15
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template3 =f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "\n",
        "There are two main types of parameters:\n",
        "Fixed Parameters (Standard): These are defined by the ISA and cannot be changed.\n",
        "Implementation-Specific Parameters: The ISA says these must exist, but the chip designer chooses the value.\n",
        "\n",
        "You are a expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific\n",
        "but it maybe that the above words are not present but a parameter is defined.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write unspecified\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "QEwjsUVp4gQs"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"zero_shot3\",template3,snippets,models,format_instructions)"
      ],
      "metadata": {
        "id": "onmumt7A_8wg",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "108757bd-94f4-4f9e-8376-4b8d78cd7f94"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'zero_shot3',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\n\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\n\\nThere are two main types of parameters:\\nFixed Parameters (Standard): These are defined by the ISA and cannot be changed.\\nImplementation-Specific Parameters: The ISA says these must exist, but the chip designer chooses the value.\\n\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nbut it maybe that the above words are not present but a parameter is defined.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'Capacity of a cache',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'Organization of a cache',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'Size of a cache block',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'shall be uniform throughout the system'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache capacity',\n",
              "       'description': 'capacity of a cache',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache organization',\n",
              "       'description': 'organization of a cache',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache block size',\n",
              "       'description': 'size of a cache block',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-defined, uniform throughout the system'}]}}]},\n",
              " {'prompting_technique': 'zero_shot3',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\n\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\n\\nThere are two main types of parameters:\\nFixed Parameters (Standard): These are defined by the ISA and cannot be changed.\\nImplementation-Specific Parameters: The ISA says these must exist, but the chip designer chooses the value.\\n\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nbut it maybe that the above words are not present but a parameter is defined.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:10]',\n",
              "       'description': 'Top two bits of the CSR address indicating whether the register is read/write or read-only.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'Enum values are 00, 01, 10, and 11'},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'Next two bits of the CSR address encoding the lowest privilege level that can access the CSR.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'Unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:8]',\n",
              "       'description': 'upper 4 bits of the CSR address used for encoding read and write accessibility of CSRs',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'Table 1 in Privileged Spec 2.1'},\n",
              "      {'name': 'csr[11:10]',\n",
              "       'description': 'top two bits of the CSR address indicating read/write or read-only access',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'Table 1 in Privileged Spec 2.1'},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'next two bits of the CSR address encoding the lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'Table 1 in Privileged Spec 2.1'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 17
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template4 =f\"\"\"\n",
        "RISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\n",
        "In this context, architectural parameters are implementation-defined choices that hardware designers make, which influence architectural behavior and must be tolerated by software.\n",
        "These parameters arise where the ISA allows implementation freedom rather than mandating one behavior.\n",
        "Typical cases include:\n",
        "• Implementation-defined sizes or limits\n",
        "• Optional features\n",
        "• Implementation-dependent behavior\n",
        "• WARL CSR field legal value ranges and mappings\n",
        "Parameters are generally not directly controlled by software-visible architectural state, but are properties of the implementation.\n",
        "\n",
        "You are an expert hardware designer with years of experience in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific\n",
        "but it maybe that the above words are not present but a parameter is defined.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write unspecified\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "1A_1MqrlTucp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"zero_shot4\",template4,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "NrrFcosXCSN_",
        "outputId": "e89f3ab9-8468-435c-83af-d3865d95f763"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'zero_shot4',\n",
              "  'prompt': '\\nRISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\\nIn this context, architectural parameters are implementation-defined choices that hardware designers make, which influence architectural behavior and must be tolerated by software.\\nThese parameters arise where the ISA allows implementation freedom rather than mandating one behavior.\\nTypical cases include:\\n• Implementation-defined sizes or limits\\n• Optional features\\n• Implementation-dependent behavior\\n• WARL CSR field legal value ranges and mappings\\nParameters are generally not directly controlled by software-visible architectural state, but are properties of the implementation.\\n\\nYou are an expert hardware designer with years of experience in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nbut it maybe that the above words are not present but a parameter is defined.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity and organization of a cache are implementation-specific.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific but shall be uniform throughout the system.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache block size',\n",
              "       'description': 'size of a cache block',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache capacity',\n",
              "       'description': 'capacity of a cache',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache organization',\n",
              "       'description': 'organization of a cache',\n",
              "       'type': 'string',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'zero_shot4',\n",
              "  'prompt': '\\nRISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\\nIn this context, architectural parameters are implementation-defined choices that hardware designers make, which influence architectural behavior and must be tolerated by software.\\nThese parameters arise where the ISA allows implementation freedom rather than mandating one behavior.\\nTypical cases include:\\n• Implementation-defined sizes or limits\\n• Optional features\\n• Implementation-dependent behavior\\n• WARL CSR field legal value ranges and mappings\\nParameters are generally not directly controlled by software-visible architectural state, but are properties of the implementation.\\n\\nYou are an expert hardware designer with years of experience in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nbut it maybe that the above words are not present but a parameter is defined.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'CSR Accessibility',\n",
              "       'description': 'The read and write accessibility of CSRs according to privilege level.',\n",
              "       'type': 'enum',\n",
              "       'constraints': '00=read/write, 01=read/write, 10=read/write, 11=read-only'},\n",
              "      {'name': 'Lowest Privilege Level Access',\n",
              "       'description': 'The lowest privilege level that can access the CSR.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'encoded in csr[9:8]'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr encoding space size',\n",
              "       'description': 'Size of the CSR encoding space',\n",
              "       'type': 'integer',\n",
              "       'constraints': '12-bit encoding space (csr[11:0])'},\n",
              "      {'name': 'number of csrs',\n",
              "       'description': 'Number of CSRs',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'up to 4,096 CSRs'},\n",
              "      {'name': 'csr address bits',\n",
              "       'description': 'Upper 4 bits of the CSR address',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'csr[11:8]'},\n",
              "      {'name': 'accessibility encoding',\n",
              "       'description': 'Encoding of read and write accessibility',\n",
              "       'type': 'enum',\n",
              "       'constraints': '00,01, or 10 for read/write, 11 for read-only'},\n",
              "      {'name': 'privilege level encoding',\n",
              "       'description': 'Encoding of lowest privilege level',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'csr[9:8]'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 21
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template5 = f\"\"\"\n",
        "RISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\n",
        "In this context, architectural parameters are implementation-defined choices that hardware designers make which influence architectural behavior and must be tolerated by software.\n",
        "These parameters arise where the ISA allows implementation freedom rather than mandating one behavior.\n",
        "Typical cases include:\n",
        "• Implementation-defined sizes or limits\n",
        "• Optional features or behaviors\n",
        "• Implementation-dependent behavior\n",
        "• WARL CSR field legal value ranges and illegal-to-legal mappings\n",
        "\n",
        "Parameters are not directly controlled by software-visible architectural state, but are properties of the implementation.\n",
        "You are an expert hardware designer with years of experience in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from the RISC-V Instruction Set Manual and must extract architectural parameters from them.\n",
        "\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may,might,should,\n",
        "optional,optionally,\n",
        "implementation defined,implementation specific,either, can.\n",
        "\n",
        "However, parameters may exist even when these words are absent.\n",
        "\n",
        "Rules:\n",
        "- Extract only implementation-defined choices affecting architectural behavior.\n",
        "- Do NOT infer unstated behavior.\n",
        "- Do NOT extract mechanisms provided to software (such as discovery interfaces).\n",
        "- Do NOT describe the schema.\n",
        "- Output ONLY data.\n",
        "- If no constraint is given, write unspecified.\n",
        "- Extract a parameter only if different implementations may behave differently because of it.\n",
        "\n",
        "Examples:\n",
        "- name: means to discover cache information\n",
        "  description: A means provided by the execution environment to discover information about caches and cache blocks\n",
        "  type: string\n",
        "  constraints: unspecified\n",
        "This is a negative example. It is a software mechanism, not an implementation parameter.\n",
        "\n",
        "name: cache_capacity\n",
        "description: The capacity of a cache is implementation-specific.\n",
        "type: integer\n",
        "constraints: unspecified\n",
        "This is a positive example since the capacity is implementation-specific and decided by the hardware designer.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "If the specification refers to external tables or sections for constraints, write constraints as unspecified.\n",
        "\n",
        "Excerpt from RISC-V (extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\"\"\"\n"
      ],
      "metadata": {
        "id": "mVfS23sbHZLW"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt_with_1ex\",template5,snippets,models,format_instructions)"
      ],
      "metadata": {
        "id": "yfv4t5ejt6Ix",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "fda44b74-316a-4b5f-a4bc-8eabae999fd3"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt_with_1ex',\n",
              "  'prompt': '\\nRISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\\nIn this context, architectural parameters are implementation-defined choices that hardware designers make which influence architectural behavior and must be tolerated by software.\\nThese parameters arise where the ISA allows implementation freedom rather than mandating one behavior.\\nTypical cases include:\\n• Implementation-defined sizes or limits\\n• Optional features or behaviors\\n• Implementation-dependent behavior\\n• WARL CSR field legal value ranges and illegal-to-legal mappings\\n\\nParameters are not directly controlled by software-visible architectural state, but are properties of the implementation.\\nYou are an expert hardware designer with years of experience in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual and must extract architectural parameters from them.\\n\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay,might,should,\\noptional,optionally,\\nimplementation defined,implementation specific,either, can.\\n\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Extract only implementation-defined choices affecting architectural behavior.\\n- Do NOT infer unstated behavior.\\n- Do NOT extract mechanisms provided to software (such as discovery interfaces).\\n- Do NOT describe the schema.\\n- Output ONLY data.\\n- If no constraint is given, write unspecified.\\n- Extract a parameter only if different implementations may behave differently because of it.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nname: cache_capacity\\ndescription: The capacity of a cache is implementation-specific.\\ntype: integer\\nconstraints: unspecified\\nThis is a positive example since the capacity is implementation-specific and decided by the hardware designer.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nIf the specification refers to external tables or sections for constraints, write constraints as unspecified.\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parse_error': True,\n",
              "     'error': 'Failed to parse ParameterList from completion [{\"name\": \"cache_capacity\", \"description\": \"The capacity of a cache is implementation-specific.\", \"type\": \"integer\", \"constraints\": \"unspecified\"}, {\"name\": \"cache_block_size\", \"description\": \"The size of a cache block is implementation-specific, though it is uniform throughout the system according to the initial set of CMO extensions.\", \"type\": \"integer\", \"constraints\": \"unspecified\"}]. Got: 1 validation error for ParameterList\\n  Input should be a valid dictionary or instance of ParameterList [type=model_type, input_value=[{\\'name\\': \\'cache_capacity...raints\\': \\'unspecified\\'}], input_type=list]\\n    For further information visit https://errors.pydantic.dev/2.12/v/model_type\\nFor troubleshooting, visit: https://docs.langchain.com/oss/python/langchain/errors/OUTPUT_PARSING_FAILURE ',\n",
              "     'raw_output': '```json\\n[\\n    {\\n        \"name\": \"cache_capacity\",\\n        \"description\": \"The capacity of a cache is implementation-specific.\",\\n        \"type\": \"integer\",\\n        \"constraints\": \"unspecified\"\\n    },\\n    {\\n        \"name\": \"cache_block_size\",\\n        \"description\": \"The size of a cache block is implementation-specific, though it is uniform throughout the system according to the initial set of CMO extensions.\",\\n        \"type\": \"integer\",\\n        \"constraints\": \"unspecified\"\\n    }\\n]\\n```'}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parse_error': True,\n",
              "     'error': 'Failed to parse ParameterList from completion {\"parameters\": [{\"name\": \"cache_capacity\", \"description\": \"The capacity of a cache is implementation-specific.\", \"type\": \"unspecified\", \"constraints\": \"unspecified\"}, {\"name\": \"cache_block_size\", \"description\": \"The size of a cache block is implementation-specific.\", \"type\": \"unspecified\", \"constraints\": \"unspecified\"}, {\"name\": \"cache_organization\", \"description\": \"The organization of a cache is implementation-specific.\"}]}. Got: 2 validation errors for ParameterList\\nparameters.2.type\\n  Field required [type=missing, input_value={\\'name\\': \\'cache_organizat...plementation-specific.\\'}, input_type=dict]\\n    For further information visit https://errors.pydantic.dev/2.12/v/missing\\nparameters.2.constraints\\n  Field required [type=missing, input_value={\\'name\\': \\'cache_organizat...plementation-specific.\\'}, input_type=dict]\\n    For further information visit https://errors.pydantic.dev/2.12/v/missing\\nFor troubleshooting, visit: https://docs.langchain.com/oss/python/langchain/errors/OUTPUT_PARSING_FAILURE ',\n",
              "     'raw_output': '{\\n  \"parameters\": [\\n    {\\n      \"name\": \"cache_capacity\",\\n      \"description\": \"The capacity of a cache is implementation-specific.\",\\n      \"type\": \"unspecified\",\\n      \"constraints\": \"unspecified\"\\n    },\\n    {\\n      \"name\": \"cache_block_size\",\\n      \"description\": \"The size of a cache block is implementation-specific.\",\\n      \"type\": \"unspecified\",\\n      \"constraints\": \"unspecified\"\\n    },\\n    {\\n      \"name\": \"cache_organization\",\\n      \"description\": \"The organization of a cache is implementation-specific.\"\\n    }\\n  ]\\n}'}}]},\n",
              " {'prompting_technique': 'prompt_with_1ex',\n",
              "  'prompt': '\\nRISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\\nIn this context, architectural parameters are implementation-defined choices that hardware designers make which influence architectural behavior and must be tolerated by software.\\nThese parameters arise where the ISA allows implementation freedom rather than mandating one behavior.\\nTypical cases include:\\n• Implementation-defined sizes or limits\\n• Optional features or behaviors\\n• Implementation-dependent behavior\\n• WARL CSR field legal value ranges and illegal-to-legal mappings\\n\\nParameters are not directly controlled by software-visible architectural state, but are properties of the implementation.\\nYou are an expert hardware designer with years of experience in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual and must extract architectural parameters from them.\\n\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay,might,should,\\noptional,optionally,\\nimplementation defined,implementation specific,either, can.\\n\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Extract only implementation-defined choices affecting architectural behavior.\\n- Do NOT infer unstated behavior.\\n- Do NOT extract mechanisms provided to software (such as discovery interfaces).\\n- Do NOT describe the schema.\\n- Output ONLY data.\\n- If no constraint is given, write unspecified.\\n- Extract a parameter only if different implementations may behave differently because of it.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nname: cache_capacity\\ndescription: The capacity of a cache is implementation-specific.\\ntype: integer\\nconstraints: unspecified\\nThis is a positive example since the capacity is implementation-specific and decided by the hardware designer.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nIf the specification refers to external tables or sections for constraints, write constraints as unspecified.\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'The read and write accessibility of CSRs according to privilege level is implementation-specific.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'lowest_privilege_level',\n",
              "       'description': 'The lowest privilege level that can access a CSR is implementation-specific.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parse_error': True,\n",
              "     'error': 'Failed to parse ParameterList from completion {\"parameters\": [\"csr[11:10]\", \"csr[9:8]\"]}. Got: 2 validation errors for ParameterList\\nparameters.0\\n  Input should be a valid dictionary or instance of Parameter [type=model_type, input_value=\\'csr[11:10]\\', input_type=str]\\n    For further information visit https://errors.pydantic.dev/2.12/v/model_type\\nparameters.1\\n  Input should be a valid dictionary or instance of Parameter [type=model_type, input_value=\\'csr[9:8]\\', input_type=str]\\n    For further information visit https://errors.pydantic.dev/2.12/v/model_type\\nFor troubleshooting, visit: https://docs.langchain.com/oss/python/langchain/errors/OUTPUT_PARSING_FAILURE ',\n",
              "     'raw_output': '{\"parameters\": [\"csr[11:10]\", \"csr[9:8]\"]} \\n\\nExplanation:\\n\\n- The specification refers to Table 1 for the exact mapping, so we cannot determine the exact behavior.\\n- However, the description indicates that the top two bits (csr[11:10]) and the next two bits (csr[9:8]) are used to encode the read and write accessibility of the CSRs.\\n- This means that the values of these bits may vary between implementations, depending on how the accessibility of CSRs is implemented.\\n\\nCSR field legal value ranges and illegal-to-legal mappings are implementation-dependent, and the two parameters are a part of it.\\n\\nSo the output is an array of two parameters.'}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 23
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template6 = f\"\"\"\n",
        "RISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\n",
        "In this context, architectural parameters are implementation-defined choices that hardware designers make which influence architectural behavior and must be tolerated by software.\n",
        "Typical cases include:\n",
        "• Implementation-defined sizes or limits\n",
        "• Optional features or behaviors\n",
        "• Implementation-dependent behavior\n",
        "• WARL CSR field legal value ranges and illegal-to-legal mappings\n",
        "\n",
        "Parameters are not directly controlled by software-visible architectural state, but are properties of the implementation.\n",
        "You are an expert hardware designer with years of experience in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from the RISC-V Instruction Set Manual and must extract architectural parameters from them.\n",
        "\n",
        "The usage of following words usually implies a parameter so pay special attention on them:\n",
        "may,might,should,\n",
        "optional,optionally,\n",
        "implementation defined,implementation specific,either, can.\n",
        "\n",
        "However, parameters may exist even when these words are absent.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior.\n",
        "- Do NOT describe the schema.\n",
        "- If constraint refers to external source write unspecified.\n",
        "\n",
        "Examples:\n",
        "- name: means to discover cache information\n",
        "  description: A means provided by the execution environment to discover information about caches and cache blocks\n",
        "  type: string\n",
        "  constraints: unspecified\n",
        "This is a negative example. It is a software mechanism, not an implementation parameter.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V:\n",
        "{{spec_snippet}}\n",
        "\"\"\"\n"
      ],
      "metadata": {
        "id": "PZraaJtZYuAJ"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt6\",template6,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "hSP6Gz_tgRVM",
        "outputId": "4eb9a7dc-2828-4203-d9b8-c7d71c7a7136"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt6',\n",
              "  'prompt': '\\nRISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\\nIn this context, architectural parameters are implementation-defined choices that hardware designers make which influence architectural behavior and must be tolerated by software.\\nTypical cases include:\\n• Implementation-defined sizes or limits\\n• Optional features or behaviors\\n• Implementation-dependent behavior\\n• WARL CSR field legal value ranges and illegal-to-legal mappings\\n\\nParameters are not directly controlled by software-visible architectural state, but are properties of the implementation.\\nYou are an expert hardware designer with years of experience in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual and must extract architectural parameters from them.\\n\\nThe usage of following words usually implies a parameter so pay special attention on them:\\nmay,might,should,\\noptional,optionally,\\nimplementation defined,implementation specific,either, can.\\n\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Do NOT infer unstated behavior.\\n- Do NOT describe the schema.\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V:\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity_and_organization',\n",
              "       'description': 'The capacity and organization of a cache are implementation-specific.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific, but it shall be uniform throughout the system in the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_block_size',\n",
              "       'description': 'Size of a cache block, which is implementation-specific and can vary between systems.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_capacity',\n",
              "       'description': 'Capacity of a cache, which is implementation-specific and can vary between systems.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'Organization of a cache, which is implementation-specific and can vary between systems.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt6',\n",
              "  'prompt': '\\nRISC-V is an open standard Instruction Set Architecture (ISA) defining the instructions and architectural behavior of processors.\\nIn this context, architectural parameters are implementation-defined choices that hardware designers make which influence architectural behavior and must be tolerated by software.\\nTypical cases include:\\n• Implementation-defined sizes or limits\\n• Optional features or behaviors\\n• Implementation-dependent behavior\\n• WARL CSR field legal value ranges and illegal-to-legal mappings\\n\\nParameters are not directly controlled by software-visible architectural state, but are properties of the implementation.\\nYou are an expert hardware designer with years of experience in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual and must extract architectural parameters from them.\\n\\nThe usage of following words usually implies a parameter so pay special attention on them:\\nmay,might,should,\\noptional,optionally,\\nimplementation defined,implementation specific,either, can.\\n\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Do NOT infer unstated behavior.\\n- Do NOT describe the schema.\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V:\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'The upper 4 bits (csr[11:8]) of the CSR address encode the read and write accessibility of the CSRs according to the privilege level.',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'read_write_indication',\n",
              "       'description': 'The top two bits (csr[11:10]) indicate whether the register is read/write (00, 01, or 10) or read-only (11).',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_address_width',\n",
              "       'description': 'Width of the CSR address in bits.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_encoding_space',\n",
              "       'description': 'Size of the CSR encoding space in bits.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_privilege_bits',\n",
              "       'description': 'Number of bits used to encode the privilege level of a CSR.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_accessibility_encoding',\n",
              "       'description': 'Method of encoding the read and write accessibility of CSRs.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 25
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template7 =f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "\n",
        "You are a expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific\n",
        "However, parameters may exist even when these words are absent.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write unspecified\n",
        "- If constraint refers to external source write unspecified.\n",
        "\n",
        "Examples:\n",
        "- name: means to discover cache information\n",
        "  description: A means provided by the execution environment to discover information about caches and cache blocks\n",
        "  type: string\n",
        "  constraints: unspecified\n",
        "This is a negative example. It is a software mechanism, not an implementation parameter.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "9Ja4ZH-_hLqd"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt7\",template7,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "x_0HWzVqlJzF",
        "outputId": "ccf8fcc0-7117-49e9-d20d-c979a09e86f7"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt7',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\n\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache is implementation-specific.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache is implementation-specific.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific and shall be uniform throughout the system.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache block size',\n",
              "       'description': 'The size of a cache block',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache capacity',\n",
              "       'description': 'The capacity of a cache',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache organization',\n",
              "       'description': 'The organization of a cache',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache discovery',\n",
              "       'description': 'A means provided by the execution environment to discover information about caches and cache blocks',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt7',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\n\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'The read and write accessibility of the CSRs according to privilege level, encoded in csr[11:8]',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'read_write_indicator',\n",
              "       'description': 'Indicates whether the CSR is read/write (00,01, or 10) or read-only (11), encoded in csr[11:10]',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'lowest_privilege_level',\n",
              "       'description': 'Encodes the lowest privilege level that can access the CSR, encoded in csr[9:8]',\n",
              "       'type': 'bitfield',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_encoding_bits',\n",
              "       'description': 'bits used to encode the read and write accessibility of CSRs',\n",
              "       'type': 'range',\n",
              "       'constraints': 'csr[11:10] for read/write accessibility, csr[9:8] for lowest privilege level'},\n",
              "      {'name': 'csr_address_mapping',\n",
              "       'description': 'mapping of CSRs to 12-bit encoding space',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 27
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template8 =f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write unspecified\n",
        "- If constraint refers to external source write unspecified.\n",
        "\n",
        "Examples:\n",
        "- name: means to discover cache information\n",
        "  description: A means provided by the execution environment to discover information about caches and cache blocks\n",
        "  type: string\n",
        "  constraints: unspecified\n",
        "This is a negative example. It is a software mechanism, not an implementation parameter.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "xMhJnDo1lPWA"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt8\",template8,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "CnCyi9IOpNTq",
        "outputId": "ed3c6f54-0a6f-45e6-bcd2-93e65733fc38"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt8',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache is implementation-specific.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache is implementation-specific.',\n",
              "       'type': 'string',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific but shall be uniform throughout the system in the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache is implementation-specific',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_organisation',\n",
              "       'description': 'The organization of a cache is implementation-specific',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'implementation-specific'}]}}]},\n",
              " {'prompting_technique': 'prompt8',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:10]',\n",
              "       'description': 'Indicates whether the CSR is read/write (00, 01, or 10) or read-only (11)',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'Encodes the lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:10] encoding',\n",
              "       'description': 'Indicates whether the register is read/write or read-only',\n",
              "       'type': 'enum',\n",
              "       'constraints': '00: read/write, 01: read/write, 10: read/write, 11: read-only'},\n",
              "      {'name': 'csr[9:8] encoding',\n",
              "       'description': 'Encodes the lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 29
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template9 =f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "Also, it is not necessary that every exercpt will contain parameters.\n",
        "\n",
        "Rules:\n",
        "- Do NOT infer unstated behavior\n",
        "- Do NOT describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write unspecified\n",
        "- If constraint refers to external source write unspecified.\n",
        "\n",
        "Examples:\n",
        "- name: means to discover cache information\n",
        "  description: A means provided by the execution environment to discover information about caches and cache blocks\n",
        "  type: string\n",
        "  constraints: unspecified\n",
        "This is a negative example. It is a software mechanism, not an implementation parameter.\n",
        "\n",
        " name: cache_capacity\n",
        " description: The capacity of a cache, which may affect the number of cache\n",
        " blocks it can store.\n",
        " type: range\n",
        " constraints: unspecified\n",
        " name: cache_organization\n",
        " description: The organization of a cache, including the arrangement of cache\n",
        " blocks and their corresponding tags.\n",
        " type: enum\n",
        " constraints: unspecified\n",
        " These are positive examples as changes in them affect the processor behavior and they dont have any previously defined standard value.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "7gF7RiaBqfCf"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt9\",template9,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "SV4aLHv-pQGi",
        "outputId": "a301d29a-f8dd-4a75-d672-04495c022784"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt9',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nAlso, it is not necessary that every exercpt will contain parameters.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\n name: cache_capacity\\n description: The capacity of a cache, which may affect the number of cache\\n blocks it can store.\\n type: range\\n constraints: unspecified\\n name: cache_organization\\n description: The organization of a cache, including the arrangement of cache\\n blocks and their corresponding tags.\\n type: enum\\n constraints: unspecified\\n These are positive examples as changes in them affect the processor behavior and they dont have any previously defined standard value.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache, which may affect the number of cache blocks it can store.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache, including the arrangement of cache blocks and their corresponding tags.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block, which is uniform throughout the system according to the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache, which may affect the number of cache blocks it can store.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache, including the arrangement of cache blocks and their corresponding tags.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block, which is uniform throughout the system.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt9',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nAlso, it is not necessary that every exercpt will contain parameters.\\n\\nRules:\\n- Do NOT infer unstated behavior\\n- Do NOT describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source write unspecified.\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\n name: cache_capacity\\n description: The capacity of a cache, which may affect the number of cache\\n blocks it can store.\\n type: range\\n constraints: unspecified\\n name: cache_organization\\n description: The organization of a cache, including the arrangement of cache\\n blocks and their corresponding tags.\\n type: enum\\n constraints: unspecified\\n These are positive examples as changes in them affect the processor behavior and they dont have any previously defined standard value.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'The read and write accessibility of CSRs according to privilege level.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'lowest_privilege_level',\n",
              "       'description': 'The lowest privilege level that can access the CSR.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility_encoding',\n",
              "       'description': 'Encoding of read and write accessibility of CSRs according to privilege level',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_address_mapping',\n",
              "       'description': 'Mapping of CSRs to addresses',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_encoding_space',\n",
              "       'description': '12-bit encoding space for up to 4,096 CSRs',\n",
              "       'type': 'unspecified',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_privilege_level_encoding',\n",
              "       'description': 'Encoding of lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 31
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template10 =f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "Also, it is not necessary that every exercpt will contain parameters.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "Rules:\n",
        "- NEVER infer unstated behavior\n",
        "- NEVER describe the schema\n",
        "- Output ONLY data\n",
        "- If no constraint is given, write unspecified\n",
        "- If constraint refers to external source NEVER WRITE IT INSTEAD WRITE unspecified.\n",
        "\n",
        "Reasoning Process (Think Step-by-Step):\n",
        "For every potential parameter, ask:\n",
        "1. Is this a fixed rule I must follow to be RISC-V Compliant? (If yes, discard).\n",
        "2. Is this a field labeled WARL (Write Any values, Reads Legal values)? (If yes, it is a parameter for legal values and mapping).\n",
        "3. Does the text allow for different 'BEHAVIOUR' or 'VALUES' across different chips? (If yes, extract the choice).\n",
        "4. Once choice is extracted check if the spec specifies a type or constraint on its values.(REFER TO RULES AND FORMAT INSTRUCTIONS).\n",
        "\n",
        "Examples:\n",
        "- name: means to discover cache information\n",
        "  description: A means provided by the execution environment to discover information about caches and cache blocks\n",
        "  type: string\n",
        "  constraints: unspecified\n",
        "This is a negative example. It is a software mechanism, not an implementation parameter.\n",
        "\n",
        " name: cache_capacity\n",
        " description: The capacity of a cache, which may affect the number of cache\n",
        " blocks it can store.\n",
        " type: range\n",
        " constraints: unspecified\n",
        " This is a positive examples as changes in them affect the processor behavior and they dont have any previously defined standard value.\n",
        "\n",
        "\n",
        "Excerpt from RISC-V(extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "H8hY9tGWsH1m"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt10\",template10,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Zu_sxjhBApDj",
        "outputId": "833ebc0f-872e-4701-a005-9726de1b10b1"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt10',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nAlso, it is not necessary that every exercpt will contain parameters.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nRules:\\n- NEVER infer unstated behavior\\n- NEVER describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source NEVER WRITE IT INSTEAD WRITE unspecified.\\n\\nReasoning Process (Think Step-by-Step):\\nFor every potential parameter, ask:\\n1. Is this a fixed rule I must follow to be RISC-V Compliant? (If yes, discard).\\n2. Is this a field labeled WARL (Write Any values, Reads Legal values)? (If yes, it is a parameter for legal values and mapping).\\n3. Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? (If yes, extract the choice).\\n4. Once choice is extracted check if the spec specifies a type or constraint on its values.(REFER TO RULES AND FORMAT INSTRUCTIONS).\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\n name: cache_capacity\\n description: The capacity of a cache, which may affect the number of cache\\n blocks it can store.\\n type: range\\n constraints: unspecified\\n This is a positive examples as changes in them affect the processor behavior and they dont have any previously defined standard value.\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache, which may affect the number of cache blocks it can store.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block, which is implementation-specific and shall be uniform throughout the system according to the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache, which may affect the number of cache blocks it can store.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block, which is uniform throughout the system.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache, which may affect the mapping between physical addresses and cache blocks.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt10',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nAlso, it is not necessary that every exercpt will contain parameters.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nRules:\\n- NEVER infer unstated behavior\\n- NEVER describe the schema\\n- Output ONLY data\\n- If no constraint is given, write unspecified\\n- If constraint refers to external source NEVER WRITE IT INSTEAD WRITE unspecified.\\n\\nReasoning Process (Think Step-by-Step):\\nFor every potential parameter, ask:\\n1. Is this a fixed rule I must follow to be RISC-V Compliant? (If yes, discard).\\n2. Is this a field labeled WARL (Write Any values, Reads Legal values)? (If yes, it is a parameter for legal values and mapping).\\n3. Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? (If yes, extract the choice).\\n4. Once choice is extracted check if the spec specifies a type or constraint on its values.(REFER TO RULES AND FORMAT INSTRUCTIONS).\\n\\nExamples:\\n- name: means to discover cache information\\n  description: A means provided by the execution environment to discover information about caches and cache blocks\\n  type: string\\n  constraints: unspecified\\nThis is a negative example. It is a software mechanism, not an implementation parameter.\\n\\n name: cache_capacity\\n description: The capacity of a cache, which may affect the number of cache\\n blocks it can store.\\n type: range\\n constraints: unspecified\\n This is a positive examples as changes in them affect the processor behavior and they dont have any previously defined standard value.\\n\\n\\nExcerpt from RISC-V(extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'The read and write accessibility of CSRs according to privilege level, encoded in csr[11:8]',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_read_only',\n",
              "       'description': 'Indicates whether the CSR is read-only, encoded in csr[11:10] as 11',\n",
              "       'type': 'boolean',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'lowest_privilege_level_access',\n",
              "       'description': 'The lowest privilege level that can access the CSR, encoded in csr[9:8]',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility_encoding',\n",
              "       'description': 'The encoding used to represent read and write accessibility of CSRs according to privilege level.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_privilege_level_encoding',\n",
              "       'description': 'The encoding used to represent the lowest privilege level that can access a CSR.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 33
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template11 = f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\n",
        "The usage of following words usually implies a parameter so put extra focus on them:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "Also, it is not necessary that every excerpt will contain parameters.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "Rules:\n",
        "- NEVER describe the schema.\n",
        "- If constraint refers to external source NEVER WRITE IT; INSTEAD WRITE unspecified.\n",
        "- Output ONLY data.\n",
        "\n",
        "Reasoning Process (Think Step-by-Step):\n",
        "1. Is this a fixed rule or address mapping set by the ISA? Even if it is called a 'convention', if it must be followed for standard compliance, DISCARD it.\n",
        "2. Is this a field labeled WARL (Write Any values, Reads Legal values)? If yes, it is ALWAYS a parameter for legal values and mapping behavior.\n",
        "3. Does the text allow for different 'BEHAVIOUR' or 'VALUES' across different chips? If the hardware designer has a choice between A or B, EXTRACT it.\n",
        "4. Once a choice is extracted, check if the spec specifies a type or constraint on its values.\n",
        "\n",
        "Examples:\n",
        "- Text: 'By convention, the red light is always located at the top of the traffic signal and indicates that the vehicle must stop.'\n",
        "  Reasoning: This is a fixed standard ('By convention') required for the system to work. A manufacturer cannot choose to put the red light at the bottom and remain compliant.\n",
        "  Result: 'parameters: []'\n",
        "  (This is a negative example: showing what NOT to extract).\n",
        "\n",
        "- Text: 'The horsepower and fuel-tank capacity of an engine and the material of the seats are all manufacturer-specific.'\n",
        "  Reasoning: The phrase 'manufacturer-specific' indicates these are choices the builder makes. Different versions of the car will have different values.\n",
        "  Output:\n",
        "  - name: engine_horsepower\n",
        "    description: The power output of the engine as determined by the manufacturer.\n",
        "    type: range\n",
        "    constraints: manufacturer-specific\n",
        "  - name: fuel_tank_capacity\n",
        "    description: The total volume of fuel the vehicle can store.\n",
        "    type: range\n",
        "    constraints: manufacturer-specific\n",
        "  - name: seat_material\n",
        "    description: The type of material used for the interior upholstery.\n",
        "    type: enum\n",
        "    constraints: manufacturer-specific\n",
        "  This is a positive example.\n",
        "\n",
        "Excerpt from RISC-V (extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "AxEKVWhyA7Jv"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt13\",template11,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Zb06b9vMLLCy",
        "outputId": "bc01c6b4-db3d-4914-b53f-2fecb21c93b7"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt13',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nAlso, it is not necessary that every excerpt will contain parameters.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nRules:\\n- NEVER describe the schema.\\n- If constraint refers to external source NEVER WRITE IT; INSTEAD WRITE unspecified.\\n- Output ONLY data.\\n\\nReasoning Process (Think Step-by-Step):\\n1. Is this a fixed rule or address mapping set by the ISA? Even if it is called a \\'convention\\', if it must be followed for standard compliance, DISCARD it.\\n2. Is this a field labeled WARL (Write Any values, Reads Legal values)? If yes, it is ALWAYS a parameter for legal values and mapping behavior.\\n3. Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a choice between A or B, EXTRACT it.\\n4. Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExamples:\\n- Text: \\'By convention, the red light is always located at the top of the traffic signal and indicates that the vehicle must stop.\\'\\n  Reasoning: This is a fixed standard (\\'By convention\\') required for the system to work. A manufacturer cannot choose to put the red light at the bottom and remain compliant.\\n  Result: \\'parameters: []\\'\\n  (This is a negative example: showing what NOT to extract).\\n\\n- Text: \\'The horsepower and fuel-tank capacity of an engine and the material of the seats are all manufacturer-specific.\\'\\n  Reasoning: The phrase \\'manufacturer-specific\\' indicates these are choices the builder makes. Different versions of the car will have different values.\\n  Output:\\n  - name: engine_horsepower\\n    description: The power output of the engine as determined by the manufacturer.\\n    type: range\\n    constraints: manufacturer-specific\\n  - name: fuel_tank_capacity\\n    description: The total volume of fuel the vehicle can store.\\n    type: range\\n    constraints: manufacturer-specific\\n  - name: seat_material\\n    description: The type of material used for the interior upholstery.\\n    type: enum\\n    constraints: manufacturer-specific\\n  This is a positive example.\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The total capacity of a cache.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache, such as direct-mapped, set-associative, etc.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block in the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform throughout the system'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache as determined by the hardware designer.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache as determined by the hardware designer.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block as determined by the hardware designer.',\n",
              "       'type': 'range',\n",
              "       'constraints': 'implementation-specific'},\n",
              "      {'name': 'cache_block_size_uniformity',\n",
              "       'description': 'Whether the size of a cache block is uniform throughout the system.',\n",
              "       'type': 'boolean',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt13',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from RISC-V Instruction Set Manual (RISC-V ISA) and have to extract architectural parameters from them.\\nThe usage of following words usually implies a parameter so put extra focus on them:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nAlso, it is not necessary that every excerpt will contain parameters.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nRules:\\n- NEVER describe the schema.\\n- If constraint refers to external source NEVER WRITE IT; INSTEAD WRITE unspecified.\\n- Output ONLY data.\\n\\nReasoning Process (Think Step-by-Step):\\n1. Is this a fixed rule or address mapping set by the ISA? Even if it is called a \\'convention\\', if it must be followed for standard compliance, DISCARD it.\\n2. Is this a field labeled WARL (Write Any values, Reads Legal values)? If yes, it is ALWAYS a parameter for legal values and mapping behavior.\\n3. Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a choice between A or B, EXTRACT it.\\n4. Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExamples:\\n- Text: \\'By convention, the red light is always located at the top of the traffic signal and indicates that the vehicle must stop.\\'\\n  Reasoning: This is a fixed standard (\\'By convention\\') required for the system to work. A manufacturer cannot choose to put the red light at the bottom and remain compliant.\\n  Result: \\'parameters: []\\'\\n  (This is a negative example: showing what NOT to extract).\\n\\n- Text: \\'The horsepower and fuel-tank capacity of an engine and the material of the seats are all manufacturer-specific.\\'\\n  Reasoning: The phrase \\'manufacturer-specific\\' indicates these are choices the builder makes. Different versions of the car will have different values.\\n  Output:\\n  - name: engine_horsepower\\n    description: The power output of the engine as determined by the manufacturer.\\n    type: range\\n    constraints: manufacturer-specific\\n  - name: fuel_tank_capacity\\n    description: The total volume of fuel the vehicle can store.\\n    type: range\\n    constraints: manufacturer-specific\\n  - name: seat_material\\n    description: The type of material used for the interior upholstery.\\n    type: enum\\n    constraints: manufacturer-specific\\n  This is a positive example.\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'Indicates the read and write accessibility of the CSRs according to privilege level.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'lowest_privilege_level',\n",
              "       'description': 'Encodes the lowest privilege level that can access the CSR.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_accessibility',\n",
              "       'description': 'The read and write accessibility of CSRs according to privilege level',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_readonly',\n",
              "       'description': 'Whether the register is read-only',\n",
              "       'type': 'boolean',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_privilege_level',\n",
              "       'description': 'The lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 39
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template12 = f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a strict, pedantic expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\n",
        "You are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "If an excerpt contains no parameters, return an empty list.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "Strict Rules:\n",
        "- NEVER output the schema definition.\n",
        "- If a constraint refers to an external source (e.g. 'see section 4.2'), NEVER WRITE IT; instead write 'unspecified'.\n",
        "- Output ONLY the requested data.\n",
        "- Do not add conversational text or explanations.\n",
        "- The output MUST be a JSON object with a single key named 'parameters' which contains the list of parameters.\n",
        "\n",
        "\n",
        "Reasoning Process (Follow this strictly Step-by-Step):\n",
        "1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\n",
        "2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\n",
        "3. IDENTIFY CHOICE: Does the text allow for different 'BEHAVIOUR' or 'VALUES' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\n",
        "4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\n",
        "\n",
        "Excerpt from RISC-V (extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "3_eJdbmnnKOd"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt12\",template12,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "KL3UO0Laap9b",
        "outputId": "fa8b4fbe-76c9-4aab-b76a-707009dfa25f"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt12',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a strict, pedantic expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\\nYou are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nIf an excerpt contains no parameters, return an empty list.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nStrict Rules:\\n- NEVER output the schema definition.\\n- If a constraint refers to an external source (e.g. \\'see section 4.2\\'), NEVER WRITE IT; instead write \\'unspecified\\'.\\n- Output ONLY the requested data.\\n- Do not add conversational text or explanations.\\n- The output MUST be a JSON object with a single key named \\'parameters\\' which contains the list of parameters. \\n\\n\\nReasoning Process (Follow this strictly Step-by-Step):\\n1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\\n2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\\n3. IDENTIFY CHOICE: Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\\n4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache is implementation-specific and can vary.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache is implementation-specific and can vary.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block is implementation-specific, but it must be uniform throughout the system according to the initial set of CMO extensions.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform throughout the system'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_block_size',\n",
              "       'description': 'Cache block size',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_capacity',\n",
              "       'description': 'Cache capacity',\n",
              "       'type': 'range',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_organization',\n",
              "       'description': 'Cache block organization',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt12',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a strict, pedantic expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\\nYou are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nIf an excerpt contains no parameters, return an empty list.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nStrict Rules:\\n- NEVER output the schema definition.\\n- If a constraint refers to an external source (e.g. \\'see section 4.2\\'), NEVER WRITE IT; instead write \\'unspecified\\'.\\n- Output ONLY the requested data.\\n- Do not add conversational text or explanations.\\n- The output MUST be a JSON object with a single key named \\'parameters\\' which contains the list of parameters. \\n\\n\\nReasoning Process (Follow this strictly Step-by-Step):\\n1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\\n2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\\n3. IDENTIFY CHOICE: Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\\n4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr[11:10]',\n",
              "       'description': 'Indicates whether the register is read/write (00,01, or 10) or read-only (11)',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr[9:8]',\n",
              "       'description': 'Encodes the lowest privilege level that can access the CSR',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': []}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 19
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template13 = f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a strict, pedantic expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\n",
        "You are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "If an excerpt contains no parameters, return an empty list.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "Strict Rules:\n",
        "- NEVER output the schema definition.\n",
        "- If a constraint refers to an external source (e.g. \"see section 4.2\"), NEVER WRITE IT; instead write \"unspecified\".\n",
        "- Output ONLY the requested data.\n",
        "- Do not add conversational text or explanations.\n",
        "- The output MUST be a JSON object with a single key named \"parameters\".\n",
        "\n",
        "Reasoning Process (Follow this strictly Step-by-Step):\n",
        "1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\n",
        "2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\n",
        "3. IDENTIFY CHOICE: Does the text allow for different 'BEHAVIOUR' or 'VALUES' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\n",
        "4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\n",
        "\n",
        "Examples:\n",
        "\n",
        "- Text: 'The funct3 field of the ADDI instruction is always bits [14:12] and must be set to 000. Any other value is reserved.'\n",
        "  Reasoning: These bits are fixed by the ISA to define the opcode. A hardware designer cannot change which bits represent funct3 or what value they hold for ADDI. There is NO choice.\n",
        "  Result: 'parameters: []'\n",
        "\n",
        "- Text: 'The misa register is a WARL register. By convention, the lower 26 bits are used to indicate the presence of standard extensions A through Z.'\n",
        "  Reasoning: While it mentions WARL, the specific mapping of bits to extensions is a fixed 'convention' required for software compatibility. A designer cannot remap 'A' to bit 5 and remain standard.\n",
        "  Result: 'parameters: []'\n",
        "\n",
        "- Text: 'The MXLEN parameter can be either 32 or 64 bits. In some implementations, the upper bits [63:32] of a register may be ignored when operating in RV32 mode.'\n",
        "  Reasoning: The word 'either' and 'may be ignored' indicates a CHOICE. One hardware design might support 64 bits, while another only 32.\n",
        "  Output:\n",
        "  - name: mxlen_width\n",
        "    description: The supported bit-width of the machine architecture.\n",
        "    type: enum\n",
        "    constraints: 32, 64\n",
        "  - name: upper_bit_behavior\n",
        "    description: Behavior of bits [63:32] when in RV32 mode.\n",
        "    type: string\n",
        "    constraints: may be ignored\n",
        "\n",
        "- Text: 'The number of PMP (Physical Memory Protection) entries is implementation-specific, but must be between 0 and 64. The pmpcfg0 register is a WARL field.'\n",
        "  Reasoning: 'Implementation-specific' and 'WARL' both signal hardware choices. The designer chooses the number of entries and the legal values for the config register.\n",
        "  Output:\n",
        "  - name: pmp_entries_count\n",
        "    description: Total number of implemented PMP entries.\n",
        "    type: integer\n",
        "    constraints: 0-64\n",
        "  - name: pmpcfg0_legal_values\n",
        "    description: The set of supported/legal values for the WARL pmpcfg0 register.\n",
        "    type: set\n",
        "    constraints: implementation-defined\n",
        "\n",
        "Excerpt from RISC-V (extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "K872MU89fmmD"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt13\",template13,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "8qUAHmQ9avWK",
        "outputId": "3fb62873-96cc-4009-9ce7-3bf8ee1bb763"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt13',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a strict, pedantic expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\\nYou are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nIf an excerpt contains no parameters, return an empty list.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nStrict Rules:\\n- NEVER output the schema definition.\\n- If a constraint refers to an external source (e.g. \"see section 4.2\"), NEVER WRITE IT; instead write \"unspecified\".\\n- Output ONLY the requested data.\\n- Do not add conversational text or explanations.\\n- The output MUST be a JSON object with a single key named \"parameters\".\\n\\nReasoning Process (Follow this strictly Step-by-Step):\\n1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\\n2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\\n3. IDENTIFY CHOICE: Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\\n4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExamples:\\n\\n- Text: \\'The funct3 field of the ADDI instruction is always bits [14:12] and must be set to 000. Any other value is reserved.\\'\\n  Reasoning: These bits are fixed by the ISA to define the opcode. A hardware designer cannot change which bits represent funct3 or what value they hold for ADDI. There is NO choice.\\n  Result: \\'parameters: []\\'\\n\\n- Text: \\'The misa register is a WARL register. By convention, the lower 26 bits are used to indicate the presence of standard extensions A through Z.\\'\\n  Reasoning: While it mentions WARL, the specific mapping of bits to extensions is a fixed \\'convention\\' required for software compatibility. A designer cannot remap \\'A\\' to bit 5 and remain standard.\\n  Result: \\'parameters: []\\'\\n\\n- Text: \\'The MXLEN parameter can be either 32 or 64 bits. In some implementations, the upper bits [63:32] of a register may be ignored when operating in RV32 mode.\\'\\n  Reasoning: The word \\'either\\' and \\'may be ignored\\' indicates a CHOICE. One hardware design might support 64 bits, while another only 32. \\n  Output:\\n  - name: mxlen_width\\n    description: The supported bit-width of the machine architecture.\\n    type: enum\\n    constraints: 32, 64\\n  - name: upper_bit_behavior\\n    description: Behavior of bits [63:32] when in RV32 mode.\\n    type: string\\n    constraints: may be ignored\\n\\n- Text: \\'The number of PMP (Physical Memory Protection) entries is implementation-specific, but must be between 0 and 64. The pmpcfg0 register is a WARL field.\\'\\n  Reasoning: \\'Implementation-specific\\' and \\'WARL\\' both signal hardware choices. The designer chooses the number of entries and the legal values for the config register.\\n  Output:\\n  - name: pmp_entries_count\\n    description: Total number of implemented PMP entries.\\n    type: integer\\n    constraints: 0-64\\n  - name: pmpcfg0_legal_values\\n    description: The set of supported/legal values for the WARL pmpcfg0 register.\\n    type: set\\n    constraints: implementation-defined\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'Total capacity of the cache.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'Organization structure of the cache.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'Size of a cache block.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform throughout the system'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parse_error': True,\n",
              "     'error': 'Failed to parse ParameterList from completion \"parameters\". Got: 1 validation error for ParameterList\\n  Input should be a valid dictionary or instance of ParameterList [type=model_type, input_value=\\'parameters\\', input_type=str]\\n    For further information visit https://errors.pydantic.dev/2.12/v/model_type\\nFor troubleshooting, visit: https://docs.langchain.com/oss/python/langchain/errors/OUTPUT_PARSING_FAILURE ',\n",
              "     'raw_output': '\"parameters\": [\\n  {\\n    \"name\": \"cache_block_size\",\\n    \"description\": \"The size of a cache block.\",\\n    \"type\": \"integer\",\\n    \"constraints\": \"unspecified\"\\n  },\\n  {\\n    \"name\": \"cache_capacity\",\\n    \"description\": \"The capacity of a cache.\",\\n    \"type\": \"integer\",\\n    \"constraints\": \"unspecified\"\\n  },\\n  {\\n    \"name\": \"cache_organisation\",\\n    \"description\": \"The organization of a cache.\",\\n    \"type\": \"string\",\\n    \"constraints\": \"unspecified\"\\n  }\\n]'}}]},\n",
              " {'prompting_technique': 'prompt13',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a strict, pedantic expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\\nYou are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nIf an excerpt contains no parameters, return an empty list.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nStrict Rules:\\n- NEVER output the schema definition.\\n- If a constraint refers to an external source (e.g. \"see section 4.2\"), NEVER WRITE IT; instead write \"unspecified\".\\n- Output ONLY the requested data.\\n- Do not add conversational text or explanations.\\n- The output MUST be a JSON object with a single key named \"parameters\".\\n\\nReasoning Process (Follow this strictly Step-by-Step):\\n1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\\n2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\\n3. IDENTIFY CHOICE: Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\\n4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExamples:\\n\\n- Text: \\'The funct3 field of the ADDI instruction is always bits [14:12] and must be set to 000. Any other value is reserved.\\'\\n  Reasoning: These bits are fixed by the ISA to define the opcode. A hardware designer cannot change which bits represent funct3 or what value they hold for ADDI. There is NO choice.\\n  Result: \\'parameters: []\\'\\n\\n- Text: \\'The misa register is a WARL register. By convention, the lower 26 bits are used to indicate the presence of standard extensions A through Z.\\'\\n  Reasoning: While it mentions WARL, the specific mapping of bits to extensions is a fixed \\'convention\\' required for software compatibility. A designer cannot remap \\'A\\' to bit 5 and remain standard.\\n  Result: \\'parameters: []\\'\\n\\n- Text: \\'The MXLEN parameter can be either 32 or 64 bits. In some implementations, the upper bits [63:32] of a register may be ignored when operating in RV32 mode.\\'\\n  Reasoning: The word \\'either\\' and \\'may be ignored\\' indicates a CHOICE. One hardware design might support 64 bits, while another only 32. \\n  Output:\\n  - name: mxlen_width\\n    description: The supported bit-width of the machine architecture.\\n    type: enum\\n    constraints: 32, 64\\n  - name: upper_bit_behavior\\n    description: Behavior of bits [63:32] when in RV32 mode.\\n    type: string\\n    constraints: may be ignored\\n\\n- Text: \\'The number of PMP (Physical Memory Protection) entries is implementation-specific, but must be between 0 and 64. The pmpcfg0 register is a WARL field.\\'\\n  Reasoning: \\'Implementation-specific\\' and \\'WARL\\' both signal hardware choices. The designer chooses the number of entries and the legal values for the config register.\\n  Output:\\n  - name: pmp_entries_count\\n    description: Total number of implemented PMP entries.\\n    type: integer\\n    constraints: 0-64\\n  - name: pmpcfg0_legal_values\\n    description: The set of supported/legal values for the WARL pmpcfg0 register.\\n    type: set\\n    constraints: implementation-defined\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': []}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'csr_encoding',\n",
              "       'description': 'Encoding of the 12-bit CSR address space.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'csr_read_write',\n",
              "       'description': 'The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11).',\n",
              "       'type': 'enum',\n",
              "       'constraints': '00, 01, 10, 11'},\n",
              "      {'name': 'csr_privilege_level',\n",
              "       'description': 'The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.',\n",
              "       'type': 'enum',\n",
              "       'constraints': 'unspecified'}]}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 24
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "template14 = f\"\"\"\n",
        "RISC-V is an Open Standard Instruction Set Architecture (ISA).\n",
        "To put it simply, an ISA is the language that a computer's hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\n",
        "Architectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\n",
        "In the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\n",
        "If it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\n",
        "You are a strict, pedantic expert in RISC-V.\n",
        "\n",
        "Task:\n",
        "You will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\n",
        "You are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\n",
        "may/might/should,\n",
        "optional/optionally,\n",
        "implementation defined/implementation specific,\n",
        "can/either\n",
        "However, parameters may exist even when these words are absent.\n",
        "If an excerpt contains no parameters, return an empty list.\n",
        "\n",
        "Instructions on how to format the output:\n",
        "{{format_instructions}}\n",
        "\n",
        "Strict Rules:\n",
        "- NEVER output the schema definition.\n",
        "- If a constraint refers to an external source (e.g. \"see section 4.2\"), NEVER WRITE IT; instead write \"unspecified\".\n",
        "- Output ONLY the requested data.\n",
        "- Do not add conversational text or explanations.\n",
        "- The output MUST be a JSON object with a single key named \"parameters\".\n",
        "\n",
        "Reasoning Process (Follow this strictly Step-by-Step):\n",
        "1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\n",
        "2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\n",
        "3. IDENTIFY CHOICE: Does the text allow for different 'BEHAVIOUR' or 'VALUES' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\n",
        "4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\n",
        "\n",
        "Examples:\n",
        "\n",
        "- Text: 'The funct3 field of the ADDI instruction is always bits [14:12] and must be set to 000. Any other value is reserved.'\n",
        "  Reasoning: These bits are fixed by the ISA to define the opcode. A hardware designer cannot change which bits represent funct3 or what value they hold for ADDI. There is NO choice.\n",
        "  Result: 'parameters: []'\n",
        "\n",
        "- Text: 'The MXLEN parameter can be either 32 or 64 bits. In some implementations, the upper bits [63:32] of a register may be ignored when operating in RV32 mode.'\n",
        "  Reasoning: The word 'either' and 'may be ignored' indicates a CHOICE. One hardware design might support 64 bits, while another only 32.\n",
        "  Output:\n",
        "  - name: mxlen_width\n",
        "    description: The supported bit-width of the machine architecture.\n",
        "    type: enum\n",
        "    constraints: 32, 64\n",
        "  - name: upper_bit_behavior\n",
        "    description: Behavior of bits [63:32] when in RV32 mode.\n",
        "    type: string\n",
        "    constraints: may be ignored\n",
        "\n",
        "Excerpt from RISC-V (extract parameters from the following text):\n",
        "{{spec_snippet}}\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "c-YRKZ03fxva"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "run_models_on_snippets(\"prompt14\",template14,snippets,models,format_instructions)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "kq66fGrohWHD",
        "outputId": "1aab3f35-ce3d-4ab9-a4be-79cb2d6e0c8e"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "/tmp/ipython-input-3546129513.py:3: PydanticDeprecatedSince20: The `dict` method is deprecated; use `model_dump` instead. Deprecated in Pydantic V2.0 to be removed in V3.0. See Pydantic V2 Migration Guide at https://errors.pydantic.dev/2.12/migration/\n",
            "  return parser.parse(text).dict()\n"
          ]
        },
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "[{'prompting_technique': 'prompt14',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a strict, pedantic expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\\nYou are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nIf an excerpt contains no parameters, return an empty list.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nStrict Rules:\\n- NEVER output the schema definition.\\n- If a constraint refers to an external source (e.g. \"see section 4.2\"), NEVER WRITE IT; instead write \"unspecified\".\\n- Output ONLY the requested data.\\n- Do not add conversational text or explanations.\\n- The output MUST be a JSON object with a single key named \"parameters\".\\n\\nReasoning Process (Follow this strictly Step-by-Step):\\n1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\\n2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\\n3. IDENTIFY CHOICE: Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\\n4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExamples:\\n\\n- Text: \\'The funct3 field of the ADDI instruction is always bits [14:12] and must be set to 000. Any other value is reserved.\\'\\n  Reasoning: These bits are fixed by the ISA to define the opcode. A hardware designer cannot change which bits represent funct3 or what value they hold for ADDI. There is NO choice.\\n  Result: \\'parameters: []\\'\\n\\n- Text: \\'The MXLEN parameter can be either 32 or 64 bits. In some implementations, the upper bits [63:32] of a register may be ignored when operating in RV32 mode.\\'\\n  Reasoning: The word \\'either\\' and \\'may be ignored\\' indicates a CHOICE. One hardware design might support 64 bits, while another only 32. \\n  Output:\\n  - name: mxlen_width\\n    description: The supported bit-width of the machine architecture.\\n    type: enum\\n    constraints: 32, 64\\n  - name: upper_bit_behavior\\n    description: Behavior of bits [63:32] when in RV32 mode.\\n    type: string\\n    constraints: may be ignored\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.\\n',\n",
              "  'input': {'text': 'Privileged Spec 19.3.1:\\nCaches organize copies of data into cache blocks, each of which represents a contiguous, naturally aligned power-of-two (or NAPOT) range of memory locations. A cache block is identified by any of the physical addresses corresponding to the underlying memory locations. The capacity and organization of a cache and the size of a cache block are both implementation-specific, and the execution environment provides software a means to discover information about the caches and cache blocks in a system. In the initial set of CMO extensions, the size of a cache block shall be uniform throughout the system.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_capacity',\n",
              "       'description': 'The total capacity of the cache.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization structure of the cache.',\n",
              "       'type': 'structural',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block.',\n",
              "       'type': 'integer',\n",
              "       'constraints': 'uniform throughout the system'}]}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': [{'name': 'cache_block_size',\n",
              "       'description': 'The size of a cache block.',\n",
              "       'type': 'implementation specific',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_capacity',\n",
              "       'description': 'The capacity of a cache.',\n",
              "       'type': 'implementation specific',\n",
              "       'constraints': 'unspecified'},\n",
              "      {'name': 'cache_organization',\n",
              "       'description': 'The organization of a cache.',\n",
              "       'type': 'implementation specific',\n",
              "       'constraints': 'unspecified'}]}}]},\n",
              " {'prompting_technique': 'prompt14',\n",
              "  'prompt': '\\nRISC-V is an Open Standard Instruction Set Architecture (ISA).\\nTo put it simply, an ISA is the language that a computer\\'s hardware speaks. It defines the set of instructions (like add, subtract, load, or store) that a processor can execute.\\nArchitectural Parameters are the variables of a hardware design. They are the specific values or behaviors that the hardware designer must decide on and the software must account for.\\nIn the most basic form, a parameter is a choice between say A or B as value of a field which changes the behaviour of processor.\\nIf it is a standard or convention that we have to follow it giving us no choice it is not a parameter.\\nYou are a strict, pedantic expert in RISC-V.\\n\\nTask:\\nYou will be given excerpts from the RISC-V Instruction Set Manual (RISC-V ISA). You MUST extract architectural parameters from them.\\nYou are required to AGGRESSIVELY focus on the following trigger words, as they usually imply a parameter:\\nmay/might/should,\\noptional/optionally,\\nimplementation defined/implementation specific,\\ncan/either\\nHowever, parameters may exist even when these words are absent.\\nIf an excerpt contains no parameters, return an empty list.\\n\\nInstructions on how to format the output:\\nThe output should be formatted as a JSON instance that conforms to the JSON schema below.\\n\\nAs an example, for the schema {\"properties\": {\"foo\": {\"title\": \"Foo\", \"description\": \"a list of strings\", \"type\": \"array\", \"items\": {\"type\": \"string\"}}}, \"required\": [\"foo\"]}\\nthe object {\"foo\": [\"bar\", \"baz\"]} is a well-formatted instance of the schema. The object {\"properties\": {\"foo\": [\"bar\", \"baz\"]}} is not well-formatted.\\n\\nHere is the output schema:\\n```\\n{\"$defs\": {\"Parameter\": {\"properties\": {\"name\": {\"description\": \"Concise parameter name given in the specification or derived from the description\", \"title\": \"Name\", \"type\": \"string\"}, \"description\": {\"description\": \"Description derived strictly from the specification explaining what behavior or capability varies due to this implementation-defined parameter\", \"title\": \"Description\", \"type\": \"string\"}, \"type\": {\"description\": \"type of values the parameter takes : integer | boolean | enum | bitfield | range | structural\", \"title\": \"Type\", \"type\": \"string\"}, \"constraints\": {\"description\": \"Explicit constraints on the values that the parameter can take or \\'unspecified\\'\", \"title\": \"Constraints\", \"type\": \"string\"}}, \"required\": [\"name\", \"description\", \"type\", \"constraints\"], \"title\": \"Parameter\", \"type\": \"object\"}}, \"properties\": {\"parameters\": {\"items\": {\"$ref\": \"#/$defs/Parameter\"}, \"title\": \"Parameters\", \"type\": \"array\"}}, \"required\": [\"parameters\"]}\\n```\\n\\nStrict Rules:\\n- NEVER output the schema definition.\\n- If a constraint refers to an external source (e.g. \"see section 4.2\"), NEVER WRITE IT; instead write \"unspecified\".\\n- Output ONLY the requested data.\\n- Do not add conversational text or explanations.\\n- The output MUST be a JSON object with a single key named \"parameters\".\\n\\nReasoning Process (Follow this strictly Step-by-Step):\\n1. FILTER: Is this a fixed rule, standard, or address mapping set by the ISA? If it MUST be followed for compliance, DISCARD it immediately.\\n2. CHECK WARL: Is a field labeled WARL (Write Any values, Reads Legal values)? If yes, this is ALWAYS a parameter. Extract it.\\n3. IDENTIFY CHOICE: Does the text allow for different \\'BEHAVIOUR\\' or \\'VALUES\\' across different chips? If the hardware designer has a CHOICE (e.g., between A or B), you MUST extract it.\\n4. VALIDATE: Once a choice is extracted, check if the spec specifies a type or constraint on its values.\\n\\nExamples:\\n\\n- Text: \\'The funct3 field of the ADDI instruction is always bits [14:12] and must be set to 000. Any other value is reserved.\\'\\n  Reasoning: These bits are fixed by the ISA to define the opcode. A hardware designer cannot change which bits represent funct3 or what value they hold for ADDI. There is NO choice.\\n  Result: \\'parameters: []\\'\\n\\n- Text: \\'The MXLEN parameter can be either 32 or 64 bits. In some implementations, the upper bits [63:32] of a register may be ignored when operating in RV32 mode.\\'\\n  Reasoning: The word \\'either\\' and \\'may be ignored\\' indicates a CHOICE. One hardware design might support 64 bits, while another only 32. \\n  Output:\\n  - name: mxlen_width\\n    description: The supported bit-width of the machine architecture.\\n    type: enum\\n    constraints: 32, 64\\n  - name: upper_bit_behavior\\n    description: Behavior of bits [63:32] when in RV32 mode.\\n    type: string\\n    constraints: may be ignored\\n\\nExcerpt from RISC-V (extract parameters from the following text):\\nPrivileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.\\n',\n",
              "  'input': {'text': 'Privileged Spec 2.1:\\n\"Conventional\" R/W accessibility of CSRs according to address mapping\\nThe standard RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs. By convention, the upper 4 bits of the CSR address (csr[11:8]) are used to encode the read and write accessibility of the CSRs according to privilege level as shown in Table 1. The top two bits (csr[11:10]) indicate whether the register is read/write (00,01, or 10) or read-only (11). The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR.'},\n",
              "  'models': [{'model_name': 'Qwen/Qwen2.5-14B-Instruct',\n",
              "    'output': {'parameters': []}},\n",
              "   {'model_name': 'meta-llama/Llama-3.1-8B-Instruct',\n",
              "    'output': {'parameters': []}}]}]"
            ]
          },
          "metadata": {},
          "execution_count": 26
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "rrAziU97hbEr"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}