module Control_Unit (OP, Funct, Jump, MemToReg, MemWrite, Branch, ULAControl, ULASrc, RegDst, RegWrite);


input [5:0] OP;
input [5:0] Funct;


output reg [2:0] ULAControl;
output reg RegWrite;
output reg RegDst;
output reg ULASrc;
output reg Branch;
output reg MemToReg;
output reg Jump;



always @(*) begin
	case(OP)
		6'b100011: begin
											RegWrite   = 1;
											RegDst     = 0;
											ULASrc     = 1;
											ULAControl = 3'b010;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 1;
											Jump       = 0;
						
					  end
		6'b100011: begin
											RegWrite   = 0;
											RegDst     = 0;
											ULASrc     = 1;
											ULAControl = 3'b010;
											Branch     = 0;
											MemWrite   = 1;
											MemToReg   = 0;
											Jump       = 0;
						
					  end
		6'b100011: begin
											RegWrite   = 0;
											RegDst     = 0;
											ULASrc     = 0;
											ULAControl = 3'b110;
											Branch     = 1;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
					  end
		6'b100011: begin
											RegWrite   = 1;
											RegDst     = 0;
											ULASrc     = 1;
											ULAControl = 3'b010;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
					  end
		6'b100011: begin
											RegWrite   = 0;
											RegDst     = 0;
											ULASrc     = 0;
											ULAControl = 3'b000;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 1;
						
					  end
		
		
		
		default: case (Funct)
						6'b100000: begin
											RegWrite   = 1;
											RegDst     = 1;
											ULASrc     = 0;
											ULAControl = 3'b010;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
									  end
						6'b100010: begin
											RegWrite   = 1;
											RegDst     = 1;
											ULASrc     = 0;
											ULAControl = 3'b110;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
									  end
						6'b100100: begin
											RegWrite   = 1;
											RegDst     = 1;
											ULASrc     = 0;
											ULAControl = 3'b000;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
									  end
						6'b100101: begin
											RegWrite   = 1;
											RegDst     = 1;
											ULASrc     = 0;
											ULAControl = 3'b001;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
									  end
						6'b101010: begin
											RegWrite   = 1;
											RegDst     = 1;
											ULASrc     = 0;
											ULAControl = 3'b111;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
									  end
						default:	begin
											RegWrite   = 1;
											RegDst     = 1;
											ULASrc     = 0;
											ULAControl = 3'b010;
											Branch     = 0;
											MemWrite   = 0;
											MemToReg   = 0;
											Jump       = 0;
						
									  end
		
					endcase
	
	
	endcase
end


endmodule
