Forest Baskett , Alan Jay Smith, Interference in multiprocessor computer systems with interleaved memory, Communications of the ACM, v.19 n.6, p.327-334, June 1976[doi>10.1145/360238.360243]
D. P. Bhandarkar, "Analysis of memory interference in multiprocessops," IEEE Trans. Comput., vol. C-24. pp. 897-908, Sept. 1975.
L. N. Bhuyan, "An analysis of processor-memory interconnection networks," IEEE Trans. Comput., vol. C-34, no. 3, pp. 279-283, Mar. 1985.
L. N. Bhuyan and D. P. Agrawal, "Design and performance of a general class of interconnection networks," in Proc. Intl. Conf. Parallel Processing, 1982, pp. 2-9.
"Design and performance of generalized interconnection networks," IEEE Trans. Comput., vol. C-32, pp. 1081-1090, Dec. 1983.
Laxmi N. Bhuyan , Qing Yang , Dharma P. Agrawal, Performance of Multiprocessor Interconnection Networks, Computer, v.22 n.2, p.25-37, February 1989[doi>10.1109/2.19830]
D. Y. Chang, D. J. Kuck, and D. H. Lawrie. "On the effective bandwidth of parallel memories," IEEE Trans. Comput. vol. C-26, pp. 480-490. May 1977.
S. Cheemalavagu and M. Malek, "Analysis and simulation of banyan interconnection networks with 2 x 2, 4 x 4, and 8 x 8 switching elements," in Real T~me Systems Syrup., 1982. pp. 83-89.
W.-T. Chen , J.-P. Sheu, Performance Analysis of Multistage Interconnection Networks with Hierarchical Requesting Model, IEEE Transactions on Computers, v.37 n.11, p.1438-1442, November 1988[doi>10.1109/12.8713]
V. S. Cherkassky, Performance Evaluation of Nonrectangular Multistage Interconnection Networks, IEEE Transactions on Computers, v.37 n.10, p.1269-1272, October 1988[doi>10.1109/12.5987]
D. M. Dias and J. R. Jump, "Analysis and simulation of buffered delta networks," IEEE Trans. Comput., vol. C-30. no. 10, pp. 273-282, Oct. 1981.
C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors," IEEE Trans. Comput. vol. C-32, pp. 1091-1098, Dec. 1983.
Manoj Kumar , J. R. Jump, Performance of unbuffered shuffle-exchange networks, IEEE Transactions on Computers, v.35 n.6, p.573-578, June 1986[doi>10.1109/TC.1986.5009435]
Manjai Lee , Chuan-lin Wu, Performance analysis of circuit switching, baseline interconnection networks, Proceedings of the 11th annual international symposium on Computer architecture, p.82-90, January 1984[doi>10.1145/800015.808169]
T. N. Mudge , B. A. Makrucki, Probabilistic analysis of a crossbar switch, Proceedings of the 9th annual symposium on Computer Architecture, p.311-320, April 26-29, 1982, Austin, Texas, United States
J. H. Patel, "Performance of processor-memory interconnections for multiprocessors." IEEE Trans. Comput. vol. C-30, pp. 771-780, Oct. 1981.
B. R. Ran, "Interleaved memory bandwidth in a model of a multiprocessor computer system." IEEE Trans. Comput., vol. C-28. pp. 678--681, Sept. 1979.
H. J, Siegel, W. G. Nation, C. P, Kruskal. and L M. Napolitano. Jr. "Using the multistage cube network topology in parallel supercomputers," Proc. IEEE, vol. 77, no. 12, pp. 1932-1953, Dec, 1989.
K. O. Siomalas and B. A. Bowen, "Performance of cross-bar multiprocessor systems," IEEE Trans. Comput., vol. C-32, pp. 689-695. July 1983.
D. W. Yen, J. H. Patel, and E. S. Davidson, "Memory interference in synchronous multiprocessor systems," 1EEE Trans. Comput., vol. C-31. pp. 1116-1121, Nov. 1982.
