vendor_name = ModelSim
source_file = 1, /home/tinchuk/ee214/sram_test/sram.v
source_file = 1, /home/tinchuk/ee214/sram_test/db/sram_test.cbx.xml
design_name = sram_test
instance = comp, \clk~I\, clk, sram_test, 1
instance = comp, \data_in[0]~I\, data_in[0], sram_test, 1
instance = comp, \rst_n~I\, rst_n, sram_test, 1
instance = comp, \writeenable~I\, writeenable, sram_test, 1
instance = comp, \enable~I\, enable, sram_test, 1
instance = comp, \readenable~I\, readenable, sram_test, 1
instance = comp, \present_state~12\, present_state~12, sram_test, 1
instance = comp, \present_state~8\, present_state~8, sram_test, 1
instance = comp, \read_count[1]\, read_count[1], sram_test, 1
instance = comp, \read_count[0]\, read_count[0], sram_test, 1
instance = comp, \data_out[0]~1\, data_out[0]~1, sram_test, 1
instance = comp, \present_state.S1\, present_state.S1, sram_test, 1
instance = comp, \write_count[1]\, write_count[1], sram_test, 1
instance = comp, \write_count[0]\, write_count[0], sram_test, 1
instance = comp, \LessThan0~0\, LessThan0~0, sram_test, 1
instance = comp, \present_state~13\, present_state~13, sram_test, 1
instance = comp, \present_state.00\, present_state.00, sram_test, 1
instance = comp, \LessThan1~0\, LessThan1~0, sram_test, 1
instance = comp, \sram_addr_out[0]~0\, sram_addr_out[0]~0, sram_test, 1
instance = comp, \present_state~10\, present_state~10, sram_test, 1
instance = comp, \present_state.S2\, present_state.S2, sram_test, 1
instance = comp, \temp_sram_data[0]~0\, temp_sram_data[0]~0, sram_test, 1
instance = comp, \temp_sram_data[0]\, temp_sram_data[0], sram_test, 1
instance = comp, \data_out[0]~0\, data_out[0]~0, sram_test, 1
instance = comp, \data_out[0]~reg0\, data_out[0]~reg0, sram_test, 1
instance = comp, \data_in[1]~I\, data_in[1], sram_test, 1
instance = comp, \temp_sram_data[1]\, temp_sram_data[1], sram_test, 1
instance = comp, \data_out[1]~reg0\, data_out[1]~reg0, sram_test, 1
instance = comp, \data_in[2]~I\, data_in[2], sram_test, 1
instance = comp, \temp_sram_data[2]\, temp_sram_data[2], sram_test, 1
instance = comp, \data_out[2]~reg0\, data_out[2]~reg0, sram_test, 1
instance = comp, \data_in[3]~I\, data_in[3], sram_test, 1
instance = comp, \temp_sram_data[3]\, temp_sram_data[3], sram_test, 1
instance = comp, \data_out[3]~reg0\, data_out[3]~reg0, sram_test, 1
instance = comp, \data_in[4]~I\, data_in[4], sram_test, 1
instance = comp, \temp_sram_data[4]\, temp_sram_data[4], sram_test, 1
instance = comp, \data_out[4]~reg0\, data_out[4]~reg0, sram_test, 1
instance = comp, \data_in[5]~I\, data_in[5], sram_test, 1
instance = comp, \temp_sram_data[5]\, temp_sram_data[5], sram_test, 1
instance = comp, \data_out[5]~reg0\, data_out[5]~reg0, sram_test, 1
instance = comp, \data_in[6]~I\, data_in[6], sram_test, 1
instance = comp, \temp_sram_data[6]\, temp_sram_data[6], sram_test, 1
instance = comp, \data_out[6]~reg0\, data_out[6]~reg0, sram_test, 1
instance = comp, \data_in[7]~I\, data_in[7], sram_test, 1
instance = comp, \temp_sram_data[7]\, temp_sram_data[7], sram_test, 1
instance = comp, \data_out[7]~reg0\, data_out[7]~reg0, sram_test, 1
instance = comp, \rd_done~reg0\, rd_done~reg0, sram_test, 1
instance = comp, \wr_done~reg0\, wr_done~reg0, sram_test, 1
instance = comp, \addr_in[0]~I\, addr_in[0], sram_test, 1
instance = comp, \sram_addr_out[0]~1\, sram_addr_out[0]~1, sram_test, 1
instance = comp, \sram_addr_out[0]~reg0\, sram_addr_out[0]~reg0, sram_test, 1
instance = comp, \addr_in[1]~I\, addr_in[1], sram_test, 1
instance = comp, \sram_addr_out[1]~reg0\, sram_addr_out[1]~reg0, sram_test, 1
instance = comp, \addr_in[2]~I\, addr_in[2], sram_test, 1
instance = comp, \sram_addr_out[2]~reg0\, sram_addr_out[2]~reg0, sram_test, 1
instance = comp, \addr_in[3]~I\, addr_in[3], sram_test, 1
instance = comp, \sram_addr_out[3]~reg0\, sram_addr_out[3]~reg0, sram_test, 1
instance = comp, \addr_in[4]~I\, addr_in[4], sram_test, 1
instance = comp, \sram_addr_out[4]~reg0\, sram_addr_out[4]~reg0, sram_test, 1
instance = comp, \addr_in[5]~I\, addr_in[5], sram_test, 1
instance = comp, \sram_addr_out[5]~reg0\, sram_addr_out[5]~reg0, sram_test, 1
instance = comp, \addr_in[6]~I\, addr_in[6], sram_test, 1
instance = comp, \sram_addr_out[6]~reg0\, sram_addr_out[6]~reg0, sram_test, 1
instance = comp, \addr_in[7]~I\, addr_in[7], sram_test, 1
instance = comp, \sram_addr_out[7]~reg0\, sram_addr_out[7]~reg0, sram_test, 1
instance = comp, \addr_in[8]~I\, addr_in[8], sram_test, 1
instance = comp, \sram_addr_out[8]~reg0\, sram_addr_out[8]~reg0, sram_test, 1
instance = comp, \addr_in[9]~I\, addr_in[9], sram_test, 1
instance = comp, \sram_addr_out[9]~reg0\, sram_addr_out[9]~reg0, sram_test, 1
instance = comp, \addr_in[10]~I\, addr_in[10], sram_test, 1
instance = comp, \sram_addr_out[10]~reg0\, sram_addr_out[10]~reg0, sram_test, 1
instance = comp, \addr_in[11]~I\, addr_in[11], sram_test, 1
instance = comp, \sram_addr_out[11]~reg0\, sram_addr_out[11]~reg0, sram_test, 1
instance = comp, \addr_in[12]~I\, addr_in[12], sram_test, 1
instance = comp, \sram_addr_out[12]~reg0\, sram_addr_out[12]~reg0, sram_test, 1
instance = comp, \addr_in[13]~I\, addr_in[13], sram_test, 1
instance = comp, \sram_addr_out[13]~reg0\, sram_addr_out[13]~reg0, sram_test, 1
instance = comp, \addr_in[14]~I\, addr_in[14], sram_test, 1
instance = comp, \sram_addr_out[14]~reg0\, sram_addr_out[14]~reg0, sram_test, 1
instance = comp, \sram_we_n~0\, sram_we_n~0, sram_test, 1
instance = comp, \sram_we_n~reg0\, sram_we_n~reg0, sram_test, 1
instance = comp, \sram_oe_n~reg0\, sram_oe_n~reg0, sram_test, 1
instance = comp, \data_out[0]~I\, data_out[0], sram_test, 1
instance = comp, \data_out[1]~I\, data_out[1], sram_test, 1
instance = comp, \data_out[2]~I\, data_out[2], sram_test, 1
instance = comp, \data_out[3]~I\, data_out[3], sram_test, 1
instance = comp, \data_out[4]~I\, data_out[4], sram_test, 1
instance = comp, \data_out[5]~I\, data_out[5], sram_test, 1
instance = comp, \data_out[6]~I\, data_out[6], sram_test, 1
instance = comp, \data_out[7]~I\, data_out[7], sram_test, 1
instance = comp, \rd_done~I\, rd_done, sram_test, 1
instance = comp, \wr_done~I\, wr_done, sram_test, 1
instance = comp, \sram_addr_out[0]~I\, sram_addr_out[0], sram_test, 1
instance = comp, \sram_addr_out[1]~I\, sram_addr_out[1], sram_test, 1
instance = comp, \sram_addr_out[2]~I\, sram_addr_out[2], sram_test, 1
instance = comp, \sram_addr_out[3]~I\, sram_addr_out[3], sram_test, 1
instance = comp, \sram_addr_out[4]~I\, sram_addr_out[4], sram_test, 1
instance = comp, \sram_addr_out[5]~I\, sram_addr_out[5], sram_test, 1
instance = comp, \sram_addr_out[6]~I\, sram_addr_out[6], sram_test, 1
instance = comp, \sram_addr_out[7]~I\, sram_addr_out[7], sram_test, 1
instance = comp, \sram_addr_out[8]~I\, sram_addr_out[8], sram_test, 1
instance = comp, \sram_addr_out[9]~I\, sram_addr_out[9], sram_test, 1
instance = comp, \sram_addr_out[10]~I\, sram_addr_out[10], sram_test, 1
instance = comp, \sram_addr_out[11]~I\, sram_addr_out[11], sram_test, 1
instance = comp, \sram_addr_out[12]~I\, sram_addr_out[12], sram_test, 1
instance = comp, \sram_addr_out[13]~I\, sram_addr_out[13], sram_test, 1
instance = comp, \sram_addr_out[14]~I\, sram_addr_out[14], sram_test, 1
instance = comp, \sram_cs_n~I\, sram_cs_n, sram_test, 1
instance = comp, \sram_we_n~I\, sram_we_n, sram_test, 1
instance = comp, \sram_oe_n~I\, sram_oe_n, sram_test, 1
instance = comp, \sram_data[0]~I\, sram_data[0], sram_test, 1
instance = comp, \sram_data[1]~I\, sram_data[1], sram_test, 1
instance = comp, \sram_data[2]~I\, sram_data[2], sram_test, 1
instance = comp, \sram_data[3]~I\, sram_data[3], sram_test, 1
instance = comp, \sram_data[4]~I\, sram_data[4], sram_test, 1
instance = comp, \sram_data[5]~I\, sram_data[5], sram_test, 1
instance = comp, \sram_data[6]~I\, sram_data[6], sram_test, 1
instance = comp, \sram_data[7]~I\, sram_data[7], sram_test, 1
