
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: match_addr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ match_addr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v match_addr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         match_addr[0] (net)
                  0.01    0.00    0.08 v _1607_/A1 (NAND2_X1)
     1    3.18    0.01    0.02    0.10 ^ _1607_/ZN (NAND2_X1)
                                         _0154_ (net)
                  0.01    0.00    0.10 ^ _1634_/A (OAI21_X2)
     1    1.06    0.00    0.01    0.11 v _1634_/ZN (OAI21_X2)
                                         _0129_ (net)
                  0.00    0.00    0.11 v match_addr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ match_addr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: compare_data[3] (input port clocked by core_clock)
Endpoint: match_addr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v compare_data[3] (in)
                                         compare_data[3] (net)
                  0.00    0.00    0.20 v _1403_/A (BUF_X4)
     7   26.08    0.01    0.03    0.23 v _1403_/Z (BUF_X4)
                                         _0571_ (net)
                  0.01    0.00    0.23 v _1461_/A (BUF_X16)
    10   27.94    0.01    0.03    0.25 v _1461_/Z (BUF_X16)
                                         _0629_ (net)
                  0.01    0.00    0.25 v _1572_/A (XOR2_X1)
     1    5.80    0.02    0.06    0.31 v _1572_/Z (XOR2_X1)
                                         _0740_ (net)
                  0.02    0.00    0.31 v _1573_/A4 (NOR4_X4)
     2    3.34    0.03    0.07    0.39 ^ _1573_/ZN (NOR4_X4)
                                         _0741_ (net)
                  0.03    0.00    0.39 ^ _1620_/A3 (NAND4_X1)
     1    2.89    0.02    0.04    0.43 v _1620_/ZN (NAND4_X1)
                                         _0167_ (net)
                  0.02    0.00    0.43 v _1623_/B (OAI211_X2)
     1    1.60    0.02    0.03    0.45 ^ _1623_/ZN (OAI211_X2)
                                         _0170_ (net)
                  0.02    0.00    0.45 ^ _1632_/A1 (NAND2_X1)
     1    2.82    0.01    0.02    0.47 v _1632_/ZN (NAND2_X1)
                                         _0179_ (net)
                  0.01    0.00    0.47 v _1633_/C2 (AOI211_X2)
     1    3.10    0.04    0.04    0.51 ^ _1633_/ZN (AOI211_X2)
                                         _0180_ (net)
                  0.04    0.00    0.51 ^ _1634_/B1 (OAI21_X2)
     1    1.06    0.01    0.01    0.53 v _1634_/ZN (OAI21_X2)
                                         _0129_ (net)
                  0.01    0.00    0.53 v match_addr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ match_addr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: compare_data[3] (input port clocked by core_clock)
Endpoint: match_addr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v compare_data[3] (in)
                                         compare_data[3] (net)
                  0.00    0.00    0.20 v _1403_/A (BUF_X4)
     7   26.08    0.01    0.03    0.23 v _1403_/Z (BUF_X4)
                                         _0571_ (net)
                  0.01    0.00    0.23 v _1461_/A (BUF_X16)
    10   27.94    0.01    0.03    0.25 v _1461_/Z (BUF_X16)
                                         _0629_ (net)
                  0.01    0.00    0.25 v _1572_/A (XOR2_X1)
     1    5.80    0.02    0.06    0.31 v _1572_/Z (XOR2_X1)
                                         _0740_ (net)
                  0.02    0.00    0.31 v _1573_/A4 (NOR4_X4)
     2    3.34    0.03    0.07    0.39 ^ _1573_/ZN (NOR4_X4)
                                         _0741_ (net)
                  0.03    0.00    0.39 ^ _1620_/A3 (NAND4_X1)
     1    2.89    0.02    0.04    0.43 v _1620_/ZN (NAND4_X1)
                                         _0167_ (net)
                  0.02    0.00    0.43 v _1623_/B (OAI211_X2)
     1    1.60    0.02    0.03    0.45 ^ _1623_/ZN (OAI211_X2)
                                         _0170_ (net)
                  0.02    0.00    0.45 ^ _1632_/A1 (NAND2_X1)
     1    2.82    0.01    0.02    0.47 v _1632_/ZN (NAND2_X1)
                                         _0179_ (net)
                  0.01    0.00    0.47 v _1633_/C2 (AOI211_X2)
     1    3.10    0.04    0.04    0.51 ^ _1633_/ZN (AOI211_X2)
                                         _0180_ (net)
                  0.04    0.00    0.51 ^ _1634_/B1 (OAI21_X2)
     1    1.06    0.01    0.01    0.53 v _1634_/ZN (OAI21_X2)
                                         _0129_ (net)
                  0.01    0.00    0.53 v match_addr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ match_addr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-03   9.17e-06   1.15e-05   1.07e-03  81.2%
Combinational          1.19e-04   1.08e-04   2.02e-05   2.47e-04  18.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-03   1.17e-04   3.17e-05   1.32e-03 100.0%
                          88.7%       8.9%       2.4%
