
*** Running vivado
    with args -log ping_pong_leds.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ping_pong_leds.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ping_pong_leds.tcl -notrace
Command: synth_design -top ping_pong_leds -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4178 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1379.285 ; gain = 0.000 ; free physical = 286 ; free virtual = 964
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ping_pong_leds' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:37]
INFO: [Synth 8-3491] module 'clk_10Hz' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_10Hz.vhd:7' bound to instance 'u1' of component 'clk_10Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:102]
INFO: [Synth 8-638] synthesizing module 'clk_10Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_10Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_10Hz' (1#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_10Hz.vhd:13]
INFO: [Synth 8-3491] module 'clk_40Hz' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_40Hz.vhd:7' bound to instance 'u2' of component 'clk_40Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:107]
INFO: [Synth 8-638] synthesizing module 'clk_40Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_40Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_40Hz' (2#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_40Hz.vhd:13]
INFO: [Synth 8-3491] module 'anodo' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/anodo.vhd:36' bound to instance 'u3' of component 'anodo' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:112]
INFO: [Synth 8-638] synthesizing module 'anodo' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/anodo.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'anodo' (3#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/anodo.vhd:45]
INFO: [Synth 8-3491] module 'seg7' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/seg.vhd:34' bound to instance 'u4' of component 'seg7' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:120]
INFO: [Synth 8-638] synthesizing module 'seg7' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'seg7' (4#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/seg.vhd:39]
INFO: [Synth 8-3491] module 'deslocamento' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/deslocamento.vhd:34' bound to instance 'u5' of component 'deslocamento' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:124]
INFO: [Synth 8-638] synthesizing module 'deslocamento' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/deslocamento.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'deslocamento' (5#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/deslocamento.vhd:43]
INFO: [Synth 8-3491] module 'controlador' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/controlador.vhd:36' bound to instance 'u6' of component 'controlador' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:133]
INFO: [Synth 8-638] synthesizing module 'controlador' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/controlador.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'controlador' (6#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/controlador.vhd:49]
WARNING: [Synth 8-3848] Net an in module/entity ping_pong_leds does not have driver. [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ping_pong_leds' (7#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:37]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[3]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[2]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[1]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1379.285 ; gain = 0.000 ; free physical = 296 ; free virtual = 975
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1379.285 ; gain = 0.000 ; free physical = 296 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1379.285 ; gain = 0.000 ; free physical = 296 ; free virtual = 975
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/constrs_1/imports/ProjetosVivado/Basys3_Master.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/constrs_1/imports/ProjetosVivado/Basys3_Master.xdc]
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/constrs_1/new/timing_analysis.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/constrs_1/new/timing_analysis.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.535 ; gain = 0.000 ; free physical = 113 ; free virtual = 641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.535 ; gain = 0.000 ; free physical = 113 ; free virtual = 641
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1731.535 ; gain = 0.000 ; free physical = 113 ; free virtual = 641
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 121 ; free virtual = 660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 121 ; free virtual = 659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 123 ; free virtual = 662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 114 ; free virtual = 643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_10Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_40Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module anodo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module deslocamento 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module controlador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[3]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[2]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[1]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u6/lr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u6/player_reg )
INFO: [Synth 8-3886] merging instance 'u6/player_reg' (FDCE) to 'u6/enable_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u6/enable_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 127 ; free virtual = 629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 115 ; free virtual = 388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 117 ; free virtual = 386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT6   |    10|
|7     |FDCE   |     2|
|8     |FDPE   |     1|
|9     |FDRE   |    54|
|10    |IBUF   |     2|
|11    |OBUF   |    24|
|12    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   120|
|2     |  u1     |clk_10Hz     |    42|
|3     |  u2     |clk_40Hz     |    42|
|4     |  u3     |anodo        |     4|
|5     |  u5     |deslocamento |     1|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 116 ; free virtual = 387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1731.535 ; gain = 0.000 ; free physical = 170 ; free virtual = 441
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.535 ; gain = 352.250 ; free physical = 169 ; free virtual = 441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.535 ; gain = 0.000 ; free physical = 131 ; free virtual = 413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1731.535 ; gain = 352.383 ; free physical = 185 ; free virtual = 468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.535 ; gain = 0.000 ; free physical = 184 ; free virtual = 468
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.runs/synth_1/ping_pong_leds.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ping_pong_leds_utilization_synth.rpt -pb ping_pong_leds_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 23:38:06 2019...
