<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd&quot; into library work</arg>
</msg>

</messages>

