
ciach.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013d9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f8  08013f40  08013f40  00023f40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014538  08014538  000304a4  2**0
                  CONTENTS
  4 .ARM          00000000  08014538  08014538  000304a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08014538  08014538  000304a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014538  08014538  00024538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801453c  0801453c  0002453c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004a4  20000000  08014540  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007d4  200004a4  080149e4  000304a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c78  080149e4  00030c78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000304a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a6cc  00000000  00000000  000304d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000045a0  00000000  00000000  0005aba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a10  00000000  00000000  0005f140  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001808  00000000  00000000  00060b50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000271f4  00000000  00000000  00062358  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ba76  00000000  00000000  0008954c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dda5d  00000000  00000000  000a4fc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00182a1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008314  00000000  00000000  00182a9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200004a4 	.word	0x200004a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08013f24 	.word	0x08013f24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200004a8 	.word	0x200004a8
 80001dc:	08013f24 	.word	0x08013f24

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
 8000cac:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000cae:	4b27      	ldr	r3, [pc, #156]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cb0:	4a27      	ldr	r2, [pc, #156]	; (8000d50 <MX_ADC2_Init+0xb8>)
 8000cb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cb4:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000cba:	4b24      	ldr	r3, [pc, #144]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cc0:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000cc6:	4b21      	ldr	r3, [pc, #132]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000ce6:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cf4:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cf6:	2204      	movs	r2, #4
 8000cf8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d00:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d06:	4811      	ldr	r0, [pc, #68]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000d08:	f002 f87e 	bl	8002e08 <HAL_ADC_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000d12:	f000 fbcb 	bl	80014ac <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d16:	2303      	movs	r3, #3
 8000d18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000d22:	2305      	movs	r3, #5
 8000d24:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d2e:	463b      	mov	r3, r7
 8000d30:	4619      	mov	r1, r3
 8000d32:	4806      	ldr	r0, [pc, #24]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000d34:	f002 fee4 	bl	8003b00 <HAL_ADC_ConfigChannel>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000d3e:	f000 fbb5 	bl	80014ac <Error_Handler>
  }

}
 8000d42:	bf00      	nop
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	200004cc 	.word	0x200004cc
 8000d50:	50000100 	.word	0x50000100

08000d54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08a      	sub	sp, #40	; 0x28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a2d      	ldr	r2, [pc, #180]	; (8000e28 <HAL_ADC_MspInit+0xd4>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d154      	bne.n	8000e20 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d76:	4b2d      	ldr	r3, [pc, #180]	; (8000e2c <HAL_ADC_MspInit+0xd8>)
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	4a2c      	ldr	r2, [pc, #176]	; (8000e2c <HAL_ADC_MspInit+0xd8>)
 8000d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d80:	6153      	str	r3, [r2, #20]
 8000d82:	4b2a      	ldr	r3, [pc, #168]	; (8000e2c <HAL_ADC_MspInit+0xd8>)
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4b27      	ldr	r3, [pc, #156]	; (8000e2c <HAL_ADC_MspInit+0xd8>)
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	4a26      	ldr	r2, [pc, #152]	; (8000e2c <HAL_ADC_MspInit+0xd8>)
 8000d94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d98:	6153      	str	r3, [r2, #20]
 8000d9a:	4b24      	ldr	r3, [pc, #144]	; (8000e2c <HAL_ADC_MspInit+0xd8>)
 8000d9c:	695b      	ldr	r3, [r3, #20]
 8000d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = SHARP_Pin;
 8000da6:	2340      	movs	r3, #64	; 0x40
 8000da8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000daa:	2303      	movs	r3, #3
 8000dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SHARP_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	4619      	mov	r1, r3
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dbc:	f003 fc8e 	bl	80046dc <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 8000dc0:	4b1b      	ldr	r3, [pc, #108]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000dc2:	4a1c      	ldr	r2, [pc, #112]	; (8000e34 <HAL_ADC_MspInit+0xe0>)
 8000dc4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dc6:	4b1a      	ldr	r3, [pc, #104]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dcc:	4b18      	ldr	r3, [pc, #96]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_DISABLE;
 8000dd2:	4b17      	ldr	r3, [pc, #92]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000dda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dde:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000de0:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000de2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000de6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000dea:	2220      	movs	r2, #32
 8000dec:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000dee:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000df4:	480e      	ldr	r0, [pc, #56]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000df6:	f003 fb4a 	bl	800448e <HAL_DMA_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000e00:	f000 fb54 	bl	80014ac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	4a0a      	ldr	r2, [pc, #40]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000e08:	639a      	str	r2, [r3, #56]	; 0x38
 8000e0a:	4a09      	ldr	r2, [pc, #36]	; (8000e30 <HAL_ADC_MspInit+0xdc>)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2100      	movs	r1, #0
 8000e14:	2012      	movs	r0, #18
 8000e16:	f003 fb04 	bl	8004422 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000e1a:	2012      	movs	r0, #18
 8000e1c:	f003 fb1d 	bl	800445a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000e20:	bf00      	nop
 8000e22:	3728      	adds	r7, #40	; 0x28
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	50000100 	.word	0x50000100
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	2000051c 	.word	0x2000051c
 8000e34:	40020408 	.word	0x40020408

08000e38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <MX_DMA_Init+0x38>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a0b      	ldr	r2, [pc, #44]	; (8000e70 <MX_DMA_Init+0x38>)
 8000e44:	f043 0302 	orr.w	r3, r3, #2
 8000e48:	6153      	str	r3, [r2, #20]
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <MX_DMA_Init+0x38>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2038      	movs	r0, #56	; 0x38
 8000e5c:	f003 fae1 	bl	8004422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000e60:	2038      	movs	r0, #56	; 0x38
 8000e62:	f003 fafa 	bl	800445a <HAL_NVIC_EnableIRQ>

}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40021000 	.word	0x40021000

08000e74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	; 0x28
 8000e78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
 8000e88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8a:	4b4b      	ldr	r3, [pc, #300]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	4a4a      	ldr	r2, [pc, #296]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000e90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e94:	6153      	str	r3, [r2, #20]
 8000e96:	4b48      	ldr	r3, [pc, #288]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e9e:	613b      	str	r3, [r7, #16]
 8000ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ea2:	4b45      	ldr	r3, [pc, #276]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ea4:	695b      	ldr	r3, [r3, #20]
 8000ea6:	4a44      	ldr	r2, [pc, #272]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ea8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000eac:	6153      	str	r3, [r2, #20]
 8000eae:	4b42      	ldr	r3, [pc, #264]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000eb0:	695b      	ldr	r3, [r3, #20]
 8000eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	4b3f      	ldr	r3, [pc, #252]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	4a3e      	ldr	r2, [pc, #248]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec4:	6153      	str	r3, [r2, #20]
 8000ec6:	4b3c      	ldr	r3, [pc, #240]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ec8:	695b      	ldr	r3, [r3, #20]
 8000eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	4b39      	ldr	r3, [pc, #228]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	4a38      	ldr	r2, [pc, #224]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000edc:	6153      	str	r3, [r2, #20]
 8000ede:	4b36      	ldr	r3, [pc, #216]	; (8000fb8 <MX_GPIO_Init+0x144>)
 8000ee0:	695b      	ldr	r3, [r3, #20]
 8000ee2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2120      	movs	r1, #32
 8000eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef2:	f003 fd7d 	bl	80049f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_MOTOR1_A_Pin|DIR_MOTOR1_B_Pin|SHIFT_CLK_Pin|SHIFT_SER_Pin
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f64f 011e 	movw	r1, #63518	; 0xf81e
 8000efc:	482f      	ldr	r0, [pc, #188]	; (8000fbc <MX_GPIO_Init+0x148>)
 8000efe:	f003 fd77 	bl	80049f0 <HAL_GPIO_WritePin>
                          |SHIFT_LATCH_Pin|XSHUT_TOF1_Pin|XSHUT_TOF2_Pin|DIR_MOTOR2_A_Pin
                          |DIR_MOTOR2_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f08:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f12:	f107 0314 	add.w	r3, r7, #20
 8000f16:	4619      	mov	r1, r3
 8000f18:	4829      	ldr	r0, [pc, #164]	; (8000fc0 <MX_GPIO_Init+0x14c>)
 8000f1a:	f003 fbdf 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f1e:	2320      	movs	r3, #32
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f38:	f003 fbd0 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO1_TOF2_Pin;
 8000f3c:	2330      	movs	r3, #48	; 0x30
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f40:	2300      	movs	r3, #0
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	481c      	ldr	r0, [pc, #112]	; (8000fc0 <MX_GPIO_Init+0x14c>)
 8000f50:	f003 fbc4 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = DIR_MOTOR1_A_Pin|DIR_MOTOR1_B_Pin|SHIFT_CLK_Pin|SHIFT_SER_Pin
 8000f54:	f64f 031e 	movw	r3, #63518	; 0xf81e
 8000f58:	617b      	str	r3, [r7, #20]
                          |SHIFT_LATCH_Pin|XSHUT_TOF1_Pin|XSHUT_TOF2_Pin|DIR_MOTOR2_A_Pin
                          |DIR_MOTOR2_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4813      	ldr	r0, [pc, #76]	; (8000fbc <MX_GPIO_Init+0x148>)
 8000f6e:	f003 fbb5 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT_Pin;
 8000f72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f78:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT_GPIO_Port, &GPIO_InitStruct);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4619      	mov	r1, r3
 8000f88:	480d      	ldr	r0, [pc, #52]	; (8000fc0 <MX_GPIO_Init+0x14c>)
 8000f8a:	f003 fba7 	bl	80046dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	2017      	movs	r0, #23
 8000f94:	f003 fa45 	bl	8004422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f98:	2017      	movs	r0, #23
 8000f9a:	f003 fa5e 	bl	800445a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2028      	movs	r0, #40	; 0x28
 8000fa4:	f003 fa3d 	bl	8004422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fa8:	2028      	movs	r0, #40	; 0x28
 8000faa:	f003 fa56 	bl	800445a <HAL_NVIC_EnableIRQ>

}
 8000fae:	bf00      	nop
 8000fb0:	3728      	adds	r7, #40	; 0x28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	48000400 	.word	0x48000400
 8000fc0:	48000800 	.word	0x48000800

08000fc4 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <MX_I2C2_Init+0x74>)
 8000fca:	4a1c      	ldr	r2, [pc, #112]	; (800103c <MX_I2C2_Init+0x78>)
 8000fcc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0000020B;
 8000fce:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <MX_I2C2_Init+0x74>)
 8000fd0:	f240 220b 	movw	r2, #523	; 0x20b
 8000fd4:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <MX_I2C2_Init+0x74>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <MX_I2C2_Init+0x74>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <MX_I2C2_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <MX_I2C2_Init+0x74>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fee:	4b12      	ldr	r3, [pc, #72]	; (8001038 <MX_I2C2_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ff4:	4b10      	ldr	r3, [pc, #64]	; (8001038 <MX_I2C2_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <MX_I2C2_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <MX_I2C2_Init+0x74>)
 8001002:	f003 fd25 	bl	8004a50 <HAL_I2C_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800100c:	f000 fa4e 	bl	80014ac <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001010:	2100      	movs	r1, #0
 8001012:	4809      	ldr	r0, [pc, #36]	; (8001038 <MX_I2C2_Init+0x74>)
 8001014:	f004 fd64 	bl	8005ae0 <HAL_I2CEx_ConfigAnalogFilter>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800101e:	f000 fa45 	bl	80014ac <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001022:	2100      	movs	r1, #0
 8001024:	4804      	ldr	r0, [pc, #16]	; (8001038 <MX_I2C2_Init+0x74>)
 8001026:	f004 fda6 	bl	8005b76 <HAL_I2CEx_ConfigDigitalFilter>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001030:	f000 fa3c 	bl	80014ac <Error_Handler>
  }

}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200005ac 	.word	0x200005ac
 800103c:	40005800 	.word	0x40005800

08001040 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <MX_I2C3_Init+0x74>)
 8001046:	4a1c      	ldr	r2, [pc, #112]	; (80010b8 <MX_I2C3_Init+0x78>)
 8001048:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x2000090E;
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <MX_I2C3_Init+0x74>)
 800104c:	4a1b      	ldr	r2, [pc, #108]	; (80010bc <MX_I2C3_Init+0x7c>)
 800104e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_I2C3_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001056:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <MX_I2C3_Init+0x74>)
 8001058:	2201      	movs	r2, #1
 800105a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800105c:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <MX_I2C3_Init+0x74>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <MX_I2C3_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <MX_I2C3_Init+0x74>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <MX_I2C3_Init+0x74>)
 8001070:	2200      	movs	r2, #0
 8001072:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_I2C3_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800107a:	480e      	ldr	r0, [pc, #56]	; (80010b4 <MX_I2C3_Init+0x74>)
 800107c:	f003 fce8 	bl	8004a50 <HAL_I2C_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001086:	f000 fa11 	bl	80014ac <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800108a:	2100      	movs	r1, #0
 800108c:	4809      	ldr	r0, [pc, #36]	; (80010b4 <MX_I2C3_Init+0x74>)
 800108e:	f004 fd27 	bl	8005ae0 <HAL_I2CEx_ConfigAnalogFilter>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001098:	f000 fa08 	bl	80014ac <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800109c:	2100      	movs	r1, #0
 800109e:	4805      	ldr	r0, [pc, #20]	; (80010b4 <MX_I2C3_Init+0x74>)
 80010a0:	f004 fd69 	bl	8005b76 <HAL_I2CEx_ConfigDigitalFilter>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80010aa:	f000 f9ff 	bl	80014ac <Error_Handler>
  }

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000560 	.word	0x20000560
 80010b8:	40007800 	.word	0x40007800
 80010bc:	2000090e 	.word	0x2000090e

080010c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08c      	sub	sp, #48	; 0x30
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a3d      	ldr	r2, [pc, #244]	; (80011d4 <HAL_I2C_MspInit+0x114>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d128      	bne.n	8001134 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010e2:	4b3d      	ldr	r3, [pc, #244]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	4a3c      	ldr	r2, [pc, #240]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 80010e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010ec:	6153      	str	r3, [r2, #20]
 80010ee:	4b3a      	ldr	r3, [pc, #232]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010f6:	61bb      	str	r3, [r7, #24]
 80010f8:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PF0-OSC_IN     ------> I2C2_SDA
    PF1-OSC_OUT     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GYRO_TOF_SDA_Pin|GYRO_TOF_SCL_Pin;
 80010fa:	2303      	movs	r3, #3
 80010fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010fe:	2312      	movs	r3, #18
 8001100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001102:	2301      	movs	r3, #1
 8001104:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800110a:	2304      	movs	r3, #4
 800110c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800110e:	f107 031c 	add.w	r3, r7, #28
 8001112:	4619      	mov	r1, r3
 8001114:	4831      	ldr	r0, [pc, #196]	; (80011dc <HAL_I2C_MspInit+0x11c>)
 8001116:	f003 fae1 	bl	80046dc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800111a:	4b2f      	ldr	r3, [pc, #188]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	4a2e      	ldr	r2, [pc, #184]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 8001120:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001124:	61d3      	str	r3, [r2, #28]
 8001126:	4b2c      	ldr	r3, [pc, #176]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001132:	e04b      	b.n	80011cc <HAL_I2C_MspInit+0x10c>
  else if(i2cHandle->Instance==I2C3)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a29      	ldr	r2, [pc, #164]	; (80011e0 <HAL_I2C_MspInit+0x120>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d146      	bne.n	80011cc <HAL_I2C_MspInit+0x10c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	4b26      	ldr	r3, [pc, #152]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	4a25      	ldr	r2, [pc, #148]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 8001144:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001148:	6153      	str	r3, [r2, #20]
 800114a:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001152:	613b      	str	r3, [r7, #16]
 8001154:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4b20      	ldr	r3, [pc, #128]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	4a1f      	ldr	r2, [pc, #124]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 800115c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001160:	6153      	str	r3, [r2, #20]
 8001162:	4b1d      	ldr	r3, [pc, #116]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TOF2_SDA_Pin;
 800116e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001174:	2312      	movs	r3, #18
 8001176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001178:	2301      	movs	r3, #1
 800117a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117c:	2303      	movs	r3, #3
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 8001180:	2303      	movs	r3, #3
 8001182:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TOF2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001184:	f107 031c 	add.w	r3, r7, #28
 8001188:	4619      	mov	r1, r3
 800118a:	4816      	ldr	r0, [pc, #88]	; (80011e4 <HAL_I2C_MspInit+0x124>)
 800118c:	f003 faa6 	bl	80046dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TOF2_SCL_Pin;
 8001190:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001194:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001196:	2312      	movs	r3, #18
 8001198:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800119a:	2301      	movs	r3, #1
 800119c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 80011a2:	2303      	movs	r3, #3
 80011a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TOF2_SCL_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b0:	f003 fa94 	bl	80046dc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80011b4:	4b08      	ldr	r3, [pc, #32]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	4a07      	ldr	r2, [pc, #28]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 80011ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80011be:	61d3      	str	r3, [r2, #28]
 80011c0:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <HAL_I2C_MspInit+0x118>)
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	68bb      	ldr	r3, [r7, #8]
}
 80011cc:	bf00      	nop
 80011ce:	3730      	adds	r7, #48	; 0x30
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40005800 	.word	0x40005800
 80011d8:	40021000 	.word	0x40021000
 80011dc:	48001400 	.word	0x48001400
 80011e0:	40007800 	.word	0x40007800
 80011e4:	48000800 	.word	0x48000800

080011e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011ec:	b090      	sub	sp, #64	; 0x40
 80011ee:	af06      	add	r7, sp, #24
    /* USER CODE BEGIN 1 */
     msg_t *msg = (msg_t *)malloc(sizeof(msg_t));
 80011f0:	2038      	movs	r0, #56	; 0x38
 80011f2:	f00c ff4d 	bl	800e090 <malloc>
 80011f6:	4603      	mov	r3, r0
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
     pid_controller_t *pid = (pid_controller_t *)malloc(sizeof(pid_controller_t));
 80011fa:	2010      	movs	r0, #16
 80011fc:	f00c ff48 	bl	800e090 <malloc>
 8001200:	4603      	mov	r3, r0
 8001202:	623b      	str	r3, [r7, #32]
     motors_t *motor = (motors_t *)malloc(sizeof(motors_t));
 8001204:	2010      	movs	r0, #16
 8001206:	f00c ff43 	bl	800e090 <malloc>
 800120a:	4603      	mov	r3, r0
 800120c:	61fb      	str	r3, [r7, #28]
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800120e:	f001 fd5f 	bl	8002cd0 <HAL_Init>

    /* USER CODE BEGIN Init */
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001212:	f000 f89d 	bl	8001350 <SystemClock_Config>

    /* USER CODE BEGIN SysInit */
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001216:	f7ff fe2d 	bl	8000e74 <MX_GPIO_Init>
    MX_DMA_Init();
 800121a:	f7ff fe0d 	bl	8000e38 <MX_DMA_Init>
    MX_USART2_UART_Init();
 800121e:	f001 fa85 	bl	800272c <MX_USART2_UART_Init>
    MX_ADC2_Init();
 8001222:	f7ff fd39 	bl	8000c98 <MX_ADC2_Init>
    MX_I2C2_Init();
 8001226:	f7ff fecd 	bl	8000fc4 <MX_I2C2_Init>
    MX_I2C3_Init();
 800122a:	f7ff ff09 	bl	8001040 <MX_I2C3_Init>
    MX_USART3_UART_Init();
 800122e:	f001 faad 	bl	800278c <MX_USART3_UART_Init>
    MX_TIM4_Init();
 8001232:	f001 f911 	bl	8002458 <MX_TIM4_Init>
    MX_TIM2_Init();
 8001236:	f001 f865 	bl	8002304 <MX_TIM2_Init>
    MX_TIM3_Init();
 800123a:	f001 f8b7 	bl	80023ac <MX_TIM3_Init>
    /* USER CODE BEGIN 2 */

    MPU6050_Init();
 800123e:	f000 fac1 	bl	80017c4 <MPU6050_Init>
    VL53L0X_Init();
 8001242:	f001 fb5d 	bl	8002900 <VL53L0X_Init>
    VL53L0X_Init2();
 8001246:	f001 fc0d 	bl	8002a64 <VL53L0X_Init2>
    HAL_ADC_Start_IT(&hadc2);
 800124a:	483a      	ldr	r0, [pc, #232]	; (8001334 <main+0x14c>)
 800124c:	f001 ffd6 	bl	80031fc <HAL_ADC_Start_IT>
     MOTOR1_init(motor);
 8001250:	69f8      	ldr	r0, [r7, #28]
 8001252:	f000 f933 	bl	80014bc <MOTOR1_init>
     MOTOR2_init(motor);
 8001256:	69f8      	ldr	r0, [r7, #28]
 8001258:	f000 f9d8 	bl	800160c <MOTOR2_init>
     msg_t_Init(msg);
 800125c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800125e:	f000 fdc9 	bl	8001df4 <msg_t_Init>
    // HAL_ADC_Start_DMA(&hadc2, &adc_measurement, 1);
    // HAL_TIM_Base_Start(&htim1);
    // SHARP_Init();

    HAL_ADC_Start_IT(&hadc2);
 8001262:	4834      	ldr	r0, [pc, #208]	; (8001334 <main+0x14c>)
 8001264:	f001 ffca 	bl	80031fc <HAL_ADC_Start_IT>
    // HAL_ADC_Start_DMA(&hadc2, &adc_measurement, 1);
    HAL_TIM_Base_Start(&htim4);
 8001268:	4833      	ldr	r0, [pc, #204]	; (8001338 <main+0x150>)
 800126a:	f006 f893 	bl	8007394 <HAL_TIM_Base_Start>

    // SHARP_Init();

    int counter_value1 = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
    int past_counter_value1 = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
    float angle_value1 = 0;
 8001276:	f04f 0300 	mov.w	r3, #0
 800127a:	613b      	str	r3, [r7, #16]

    int counter_value2 = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
    int past_counter_value2 = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	60bb      	str	r3, [r7, #8]
    float angle_value2 = 0;
 8001284:	f04f 0300 	mov.w	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
    int i = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	603b      	str	r3, [r7, #0]
    msg->encoder1 = 0;
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	619a      	str	r2, [r3, #24]
    msg->encoder2 = 0;
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {

    	if(start_flag == 1){
 800129e:	4b27      	ldr	r3, [pc, #156]	; (800133c <main+0x154>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d1fb      	bne.n	800129e <main+0xb6>
			HAL_ADC_Start_IT(&hadc2);
 80012a6:	4823      	ldr	r0, [pc, #140]	; (8001334 <main+0x14c>)
 80012a8:	f001 ffa8 	bl	80031fc <HAL_ADC_Start_IT>
			MOTOR1_read_wheel_angle(&(msg->encoder1), motor);
 80012ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ae:	3318      	adds	r3, #24
 80012b0:	69f9      	ldr	r1, [r7, #28]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 f97e 	bl	80015b4 <MOTOR1_read_wheel_angle>
			MOTOR2_read_wheel_angle(&(msg->encoder2), motor);
 80012b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ba:	331c      	adds	r3, #28
 80012bc:	69f9      	ldr	r1, [r7, #28]
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 fa20 	bl	8001704 <MOTOR2_read_wheel_angle>
			calculate_position(&(msg->x), &(msg->y),&(msg->angle), msg);
 80012c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c6:	f103 0028 	add.w	r0, r3, #40	; 0x28
 80012ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012cc:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80012d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80012d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d8:	f000 fe3e 	bl	8001f58 <calculate_position>
			printf("%f     %d     %f     %d\r\n", (msg->encoder2), TIM3->CNT, (msg->encoder1), TIM2->CNT);
 80012dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff f939 	bl	8000558 <__aeabi_f2d>
 80012e6:	4680      	mov	r8, r0
 80012e8:	4689      	mov	r9, r1
 80012ea:	4b15      	ldr	r3, [pc, #84]	; (8001340 <main+0x158>)
 80012ec:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 80012ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f930 	bl	8000558 <__aeabi_f2d>
 80012f8:	4603      	mov	r3, r0
 80012fa:	460c      	mov	r4, r1
 80012fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001300:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001302:	9204      	str	r2, [sp, #16]
 8001304:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8001308:	9500      	str	r5, [sp, #0]
 800130a:	4642      	mov	r2, r8
 800130c:	464b      	mov	r3, r9
 800130e:	480d      	ldr	r0, [pc, #52]	; (8001344 <main+0x15c>)
 8001310:	f00d fdc0 	bl	800ee94 <iprintf>

			 msg_t_SaveData(msg);
 8001314:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001316:	f000 fdf7 	bl	8001f08 <msg_t_SaveData>

             msg_t_Transmit(msg);
 800131a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800131c:	f000 fda8 	bl	8001e70 <msg_t_Transmit>
          pid_calc(pid, 0, 0.7, msg,motor);
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001324:	eddf 0a08 	vldr	s1, [pc, #32]	; 8001348 <main+0x160>
 8001328:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800134c <main+0x164>
 800132c:	6a38      	ldr	r0, [r7, #32]
 800132e:	f000 fbef 	bl	8001b10 <pid_calc>
    	if(start_flag == 1){
 8001332:	e7b4      	b.n	800129e <main+0xb6>
 8001334:	200004cc 	.word	0x200004cc
 8001338:	20000654 	.word	0x20000654
 800133c:	20000640 	.word	0x20000640
 8001340:	40000400 	.word	0x40000400
 8001344:	08013f40 	.word	0x08013f40
 8001348:	3f333333 	.word	0x3f333333
 800134c:	00000000 	.word	0x00000000

08001350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b0a6      	sub	sp, #152	; 0x98
 8001354:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800135a:	2228      	movs	r2, #40	; 0x28
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f00c fea9 	bl	800e0b6 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001364:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2258      	movs	r2, #88	; 0x58
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f00c fe9b 	bl	800e0b6 <memset>

    /** Initializes the RCC Oscillators according to the specified parameters
      * in the RCC_OscInitTypeDef structure.
      */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001380:	2302      	movs	r3, #2
 8001382:	673b      	str	r3, [r7, #112]	; 0x70
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001384:	2301      	movs	r3, #1
 8001386:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001388:	2310      	movs	r3, #16
 800138a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800138e:	2302      	movs	r3, #2
 8001390:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001394:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001398:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800139c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013ae:	4618      	mov	r0, r3
 80013b0:	f004 fc2e 	bl	8005c10 <HAL_RCC_OscConfig>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <SystemClock_Config+0x6e>
    {
        Error_Handler();
 80013ba:	f000 f877 	bl	80014ac <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
      */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013be:	230f      	movs	r3, #15
 80013c0:	65fb      	str	r3, [r7, #92]	; 0x5c
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c2:	2302      	movs	r3, #2
 80013c4:	663b      	str	r3, [r7, #96]	; 0x60
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c6:	2300      	movs	r3, #0
 80013c8:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ce:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d0:	2300      	movs	r3, #0
 80013d2:	66fb      	str	r3, [r7, #108]	; 0x6c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013d8:	2102      	movs	r1, #2
 80013da:	4618      	mov	r0, r3
 80013dc:	f005 fb2e 	bl	8006a3c <HAL_RCC_ClockConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x9a>
    {
        Error_Handler();
 80013e6:	f000 f861 	bl	80014ac <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3
 80013ea:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <SystemClock_Config+0xd8>)
 80013ec:	607b      	str	r3, [r7, #4]
                                        | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3
                                        | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_TIM2
                                        | RCC_PERIPHCLK_TIM34;
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80013f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 8001400:	2300      	movs	r3, #0
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001404:	2300      	movs	r3, #0
 8001406:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001408:	2300      	movs	r3, #0
 800140a:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	4618      	mov	r0, r3
 8001410:	f005 fd4a 	bl	8006ea8 <HAL_RCCEx_PeriphCLKConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0xce>
    {
        Error_Handler();
 800141a:	f000 f847 	bl	80014ac <Error_Handler>
    }
}
 800141e:	bf00      	nop
 8001420:	3798      	adds	r7, #152	; 0x98
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	003400c6 	.word	0x003400c6

0800142c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
    if (hadc == &hadc2) {
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a0b      	ldr	r2, [pc, #44]	; (8001464 <HAL_ADC_ConvCpltCallback+0x38>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d109      	bne.n	8001450 <HAL_ADC_ConvCpltCallback+0x24>
        adc_flag = 1;
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <HAL_ADC_ConvCpltCallback+0x3c>)
 800143e:	2201      	movs	r2, #1
 8001440:	601a      	str	r2, [r3, #0]
        adc_value = HAL_ADC_GetValue(&hadc2);
 8001442:	4808      	ldr	r0, [pc, #32]	; (8001464 <HAL_ADC_ConvCpltCallback+0x38>)
 8001444:	f002 f81a 	bl	800347c <HAL_ADC_GetValue>
 8001448:	4603      	mov	r3, r0
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b07      	ldr	r3, [pc, #28]	; (800146c <HAL_ADC_ConvCpltCallback+0x40>)
 800144e:	801a      	strh	r2, [r3, #0]
    }
    // if (hadc == &hadc2) {
    //     adc_measurement = 1;
    distance_cm = HAL_ADC_GetValue(&hadc2);
 8001450:	4804      	ldr	r0, [pc, #16]	; (8001464 <HAL_ADC_ConvCpltCallback+0x38>)
 8001452:	f002 f813 	bl	800347c <HAL_ADC_GetValue>
 8001456:	4602      	mov	r2, r0
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <HAL_ADC_ConvCpltCallback+0x44>)
 800145a:	601a      	str	r2, [r3, #0]
    // }
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200004cc 	.word	0x200004cc
 8001468:	20000618 	.word	0x20000618
 800146c:	20000620 	.word	0x20000620
 8001470:	20000638 	.word	0x20000638

08001474 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == B1_Pin) {
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001484:	d10a      	bne.n	800149c <HAL_GPIO_EXTI_Callback+0x28>
        if (start_flag == 0)
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x34>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d103      	bne.n	8001496 <HAL_GPIO_EXTI_Callback+0x22>
            start_flag = 1;
 800148e:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x34>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]
        else
            start_flag = 0;
    }
}
 8001494:	e002      	b.n	800149c <HAL_GPIO_EXTI_Callback+0x28>
            start_flag = 0;
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x34>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000640 	.word	0x20000640

080014ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    /* USER CODE END Error_Handler_Debug */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <MOTOR1_init>:
 *      Authors: Szymon Wesołowski, Michał Suski
 */

#include "motor.h"

void MOTOR1_init(motors_t *motor){
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	MOTOR1_set_dir(CW, motor);
 80014c4:	6879      	ldr	r1, [r7, #4]
 80014c6:	2000      	movs	r0, #0
 80014c8:	f000 f818 	bl	80014fc <MOTOR1_set_dir>
	MOTOR1_set_speed(0, motor);
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 f83e 	bl	8001550 <MOTOR1_set_speed>
	motor->prev_counter_value1=0;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80014da:	213c      	movs	r1, #60	; 0x3c
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MOTOR1_init+0x38>)
 80014de:	f006 f9d5 	bl	800788c <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80014e2:	2104      	movs	r1, #4
 80014e4:	4804      	ldr	r0, [pc, #16]	; (80014f8 <MOTOR1_init+0x3c>)
 80014e6:	f006 f81f 	bl	8007528 <HAL_TIM_PWM_Start>

}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200006ec 	.word	0x200006ec
 80014f8:	20000654 	.word	0x20000654

080014fc <MOTOR1_set_dir>:
void MOTOR1_set_dir(MOTOR_dir dir, motors_t *motor){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	6039      	str	r1, [r7, #0]
 8001506:	71fb      	strb	r3, [r7, #7]
	motor->dir_motor_1 = dir;
 8001508:	79fa      	ldrb	r2, [r7, #7]
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	601a      	str	r2, [r3, #0]
	if(dir==CW){
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d109      	bne.n	8001528 <MOTOR1_set_dir+0x2c>
		HAL_GPIO_WritePin(DIR_MOTOR1_A_GPIO_Port, DIR_MOTOR1_A_Pin, SET);
 8001514:	2201      	movs	r2, #1
 8001516:	2102      	movs	r1, #2
 8001518:	480c      	ldr	r0, [pc, #48]	; (800154c <MOTOR1_set_dir+0x50>)
 800151a:	f003 fa69 	bl	80049f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_MOTOR1_B_GPIO_Port, DIR_MOTOR1_B_Pin, RESET);
 800151e:	2200      	movs	r2, #0
 8001520:	2104      	movs	r1, #4
 8001522:	480a      	ldr	r0, [pc, #40]	; (800154c <MOTOR1_set_dir+0x50>)
 8001524:	f003 fa64 	bl	80049f0 <HAL_GPIO_WritePin>
	}
	if(dir==CCW){
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d109      	bne.n	8001542 <MOTOR1_set_dir+0x46>
		HAL_GPIO_WritePin(DIR_MOTOR1_A_GPIO_Port, DIR_MOTOR1_A_Pin, RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	2102      	movs	r1, #2
 8001532:	4806      	ldr	r0, [pc, #24]	; (800154c <MOTOR1_set_dir+0x50>)
 8001534:	f003 fa5c 	bl	80049f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_MOTOR1_B_GPIO_Port, DIR_MOTOR1_B_Pin, SET);
 8001538:	2201      	movs	r2, #1
 800153a:	2104      	movs	r1, #4
 800153c:	4803      	ldr	r0, [pc, #12]	; (800154c <MOTOR1_set_dir+0x50>)
 800153e:	f003 fa57 	bl	80049f0 <HAL_GPIO_WritePin>
	}
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	48000400 	.word	0x48000400

08001550 <MOTOR1_set_speed>:


void MOTOR1_set_speed(int16_t speed, motors_t *motor){
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	6039      	str	r1, [r7, #0]
 800155a:	80fb      	strh	r3, [r7, #6]

//	if(speed>=htim4.Instance->ARR)
//		speed = htim4.Instance->ARR;


	if(speed>0){
 800155c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001560:	2b00      	cmp	r3, #0
 8001562:	dd07      	ble.n	8001574 <MOTOR1_set_speed+0x24>
		motor->dir_motor_1 = CW;
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
			MOTOR1_set_dir(CW, motor);
 800156a:	6839      	ldr	r1, [r7, #0]
 800156c:	2000      	movs	r0, #0
 800156e:	f7ff ffc5 	bl	80014fc <MOTOR1_set_dir>
 8001572:	e006      	b.n	8001582 <MOTOR1_set_speed+0x32>
	}
	else{
		motor->dir_motor_1 = CCW;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2201      	movs	r2, #1
 8001578:	601a      	str	r2, [r3, #0]
				MOTOR1_set_dir(CCW, motor);
 800157a:	6839      	ldr	r1, [r7, #0]
 800157c:	2001      	movs	r0, #1
 800157e:	f7ff ffbd 	bl	80014fc <MOTOR1_set_dir>

	}


	speed=abs(speed);
 8001582:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001586:	2b00      	cmp	r3, #0
 8001588:	bfb8      	it	lt
 800158a:	425b      	neglt	r3, r3
 800158c:	80fb      	strh	r3, [r7, #6]
		if (speed >400)
 800158e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001592:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001596:	dd02      	ble.n	800159e <MOTOR1_set_speed+0x4e>
					speed = 400;
 8001598:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800159c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, speed);
 800159e:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <MOTOR1_set_speed+0x60>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015a6:	639a      	str	r2, [r3, #56]	; 0x38



}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000654 	.word	0x20000654

080015b4 <MOTOR1_read_wheel_angle>:

void MOTOR1_read_wheel_angle(float *angle, motors_t *motor){
 80015b4:	b480      	push	{r7}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	  int counter_value = TIM2->CNT;
 80015be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c4:	617b      	str	r3, [r7, #20]
	  int encoder_max = INT_MAX;
 80015c6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80015ca:	613b      	str	r3, [r7, #16]
//	  if (motor->prev_counter_value1 > counter_value && motor->dir_motor_1 == CCW && abs(motor->prev_counter_value1 - counter_value) > 150) {
//	      real_value = (encoder_max - motor->prev_counter_value1 + counter_value);
//	  } else if (motor->prev_counter_value1 < counter_value && motor->dir_motor_1 == CW && abs(motor->prev_counter_value1 - counter_value) > 150) {
//	      real_value = -(motor->prev_counter_value1 + encoder_max - counter_value);
//	  } else {
	      real_value = counter_value - motor->prev_counter_value1 ;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	60fb      	str	r3, [r7, #12]
//	  }

	  //	if(motor->dir_motor_1 == CW)
	  	*angle -= (360.0f / (960.0f *2)) * ((float)real_value);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	ed93 7a00 	vldr	s14, [r3]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e6:	eef4 6a08 	vmov.f32	s13, #72	; 0x3e400000  0.1875000
 80015ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80015ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	edc3 7a00 	vstr	s15, [r3]
//	  	else
//	  	*angle += (360.0f / (960.0f *2)) * ((float)real_value);
	  motor->prev_counter_value1 = counter_value;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	609a      	str	r2, [r3, #8]

//	  if(counter_value1 != past_counter_value1){
//		  *angle = (360.0f/(960.0f*2))*((float)counter_value);
//	  }
		   	//  past_counter_value1=counter_value1;
}
 80015fe:	bf00      	nop
 8001600:	371c      	adds	r7, #28
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
	...

0800160c <MOTOR2_init>:


void MOTOR2_init(motors_t *motor){
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
	MOTOR2_set_dir(CW, motor);
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	2000      	movs	r0, #0
 8001618:	f000 f818 	bl	800164c <MOTOR2_set_dir>
	MOTOR2_set_speed(0, motor);
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	2000      	movs	r0, #0
 8001620:	f000 f83e 	bl	80016a0 <MOTOR2_set_speed>
	motor->prev_counter_value2=0;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800162a:	213c      	movs	r1, #60	; 0x3c
 800162c:	4805      	ldr	r0, [pc, #20]	; (8001644 <MOTOR2_init+0x38>)
 800162e:	f006 f92d 	bl	800788c <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001632:	2100      	movs	r1, #0
 8001634:	4804      	ldr	r0, [pc, #16]	; (8001648 <MOTOR2_init+0x3c>)
 8001636:	f005 ff77 	bl	8007528 <HAL_TIM_PWM_Start>

}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200006a0 	.word	0x200006a0
 8001648:	20000654 	.word	0x20000654

0800164c <MOTOR2_set_dir>:
void MOTOR2_set_dir(MOTOR_dir dir, motors_t *motor){
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	6039      	str	r1, [r7, #0]
 8001656:	71fb      	strb	r3, [r7, #7]
	motor->dir_motor_2=dir;
 8001658:	79fa      	ldrb	r2, [r7, #7]
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	605a      	str	r2, [r3, #4]
	if(dir==CW){
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d109      	bne.n	8001678 <MOTOR2_set_dir+0x2c>
		HAL_GPIO_WritePin(DIR_MOTOR2_A_GPIO_Port, DIR_MOTOR2_A_Pin, SET);
 8001664:	2201      	movs	r2, #1
 8001666:	2108      	movs	r1, #8
 8001668:	480c      	ldr	r0, [pc, #48]	; (800169c <MOTOR2_set_dir+0x50>)
 800166a:	f003 f9c1 	bl	80049f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_MOTOR2_B_GPIO_Port, DIR_MOTOR2_B_Pin, RESET);
 800166e:	2200      	movs	r2, #0
 8001670:	2110      	movs	r1, #16
 8001672:	480a      	ldr	r0, [pc, #40]	; (800169c <MOTOR2_set_dir+0x50>)
 8001674:	f003 f9bc 	bl	80049f0 <HAL_GPIO_WritePin>
	}
	if(dir==CCW){
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d109      	bne.n	8001692 <MOTOR2_set_dir+0x46>
		HAL_GPIO_WritePin(DIR_MOTOR2_A_GPIO_Port, DIR_MOTOR2_A_Pin, RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2108      	movs	r1, #8
 8001682:	4806      	ldr	r0, [pc, #24]	; (800169c <MOTOR2_set_dir+0x50>)
 8001684:	f003 f9b4 	bl	80049f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_MOTOR2_B_GPIO_Port, DIR_MOTOR2_B_Pin, SET);
 8001688:	2201      	movs	r2, #1
 800168a:	2110      	movs	r1, #16
 800168c:	4803      	ldr	r0, [pc, #12]	; (800169c <MOTOR2_set_dir+0x50>)
 800168e:	f003 f9af 	bl	80049f0 <HAL_GPIO_WritePin>
	}
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	48000400 	.word	0x48000400

080016a0 <MOTOR2_set_speed>:


void MOTOR2_set_speed(int16_t speed,  motors_t *motor){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	80fb      	strh	r3, [r7, #6]
//	if(speed>=htim4.Instance->ARR)
//		speed = htim4.Instance->ARR;



	if(speed>0){
 80016ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	dd07      	ble.n	80016c4 <MOTOR2_set_speed+0x24>

		motor->dir_motor_2 = CCW;
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2201      	movs	r2, #1
 80016b8:	605a      	str	r2, [r3, #4]
			MOTOR2_set_dir(CCW, motor);
 80016ba:	6839      	ldr	r1, [r7, #0]
 80016bc:	2001      	movs	r0, #1
 80016be:	f7ff ffc5 	bl	800164c <MOTOR2_set_dir>
 80016c2:	e006      	b.n	80016d2 <MOTOR2_set_speed+0x32>
	}
	else{
		motor->dir_motor_2 = CW;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	2200      	movs	r2, #0
 80016c8:	605a      	str	r2, [r3, #4]
			MOTOR2_set_dir(CW, motor);
 80016ca:	6839      	ldr	r1, [r7, #0]
 80016cc:	2000      	movs	r0, #0
 80016ce:	f7ff ffbd 	bl	800164c <MOTOR2_set_dir>
	}

	speed=abs(speed);
 80016d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	bfb8      	it	lt
 80016da:	425b      	neglt	r3, r3
 80016dc:	80fb      	strh	r3, [r7, #6]
	if (speed >400)
 80016de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80016e6:	dd02      	ble.n	80016ee <MOTOR2_set_speed+0x4e>
				speed = 400;
 80016e8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80016ec:	80fb      	strh	r3, [r7, #6]



	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, speed);
 80016ee:	4b04      	ldr	r3, [pc, #16]	; (8001700 <MOTOR2_set_speed+0x60>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016f6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016f8:	bf00      	nop
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000654 	.word	0x20000654

08001704 <MOTOR2_read_wheel_angle>:

void MOTOR2_read_wheel_angle(float *angle, motors_t *motor){
 8001704:	b480      	push	{r7}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	int counter_value = TIM3->CNT;
 800170e:	4b2c      	ldr	r3, [pc, #176]	; (80017c0 <MOTOR2_read_wheel_angle+0xbc>)
 8001710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001712:	613b      	str	r3, [r7, #16]
	int encoder_max = 65535;
 8001714:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001718:	60fb      	str	r3, [r7, #12]
	int real_value;


	if (motor->prev_counter_value2 < counter_value && motor->dir_motor_2 == CW && abs(motor->prev_counter_value2 - counter_value) > 150) {
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	429a      	cmp	r2, r3
 8001722:	dd14      	ble.n	800174e <MOTOR2_read_wheel_angle+0x4a>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d110      	bne.n	800174e <MOTOR2_read_wheel_angle+0x4a>
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	68da      	ldr	r2, [r3, #12]
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b00      	cmp	r3, #0
 8001736:	bfb8      	it	lt
 8001738:	425b      	neglt	r3, r3
 800173a:	2b96      	cmp	r3, #150	; 0x96
 800173c:	dd07      	ble.n	800174e <MOTOR2_read_wheel_angle+0x4a>
		    real_value = (encoder_max - counter_value + motor->prev_counter_value2 );
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad2      	subs	r2, r2, r3
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4413      	add	r3, r2
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	e01e      	b.n	800178c <MOTOR2_read_wheel_angle+0x88>
		}
	else if (motor->prev_counter_value2 < counter_value && motor->dir_motor_2 == CCW && abs(motor->prev_counter_value2 - counter_value) > 150) {
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	dd14      	ble.n	8001782 <MOTOR2_read_wheel_angle+0x7e>
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d110      	bne.n	8001782 <MOTOR2_read_wheel_angle+0x7e>
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b00      	cmp	r3, #0
 800176a:	bfb8      	it	lt
 800176c:	425b      	neglt	r3, r3
 800176e:	2b96      	cmp	r3, #150	; 0x96
 8001770:	dd07      	ble.n	8001782 <MOTOR2_read_wheel_angle+0x7e>
	    real_value =-(motor->prev_counter_value2 + encoder_max - counter_value);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	4413      	add	r3, r2
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	e004      	b.n	800178c <MOTOR2_read_wheel_angle+0x88>
	}
	else {
	    real_value =  counter_value- motor->prev_counter_value2 ;
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	617b      	str	r3, [r7, #20]
	}


//	if(motor->dir_motor_2 == CCW)
	*angle -= (360.0f / (960.0f *2)) * ((float)real_value);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	ed93 7a00 	vldr	s14, [r3]
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179c:	eef4 6a08 	vmov.f32	s13, #72	; 0x3e400000  0.1875000
 80017a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80017a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	edc3 7a00 	vstr	s15, [r3]
//	else
//	*angle += (360.0f / (960.0f *2)) * ((float)real_value);

	motor->prev_counter_value2 = counter_value;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	60da      	str	r2, [r3, #12]
//	  if(counter_value1 != past_counter_value1){
		//  *angle += (360.0f/(960.0f*2))*((float)real_value);
//		  motor->prev_counter_value2 = counter_value;
////	  }
		   	//  past_counter_value1=counter_value1;
}
 80017b4:	bf00      	nop
 80017b6:	371c      	adds	r7, #28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	40000400 	.word	0x40000400

080017c4 <MPU6050_Init>:
#define I2C_TIMEOUT 10

float acc_scale;
float gyr_scale;

void MPU6050_Init(){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af04      	add	r7, sp, #16
	  // try to connect once, timeout 100 ms
	  HAL_I2C_IsDeviceReady(&hi2c2,MPU6050_ADDRESS, 1, I2C_TIMEOUT);
 80017ca:	230a      	movs	r3, #10
 80017cc:	2201      	movs	r2, #1
 80017ce:	21d0      	movs	r1, #208	; 0xd0
 80017d0:	480c      	ldr	r0, [pc, #48]	; (8001804 <MPU6050_Init+0x40>)
 80017d2:	f003 fde5 	bl	80053a0 <HAL_I2C_IsDeviceReady>

	  MPU6050_SelectGyrscopeAccelerometerRatio(AFS_SEL_ACC_2G, FS_SEL_GYRO_250);
 80017d6:	2100      	movs	r1, #0
 80017d8:	2000      	movs	r0, #0
 80017da:	f000 f849 	bl	8001870 <MPU6050_SelectGyrscopeAccelerometerRatio>
	  // EXIT SLEEP MODE
	  uint8_t select_data = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	71fb      	strb	r3, [r7, #7]
	  HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, PWR_MGMT_1, 1, &select_data, 1, I2C_TIMEOUT);
 80017e2:	230a      	movs	r3, #10
 80017e4:	9302      	str	r3, [sp, #8]
 80017e6:	2301      	movs	r3, #1
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	2301      	movs	r3, #1
 80017f0:	226b      	movs	r2, #107	; 0x6b
 80017f2:	21d0      	movs	r1, #208	; 0xd0
 80017f4:	4803      	ldr	r0, [pc, #12]	; (8001804 <MPU6050_Init+0x40>)
 80017f6:	f003 fba5 	bl	8004f44 <HAL_I2C_Mem_Write>

}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200005ac 	.word	0x200005ac

08001808 <MPU6050_ReadAccelerometerRaw>:

void MPU6050_ReadAccelerometerRaw(int16_t *x, int16_t *y, int16_t *z){
 8001808:	b580      	push	{r7, lr}
 800180a:	b08a      	sub	sp, #40	; 0x28
 800180c:	af04      	add	r7, sp, #16
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
	uint8_t data[6];
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDRESS, ACCEL_XOUT_H, 1, data, 6, I2C_TIMEOUT);
 8001814:	230a      	movs	r3, #10
 8001816:	9302      	str	r3, [sp, #8]
 8001818:	2306      	movs	r3, #6
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	2301      	movs	r3, #1
 8001824:	223b      	movs	r2, #59	; 0x3b
 8001826:	21d0      	movs	r1, #208	; 0xd0
 8001828:	4810      	ldr	r0, [pc, #64]	; (800186c <MPU6050_ReadAccelerometerRaw+0x64>)
 800182a:	f003 fc9f 	bl	800516c <HAL_I2C_Mem_Read>

	*x = ((int16_t)data[0] << 8) | data[1];
 800182e:	7c3b      	ldrb	r3, [r7, #16]
 8001830:	021b      	lsls	r3, r3, #8
 8001832:	b21a      	sxth	r2, r3
 8001834:	7c7b      	ldrb	r3, [r7, #17]
 8001836:	b21b      	sxth	r3, r3
 8001838:	4313      	orrs	r3, r2
 800183a:	b21a      	sxth	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t)data[2] << 8) | data[3];
 8001840:	7cbb      	ldrb	r3, [r7, #18]
 8001842:	021b      	lsls	r3, r3, #8
 8001844:	b21a      	sxth	r2, r3
 8001846:	7cfb      	ldrb	r3, [r7, #19]
 8001848:	b21b      	sxth	r3, r3
 800184a:	4313      	orrs	r3, r2
 800184c:	b21a      	sxth	r2, r3
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t)data[4] << 8) | data[5];
 8001852:	7d3b      	ldrb	r3, [r7, #20]
 8001854:	021b      	lsls	r3, r3, #8
 8001856:	b21a      	sxth	r2, r3
 8001858:	7d7b      	ldrb	r3, [r7, #21]
 800185a:	b21b      	sxth	r3, r3
 800185c:	4313      	orrs	r3, r2
 800185e:	b21a      	sxth	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	801a      	strh	r2, [r3, #0]

}
 8001864:	bf00      	nop
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200005ac 	.word	0x200005ac

08001870 <MPU6050_SelectGyrscopeAccelerometerRatio>:
	*y = ((int16_t)data[2] << 8) | data[3];
	*z = ((int16_t)data[4] << 8) | data[5];

}

void MPU6050_SelectGyrscopeAccelerometerRatio(uint8_t acc_range, uint8_t gyro_range){
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af04      	add	r7, sp, #16
 8001876:	4603      	mov	r3, r0
 8001878:	460a      	mov	r2, r1
 800187a:	71fb      	strb	r3, [r7, #7]
 800187c:	4613      	mov	r3, r2
 800187e:	71bb      	strb	r3, [r7, #6]
	  // GYRO CONFIG
	  uint8_t select_data = FS_SEL_GYRO_500;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
	  HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS,GYRO_CONFIG, 1, &select_data, 1, I2C_TIMEOUT);
 8001884:	230a      	movs	r3, #10
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2301      	movs	r3, #1
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f107 030f 	add.w	r3, r7, #15
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2301      	movs	r3, #1
 8001894:	221b      	movs	r2, #27
 8001896:	21d0      	movs	r1, #208	; 0xd0
 8001898:	482a      	ldr	r0, [pc, #168]	; (8001944 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd4>)
 800189a:	f003 fb53 	bl	8004f44 <HAL_I2C_Mem_Write>

	  // ACCEL CONFIG
	  select_data =  AFS_SEL_ACC_4G;
 800189e:	2301      	movs	r3, #1
 80018a0:	73fb      	strb	r3, [r7, #15]
	  HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS,ACCEL_CONFIG, 1, &select_data, 1, I2C_TIMEOUT);
 80018a2:	230a      	movs	r3, #10
 80018a4:	9302      	str	r3, [sp, #8]
 80018a6:	2301      	movs	r3, #1
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	f107 030f 	add.w	r3, r7, #15
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	2301      	movs	r3, #1
 80018b2:	221c      	movs	r2, #28
 80018b4:	21d0      	movs	r1, #208	; 0xd0
 80018b6:	4823      	ldr	r0, [pc, #140]	; (8001944 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd4>)
 80018b8:	f003 fb44 	bl	8004f44 <HAL_I2C_Mem_Write>

	switch(gyro_range){
 80018bc:	79bb      	ldrb	r3, [r7, #6]
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d81e      	bhi.n	8001900 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
 80018c2:	a201      	add	r2, pc, #4	; (adr r2, 80018c8 <MPU6050_SelectGyrscopeAccelerometerRatio+0x58>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	080018d9 	.word	0x080018d9
 80018cc:	080018e3 	.word	0x080018e3
 80018d0:	080018ed 	.word	0x080018ed
 80018d4:	080018f7 	.word	0x080018f7
		// LSB SENSITIVITY - LSB/g - register map of device
		case 0:
			acc_scale = 16384.f;
 80018d8:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80018da:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 80018de:	601a      	str	r2, [r3, #0]
			break;
 80018e0:	e00e      	b.n	8001900 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
		case 1:
			acc_scale = 8192.f;
 80018e2:	4b19      	ldr	r3, [pc, #100]	; (8001948 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80018e4:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80018e8:	601a      	str	r2, [r3, #0]
			break;
 80018ea:	e009      	b.n	8001900 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
		case 2:
			acc_scale = 4096.f;
 80018ec:	4b16      	ldr	r3, [pc, #88]	; (8001948 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80018ee:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 80018f2:	601a      	str	r2, [r3, #0]
			break;
 80018f4:	e004      	b.n	8001900 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
		case 3:
			acc_scale = 2048.f;
 80018f6:	4b14      	ldr	r3, [pc, #80]	; (8001948 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80018f8:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 80018fc:	601a      	str	r2, [r3, #0]
			break;
 80018fe:	bf00      	nop
	}

	switch(acc_range){
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d81a      	bhi.n	800193c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
 8001906:	a201      	add	r2, pc, #4	; (adr r2, 800190c <MPU6050_SelectGyrscopeAccelerometerRatio+0x9c>)
 8001908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190c:	0800191d 	.word	0x0800191d
 8001910:	08001925 	.word	0x08001925
 8001914:	0800192d 	.word	0x0800192d
 8001918:	08001935 	.word	0x08001935

		case 0:
			gyr_scale = 131.f;
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 800191e:	4a0c      	ldr	r2, [pc, #48]	; (8001950 <MPU6050_SelectGyrscopeAccelerometerRatio+0xe0>)
 8001920:	601a      	str	r2, [r3, #0]
			break;
 8001922:	e00b      	b.n	800193c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
		case 1:
			gyr_scale = 65.5f;
 8001924:	4b09      	ldr	r3, [pc, #36]	; (800194c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 8001926:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <MPU6050_SelectGyrscopeAccelerometerRatio+0xe4>)
 8001928:	601a      	str	r2, [r3, #0]
			break;
 800192a:	e007      	b.n	800193c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
		case 2:
			gyr_scale = 32.8f;
 800192c:	4b07      	ldr	r3, [pc, #28]	; (800194c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 800192e:	4a0a      	ldr	r2, [pc, #40]	; (8001958 <MPU6050_SelectGyrscopeAccelerometerRatio+0xe8>)
 8001930:	601a      	str	r2, [r3, #0]
			break;
 8001932:	e003      	b.n	800193c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
		case 3:
			gyr_scale = 16.4f;
 8001934:	4b05      	ldr	r3, [pc, #20]	; (800194c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 8001936:	4a09      	ldr	r2, [pc, #36]	; (800195c <MPU6050_SelectGyrscopeAccelerometerRatio+0xec>)
 8001938:	601a      	str	r2, [r3, #0]
			break;
 800193a:	bf00      	nop
		}

}
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200005ac 	.word	0x200005ac
 8001948:	2000064c 	.word	0x2000064c
 800194c:	20000648 	.word	0x20000648
 8001950:	43030000 	.word	0x43030000
 8001954:	42830000 	.word	0x42830000
 8001958:	42033333 	.word	0x42033333
 800195c:	41833333 	.word	0x41833333

08001960 <MPU6050_ReadAccelerometerScaled>:
	*x = (float)gyr_x / gyr_scale;
	*y = (float)gyr_y / gyr_scale;
	*z = (float)gyr_z / gyr_scale;
}

void MPU6050_ReadAccelerometerScaled(float *x, float *y, float *z){
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
	int16_t acc_x, acc_y, acc_z;
	MPU6050_ReadAccelerometerRaw(&acc_x, &acc_y, &acc_z);
 800196c:	f107 0212 	add.w	r2, r7, #18
 8001970:	f107 0114 	add.w	r1, r7, #20
 8001974:	f107 0316 	add.w	r3, r7, #22
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff45 	bl	8001808 <MPU6050_ReadAccelerometerRaw>

	*x = ((float)acc_x) / acc_scale;
 800197e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001982:	ee07 3a90 	vmov	s15, r3
 8001986:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800198a:	4b14      	ldr	r3, [pc, #80]	; (80019dc <MPU6050_ReadAccelerometerScaled+0x7c>)
 800198c:	ed93 7a00 	vldr	s14, [r3]
 8001990:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	edc3 7a00 	vstr	s15, [r3]
	*y = ((float)acc_y) / acc_scale;
 800199a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800199e:	ee07 3a90 	vmov	s15, r3
 80019a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <MPU6050_ReadAccelerometerScaled+0x7c>)
 80019a8:	ed93 7a00 	vldr	s14, [r3]
 80019ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	edc3 7a00 	vstr	s15, [r3]
	*z = ((float)acc_z) / acc_scale;
 80019b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019ba:	ee07 3a90 	vmov	s15, r3
 80019be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <MPU6050_ReadAccelerometerScaled+0x7c>)
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	edc3 7a00 	vstr	s15, [r3]
}
 80019d2:	bf00      	nop
 80019d4:	3718      	adds	r7, #24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	2000064c 	.word	0x2000064c

080019e0 <MPU6050_GetRP>:

void MPU6050_GetRP(float *r, float *p){
 80019e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019e4:	b086      	sub	sp, #24
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
	float a_x, a_y, a_z;
	MPU6050_ReadAccelerometerScaled(&a_x, &a_y, &a_z);
 80019ec:	f107 020c 	add.w	r2, r7, #12
 80019f0:	f107 0110 	add.w	r1, r7, #16
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ffb1 	bl	8001960 <MPU6050_ReadAccelerometerScaled>

	*r = atan2(a_y, a_z) * 180.0 / M_PI;
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fda9 	bl	8000558 <__aeabi_f2d>
 8001a06:	4680      	mov	r8, r0
 8001a08:	4689      	mov	r9, r1
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7fe fda3 	bl	8000558 <__aeabi_f2d>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	ec43 2b11 	vmov	d1, r2, r3
 8001a1a:	ec49 8b10 	vmov	d0, r8, r9
 8001a1e:	f010 fdaf 	bl	8012580 <atan2>
 8001a22:	ec51 0b10 	vmov	r0, r1, d0
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <MPU6050_GetRP+0x128>)
 8001a2c:	f7fe fdec 	bl	8000608 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	a331      	add	r3, pc, #196	; (adr r3, 8001b00 <MPU6050_GetRP+0x120>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7fe ff0d 	bl	800085c <__aeabi_ddiv>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f7ff f8d5 	bl	8000bf8 <__aeabi_d2f>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	601a      	str	r2, [r3, #0]
	*p = -(atan2(a_x, sqrt(a_y*a_y + a_z*a_z)) * 180.0) / M_PI;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fd7e 	bl	8000558 <__aeabi_f2d>
 8001a5c:	4680      	mov	r8, r0
 8001a5e:	4689      	mov	r9, r1
 8001a60:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a64:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a6c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001a70:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a7c:	ee17 0a90 	vmov	r0, s15
 8001a80:	f7fe fd6a 	bl	8000558 <__aeabi_f2d>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	ec43 2b10 	vmov	d0, r2, r3
 8001a8c:	f010 fdde 	bl	801264c <sqrt>
 8001a90:	eeb0 7a40 	vmov.f32	s14, s0
 8001a94:	eef0 7a60 	vmov.f32	s15, s1
 8001a98:	eeb0 1a47 	vmov.f32	s2, s14
 8001a9c:	eef0 1a67 	vmov.f32	s3, s15
 8001aa0:	ec49 8b10 	vmov	d0, r8, r9
 8001aa4:	f010 fd6c 	bl	8012580 <atan2>
 8001aa8:	ec51 0b10 	vmov	r0, r1, d0
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <MPU6050_GetRP+0x128>)
 8001ab2:	f7fe fda9 	bl	8000608 <__aeabi_dmul>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4614      	mov	r4, r2
 8001abc:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001ac0:	a30f      	add	r3, pc, #60	; (adr r3, 8001b00 <MPU6050_GetRP+0x120>)
 8001ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac6:	4620      	mov	r0, r4
 8001ac8:	4629      	mov	r1, r5
 8001aca:	f7fe fec7 	bl	800085c <__aeabi_ddiv>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460c      	mov	r4, r1
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	4621      	mov	r1, r4
 8001ad6:	f7ff f88f 	bl	8000bf8 <__aeabi_d2f>
 8001ada:	4602      	mov	r2, r0
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	601a      	str	r2, [r3, #0]

	*r+=180;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	edd3 7a00 	vldr	s15, [r3]
 8001ae6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001b0c <MPU6050_GetRP+0x12c>
 8001aea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	edc3 7a00 	vstr	s15, [r3]


}
 8001af4:	bf00      	nop
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001afe:	bf00      	nop
 8001b00:	54442d18 	.word	0x54442d18
 8001b04:	400921fb 	.word	0x400921fb
 8001b08:	40668000 	.word	0x40668000
 8001b0c:	43340000 	.word	0x43340000

08001b10 <pid_calc>:
	pid->i = i;
	pid->d = d;
}


void pid_calc(pid_controller_t *pid, float x, float y, msg_t *msg, motors_t *motor) {
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b08c      	sub	sp, #48	; 0x30
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6178      	str	r0, [r7, #20]
 8001b18:	ed87 0a04 	vstr	s0, [r7, #16]
 8001b1c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]

    float error_x = x - msg->x ;
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b2a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b32:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float error_y = -y - msg->y;
 8001b36:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b3a:	eeb1 7a67 	vneg.f32	s14, s15
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b48:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float target_angle = atan2(y, x);
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f7fe fd03 	bl	8000558 <__aeabi_f2d>
 8001b52:	4604      	mov	r4, r0
 8001b54:	460d      	mov	r5, r1
 8001b56:	6938      	ldr	r0, [r7, #16]
 8001b58:	f7fe fcfe 	bl	8000558 <__aeabi_f2d>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	ec43 2b11 	vmov	d1, r2, r3
 8001b64:	ec45 4b10 	vmov	d0, r4, r5
 8001b68:	f010 fd0a 	bl	8012580 <atan2>
 8001b6c:	ec54 3b10 	vmov	r3, r4, d0
 8001b70:	4618      	mov	r0, r3
 8001b72:	4621      	mov	r1, r4
 8001b74:	f7ff f840 	bl	8000bf8 <__aeabi_d2f>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	623b      	str	r3, [r7, #32]
   // float target_angle = atan2(error_y, error_x);
    float error_angle = target_angle - msg->angle;
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001b82:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8a:	edc7 7a07 	vstr	s15, [r7, #28]
//    if (error_angle > ANGLE_TOLERANCE) {
//           // Rotate to correct the angle
//           MOTOR1_set_speed(0, motor);
//           MOTOR2_set_speed(299, motor);
//       }
    error_angle = fmod(error_angle, 2 * M_PI);
 8001b8e:	69f8      	ldr	r0, [r7, #28]
 8001b90:	f7fe fce2 	bl	8000558 <__aeabi_f2d>
 8001b94:	4603      	mov	r3, r0
 8001b96:	460c      	mov	r4, r1
 8001b98:	ed9f 1b45 	vldr	d1, [pc, #276]	; 8001cb0 <pid_calc+0x1a0>
 8001b9c:	ec44 3b10 	vmov	d0, r3, r4
 8001ba0:	f010 fcf0 	bl	8012584 <fmod>
 8001ba4:	ec54 3b10 	vmov	r3, r4, d0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	4621      	mov	r1, r4
 8001bac:	f7ff f824 	bl	8000bf8 <__aeabi_d2f>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	61fb      	str	r3, [r7, #28]
    float Kp = 1000;
 8001bb4:	4b40      	ldr	r3, [pc, #256]	; (8001cb8 <pid_calc+0x1a8>)
 8001bb6:	61bb      	str	r3, [r7, #24]
    float sum_error = Kp * error_angle;
 8001bb8:	ed97 7a06 	vldr	s14, [r7, #24]
 8001bbc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    if(sum_error > 300)
 8001bc8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001bcc:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001cbc <pid_calc+0x1ac>
 8001bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd8:	dd01      	ble.n	8001bde <pid_calc+0xce>
    	sum_error = 300;
 8001bda:	4b39      	ldr	r3, [pc, #228]	; (8001cc0 <pid_calc+0x1b0>)
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(sum_error <-300)
 8001bde:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001be2:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8001cc4 <pid_calc+0x1b4>
 8001be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	d501      	bpl.n	8001bf4 <pid_calc+0xe4>
     	sum_error = -300;
 8001bf0:	4b35      	ldr	r3, [pc, #212]	; (8001cc8 <pid_calc+0x1b8>)
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
//          // Adjust motor speeds to correct position
//    	 MOTOR1_set_speed(0, motor);
//    	          MOTOR2_set_speed(0, motor);
//      }

    if(fabs(error_x) < POSITION_TOLERANCE && fabs(error_y) < POSITION_TOLERANCE){
 8001bf4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bf8:	eef0 7ae7 	vabs.f32	s15, s15
 8001bfc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001ccc <pid_calc+0x1bc>
 8001c00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c08:	d513      	bpl.n	8001c32 <pid_calc+0x122>
 8001c0a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c0e:	eef0 7ae7 	vabs.f32	s15, s15
 8001c12:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001ccc <pid_calc+0x1bc>
 8001c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1e:	d508      	bpl.n	8001c32 <pid_calc+0x122>
    	 MOTOR1_set_speed(0, motor);
 8001c20:	6879      	ldr	r1, [r7, #4]
 8001c22:	2000      	movs	r0, #0
 8001c24:	f7ff fc94 	bl	8001550 <MOTOR1_set_speed>
    	 MOTOR2_set_speed(0, motor);
 8001c28:	6879      	ldr	r1, [r7, #4]
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f7ff fd38 	bl	80016a0 <MOTOR2_set_speed>
    	    else if(fabs(error_angle) < ANGLE_TOLERANCE   ){
    	    	MOTOR1_set_speed(499, motor);
    	    	MOTOR2_set_speed(499, motor);
    	    }
    }
}
 8001c30:	e039      	b.n	8001ca6 <pid_calc+0x196>
    	  if (fabs(error_angle) > ANGLE_TOLERANCE) {
 8001c32:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c36:	eef0 7ae7 	vabs.f32	s15, s15
 8001c3a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001ccc <pid_calc+0x1bc>
 8001c3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c46:	dd18      	ble.n	8001c7a <pid_calc+0x16a>
    	          MOTOR1_set_speed(sum_error, motor);
 8001c48:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c50:	ee17 3a90 	vmov	r3, s15
 8001c54:	b21b      	sxth	r3, r3
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fc79 	bl	8001550 <MOTOR1_set_speed>
    	                MOTOR2_set_speed(-sum_error, motor);
 8001c5e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c62:	eef1 7a67 	vneg.f32	s15, s15
 8001c66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c6a:	ee17 3a90 	vmov	r3, s15
 8001c6e:	b21b      	sxth	r3, r3
 8001c70:	6879      	ldr	r1, [r7, #4]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fd14 	bl	80016a0 <MOTOR2_set_speed>
}
 8001c78:	e015      	b.n	8001ca6 <pid_calc+0x196>
    	    else if(fabs(error_angle) < ANGLE_TOLERANCE   ){
 8001c7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c7e:	eef0 7ae7 	vabs.f32	s15, s15
 8001c82:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001ccc <pid_calc+0x1bc>
 8001c86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8e:	d400      	bmi.n	8001c92 <pid_calc+0x182>
}
 8001c90:	e009      	b.n	8001ca6 <pid_calc+0x196>
    	    	MOTOR1_set_speed(499, motor);
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	f240 10f3 	movw	r0, #499	; 0x1f3
 8001c98:	f7ff fc5a 	bl	8001550 <MOTOR1_set_speed>
    	    	MOTOR2_set_speed(499, motor);
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	f240 10f3 	movw	r0, #499	; 0x1f3
 8001ca2:	f7ff fcfd 	bl	80016a0 <MOTOR2_set_speed>
}
 8001ca6:	bf00      	nop
 8001ca8:	3730      	adds	r7, #48	; 0x30
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bdb0      	pop	{r4, r5, r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	54442d18 	.word	0x54442d18
 8001cb4:	401921fb 	.word	0x401921fb
 8001cb8:	447a0000 	.word	0x447a0000
 8001cbc:	43960000 	.word	0x43960000
 8001cc0:	43960000 	.word	0x43960000
 8001cc4:	c3960000 	.word	0xc3960000
 8001cc8:	c3960000 	.word	0xc3960000
 8001ccc:	3e4ccccd 	.word	0x3e4ccccd

08001cd0 <SHARP_get_distance>:
#include "sharp.h"
//https://www.arduinopak.com/Prd_Detail.aspx?Prd_ID=20041


void SHARP_get_distance(uint16_t *sharp_distance){
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	if(*sharp_distance ==0)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00c      	beq.n	8001cfa <SHARP_get_distance+0x2a>
		return;
	*sharp_distance = (37376/(*sharp_distance)) - 4;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	f44f 4312 	mov.w	r3, #37376	; 0x9200
 8001cea:	fb93 f3f2 	sdiv	r3, r3, r2
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	3b04      	subs	r3, #4
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	801a      	strh	r2, [r3, #0]
 8001cf8:	e000      	b.n	8001cfc <SHARP_get_distance+0x2c>
		return;
 8001cfa:	bf00      	nop
}
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
	...

08001d08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <HAL_MspInit+0x44>)
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <HAL_MspInit+0x44>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	6193      	str	r3, [r2, #24]
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <HAL_MspInit+0x44>)
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <HAL_MspInit+0x44>)
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	4a08      	ldr	r2, [pc, #32]	; (8001d4c <HAL_MspInit+0x44>)
 8001d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d30:	61d3      	str	r3, [r2, #28]
 8001d32:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <HAL_MspInit+0x44>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d3e:	2007      	movs	r0, #7
 8001d40:	f002 fb64 	bl	800440c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40021000 	.word	0x40021000

08001d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d62:	e7fe      	b.n	8001d62 <HardFault_Handler+0x4>

08001d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d68:	e7fe      	b.n	8001d68 <MemManage_Handler+0x4>

08001d6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d6e:	e7fe      	b.n	8001d6e <BusFault_Handler+0x4>

08001d70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d74:	e7fe      	b.n	8001d74 <UsageFault_Handler+0x4>

08001d76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d76:	b480      	push	{r7}
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001da4:	f000 ffda 	bl	8002d5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}

08001dac <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <ADC1_2_IRQHandler+0x10>)
 8001db2:	f001 fb71 	bl	8003498 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200004cc 	.word	0x200004cc

08001dc0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001dc4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001dc8:	f002 fe2a 	bl	8004a20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001dd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001dd8:	f002 fe22 	bl	8004a20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001de4:	4802      	ldr	r0, [pc, #8]	; (8001df0 <DMA2_Channel1_IRQHandler+0x10>)
 8001de6:	f002 fb99 	bl	800451c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	2000051c 	.word	0x2000051c

08001df4 <msg_t_Init>:





void msg_t_Init(msg_t *msg){
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	msg->roll = 0;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
	msg->pitch = 0;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	605a      	str	r2, [r3, #4]
	msg->sharp_distance =0 ;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	811a      	strh	r2, [r3, #8]
	msg->tof1_distance=0;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	60da      	str	r2, [r3, #12]
	msg->tof2_distance=0;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	611a      	str	r2, [r3, #16]
	msg->speed1=0;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	829a      	strh	r2, [r3, #20]
	msg->encoder1=0;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	619a      	str	r2, [r3, #24]
	msg->encoder2=0;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	61da      	str	r2, [r3, #28]

	// do zmiany bedzie
	msg->prev_encoder1=0;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	621a      	str	r2, [r3, #32]
	msg->prev_encoder2=0;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24
	msg->x=0;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	629a      	str	r2, [r3, #40]	; 0x28
	msg->y=0;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	62da      	str	r2, [r3, #44]	; 0x2c
	msg->angle=0;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	631a      	str	r2, [r3, #48]	; 0x30
	msg->prev_angle=0;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	635a      	str	r2, [r3, #52]	; 0x34


}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <msg_t_Transmit>:




void msg_t_Transmit(msg_t *msg){
 8001e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e74:	b093      	sub	sp, #76	; 0x4c
 8001e76:	af0c      	add	r7, sp, #48	; 0x30
 8001e78:	6178      	str	r0, [r7, #20]

	//printf("encoder 1,2: %f:%f, x: %f cm y: %f cm, r_ang %frad\r\n",msg->encoder1, msg->encoder2,msg->x , msg->y, msg->angle);
	//printf("%f %f %d %d %d %f %f\r\n", msg->roll, msg->pitch, msg->sharp_distance, msg->tof1_distance, msg->tof2_distance, msg->encoder1, msg->encoder2);

	//printf("encoder 1,2: %f:%f, x: %f cm y: %f cm, r_ang %frad\r\n",msg->encoder1, msg->encoder2,msg->x , msg->y, msg->angle);
	printf("%f %f %d %d %d %f %f %f \n", msg->roll, msg->pitch, msg->sharp_distance, msg->tof1_distance, msg->tof2_distance, msg->x, msg->y,msg->angle);
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7fe fb6a 	bl	8000558 <__aeabi_f2d>
 8001e84:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7fe fb63 	bl	8000558 <__aeabi_f2d>
 8001e92:	4605      	mov	r5, r0
 8001e94:	460e      	mov	r6, r1
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	891b      	ldrh	r3, [r3, #8]
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	68d9      	ldr	r1, [r3, #12]
 8001ea0:	6079      	str	r1, [r7, #4]
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	691c      	ldr	r4, [r3, #16]
 8001ea6:	603c      	str	r4, [r7, #0]
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb53 	bl	8000558 <__aeabi_f2d>
 8001eb2:	4680      	mov	r8, r0
 8001eb4:	4689      	mov	r9, r1
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe fb4c 	bl	8000558 <__aeabi_f2d>
 8001ec0:	4682      	mov	sl, r0
 8001ec2:	468b      	mov	fp, r1
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb45 	bl	8000558 <__aeabi_f2d>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	460c      	mov	r4, r1
 8001ed2:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8001ed6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001eda:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001ede:	683c      	ldr	r4, [r7, #0]
 8001ee0:	9404      	str	r4, [sp, #16]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	9103      	str	r1, [sp, #12]
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	9302      	str	r3, [sp, #8]
 8001eea:	e9cd 5600 	strd	r5, r6, [sp]
 8001eee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ef2:	4804      	ldr	r0, [pc, #16]	; (8001f04 <msg_t_Transmit+0x94>)
 8001ef4:	f00c ffce 	bl	800ee94 <iprintf>
	//printf("")

//	printf("SSa %d, %d, %d\r\n", msg->roll, msg->pitch, msg->sharp_distance, msg->tof1_distance, msg->tof2_distance);
	//printf("%f %f %d %d %d %f %f\r\n",2,2,2,2,2,2,2);
}
 8001ef8:	bf00      	nop
 8001efa:	371c      	adds	r7, #28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f02:	bf00      	nop
 8001f04:	08013f5c 	.word	0x08013f5c

08001f08 <msg_t_SaveData>:

void msg_t_SaveData(msg_t *msg){
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]

// MPU6050_GetRP(&(msg->pitch), &(msg->roll));
// msg->sharp_distance = 30;
// VL53L0X_MeasureDistance(&(msg->tof2_distance));
// VL53L0X_MeasureDistance(&(msg->tof1_distance));
	  MPU6050_GetRP(&(msg->pitch), &(msg->roll));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3304      	adds	r3, #4
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fd61 	bl	80019e0 <MPU6050_GetRP>
	  SHARP_get_distance(&(msg->sharp_distance));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	3308      	adds	r3, #8
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fed4 	bl	8001cd0 <SHARP_get_distance>
      VL53L0X_MeasureDistance2(&tof2_distance);
 8001f28:	4808      	ldr	r0, [pc, #32]	; (8001f4c <msg_t_SaveData+0x44>)
 8001f2a:	f000 fe79 	bl	8002c20 <VL53L0X_MeasureDistance2>
	  VL53L0X_MeasureDistance(&tof1_distance);
 8001f2e:	4808      	ldr	r0, [pc, #32]	; (8001f50 <msg_t_SaveData+0x48>)
 8001f30:	f000 fe4a 	bl	8002bc8 <VL53L0X_MeasureDistance>
      msg->tof1_distance = tof1_distance;
 8001f34:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <msg_t_SaveData+0x48>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	60da      	str	r2, [r3, #12]
	  msg->tof2_distance = tof2_distance;
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <msg_t_SaveData+0x44>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	611a      	str	r2, [r3, #16]

}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200005f8 	.word	0x200005f8
 8001f50:	20000650 	.word	0x20000650
 8001f54:	00000000 	.word	0x00000000

08001f58 <calculate_position>:


void calculate_position(float *x, float *y, float* angle, msg_t *msg){
 8001f58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f5c:	b08a      	sub	sp, #40	; 0x28
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
 8001f66:	603b      	str	r3, [r7, #0]

	float wheel_diameter = 6.5; // cm
 8001f68:	4b95      	ldr	r3, [pc, #596]	; (80021c0 <calculate_position+0x268>)
 8001f6a:	627b      	str	r3, [r7, #36]	; 0x24
	float wheel_distance = 15.0; // cm
 8001f6c:	4b95      	ldr	r3, [pc, #596]	; (80021c4 <calculate_position+0x26c>)
 8001f6e:	623b      	str	r3, [r7, #32]

	float distance_R = (msg->encoder2-msg->prev_encoder2)*((wheel_diameter*M_PI)/360.0f);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001f7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f80:	ee17 0a90 	vmov	r0, s15
 8001f84:	f7fe fae8 	bl	8000558 <__aeabi_f2d>
 8001f88:	4604      	mov	r4, r0
 8001f8a:	460d      	mov	r5, r1
 8001f8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f8e:	f7fe fae3 	bl	8000558 <__aeabi_f2d>
 8001f92:	a387      	add	r3, pc, #540	; (adr r3, 80021b0 <calculate_position+0x258>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	f7fe fb36 	bl	8000608 <__aeabi_dmul>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4610      	mov	r0, r2
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	4b87      	ldr	r3, [pc, #540]	; (80021c8 <calculate_position+0x270>)
 8001faa:	f7fe fc57 	bl	800085c <__aeabi_ddiv>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	4629      	mov	r1, r5
 8001fb6:	f7fe fb27 	bl	8000608 <__aeabi_dmul>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460c      	mov	r4, r1
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	f7fe fe19 	bl	8000bf8 <__aeabi_d2f>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	61fb      	str	r3, [r7, #28]
	float distance_L = (msg->encoder1-msg->prev_encoder1)*((wheel_diameter*M_PI)/360.0f);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	ed93 7a06 	vldr	s14, [r3, #24]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001fd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fda:	ee17 0a90 	vmov	r0, s15
 8001fde:	f7fe fabb 	bl	8000558 <__aeabi_f2d>
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	460d      	mov	r5, r1
 8001fe6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001fe8:	f7fe fab6 	bl	8000558 <__aeabi_f2d>
 8001fec:	a370      	add	r3, pc, #448	; (adr r3, 80021b0 <calculate_position+0x258>)
 8001fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff2:	f7fe fb09 	bl	8000608 <__aeabi_dmul>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	4b71      	ldr	r3, [pc, #452]	; (80021c8 <calculate_position+0x270>)
 8002004:	f7fe fc2a 	bl	800085c <__aeabi_ddiv>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4620      	mov	r0, r4
 800200e:	4629      	mov	r1, r5
 8002010:	f7fe fafa 	bl	8000608 <__aeabi_dmul>
 8002014:	4603      	mov	r3, r0
 8002016:	460c      	mov	r4, r1
 8002018:	4618      	mov	r0, r3
 800201a:	4621      	mov	r1, r4
 800201c:	f7fe fdec 	bl	8000bf8 <__aeabi_d2f>
 8002020:	4603      	mov	r3, r0
 8002022:	61bb      	str	r3, [r7, #24]

	float angle_change = (distance_R-distance_L)/wheel_distance;
 8002024:	ed97 7a07 	vldr	s14, [r7, #28]
 8002028:	edd7 7a06 	vldr	s15, [r7, #24]
 800202c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002030:	ed97 7a08 	vldr	s14, [r7, #32]
 8002034:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002038:	edc7 7a05 	vstr	s15, [r7, #20]
	*angle += angle_change;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	ed93 7a00 	vldr	s14, [r3]
 8002042:	edd7 7a05 	vldr	s15, [r7, #20]
 8002046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	edc3 7a00 	vstr	s15, [r3]
	*y+= ((distance_R+distance_L)/2)*cos(angle_change/2)/100;
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4618      	mov	r0, r3
 8002056:	f7fe fa7f 	bl	8000558 <__aeabi_f2d>
 800205a:	4604      	mov	r4, r0
 800205c:	460d      	mov	r5, r1
 800205e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002062:	edd7 7a06 	vldr	s15, [r7, #24]
 8002066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800206a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800206e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002072:	ee16 0a90 	vmov	r0, s13
 8002076:	f7fe fa6f 	bl	8000558 <__aeabi_f2d>
 800207a:	4680      	mov	r8, r0
 800207c:	4689      	mov	r9, r1
 800207e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002082:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002086:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800208a:	ee16 0a90 	vmov	r0, s13
 800208e:	f7fe fa63 	bl	8000558 <__aeabi_f2d>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	ec43 2b10 	vmov	d0, r2, r3
 800209a:	f010 f9e5 	bl	8012468 <cos>
 800209e:	ec53 2b10 	vmov	r2, r3, d0
 80020a2:	4640      	mov	r0, r8
 80020a4:	4649      	mov	r1, r9
 80020a6:	f7fe faaf 	bl	8000608 <__aeabi_dmul>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4610      	mov	r0, r2
 80020b0:	4619      	mov	r1, r3
 80020b2:	f04f 0200 	mov.w	r2, #0
 80020b6:	4b45      	ldr	r3, [pc, #276]	; (80021cc <calculate_position+0x274>)
 80020b8:	f7fe fbd0 	bl	800085c <__aeabi_ddiv>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4620      	mov	r0, r4
 80020c2:	4629      	mov	r1, r5
 80020c4:	f7fe f8ea 	bl	800029c <__adddf3>
 80020c8:	4603      	mov	r3, r0
 80020ca:	460c      	mov	r4, r1
 80020cc:	4618      	mov	r0, r3
 80020ce:	4621      	mov	r1, r4
 80020d0:	f7fe fd92 	bl	8000bf8 <__aeabi_d2f>
 80020d4:	4602      	mov	r2, r0
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	601a      	str	r2, [r3, #0]
	*x += ((distance_R+distance_L)/2)*sin(angle_change/2)/100;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe fa3a 	bl	8000558 <__aeabi_f2d>
 80020e4:	4604      	mov	r4, r0
 80020e6:	460d      	mov	r5, r1
 80020e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80020ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80020f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80020f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80020fc:	ee16 0a90 	vmov	r0, s13
 8002100:	f7fe fa2a 	bl	8000558 <__aeabi_f2d>
 8002104:	4680      	mov	r8, r0
 8002106:	4689      	mov	r9, r1
 8002108:	edd7 7a05 	vldr	s15, [r7, #20]
 800210c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002110:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002114:	ee16 0a90 	vmov	r0, s13
 8002118:	f7fe fa1e 	bl	8000558 <__aeabi_f2d>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	ec43 2b10 	vmov	d0, r2, r3
 8002124:	f010 f9e4 	bl	80124f0 <sin>
 8002128:	ec53 2b10 	vmov	r2, r3, d0
 800212c:	4640      	mov	r0, r8
 800212e:	4649      	mov	r1, r9
 8002130:	f7fe fa6a 	bl	8000608 <__aeabi_dmul>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4610      	mov	r0, r2
 800213a:	4619      	mov	r1, r3
 800213c:	f04f 0200 	mov.w	r2, #0
 8002140:	4b22      	ldr	r3, [pc, #136]	; (80021cc <calculate_position+0x274>)
 8002142:	f7fe fb8b 	bl	800085c <__aeabi_ddiv>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4620      	mov	r0, r4
 800214c:	4629      	mov	r1, r5
 800214e:	f7fe f8a5 	bl	800029c <__adddf3>
 8002152:	4603      	mov	r3, r0
 8002154:	460c      	mov	r4, r1
 8002156:	4618      	mov	r0, r3
 8002158:	4621      	mov	r1, r4
 800215a:	f7fe fd4d 	bl	8000bf8 <__aeabi_d2f>
 800215e:	4602      	mov	r2, r0
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	601a      	str	r2, [r3, #0]


	*angle = fmod(*angle, 2 * M_PI);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe f9f5 	bl	8000558 <__aeabi_f2d>
 800216e:	4603      	mov	r3, r0
 8002170:	460c      	mov	r4, r1
 8002172:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80021b8 <calculate_position+0x260>
 8002176:	ec44 3b10 	vmov	d0, r3, r4
 800217a:	f010 fa03 	bl	8012584 <fmod>
 800217e:	ec54 3b10 	vmov	r3, r4, d0
 8002182:	4618      	mov	r0, r3
 8002184:	4621      	mov	r1, r4
 8002186:	f7fe fd37 	bl	8000bf8 <__aeabi_d2f>
 800218a:	4602      	mov	r2, r0
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	601a      	str	r2, [r3, #0]
	msg->prev_encoder1=msg->encoder1;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	699a      	ldr	r2, [r3, #24]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	621a      	str	r2, [r3, #32]
	msg->prev_encoder2=msg->encoder2;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	69da      	ldr	r2, [r3, #28]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	625a      	str	r2, [r3, #36]	; 0x24
}
 80021a0:	bf00      	nop
 80021a2:	3728      	adds	r7, #40	; 0x28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021aa:	bf00      	nop
 80021ac:	f3af 8000 	nop.w
 80021b0:	54442d18 	.word	0x54442d18
 80021b4:	400921fb 	.word	0x400921fb
 80021b8:	54442d18 	.word	0x54442d18
 80021bc:	401921fb 	.word	0x401921fb
 80021c0:	40d00000 	.word	0x40d00000
 80021c4:	41700000 	.word	0x41700000
 80021c8:	40768000 	.word	0x40768000
 80021cc:	40590000 	.word	0x40590000

080021d0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	e00a      	b.n	80021f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80021e2:	f3af 8000 	nop.w
 80021e6:	4601      	mov	r1, r0
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	60ba      	str	r2, [r7, #8]
 80021ee:	b2ca      	uxtb	r2, r1
 80021f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	3301      	adds	r3, #1
 80021f6:	617b      	str	r3, [r7, #20]
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	dbf0      	blt.n	80021e2 <_read+0x12>
	}

return len;
 8002200:	687b      	ldr	r3, [r7, #4]
}
 8002202:	4618      	mov	r0, r3
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <_close>:
	}
	return len;
}

int _close(int file)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
	return -1;
 8002212:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002216:	4618      	mov	r0, r3
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002222:	b480      	push	{r7}
 8002224:	b083      	sub	sp, #12
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
 800222a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002232:	605a      	str	r2, [r3, #4]
	return 0;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <_isatty>:

int _isatty(int file)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
	return 1;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
	return 0;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
	...

08002274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800227c:	4a14      	ldr	r2, [pc, #80]	; (80022d0 <_sbrk+0x5c>)
 800227e:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <_sbrk+0x60>)
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002288:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <_sbrk+0x64>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <_sbrk+0x64>)
 8002292:	4a12      	ldr	r2, [pc, #72]	; (80022dc <_sbrk+0x68>)
 8002294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <_sbrk+0x64>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d207      	bcs.n	80022b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a4:	f00b feca 	bl	800e03c <__errno>
 80022a8:	4602      	mov	r2, r0
 80022aa:	230c      	movs	r3, #12
 80022ac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80022ae:	f04f 33ff 	mov.w	r3, #4294967295
 80022b2:	e009      	b.n	80022c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b4:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <_sbrk+0x64>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ba:	4b07      	ldr	r3, [pc, #28]	; (80022d8 <_sbrk+0x64>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	4a05      	ldr	r2, [pc, #20]	; (80022d8 <_sbrk+0x64>)
 80022c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c6:	68fb      	ldr	r3, [r7, #12]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3718      	adds	r7, #24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20010000 	.word	0x20010000
 80022d4:	00000400 	.word	0x00000400
 80022d8:	200004c0 	.word	0x200004c0
 80022dc:	20000c78 	.word	0x20000c78

080022e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <SystemInit+0x20>)
 80022e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ea:	4a05      	ldr	r2, [pc, #20]	; (8002300 <SystemInit+0x20>)
 80022ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b08c      	sub	sp, #48	; 0x30
 8002308:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800230a:	f107 030c 	add.w	r3, r7, #12
 800230e:	2224      	movs	r2, #36	; 0x24
 8002310:	2100      	movs	r1, #0
 8002312:	4618      	mov	r0, r3
 8002314:	f00b fecf 	bl	800e0b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002318:	463b      	mov	r3, r7
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
 800231e:	605a      	str	r2, [r3, #4]
 8002320:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8002322:	4b21      	ldr	r3, [pc, #132]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002324:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002328:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800232a:	4b1f      	ldr	r3, [pc, #124]	; (80023a8 <MX_TIM2_Init+0xa4>)
 800232c:	2200      	movs	r2, #0
 800232e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002330:	4b1d      	ldr	r3, [pc, #116]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002332:	2200      	movs	r2, #0
 8002334:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002336:	4b1c      	ldr	r3, [pc, #112]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002338:	f04f 32ff 	mov.w	r2, #4294967295
 800233c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800233e:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002344:	4b18      	ldr	r3, [pc, #96]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800234a:	2301      	movs	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002352:	2301      	movs	r3, #1
 8002354:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800235a:	2305      	movs	r3, #5
 800235c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800235e:	2300      	movs	r3, #0
 8002360:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002362:	2301      	movs	r3, #1
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002366:	2300      	movs	r3, #0
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 800236a:	2305      	movs	r3, #5
 800236c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800236e:	f107 030c 	add.w	r3, r7, #12
 8002372:	4619      	mov	r1, r3
 8002374:	480c      	ldr	r0, [pc, #48]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002376:	f005 f9e3 	bl	8007740 <HAL_TIM_Encoder_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002380:	f7ff f894 	bl	80014ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002384:	2300      	movs	r3, #0
 8002386:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002388:	2300      	movs	r3, #0
 800238a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800238c:	463b      	mov	r3, r7
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	; (80023a8 <MX_TIM2_Init+0xa4>)
 8002392:	f006 f93f 	bl	8008614 <HAL_TIMEx_MasterConfigSynchronization>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800239c:	f7ff f886 	bl	80014ac <Error_Handler>
  }

}
 80023a0:	bf00      	nop
 80023a2:	3730      	adds	r7, #48	; 0x30
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	200006ec 	.word	0x200006ec

080023ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08c      	sub	sp, #48	; 0x30
 80023b0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80023b2:	f107 030c 	add.w	r3, r7, #12
 80023b6:	2224      	movs	r2, #36	; 0x24
 80023b8:	2100      	movs	r1, #0
 80023ba:	4618      	mov	r0, r3
 80023bc:	f00b fe7b 	bl	800e0b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023c0:	463b      	mov	r3, r7
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	605a      	str	r2, [r3, #4]
 80023c8:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 80023ca:	4b21      	ldr	r3, [pc, #132]	; (8002450 <MX_TIM3_Init+0xa4>)
 80023cc:	4a21      	ldr	r2, [pc, #132]	; (8002454 <MX_TIM3_Init+0xa8>)
 80023ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80023d0:	4b1f      	ldr	r3, [pc, #124]	; (8002450 <MX_TIM3_Init+0xa4>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d6:	4b1e      	ldr	r3, [pc, #120]	; (8002450 <MX_TIM3_Init+0xa4>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80023dc:	4b1c      	ldr	r3, [pc, #112]	; (8002450 <MX_TIM3_Init+0xa4>)
 80023de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e4:	4b1a      	ldr	r3, [pc, #104]	; (8002450 <MX_TIM3_Init+0xa4>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ea:	4b19      	ldr	r3, [pc, #100]	; (8002450 <MX_TIM3_Init+0xa4>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80023f0:	2301      	movs	r3, #1
 80023f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80023f4:	2300      	movs	r3, #0
 80023f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80023f8:	2301      	movs	r3, #1
 80023fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8002400:	2305      	movs	r3, #5
 8002402:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002404:	2300      	movs	r3, #0
 8002406:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002408:	2301      	movs	r3, #1
 800240a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800240c:	2300      	movs	r3, #0
 800240e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 8002410:	2305      	movs	r3, #5
 8002412:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002414:	f107 030c 	add.w	r3, r7, #12
 8002418:	4619      	mov	r1, r3
 800241a:	480d      	ldr	r0, [pc, #52]	; (8002450 <MX_TIM3_Init+0xa4>)
 800241c:	f005 f990 	bl	8007740 <HAL_TIM_Encoder_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002426:	f7ff f841 	bl	80014ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002432:	463b      	mov	r3, r7
 8002434:	4619      	mov	r1, r3
 8002436:	4806      	ldr	r0, [pc, #24]	; (8002450 <MX_TIM3_Init+0xa4>)
 8002438:	f006 f8ec 	bl	8008614 <HAL_TIMEx_MasterConfigSynchronization>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002442:	f7ff f833 	bl	80014ac <Error_Handler>
  }

}
 8002446:	bf00      	nop
 8002448:	3730      	adds	r7, #48	; 0x30
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200006a0 	.word	0x200006a0
 8002454:	40000400 	.word	0x40000400

08002458 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08e      	sub	sp, #56	; 0x38
 800245c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800245e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800246c:	f107 031c 	add.w	r3, r7, #28
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	605a      	str	r2, [r3, #4]
 8002476:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002478:	463b      	mov	r3, r7
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	60da      	str	r2, [r3, #12]
 8002484:	611a      	str	r2, [r3, #16]
 8002486:	615a      	str	r2, [r3, #20]
 8002488:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 800248a:	4b32      	ldr	r3, [pc, #200]	; (8002554 <MX_TIM4_Init+0xfc>)
 800248c:	4a32      	ldr	r2, [pc, #200]	; (8002558 <MX_TIM4_Init+0x100>)
 800248e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8002490:	4b30      	ldr	r3, [pc, #192]	; (8002554 <MX_TIM4_Init+0xfc>)
 8002492:	2247      	movs	r2, #71	; 0x47
 8002494:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002496:	4b2f      	ldr	r3, [pc, #188]	; (8002554 <MX_TIM4_Init+0xfc>)
 8002498:	2200      	movs	r2, #0
 800249a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800249c:	4b2d      	ldr	r3, [pc, #180]	; (8002554 <MX_TIM4_Init+0xfc>)
 800249e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024a2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a4:	4b2b      	ldr	r3, [pc, #172]	; (8002554 <MX_TIM4_Init+0xfc>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024aa:	4b2a      	ldr	r3, [pc, #168]	; (8002554 <MX_TIM4_Init+0xfc>)
 80024ac:	2280      	movs	r2, #128	; 0x80
 80024ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024b0:	4828      	ldr	r0, [pc, #160]	; (8002554 <MX_TIM4_Init+0xfc>)
 80024b2:	f004 ff17 	bl	80072e4 <HAL_TIM_Base_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80024bc:	f7fe fff6 	bl	80014ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024c4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024ca:	4619      	mov	r1, r3
 80024cc:	4821      	ldr	r0, [pc, #132]	; (8002554 <MX_TIM4_Init+0xfc>)
 80024ce:	f005 fb7f 	bl	8007bd0 <HAL_TIM_ConfigClockSource>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80024d8:	f7fe ffe8 	bl	80014ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80024dc:	481d      	ldr	r0, [pc, #116]	; (8002554 <MX_TIM4_Init+0xfc>)
 80024de:	f004 ffc1 	bl	8007464 <HAL_TIM_PWM_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80024e8:	f7fe ffe0 	bl	80014ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ec:	2300      	movs	r3, #0
 80024ee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024f4:	f107 031c 	add.w	r3, r7, #28
 80024f8:	4619      	mov	r1, r3
 80024fa:	4816      	ldr	r0, [pc, #88]	; (8002554 <MX_TIM4_Init+0xfc>)
 80024fc:	f006 f88a 	bl	8008614 <HAL_TIMEx_MasterConfigSynchronization>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002506:	f7fe ffd1 	bl	80014ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800250a:	2360      	movs	r3, #96	; 0x60
 800250c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800251a:	463b      	mov	r3, r7
 800251c:	2200      	movs	r2, #0
 800251e:	4619      	mov	r1, r3
 8002520:	480c      	ldr	r0, [pc, #48]	; (8002554 <MX_TIM4_Init+0xfc>)
 8002522:	f005 fa41 	bl	80079a8 <HAL_TIM_PWM_ConfigChannel>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800252c:	f7fe ffbe 	bl	80014ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002530:	463b      	mov	r3, r7
 8002532:	2204      	movs	r2, #4
 8002534:	4619      	mov	r1, r3
 8002536:	4807      	ldr	r0, [pc, #28]	; (8002554 <MX_TIM4_Init+0xfc>)
 8002538:	f005 fa36 	bl	80079a8 <HAL_TIM_PWM_ConfigChannel>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8002542:	f7fe ffb3 	bl	80014ac <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8002546:	4803      	ldr	r0, [pc, #12]	; (8002554 <MX_TIM4_Init+0xfc>)
 8002548:	f000 f8b8 	bl	80026bc <HAL_TIM_MspPostInit>

}
 800254c:	bf00      	nop
 800254e:	3738      	adds	r7, #56	; 0x38
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000654 	.word	0x20000654
 8002558:	40000800 	.word	0x40000800

0800255c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b08c      	sub	sp, #48	; 0x30
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002564:	f107 031c 	add.w	r3, r7, #28
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	60da      	str	r2, [r3, #12]
 8002572:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800257c:	d129      	bne.n	80025d2 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800257e:	4b3c      	ldr	r3, [pc, #240]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4a3b      	ldr	r2, [pc, #236]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	61d3      	str	r3, [r2, #28]
 800258a:	4b39      	ldr	r3, [pc, #228]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	61bb      	str	r3, [r7, #24]
 8002594:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	4b36      	ldr	r3, [pc, #216]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	4a35      	ldr	r2, [pc, #212]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 800259c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a0:	6153      	str	r3, [r2, #20]
 80025a2:	4b33      	ldr	r3, [pc, #204]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025aa:	617b      	str	r3, [r7, #20]
 80025ac:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025ae:	2303      	movs	r3, #3
 80025b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b2:	2302      	movs	r3, #2
 80025b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ba:	2300      	movs	r3, #0
 80025bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025be:	2301      	movs	r3, #1
 80025c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c2:	f107 031c 	add.w	r3, r7, #28
 80025c6:	4619      	mov	r1, r3
 80025c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025cc:	f002 f886 	bl	80046dc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80025d0:	e049      	b.n	8002666 <HAL_TIM_Encoder_MspInit+0x10a>
  else if(tim_encoderHandle->Instance==TIM3)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a27      	ldr	r2, [pc, #156]	; (8002674 <HAL_TIM_Encoder_MspInit+0x118>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d144      	bne.n	8002666 <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025dc:	4b24      	ldr	r3, [pc, #144]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	4a23      	ldr	r2, [pc, #140]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 80025e2:	f043 0302 	orr.w	r3, r3, #2
 80025e6:	61d3      	str	r3, [r2, #28]
 80025e8:	4b21      	ldr	r3, [pc, #132]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f4:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 80025f6:	695b      	ldr	r3, [r3, #20]
 80025f8:	4a1d      	ldr	r2, [pc, #116]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 80025fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025fe:	6153      	str	r3, [r2, #20]
 8002600:	4b1b      	ldr	r3, [pc, #108]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800260c:	4b18      	ldr	r3, [pc, #96]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	4a17      	ldr	r2, [pc, #92]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 8002612:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002616:	6153      	str	r3, [r2, #20]
 8002618:	4b15      	ldr	r3, [pc, #84]	; (8002670 <HAL_TIM_Encoder_MspInit+0x114>)
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002624:	2310      	movs	r3, #16
 8002626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002628:	2302      	movs	r3, #2
 800262a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262c:	2300      	movs	r3, #0
 800262e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002630:	2300      	movs	r3, #0
 8002632:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002634:	2302      	movs	r3, #2
 8002636:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002638:	f107 031c 	add.w	r3, r7, #28
 800263c:	4619      	mov	r1, r3
 800263e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002642:	f002 f84b 	bl	80046dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002646:	2340      	movs	r3, #64	; 0x40
 8002648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002652:	2300      	movs	r3, #0
 8002654:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002656:	2302      	movs	r3, #2
 8002658:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800265a:	f107 031c 	add.w	r3, r7, #28
 800265e:	4619      	mov	r1, r3
 8002660:	4805      	ldr	r0, [pc, #20]	; (8002678 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002662:	f002 f83b 	bl	80046dc <HAL_GPIO_Init>
}
 8002666:	bf00      	nop
 8002668:	3730      	adds	r7, #48	; 0x30
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40021000 	.word	0x40021000
 8002674:	40000400 	.word	0x40000400
 8002678:	48000800 	.word	0x48000800

0800267c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <HAL_TIM_Base_MspInit+0x38>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d10b      	bne.n	80026a6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <HAL_TIM_Base_MspInit+0x3c>)
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	4a09      	ldr	r2, [pc, #36]	; (80026b8 <HAL_TIM_Base_MspInit+0x3c>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	61d3      	str	r3, [r2, #28]
 800269a:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <HAL_TIM_Base_MspInit+0x3c>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40000800 	.word	0x40000800
 80026b8:	40021000 	.word	0x40021000

080026bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 030c 	add.w	r3, r7, #12
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a12      	ldr	r2, [pc, #72]	; (8002724 <HAL_TIM_MspPostInit+0x68>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d11d      	bne.n	800271a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026de:	4b12      	ldr	r3, [pc, #72]	; (8002728 <HAL_TIM_MspPostInit+0x6c>)
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	4a11      	ldr	r2, [pc, #68]	; (8002728 <HAL_TIM_MspPostInit+0x6c>)
 80026e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e8:	6153      	str	r3, [r2, #20]
 80026ea:	4b0f      	ldr	r3, [pc, #60]	; (8002728 <HAL_TIM_MspPostInit+0x6c>)
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f2:	60bb      	str	r3, [r7, #8]
 80026f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    PA12     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = PWM_MOTOR_1_Pin|PWM_MOTOR_2_Pin;
 80026f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80026fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fc:	2302      	movs	r3, #2
 80026fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002700:	2301      	movs	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002708:	230a      	movs	r3, #10
 800270a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270c:	f107 030c 	add.w	r3, r7, #12
 8002710:	4619      	mov	r1, r3
 8002712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002716:	f001 ffe1 	bl	80046dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800271a:	bf00      	nop
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40000800 	.word	0x40000800
 8002728:	40021000 	.word	0x40021000

0800272c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002730:	4b14      	ldr	r3, [pc, #80]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002732:	4a15      	ldr	r2, [pc, #84]	; (8002788 <MX_USART2_UART_Init+0x5c>)
 8002734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002736:	4b13      	ldr	r3, [pc, #76]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002738:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800273c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800273e:	4b11      	ldr	r3, [pc, #68]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002740:	2200      	movs	r2, #0
 8002742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002744:	4b0f      	ldr	r3, [pc, #60]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002746:	2200      	movs	r2, #0
 8002748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800274a:	4b0e      	ldr	r3, [pc, #56]	; (8002784 <MX_USART2_UART_Init+0x58>)
 800274c:	2200      	movs	r2, #0
 800274e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002750:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002752:	220c      	movs	r2, #12
 8002754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002756:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002758:	2200      	movs	r2, #0
 800275a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800275c:	4b09      	ldr	r3, [pc, #36]	; (8002784 <MX_USART2_UART_Init+0x58>)
 800275e:	2200      	movs	r2, #0
 8002760:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002762:	4b08      	ldr	r3, [pc, #32]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002764:	2200      	movs	r2, #0
 8002766:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <MX_USART2_UART_Init+0x58>)
 800276a:	2200      	movs	r2, #0
 800276c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800276e:	4805      	ldr	r0, [pc, #20]	; (8002784 <MX_USART2_UART_Init+0x58>)
 8002770:	f005 ffdc 	bl	800872c <HAL_UART_Init>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800277a:	f7fe fe97 	bl	80014ac <Error_Handler>
  }

}
 800277e:	bf00      	nop
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	200007bc 	.word	0x200007bc
 8002788:	40004400 	.word	0x40004400

0800278c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002790:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 8002792:	4a15      	ldr	r2, [pc, #84]	; (80027e8 <MX_USART3_UART_Init+0x5c>)
 8002794:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002796:	4b13      	ldr	r3, [pc, #76]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 8002798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800279c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800279e:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027a4:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027aa:	4b0e      	ldr	r3, [pc, #56]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027b0:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027b2:	220c      	movs	r2, #12
 80027b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027b6:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027bc:	4b09      	ldr	r3, [pc, #36]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027be:	2200      	movs	r2, #0
 80027c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027ce:	4805      	ldr	r0, [pc, #20]	; (80027e4 <MX_USART3_UART_Init+0x58>)
 80027d0:	f005 ffac 	bl	800872c <HAL_UART_Init>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80027da:	f7fe fe67 	bl	80014ac <Error_Handler>
  }

}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20000738 	.word	0x20000738
 80027e8:	40004800 	.word	0x40004800

080027ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08c      	sub	sp, #48	; 0x30
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a2f      	ldr	r2, [pc, #188]	; (80028c8 <HAL_UART_MspInit+0xdc>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d129      	bne.n	8002862 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800280e:	4b2f      	ldr	r3, [pc, #188]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4a2e      	ldr	r2, [pc, #184]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002818:	61d3      	str	r3, [r2, #28]
 800281a:	4b2c      	ldr	r3, [pc, #176]	; (80028cc <HAL_UART_MspInit+0xe0>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002822:	61bb      	str	r3, [r7, #24]
 8002824:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	4b29      	ldr	r3, [pc, #164]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	4a28      	ldr	r2, [pc, #160]	; (80028cc <HAL_UART_MspInit+0xe0>)
 800282c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002830:	6153      	str	r3, [r2, #20]
 8002832:	4b26      	ldr	r3, [pc, #152]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800283e:	230c      	movs	r3, #12
 8002840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002842:	2302      	movs	r3, #2
 8002844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284a:	2300      	movs	r3, #0
 800284c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800284e:	2307      	movs	r3, #7
 8002850:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002852:	f107 031c 	add.w	r3, r7, #28
 8002856:	4619      	mov	r1, r3
 8002858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800285c:	f001 ff3e 	bl	80046dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002860:	e02d      	b.n	80028be <HAL_UART_MspInit+0xd2>
  else if(uartHandle->Instance==USART3)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a1a      	ldr	r2, [pc, #104]	; (80028d0 <HAL_UART_MspInit+0xe4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d128      	bne.n	80028be <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800286c:	4b17      	ldr	r3, [pc, #92]	; (80028cc <HAL_UART_MspInit+0xe0>)
 800286e:	69db      	ldr	r3, [r3, #28]
 8002870:	4a16      	ldr	r2, [pc, #88]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002872:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002876:	61d3      	str	r3, [r2, #28]
 8002878:	4b14      	ldr	r3, [pc, #80]	; (80028cc <HAL_UART_MspInit+0xe0>)
 800287a:	69db      	ldr	r3, [r3, #28]
 800287c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	4a10      	ldr	r2, [pc, #64]	; (80028cc <HAL_UART_MspInit+0xe0>)
 800288a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800288e:	6153      	str	r3, [r2, #20]
 8002890:	4b0e      	ldr	r3, [pc, #56]	; (80028cc <HAL_UART_MspInit+0xe0>)
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STM_TX_Pin|STM_RX_Pin;
 800289c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a2:	2302      	movs	r3, #2
 80028a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028aa:	2303      	movs	r3, #3
 80028ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80028ae:	2307      	movs	r3, #7
 80028b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028b2:	f107 031c 	add.w	r3, r7, #28
 80028b6:	4619      	mov	r1, r3
 80028b8:	4806      	ldr	r0, [pc, #24]	; (80028d4 <HAL_UART_MspInit+0xe8>)
 80028ba:	f001 ff0f 	bl	80046dc <HAL_GPIO_Init>
}
 80028be:	bf00      	nop
 80028c0:	3730      	adds	r7, #48	; 0x30
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40004400 	.word	0x40004400
 80028cc:	40021000 	.word	0x40021000
 80028d0:	40004800 	.word	0x40004800
 80028d4:	48000800 	.word	0x48000800

080028d8 <_write>:

/* USER CODE BEGIN 1 */
/*!
 * Redefiniton of function _write to print things on a serial port
 */
int _write(int file, char *ptr, int len){
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, ptr, len, 50);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	2332      	movs	r3, #50	; 0x32
 80028ea:	68b9      	ldr	r1, [r7, #8]
 80028ec:	4803      	ldr	r0, [pc, #12]	; (80028fc <_write+0x24>)
 80028ee:	f005 ff6b 	bl	80087c8 <HAL_UART_Transmit>
	return len;
 80028f2:	687b      	ldr	r3, [r7, #4]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	200007bc 	.word	0x200007bc

08002900 <VL53L0X_Init>:
uint8_t isApertureSpads2;
uint8_t VhvSettings2;
uint8_t PhaseCal2;


void VL53L0X_Init(){
 8002900:	b598      	push	{r3, r4, r7, lr}
 8002902:	af00      	add	r7, sp, #0



	 /* USER CODE BEGIN 2 */

	  MessageLen = sprintf((char*)Message, "VL53L0X test\n\r");
 8002904:	4a4c      	ldr	r2, [pc, #304]	; (8002a38 <VL53L0X_Init+0x138>)
 8002906:	4b4d      	ldr	r3, [pc, #308]	; (8002a3c <VL53L0X_Init+0x13c>)
 8002908:	4614      	mov	r4, r2
 800290a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800290c:	6020      	str	r0, [r4, #0]
 800290e:	6061      	str	r1, [r4, #4]
 8002910:	60a2      	str	r2, [r4, #8]
 8002912:	881a      	ldrh	r2, [r3, #0]
 8002914:	789b      	ldrb	r3, [r3, #2]
 8002916:	81a2      	strh	r2, [r4, #12]
 8002918:	73a3      	strb	r3, [r4, #14]
 800291a:	230e      	movs	r3, #14
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4b48      	ldr	r3, [pc, #288]	; (8002a40 <VL53L0X_Init+0x140>)
 8002920:	701a      	strb	r2, [r3, #0]

	  MessageLen = sprintf((char*)Message, "VL53L0X test\n\r");
 8002922:	4a45      	ldr	r2, [pc, #276]	; (8002a38 <VL53L0X_Init+0x138>)
 8002924:	4b45      	ldr	r3, [pc, #276]	; (8002a3c <VL53L0X_Init+0x13c>)
 8002926:	4614      	mov	r4, r2
 8002928:	cb07      	ldmia	r3!, {r0, r1, r2}
 800292a:	6020      	str	r0, [r4, #0]
 800292c:	6061      	str	r1, [r4, #4]
 800292e:	60a2      	str	r2, [r4, #8]
 8002930:	881a      	ldrh	r2, [r3, #0]
 8002932:	789b      	ldrb	r3, [r3, #2]
 8002934:	81a2      	strh	r2, [r4, #12]
 8002936:	73a3      	strb	r3, [r4, #14]
 8002938:	230e      	movs	r3, #14
 800293a:	b2da      	uxtb	r2, r3
 800293c:	4b40      	ldr	r3, [pc, #256]	; (8002a40 <VL53L0X_Init+0x140>)
 800293e:	701a      	strb	r2, [r3, #0]

	  HAL_UART_Transmit(&huart2, Message, MessageLen, 100);
 8002940:	4b3f      	ldr	r3, [pc, #252]	; (8002a40 <VL53L0X_Init+0x140>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	b29a      	uxth	r2, r3
 8002946:	2364      	movs	r3, #100	; 0x64
 8002948:	493b      	ldr	r1, [pc, #236]	; (8002a38 <VL53L0X_Init+0x138>)
 800294a:	483e      	ldr	r0, [pc, #248]	; (8002a44 <VL53L0X_Init+0x144>)
 800294c:	f005 ff3c 	bl	80087c8 <HAL_UART_Transmit>

	  Dev->I2cHandle = &hi2c3;
 8002950:	4b3d      	ldr	r3, [pc, #244]	; (8002a48 <VL53L0X_Init+0x148>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a3d      	ldr	r2, [pc, #244]	; (8002a4c <VL53L0X_Init+0x14c>)
 8002956:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  Dev->I2cDevAddr = 0x52;
 800295a:	4b3b      	ldr	r3, [pc, #236]	; (8002a48 <VL53L0X_Init+0x148>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2252      	movs	r2, #82	; 0x52
 8002960:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	  HAL_GPIO_WritePin(XSHUT_TOF2_GPIO_Port, XSHUT_TOF2_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8002964:	2200      	movs	r2, #0
 8002966:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800296a:	4839      	ldr	r0, [pc, #228]	; (8002a50 <VL53L0X_Init+0x150>)
 800296c:	f002 f840 	bl	80049f0 <HAL_GPIO_WritePin>
	  HAL_Delay(20);
 8002970:	2014      	movs	r0, #20
 8002972:	f000 fa13 	bl	8002d9c <HAL_Delay>
	  HAL_GPIO_WritePin(XSHUT_TOF2_GPIO_Port, XSHUT_TOF2_Pin, GPIO_PIN_SET); // Enable XSHUT
 8002976:	2201      	movs	r2, #1
 8002978:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800297c:	4834      	ldr	r0, [pc, #208]	; (8002a50 <VL53L0X_Init+0x150>)
 800297e:	f002 f837 	bl	80049f0 <HAL_GPIO_WritePin>
	  HAL_Delay(20);
 8002982:	2014      	movs	r0, #20
 8002984:	f000 fa0a 	bl	8002d9c <HAL_Delay>

	  //
	  // VL53L0X init for Single Measurement
	  //

	  VL53L0X_WaitDeviceBooted( Dev );
 8002988:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <VL53L0X_Init+0x148>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4618      	mov	r0, r3
 800298e:	f006 fe2b 	bl	80095e8 <VL53L0X_WaitDeviceBooted>
	  VL53L0X_DataInit( Dev );
 8002992:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <VL53L0X_Init+0x148>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f006 fb40 	bl	800901c <VL53L0X_DataInit>
	  VL53L0X_StaticInit( Dev );
 800299c:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <VL53L0X_Init+0x148>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f006 fc9f 	bl	80092e4 <VL53L0X_StaticInit>
	  VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 80029a6:	4b28      	ldr	r3, [pc, #160]	; (8002a48 <VL53L0X_Init+0x148>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a2a      	ldr	r2, [pc, #168]	; (8002a54 <VL53L0X_Init+0x154>)
 80029ac:	492a      	ldr	r1, [pc, #168]	; (8002a58 <VL53L0X_Init+0x158>)
 80029ae:	4618      	mov	r0, r3
 80029b0:	f007 fb56 	bl	800a060 <VL53L0X_PerformRefCalibration>
	  VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 80029b4:	4b24      	ldr	r3, [pc, #144]	; (8002a48 <VL53L0X_Init+0x148>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a28      	ldr	r2, [pc, #160]	; (8002a5c <VL53L0X_Init+0x15c>)
 80029ba:	4929      	ldr	r1, [pc, #164]	; (8002a60 <VL53L0X_Init+0x160>)
 80029bc:	4618      	mov	r0, r3
 80029be:	f007 ffdd 	bl	800a97c <VL53L0X_PerformRefSpadManagement>
	  VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80029c2:	4b21      	ldr	r3, [pc, #132]	; (8002a48 <VL53L0X_Init+0x148>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f006 feab 	bl	8009724 <VL53L0X_SetDeviceMode>


	  // Enable/Disable Sigma and Signal check
	  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 80029ce:	4b1e      	ldr	r3, [pc, #120]	; (8002a48 <VL53L0X_Init+0x148>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2201      	movs	r2, #1
 80029d4:	2100      	movs	r1, #0
 80029d6:	4618      	mov	r0, r3
 80029d8:	f007 f93c 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
	  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80029dc:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <VL53L0X_Init+0x148>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2201      	movs	r2, #1
 80029e2:	2101      	movs	r1, #1
 80029e4:	4618      	mov	r0, r3
 80029e6:	f007 f935 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
	  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 80029ea:	4b17      	ldr	r3, [pc, #92]	; (8002a48 <VL53L0X_Init+0x148>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f641 1299 	movw	r2, #6553	; 0x1999
 80029f2:	2101      	movs	r1, #1
 80029f4:	4618      	mov	r0, r3
 80029f6:	f007 f9dd 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
	  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80029fa:	4b13      	ldr	r3, [pc, #76]	; (8002a48 <VL53L0X_Init+0x148>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002a02:	2100      	movs	r1, #0
 8002a04:	4618      	mov	r0, r3
 8002a06:	f007 f9d5 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
	  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8002a0a:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <VL53L0X_Init+0x148>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8002a12:	4618      	mov	r0, r3
 8002a14:	f006 ff00 	bl	8009818 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <VL53L0X_Init+0x148>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2212      	movs	r2, #18
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f006 ff1f 	bl	8009864 <VL53L0X_SetVcselPulsePeriod>
	  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8002a26:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <VL53L0X_Init+0x148>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	220e      	movs	r2, #14
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f006 ff18 	bl	8009864 <VL53L0X_SetVcselPulsePeriod>
	  /* USER CODE END 2 */

}
 8002a34:	bf00      	nop
 8002a36:	bd98      	pop	{r3, r4, r7, pc}
 8002a38:	200009f8 	.word	0x200009f8
 8002a3c:	08013f78 	.word	0x08013f78
 8002a40:	200009f4 	.word	0x200009f4
 8002a44:	200007bc 	.word	0x200007bc
 8002a48:	20000004 	.word	0x20000004
 8002a4c:	20000560 	.word	0x20000560
 8002a50:	48000400 	.word	0x48000400
 8002a54:	20000a3d 	.word	0x20000a3d
 8002a58:	20000bec 	.word	0x20000bec
 8002a5c:	200009f6 	.word	0x200009f6
 8002a60:	20000a38 	.word	0x20000a38

08002a64 <VL53L0X_Init2>:

void VL53L0X_Init2(){
 8002a64:	b5b0      	push	{r4, r5, r7, lr}
 8002a66:	af00      	add	r7, sp, #0



	 /* USER CODE BEGIN 2 */

	  MessageLen = sprintf((char*)Message, "VL53L0X2 test\n\r");
 8002a68:	4a4a      	ldr	r2, [pc, #296]	; (8002b94 <VL53L0X_Init2+0x130>)
 8002a6a:	4b4b      	ldr	r3, [pc, #300]	; (8002b98 <VL53L0X_Init2+0x134>)
 8002a6c:	4614      	mov	r4, r2
 8002a6e:	461d      	mov	r5, r3
 8002a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a72:	6020      	str	r0, [r4, #0]
 8002a74:	6061      	str	r1, [r4, #4]
 8002a76:	60a2      	str	r2, [r4, #8]
 8002a78:	60e3      	str	r3, [r4, #12]
 8002a7a:	230f      	movs	r3, #15
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	4b47      	ldr	r3, [pc, #284]	; (8002b9c <VL53L0X_Init2+0x138>)
 8002a80:	701a      	strb	r2, [r3, #0]

	  MessageLen = sprintf((char*)Message, "VL53L0X2 test\n\r");
 8002a82:	4a44      	ldr	r2, [pc, #272]	; (8002b94 <VL53L0X_Init2+0x130>)
 8002a84:	4b44      	ldr	r3, [pc, #272]	; (8002b98 <VL53L0X_Init2+0x134>)
 8002a86:	4614      	mov	r4, r2
 8002a88:	461d      	mov	r5, r3
 8002a8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a8c:	6020      	str	r0, [r4, #0]
 8002a8e:	6061      	str	r1, [r4, #4]
 8002a90:	60a2      	str	r2, [r4, #8]
 8002a92:	60e3      	str	r3, [r4, #12]
 8002a94:	230f      	movs	r3, #15
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	4b40      	ldr	r3, [pc, #256]	; (8002b9c <VL53L0X_Init2+0x138>)
 8002a9a:	701a      	strb	r2, [r3, #0]

	  HAL_UART_Transmit(&huart2, Message2, MessageLen2, 100);
 8002a9c:	4b40      	ldr	r3, [pc, #256]	; (8002ba0 <VL53L0X_Init2+0x13c>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	2364      	movs	r3, #100	; 0x64
 8002aa4:	493f      	ldr	r1, [pc, #252]	; (8002ba4 <VL53L0X_Init2+0x140>)
 8002aa6:	4840      	ldr	r0, [pc, #256]	; (8002ba8 <VL53L0X_Init2+0x144>)
 8002aa8:	f005 fe8e 	bl	80087c8 <HAL_UART_Transmit>

	  Dev2->I2cHandle = &hi2c2;
 8002aac:	4b3f      	ldr	r3, [pc, #252]	; (8002bac <VL53L0X_Init2+0x148>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a3f      	ldr	r2, [pc, #252]	; (8002bb0 <VL53L0X_Init2+0x14c>)
 8002ab2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  Dev2->I2cDevAddr = 0x52;
 8002ab6:	4b3d      	ldr	r3, [pc, #244]	; (8002bac <VL53L0X_Init2+0x148>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2252      	movs	r2, #82	; 0x52
 8002abc:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	  HAL_GPIO_WritePin(XSHUT_TOF1_GPIO_Port, XSHUT_TOF1_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ac6:	483b      	ldr	r0, [pc, #236]	; (8002bb4 <VL53L0X_Init2+0x150>)
 8002ac8:	f001 ff92 	bl	80049f0 <HAL_GPIO_WritePin>
	  HAL_Delay(20);
 8002acc:	2014      	movs	r0, #20
 8002ace:	f000 f965 	bl	8002d9c <HAL_Delay>
	  HAL_GPIO_WritePin(XSHUT_TOF1_GPIO_Port, XSHUT_TOF1_Pin, GPIO_PIN_SET); // Enable XSHUT
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ad8:	4836      	ldr	r0, [pc, #216]	; (8002bb4 <VL53L0X_Init2+0x150>)
 8002ada:	f001 ff89 	bl	80049f0 <HAL_GPIO_WritePin>
	  HAL_Delay(20);
 8002ade:	2014      	movs	r0, #20
 8002ae0:	f000 f95c 	bl	8002d9c <HAL_Delay>

	  //
	  // VL53L0X init for Single Measurement
	  //

	  VL53L0X_WaitDeviceBooted( Dev2 );
 8002ae4:	4b31      	ldr	r3, [pc, #196]	; (8002bac <VL53L0X_Init2+0x148>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f006 fd7d 	bl	80095e8 <VL53L0X_WaitDeviceBooted>
	  VL53L0X_DataInit( Dev2 );
 8002aee:	4b2f      	ldr	r3, [pc, #188]	; (8002bac <VL53L0X_Init2+0x148>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f006 fa92 	bl	800901c <VL53L0X_DataInit>
	  VL53L0X_StaticInit( Dev2 );
 8002af8:	4b2c      	ldr	r3, [pc, #176]	; (8002bac <VL53L0X_Init2+0x148>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f006 fbf1 	bl	80092e4 <VL53L0X_StaticInit>
	  VL53L0X_PerformRefCalibration(Dev2, &VhvSettings2, &PhaseCal2);
 8002b02:	4b2a      	ldr	r3, [pc, #168]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a2c      	ldr	r2, [pc, #176]	; (8002bb8 <VL53L0X_Init2+0x154>)
 8002b08:	492c      	ldr	r1, [pc, #176]	; (8002bbc <VL53L0X_Init2+0x158>)
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f007 faa8 	bl	800a060 <VL53L0X_PerformRefCalibration>
	  VL53L0X_PerformRefSpadManagement(Dev2, &refSpadCount2, &isApertureSpads2);
 8002b10:	4b26      	ldr	r3, [pc, #152]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a2a      	ldr	r2, [pc, #168]	; (8002bc0 <VL53L0X_Init2+0x15c>)
 8002b16:	492b      	ldr	r1, [pc, #172]	; (8002bc4 <VL53L0X_Init2+0x160>)
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f007 ff2f 	bl	800a97c <VL53L0X_PerformRefSpadManagement>
	  VL53L0X_SetDeviceMode(Dev2, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8002b1e:	4b23      	ldr	r3, [pc, #140]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2100      	movs	r1, #0
 8002b24:	4618      	mov	r0, r3
 8002b26:	f006 fdfd 	bl	8009724 <VL53L0X_SetDeviceMode>


	  // Enable/Disable Sigma and Signal check
	  VL53L0X_SetLimitCheckEnable(Dev2, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8002b2a:	4b20      	ldr	r3, [pc, #128]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	2100      	movs	r1, #0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f007 f88e 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
	  VL53L0X_SetLimitCheckEnable(Dev2, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002b38:	4b1c      	ldr	r3, [pc, #112]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	2101      	movs	r1, #1
 8002b40:	4618      	mov	r0, r3
 8002b42:	f007 f887 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
	  VL53L0X_SetLimitCheckValue(Dev2, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8002b46:	4b19      	ldr	r3, [pc, #100]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f641 1299 	movw	r2, #6553	; 0x1999
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f007 f92f 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
	  VL53L0X_SetLimitCheckValue(Dev2, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8002b56:	4b15      	ldr	r3, [pc, #84]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4618      	mov	r0, r3
 8002b62:	f007 f927 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
	  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev2, 33000);
 8002b66:	4b11      	ldr	r3, [pc, #68]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f006 fe52 	bl	8009818 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	  VL53L0X_SetVcselPulsePeriod(Dev2, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8002b74:	4b0d      	ldr	r3, [pc, #52]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2212      	movs	r2, #18
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f006 fe71 	bl	8009864 <VL53L0X_SetVcselPulsePeriod>
	  VL53L0X_SetVcselPulsePeriod(Dev2, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8002b82:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <VL53L0X_Init2+0x148>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	220e      	movs	r2, #14
 8002b88:	2101      	movs	r1, #1
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f006 fe6a 	bl	8009864 <VL53L0X_SetVcselPulsePeriod>
	  /* USER CODE END 2 */

}
 8002b90:	bf00      	nop
 8002b92:	bdb0      	pop	{r4, r5, r7, pc}
 8002b94:	200009f8 	.word	0x200009f8
 8002b98:	08013f88 	.word	0x08013f88
 8002b9c:	200009f4 	.word	0x200009f4
 8002ba0:	200009f5 	.word	0x200009f5
 8002ba4:	20000bf0 	.word	0x20000bf0
 8002ba8:	200007bc 	.word	0x200007bc
 8002bac:	20000008 	.word	0x20000008
 8002bb0:	200005ac 	.word	0x200005ac
 8002bb4:	48000400 	.word	0x48000400
 8002bb8:	20000bed 	.word	0x20000bed
 8002bbc:	20000840 	.word	0x20000840
 8002bc0:	20000a3c 	.word	0x20000a3c
 8002bc4:	200009f0 	.word	0x200009f0

08002bc8 <VL53L0X_MeasureDistance>:

void VL53L0X_MeasureDistance(int *distance){
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
	  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8002bd0:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <VL53L0X_MeasureDistance+0x44>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	490e      	ldr	r1, [pc, #56]	; (8002c10 <VL53L0X_MeasureDistance+0x48>)
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f007 fce4 	bl	800a5a4 <VL53L0X_PerformSingleRangingMeasurement>

		  if(RangingData.RangeStatus == 0)
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	; (8002c10 <VL53L0X_MeasureDistance+0x48>)
 8002bde:	7e1b      	ldrb	r3, [r3, #24]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10f      	bne.n	8002c04 <VL53L0X_MeasureDistance+0x3c>
		  {
			  MessageLen = sprintf((char*)Message, "Measured distance: %i\n\r", RangingData.RangeMilliMeter);
 8002be4:	4b0a      	ldr	r3, [pc, #40]	; (8002c10 <VL53L0X_MeasureDistance+0x48>)
 8002be6:	891b      	ldrh	r3, [r3, #8]
 8002be8:	461a      	mov	r2, r3
 8002bea:	490a      	ldr	r1, [pc, #40]	; (8002c14 <VL53L0X_MeasureDistance+0x4c>)
 8002bec:	480a      	ldr	r0, [pc, #40]	; (8002c18 <VL53L0X_MeasureDistance+0x50>)
 8002bee:	f00c f97f 	bl	800eef0 <siprintf>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	4b09      	ldr	r3, [pc, #36]	; (8002c1c <VL53L0X_MeasureDistance+0x54>)
 8002bf8:	701a      	strb	r2, [r3, #0]
			  //HAL_UART_Transmit(&huart2, Message, MessageLen, 100);
			  *distance = RangingData.RangeMilliMeter;
 8002bfa:	4b05      	ldr	r3, [pc, #20]	; (8002c10 <VL53L0X_MeasureDistance+0x48>)
 8002bfc:	891b      	ldrh	r3, [r3, #8]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	601a      	str	r2, [r3, #0]
		  }
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20000004 	.word	0x20000004
 8002c10:	200009d4 	.word	0x200009d4
 8002c14:	08013f98 	.word	0x08013f98
 8002c18:	200009f8 	.word	0x200009f8
 8002c1c:	200009f4 	.word	0x200009f4

08002c20 <VL53L0X_MeasureDistance2>:

void VL53L0X_MeasureDistance2(int *distance){
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
	  VL53L0X_PerformSingleRangingMeasurement(Dev2, &RangingData2);
 8002c28:	4b0e      	ldr	r3, [pc, #56]	; (8002c64 <VL53L0X_MeasureDistance2+0x44>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	490e      	ldr	r1, [pc, #56]	; (8002c68 <VL53L0X_MeasureDistance2+0x48>)
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f007 fcb8 	bl	800a5a4 <VL53L0X_PerformSingleRangingMeasurement>

		  if(RangingData.RangeStatus == 0)
 8002c34:	4b0d      	ldr	r3, [pc, #52]	; (8002c6c <VL53L0X_MeasureDistance2+0x4c>)
 8002c36:	7e1b      	ldrb	r3, [r3, #24]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d10f      	bne.n	8002c5c <VL53L0X_MeasureDistance2+0x3c>
		  {
			  MessageLen = sprintf((char*)Message, "Measured distance: %i\n\r", RangingData2.RangeMilliMeter);
 8002c3c:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <VL53L0X_MeasureDistance2+0x48>)
 8002c3e:	891b      	ldrh	r3, [r3, #8]
 8002c40:	461a      	mov	r2, r3
 8002c42:	490b      	ldr	r1, [pc, #44]	; (8002c70 <VL53L0X_MeasureDistance2+0x50>)
 8002c44:	480b      	ldr	r0, [pc, #44]	; (8002c74 <VL53L0X_MeasureDistance2+0x54>)
 8002c46:	f00c f953 	bl	800eef0 <siprintf>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	; (8002c78 <VL53L0X_MeasureDistance2+0x58>)
 8002c50:	701a      	strb	r2, [r3, #0]
			  //HAL_UART_Transmit(&huart2, Message, MessageLen, 100);
			  *distance = RangingData2.RangeMilliMeter;
 8002c52:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <VL53L0X_MeasureDistance2+0x48>)
 8002c54:	891b      	ldrh	r3, [r3, #8]
 8002c56:	461a      	mov	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	601a      	str	r2, [r3, #0]
		  }
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	20000008 	.word	0x20000008
 8002c68:	20000a40 	.word	0x20000a40
 8002c6c:	200009d4 	.word	0x200009d4
 8002c70:	08013f98 	.word	0x08013f98
 8002c74:	200009f8 	.word	0x200009f8
 8002c78:	200009f4 	.word	0x200009f4

08002c7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cb4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c80:	480d      	ldr	r0, [pc, #52]	; (8002cb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c82:	490e      	ldr	r1, [pc, #56]	; (8002cbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c84:	4a0e      	ldr	r2, [pc, #56]	; (8002cc0 <LoopForever+0xe>)
  movs r3, #0
 8002c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c88:	e002      	b.n	8002c90 <LoopCopyDataInit>

08002c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c8e:	3304      	adds	r3, #4

08002c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c94:	d3f9      	bcc.n	8002c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c96:	4a0b      	ldr	r2, [pc, #44]	; (8002cc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c98:	4c0b      	ldr	r4, [pc, #44]	; (8002cc8 <LoopForever+0x16>)
  movs r3, #0
 8002c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c9c:	e001      	b.n	8002ca2 <LoopFillZerobss>

08002c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ca0:	3204      	adds	r2, #4

08002ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ca4:	d3fb      	bcc.n	8002c9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ca6:	f7ff fb1b 	bl	80022e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002caa:	f00b f9cd 	bl	800e048 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cae:	f7fe fa9b 	bl	80011e8 <main>

08002cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8002cb2:	e7fe      	b.n	8002cb2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002cb4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cbc:	200004a4 	.word	0x200004a4
  ldr r2, =_sidata
 8002cc0:	08014540 	.word	0x08014540
  ldr r2, =_sbss
 8002cc4:	200004a4 	.word	0x200004a4
  ldr r4, =_ebss
 8002cc8:	20000c78 	.word	0x20000c78

08002ccc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ccc:	e7fe      	b.n	8002ccc <ADC3_IRQHandler>
	...

08002cd0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cd4:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_Init+0x28>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <HAL_Init+0x28>)
 8002cda:	f043 0310 	orr.w	r3, r3, #16
 8002cde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ce0:	2003      	movs	r0, #3
 8002ce2:	f001 fb93 	bl	800440c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	f000 f808 	bl	8002cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cec:	f7ff f80c 	bl	8001d08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40022000 	.word	0x40022000

08002cfc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d04:	4b12      	ldr	r3, [pc, #72]	; (8002d50 <HAL_InitTick+0x54>)
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <HAL_InitTick+0x58>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d12:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f001 fbab 	bl	8004476 <HAL_SYSTICK_Config>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e00e      	b.n	8002d48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b0f      	cmp	r3, #15
 8002d2e:	d80a      	bhi.n	8002d46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d30:	2200      	movs	r2, #0
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	f04f 30ff 	mov.w	r0, #4294967295
 8002d38:	f001 fb73 	bl	8004422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d3c:	4a06      	ldr	r2, [pc, #24]	; (8002d58 <HAL_InitTick+0x5c>)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	e000      	b.n	8002d48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20000000 	.word	0x20000000
 8002d54:	20000010 	.word	0x20000010
 8002d58:	2000000c 	.word	0x2000000c

08002d5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d60:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <HAL_IncTick+0x20>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	461a      	mov	r2, r3
 8002d66:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <HAL_IncTick+0x24>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	4a04      	ldr	r2, [pc, #16]	; (8002d80 <HAL_IncTick+0x24>)
 8002d6e:	6013      	str	r3, [r2, #0]
}
 8002d70:	bf00      	nop
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20000010 	.word	0x20000010
 8002d80:	20000c30 	.word	0x20000c30

08002d84 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  return uwTick;  
 8002d88:	4b03      	ldr	r3, [pc, #12]	; (8002d98 <HAL_GetTick+0x14>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	20000c30 	.word	0x20000c30

08002d9c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002da4:	f7ff ffee 	bl	8002d84 <HAL_GetTick>
 8002da8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db4:	d005      	beq.n	8002dc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002db6:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <HAL_Delay+0x40>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	461a      	mov	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002dc2:	bf00      	nop
 8002dc4:	f7ff ffde 	bl	8002d84 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d8f7      	bhi.n	8002dc4 <HAL_Delay+0x28>
  {
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000010 	.word	0x20000010

08002de0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b09a      	sub	sp, #104	; 0x68
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e1e3      	b.n	80031f0 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d176      	bne.n	8002f28 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d152      	bne.n	8002ee8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7fd ff79 	bl	8000d54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d13b      	bne.n	8002ee8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f001 f995 	bl	80041a0 <ADC_Disable>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	f003 0310 	and.w	r3, r3, #16
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d12f      	bne.n	8002ee8 <HAL_ADC_Init+0xe0>
 8002e88:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d12b      	bne.n	8002ee8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e98:	f023 0302 	bic.w	r3, r3, #2
 8002e9c:	f043 0202 	orr.w	r2, r3, #2
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002eb2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ec2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ec4:	4b92      	ldr	r3, [pc, #584]	; (8003110 <HAL_ADC_Init+0x308>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a92      	ldr	r2, [pc, #584]	; (8003114 <HAL_ADC_Init+0x30c>)
 8002eca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ece:	0c9a      	lsrs	r2, r3, #18
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002eda:	e002      	b.n	8002ee2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1f9      	bne.n	8002edc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d007      	beq.n	8002f06 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002f00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f04:	d110      	bne.n	8002f28 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f023 0312 	bic.w	r3, r3, #18
 8002f0e:	f043 0210 	orr.w	r2, r3, #16
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	f003 0310 	and.w	r3, r3, #16
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f040 8150 	bne.w	80031d6 <HAL_ADC_Init+0x3ce>
 8002f36:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f040 814b 	bne.w	80031d6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f040 8143 	bne.w	80031d6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f58:	f043 0202 	orr.w	r2, r3, #2
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f68:	d004      	beq.n	8002f74 <HAL_ADC_Init+0x16c>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a6a      	ldr	r2, [pc, #424]	; (8003118 <HAL_ADC_Init+0x310>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d101      	bne.n	8002f78 <HAL_ADC_Init+0x170>
 8002f74:	4b69      	ldr	r3, [pc, #420]	; (800311c <HAL_ADC_Init+0x314>)
 8002f76:	e000      	b.n	8002f7a <HAL_ADC_Init+0x172>
 8002f78:	4b69      	ldr	r3, [pc, #420]	; (8003120 <HAL_ADC_Init+0x318>)
 8002f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f84:	d102      	bne.n	8002f8c <HAL_ADC_Init+0x184>
 8002f86:	4b64      	ldr	r3, [pc, #400]	; (8003118 <HAL_ADC_Init+0x310>)
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	e01a      	b.n	8002fc2 <HAL_ADC_Init+0x1ba>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a61      	ldr	r2, [pc, #388]	; (8003118 <HAL_ADC_Init+0x310>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d103      	bne.n	8002f9e <HAL_ADC_Init+0x196>
 8002f96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	e011      	b.n	8002fc2 <HAL_ADC_Init+0x1ba>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a60      	ldr	r2, [pc, #384]	; (8003124 <HAL_ADC_Init+0x31c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d102      	bne.n	8002fae <HAL_ADC_Init+0x1a6>
 8002fa8:	4b5f      	ldr	r3, [pc, #380]	; (8003128 <HAL_ADC_Init+0x320>)
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	e009      	b.n	8002fc2 <HAL_ADC_Init+0x1ba>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a5d      	ldr	r2, [pc, #372]	; (8003128 <HAL_ADC_Init+0x320>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d102      	bne.n	8002fbe <HAL_ADC_Init+0x1b6>
 8002fb8:	4b5a      	ldr	r3, [pc, #360]	; (8003124 <HAL_ADC_Init+0x31c>)
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	e001      	b.n	8002fc2 <HAL_ADC_Init+0x1ba>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f003 0303 	and.w	r3, r3, #3
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d108      	bne.n	8002fe2 <HAL_ADC_Init+0x1da>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_ADC_Init+0x1da>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <HAL_ADC_Init+0x1dc>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d11c      	bne.n	8003022 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002fe8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d010      	beq.n	8003010 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d107      	bne.n	800300a <HAL_ADC_Init+0x202>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_ADC_Init+0x202>
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <HAL_ADC_Init+0x204>
 800300a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800300c:	2b00      	cmp	r3, #0
 800300e:	d108      	bne.n	8003022 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003010:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	431a      	orrs	r2, r3
 800301e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003020:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	7e5b      	ldrb	r3, [r3, #25]
 8003026:	035b      	lsls	r3, r3, #13
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800302c:	2a01      	cmp	r2, #1
 800302e:	d002      	beq.n	8003036 <HAL_ADC_Init+0x22e>
 8003030:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003034:	e000      	b.n	8003038 <HAL_ADC_Init+0x230>
 8003036:	2200      	movs	r2, #0
 8003038:	431a      	orrs	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	4313      	orrs	r3, r2
 8003046:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003048:	4313      	orrs	r3, r2
 800304a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d11b      	bne.n	800308e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	7e5b      	ldrb	r3, [r3, #25]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	3b01      	subs	r3, #1
 8003064:	045a      	lsls	r2, r3, #17
 8003066:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003068:	4313      	orrs	r3, r2
 800306a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306e:	663b      	str	r3, [r7, #96]	; 0x60
 8003070:	e00d      	b.n	800308e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800307a:	f043 0220 	orr.w	r2, r3, #32
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f043 0201 	orr.w	r2, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	2b01      	cmp	r3, #1
 8003094:	d054      	beq.n	8003140 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a22      	ldr	r2, [pc, #136]	; (8003124 <HAL_ADC_Init+0x31c>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d004      	beq.n	80030aa <HAL_ADC_Init+0x2a2>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a20      	ldr	r2, [pc, #128]	; (8003128 <HAL_ADC_Init+0x320>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d140      	bne.n	800312c <HAL_ADC_Init+0x324>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ae:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80030b2:	d02a      	beq.n	800310a <HAL_ADC_Init+0x302>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030bc:	d022      	beq.n	8003104 <HAL_ADC_Init+0x2fc>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80030c6:	d01a      	beq.n	80030fe <HAL_ADC_Init+0x2f6>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030cc:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80030d0:	d012      	beq.n	80030f8 <HAL_ADC_Init+0x2f0>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d6:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80030da:	d00a      	beq.n	80030f2 <HAL_ADC_Init+0x2ea>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80030e4:	d002      	beq.n	80030ec <HAL_ADC_Init+0x2e4>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ea:	e023      	b.n	8003134 <HAL_ADC_Init+0x32c>
 80030ec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80030f0:	e020      	b.n	8003134 <HAL_ADC_Init+0x32c>
 80030f2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80030f6:	e01d      	b.n	8003134 <HAL_ADC_Init+0x32c>
 80030f8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80030fc:	e01a      	b.n	8003134 <HAL_ADC_Init+0x32c>
 80030fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003102:	e017      	b.n	8003134 <HAL_ADC_Init+0x32c>
 8003104:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8003108:	e014      	b.n	8003134 <HAL_ADC_Init+0x32c>
 800310a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800310e:	e011      	b.n	8003134 <HAL_ADC_Init+0x32c>
 8003110:	20000000 	.word	0x20000000
 8003114:	431bde83 	.word	0x431bde83
 8003118:	50000100 	.word	0x50000100
 800311c:	50000300 	.word	0x50000300
 8003120:	50000700 	.word	0x50000700
 8003124:	50000400 	.word	0x50000400
 8003128:	50000500 	.word	0x50000500
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003138:	4313      	orrs	r3, r2
 800313a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800313c:	4313      	orrs	r3, r2
 800313e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b00      	cmp	r3, #0
 800314c:	d114      	bne.n	8003178 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6812      	ldr	r2, [r2, #0]
 8003158:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800315c:	f023 0302 	bic.w	r3, r3, #2
 8003160:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	7e1b      	ldrb	r3, [r3, #24]
 8003166:	039a      	lsls	r2, r3, #14
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	4313      	orrs	r3, r2
 8003172:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003174:	4313      	orrs	r3, r2
 8003176:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <HAL_ADC_Init+0x3f0>)
 8003180:	4013      	ands	r3, r2
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6812      	ldr	r2, [r2, #0]
 8003186:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003188:	430b      	orrs	r3, r1
 800318a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d10c      	bne.n	80031ae <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319a:	f023 010f 	bic.w	r1, r3, #15
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	1e5a      	subs	r2, r3, #1
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	631a      	str	r2, [r3, #48]	; 0x30
 80031ac:	e007      	b.n	80031be <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 020f 	bic.w	r2, r2, #15
 80031bc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c8:	f023 0303 	bic.w	r3, r3, #3
 80031cc:	f043 0201 	orr.w	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40
 80031d4:	e00a      	b.n	80031ec <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f023 0312 	bic.w	r3, r3, #18
 80031de:	f043 0210 	orr.w	r2, r3, #16
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80031e6:	2301      	movs	r3, #1
 80031e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80031ec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3768      	adds	r7, #104	; 0x68
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	fff0c007 	.word	0xfff0c007

080031fc <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 0304 	and.w	r3, r3, #4
 8003212:	2b00      	cmp	r3, #0
 8003214:	f040 8123 	bne.w	800345e <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_ADC_Start_IT+0x2a>
 8003222:	2302      	movs	r3, #2
 8003224:	e11e      	b.n	8003464 <HAL_ADC_Start_IT+0x268>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 ff52 	bl	80040d8 <ADC_Enable>
 8003234:	4603      	mov	r3, r0
 8003236:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b00      	cmp	r3, #0
 800323c:	f040 810a 	bne.w	8003454 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003244:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003248:	f023 0301 	bic.w	r3, r3, #1
 800324c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800325c:	d004      	beq.n	8003268 <HAL_ADC_Start_IT+0x6c>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a82      	ldr	r2, [pc, #520]	; (800346c <HAL_ADC_Start_IT+0x270>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d106      	bne.n	8003276 <HAL_ADC_Start_IT+0x7a>
 8003268:	4b81      	ldr	r3, [pc, #516]	; (8003470 <HAL_ADC_Start_IT+0x274>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f003 031f 	and.w	r3, r3, #31
 8003270:	2b00      	cmp	r3, #0
 8003272:	d010      	beq.n	8003296 <HAL_ADC_Start_IT+0x9a>
 8003274:	e005      	b.n	8003282 <HAL_ADC_Start_IT+0x86>
 8003276:	4b7f      	ldr	r3, [pc, #508]	; (8003474 <HAL_ADC_Start_IT+0x278>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 031f 	and.w	r3, r3, #31
 800327e:	2b00      	cmp	r3, #0
 8003280:	d009      	beq.n	8003296 <HAL_ADC_Start_IT+0x9a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800328a:	d004      	beq.n	8003296 <HAL_ADC_Start_IT+0x9a>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a79      	ldr	r2, [pc, #484]	; (8003478 <HAL_ADC_Start_IT+0x27c>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d115      	bne.n	80032c2 <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d036      	beq.n	800331e <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80032c0:	e02d      	b.n	800331e <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032d6:	d004      	beq.n	80032e2 <HAL_ADC_Start_IT+0xe6>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a63      	ldr	r2, [pc, #396]	; (800346c <HAL_ADC_Start_IT+0x270>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d10a      	bne.n	80032f8 <HAL_ADC_Start_IT+0xfc>
 80032e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	e008      	b.n	800330a <HAL_ADC_Start_IT+0x10e>
 80032f8:	4b5f      	ldr	r3, [pc, #380]	; (8003478 <HAL_ADC_Start_IT+0x27c>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003300:	2b00      	cmp	r3, #0
 8003302:	bf14      	ite	ne
 8003304:	2301      	movne	r3, #1
 8003306:	2300      	moveq	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d007      	beq.n	800331e <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003316:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003326:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800332a:	d106      	bne.n	800333a <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003330:	f023 0206 	bic.w	r2, r3, #6
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	645a      	str	r2, [r3, #68]	; 0x44
 8003338:	e002      	b.n	8003340 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	221c      	movs	r2, #28
 800334e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	2b08      	cmp	r3, #8
 8003356:	d110      	bne.n	800337a <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0204 	bic.w	r2, r2, #4
 8003366:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0208 	orr.w	r2, r2, #8
 8003376:	605a      	str	r2, [r3, #4]
          break;
 8003378:	e008      	b.n	800338c <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 020c 	orr.w	r2, r2, #12
 8003388:	605a      	str	r2, [r3, #4]
          break;
 800338a:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003390:	2b01      	cmp	r3, #1
 8003392:	d107      	bne.n	80033a4 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0210 	bic.w	r2, r2, #16
 80033a2:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033ac:	d004      	beq.n	80033b8 <HAL_ADC_Start_IT+0x1bc>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a2e      	ldr	r2, [pc, #184]	; (800346c <HAL_ADC_Start_IT+0x270>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d106      	bne.n	80033c6 <HAL_ADC_Start_IT+0x1ca>
 80033b8:	4b2d      	ldr	r3, [pc, #180]	; (8003470 <HAL_ADC_Start_IT+0x274>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 031f 	and.w	r3, r3, #31
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d03e      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 80033c4:	e005      	b.n	80033d2 <HAL_ADC_Start_IT+0x1d6>
 80033c6:	4b2b      	ldr	r3, [pc, #172]	; (8003474 <HAL_ADC_Start_IT+0x278>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 031f 	and.w	r3, r3, #31
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d037      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033da:	d004      	beq.n	80033e6 <HAL_ADC_Start_IT+0x1ea>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a22      	ldr	r2, [pc, #136]	; (800346c <HAL_ADC_Start_IT+0x270>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d106      	bne.n	80033f4 <HAL_ADC_Start_IT+0x1f8>
 80033e6:	4b22      	ldr	r3, [pc, #136]	; (8003470 <HAL_ADC_Start_IT+0x274>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 031f 	and.w	r3, r3, #31
 80033ee:	2b05      	cmp	r3, #5
 80033f0:	d027      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 80033f2:	e005      	b.n	8003400 <HAL_ADC_Start_IT+0x204>
 80033f4:	4b1f      	ldr	r3, [pc, #124]	; (8003474 <HAL_ADC_Start_IT+0x278>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 031f 	and.w	r3, r3, #31
 80033fc:	2b05      	cmp	r3, #5
 80033fe:	d020      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003408:	d004      	beq.n	8003414 <HAL_ADC_Start_IT+0x218>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a17      	ldr	r2, [pc, #92]	; (800346c <HAL_ADC_Start_IT+0x270>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d106      	bne.n	8003422 <HAL_ADC_Start_IT+0x226>
 8003414:	4b16      	ldr	r3, [pc, #88]	; (8003470 <HAL_ADC_Start_IT+0x274>)
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	2b09      	cmp	r3, #9
 800341e:	d010      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 8003420:	e005      	b.n	800342e <HAL_ADC_Start_IT+0x232>
 8003422:	4b14      	ldr	r3, [pc, #80]	; (8003474 <HAL_ADC_Start_IT+0x278>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 031f 	and.w	r3, r3, #31
 800342a:	2b09      	cmp	r3, #9
 800342c:	d009      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003436:	d004      	beq.n	8003442 <HAL_ADC_Start_IT+0x246>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a0e      	ldr	r2, [pc, #56]	; (8003478 <HAL_ADC_Start_IT+0x27c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d10f      	bne.n	8003462 <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 0204 	orr.w	r2, r2, #4
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	e006      	b.n	8003462 <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800345c:	e001      	b.n	8003462 <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800345e:	2302      	movs	r3, #2
 8003460:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003462:	7bfb      	ldrb	r3, [r7, #15]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	50000100 	.word	0x50000100
 8003470:	50000300 	.word	0x50000300
 8003474:	50000700 	.word	0x50000700
 8003478:	50000400 	.word	0x50000400

0800347c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800348a:	4618      	mov	r0, r3
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
	...

08003498 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d106      	bne.n	80034c8 <HAL_ADC_IRQHandler+0x30>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d00f      	beq.n	80034e8 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	f040 80c0 	bne.w	8003658 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	f040 80b8 	bne.w	8003658 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	f003 0310 	and.w	r3, r3, #16
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d105      	bne.n	8003500 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003508:	d004      	beq.n	8003514 <HAL_ADC_IRQHandler+0x7c>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a95      	ldr	r2, [pc, #596]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d106      	bne.n	8003522 <HAL_ADC_IRQHandler+0x8a>
 8003514:	4b94      	ldr	r3, [pc, #592]	; (8003768 <HAL_ADC_IRQHandler+0x2d0>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f003 031f 	and.w	r3, r3, #31
 800351c:	2b00      	cmp	r3, #0
 800351e:	d03e      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 8003520:	e005      	b.n	800352e <HAL_ADC_IRQHandler+0x96>
 8003522:	4b92      	ldr	r3, [pc, #584]	; (800376c <HAL_ADC_IRQHandler+0x2d4>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 031f 	and.w	r3, r3, #31
 800352a:	2b00      	cmp	r3, #0
 800352c:	d037      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003536:	d004      	beq.n	8003542 <HAL_ADC_IRQHandler+0xaa>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a89      	ldr	r2, [pc, #548]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d106      	bne.n	8003550 <HAL_ADC_IRQHandler+0xb8>
 8003542:	4b89      	ldr	r3, [pc, #548]	; (8003768 <HAL_ADC_IRQHandler+0x2d0>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 031f 	and.w	r3, r3, #31
 800354a:	2b05      	cmp	r3, #5
 800354c:	d027      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 800354e:	e005      	b.n	800355c <HAL_ADC_IRQHandler+0xc4>
 8003550:	4b86      	ldr	r3, [pc, #536]	; (800376c <HAL_ADC_IRQHandler+0x2d4>)
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 031f 	and.w	r3, r3, #31
 8003558:	2b05      	cmp	r3, #5
 800355a:	d020      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003564:	d004      	beq.n	8003570 <HAL_ADC_IRQHandler+0xd8>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a7e      	ldr	r2, [pc, #504]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d106      	bne.n	800357e <HAL_ADC_IRQHandler+0xe6>
 8003570:	4b7d      	ldr	r3, [pc, #500]	; (8003768 <HAL_ADC_IRQHandler+0x2d0>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 031f 	and.w	r3, r3, #31
 8003578:	2b09      	cmp	r3, #9
 800357a:	d010      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 800357c:	e005      	b.n	800358a <HAL_ADC_IRQHandler+0xf2>
 800357e:	4b7b      	ldr	r3, [pc, #492]	; (800376c <HAL_ADC_IRQHandler+0x2d4>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 031f 	and.w	r3, r3, #31
 8003586:	2b09      	cmp	r3, #9
 8003588:	d009      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003592:	d004      	beq.n	800359e <HAL_ADC_IRQHandler+0x106>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a75      	ldr	r2, [pc, #468]	; (8003770 <HAL_ADC_IRQHandler+0x2d8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d104      	bne.n	80035a8 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	e00f      	b.n	80035c8 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035b0:	d004      	beq.n	80035bc <HAL_ADC_IRQHandler+0x124>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a6b      	ldr	r2, [pc, #428]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d102      	bne.n	80035c2 <HAL_ADC_IRQHandler+0x12a>
 80035bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80035c0:	e000      	b.n	80035c4 <HAL_ADC_IRQHandler+0x12c>
 80035c2:	4b6b      	ldr	r3, [pc, #428]	; (8003770 <HAL_ADC_IRQHandler+0x2d8>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d139      	bne.n	800364a <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d134      	bne.n	800364a <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d12d      	bne.n	800364a <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d11a      	bne.n	8003632 <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685a      	ldr	r2, [r3, #4]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 020c 	bic.w	r2, r2, #12
 800360a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003610:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d112      	bne.n	800364a <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003628:	f043 0201 	orr.w	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	641a      	str	r2, [r3, #64]	; 0x40
 8003630:	e00b      	b.n	800364a <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f043 0210 	orr.w	r2, r3, #16
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003642:	f043 0201 	orr.w	r2, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7fd feee 	bl	800142c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	220c      	movs	r2, #12
 8003656:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	2b20      	cmp	r3, #32
 8003664:	d106      	bne.n	8003674 <HAL_ADC_IRQHandler+0x1dc>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f003 0320 	and.w	r3, r3, #32
 8003670:	2b20      	cmp	r3, #32
 8003672:	d00f      	beq.n	8003694 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 800367e:	2b40      	cmp	r3, #64	; 0x40
 8003680:	f040 813c 	bne.w	80038fc <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368e:	2b40      	cmp	r3, #64	; 0x40
 8003690:	f040 8134 	bne.w	80038fc <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036a8:	d004      	beq.n	80036b4 <HAL_ADC_IRQHandler+0x21c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a2d      	ldr	r2, [pc, #180]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d106      	bne.n	80036c2 <HAL_ADC_IRQHandler+0x22a>
 80036b4:	4b2c      	ldr	r3, [pc, #176]	; (8003768 <HAL_ADC_IRQHandler+0x2d0>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 031f 	and.w	r3, r3, #31
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d03e      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 80036c0:	e005      	b.n	80036ce <HAL_ADC_IRQHandler+0x236>
 80036c2:	4b2a      	ldr	r3, [pc, #168]	; (800376c <HAL_ADC_IRQHandler+0x2d4>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 031f 	and.w	r3, r3, #31
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d037      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036d6:	d004      	beq.n	80036e2 <HAL_ADC_IRQHandler+0x24a>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a21      	ldr	r2, [pc, #132]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d106      	bne.n	80036f0 <HAL_ADC_IRQHandler+0x258>
 80036e2:	4b21      	ldr	r3, [pc, #132]	; (8003768 <HAL_ADC_IRQHandler+0x2d0>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 031f 	and.w	r3, r3, #31
 80036ea:	2b05      	cmp	r3, #5
 80036ec:	d027      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 80036ee:	e005      	b.n	80036fc <HAL_ADC_IRQHandler+0x264>
 80036f0:	4b1e      	ldr	r3, [pc, #120]	; (800376c <HAL_ADC_IRQHandler+0x2d4>)
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 031f 	and.w	r3, r3, #31
 80036f8:	2b05      	cmp	r3, #5
 80036fa:	d020      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003704:	d004      	beq.n	8003710 <HAL_ADC_IRQHandler+0x278>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a16      	ldr	r2, [pc, #88]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d106      	bne.n	800371e <HAL_ADC_IRQHandler+0x286>
 8003710:	4b15      	ldr	r3, [pc, #84]	; (8003768 <HAL_ADC_IRQHandler+0x2d0>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 031f 	and.w	r3, r3, #31
 8003718:	2b09      	cmp	r3, #9
 800371a:	d010      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 800371c:	e005      	b.n	800372a <HAL_ADC_IRQHandler+0x292>
 800371e:	4b13      	ldr	r3, [pc, #76]	; (800376c <HAL_ADC_IRQHandler+0x2d4>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 031f 	and.w	r3, r3, #31
 8003726:	2b09      	cmp	r3, #9
 8003728:	d009      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003732:	d004      	beq.n	800373e <HAL_ADC_IRQHandler+0x2a6>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a0d      	ldr	r2, [pc, #52]	; (8003770 <HAL_ADC_IRQHandler+0x2d8>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d104      	bne.n	8003748 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	e018      	b.n	800377a <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003750:	d004      	beq.n	800375c <HAL_ADC_IRQHandler+0x2c4>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a03      	ldr	r2, [pc, #12]	; (8003764 <HAL_ADC_IRQHandler+0x2cc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d10b      	bne.n	8003774 <HAL_ADC_IRQHandler+0x2dc>
 800375c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003760:	e009      	b.n	8003776 <HAL_ADC_IRQHandler+0x2de>
 8003762:	bf00      	nop
 8003764:	50000100 	.word	0x50000100
 8003768:	50000300 	.word	0x50000300
 800376c:	50000700 	.word	0x50000700
 8003770:	50000400 	.word	0x50000400
 8003774:	4b9d      	ldr	r3, [pc, #628]	; (80039ec <HAL_ADC_IRQHandler+0x554>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003780:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003784:	2b00      	cmp	r3, #0
 8003786:	f040 80b2 	bne.w	80038ee <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00d      	beq.n	80037b0 <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f040 80a5 	bne.w	80038ee <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f040 809f 	bne.w	80038ee <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ba:	2b40      	cmp	r3, #64	; 0x40
 80037bc:	f040 8097 	bne.w	80038ee <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037c8:	d004      	beq.n	80037d4 <HAL_ADC_IRQHandler+0x33c>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a88      	ldr	r2, [pc, #544]	; (80039f0 <HAL_ADC_IRQHandler+0x558>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d106      	bne.n	80037e2 <HAL_ADC_IRQHandler+0x34a>
 80037d4:	4b87      	ldr	r3, [pc, #540]	; (80039f4 <HAL_ADC_IRQHandler+0x55c>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 031f 	and.w	r3, r3, #31
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d03e      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 80037e0:	e005      	b.n	80037ee <HAL_ADC_IRQHandler+0x356>
 80037e2:	4b85      	ldr	r3, [pc, #532]	; (80039f8 <HAL_ADC_IRQHandler+0x560>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 031f 	and.w	r3, r3, #31
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d037      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037f6:	d004      	beq.n	8003802 <HAL_ADC_IRQHandler+0x36a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a7c      	ldr	r2, [pc, #496]	; (80039f0 <HAL_ADC_IRQHandler+0x558>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d106      	bne.n	8003810 <HAL_ADC_IRQHandler+0x378>
 8003802:	4b7c      	ldr	r3, [pc, #496]	; (80039f4 <HAL_ADC_IRQHandler+0x55c>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 031f 	and.w	r3, r3, #31
 800380a:	2b06      	cmp	r3, #6
 800380c:	d027      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 800380e:	e005      	b.n	800381c <HAL_ADC_IRQHandler+0x384>
 8003810:	4b79      	ldr	r3, [pc, #484]	; (80039f8 <HAL_ADC_IRQHandler+0x560>)
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 031f 	and.w	r3, r3, #31
 8003818:	2b06      	cmp	r3, #6
 800381a:	d020      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003824:	d004      	beq.n	8003830 <HAL_ADC_IRQHandler+0x398>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a71      	ldr	r2, [pc, #452]	; (80039f0 <HAL_ADC_IRQHandler+0x558>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d106      	bne.n	800383e <HAL_ADC_IRQHandler+0x3a6>
 8003830:	4b70      	ldr	r3, [pc, #448]	; (80039f4 <HAL_ADC_IRQHandler+0x55c>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 031f 	and.w	r3, r3, #31
 8003838:	2b07      	cmp	r3, #7
 800383a:	d010      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 800383c:	e005      	b.n	800384a <HAL_ADC_IRQHandler+0x3b2>
 800383e:	4b6e      	ldr	r3, [pc, #440]	; (80039f8 <HAL_ADC_IRQHandler+0x560>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 031f 	and.w	r3, r3, #31
 8003846:	2b07      	cmp	r3, #7
 8003848:	d009      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003852:	d004      	beq.n	800385e <HAL_ADC_IRQHandler+0x3c6>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a64      	ldr	r2, [pc, #400]	; (80039ec <HAL_ADC_IRQHandler+0x554>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d104      	bne.n	8003868 <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	e00f      	b.n	8003888 <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003870:	d004      	beq.n	800387c <HAL_ADC_IRQHandler+0x3e4>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a5e      	ldr	r2, [pc, #376]	; (80039f0 <HAL_ADC_IRQHandler+0x558>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d102      	bne.n	8003882 <HAL_ADC_IRQHandler+0x3ea>
 800387c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003880:	e000      	b.n	8003884 <HAL_ADC_IRQHandler+0x3ec>
 8003882:	4b5a      	ldr	r3, [pc, #360]	; (80039ec <HAL_ADC_IRQHandler+0x554>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d12d      	bne.n	80038ee <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 0308 	and.w	r3, r3, #8
 800389c:	2b00      	cmp	r3, #0
 800389e:	d11a      	bne.n	80038d6 <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038ae:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d112      	bne.n	80038ee <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	f043 0201 	orr.w	r2, r3, #1
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40
 80038d4:	e00b      	b.n	80038ee <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f043 0210 	orr.w	r2, r3, #16
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e6:	f043 0201 	orr.w	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f8de 	bl	8003ab0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2260      	movs	r2, #96	; 0x60
 80038fa:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003906:	2b80      	cmp	r3, #128	; 0x80
 8003908:	d113      	bne.n	8003932 <HAL_ADC_IRQHandler+0x49a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003914:	2b80      	cmp	r3, #128	; 0x80
 8003916:	d10c      	bne.n	8003932 <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff fa5b 	bl	8002de0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2280      	movs	r2, #128	; 0x80
 8003930:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800393c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003940:	d115      	bne.n	800396e <HAL_ADC_IRQHandler+0x4d6>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003950:	d10d      	bne.n	800396e <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f8ba 	bl	8003ad8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f44f 7280 	mov.w	r2, #256	; 0x100
 800396c:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800397c:	d115      	bne.n	80039aa <HAL_ADC_IRQHandler+0x512>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003988:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800398c:	d10d      	bne.n	80039aa <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 f8a6 	bl	8003aec <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b10      	cmp	r3, #16
 80039b6:	d151      	bne.n	8003a5c <HAL_ADC_IRQHandler+0x5c4>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f003 0310 	and.w	r3, r3, #16
 80039c2:	2b10      	cmp	r3, #16
 80039c4:	d14a      	bne.n	8003a5c <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d102      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 80039ce:	2301      	movs	r3, #1
 80039d0:	617b      	str	r3, [r7, #20]
 80039d2:	e02d      	b.n	8003a30 <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039dc:	d004      	beq.n	80039e8 <HAL_ADC_IRQHandler+0x550>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a03      	ldr	r2, [pc, #12]	; (80039f0 <HAL_ADC_IRQHandler+0x558>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d109      	bne.n	80039fc <HAL_ADC_IRQHandler+0x564>
 80039e8:	4b02      	ldr	r3, [pc, #8]	; (80039f4 <HAL_ADC_IRQHandler+0x55c>)
 80039ea:	e008      	b.n	80039fe <HAL_ADC_IRQHandler+0x566>
 80039ec:	50000400 	.word	0x50000400
 80039f0:	50000100 	.word	0x50000100
 80039f4:	50000300 	.word	0x50000300
 80039f8:	50000700 	.word	0x50000700
 80039fc:	4b2b      	ldr	r3, [pc, #172]	; (8003aac <HAL_ADC_IRQHandler+0x614>)
 80039fe:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d109      	bne.n	8003a20 <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d10a      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	e007      	b.n	8003a30 <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d10e      	bne.n	8003a54 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a46:	f043 0202 	orr.w	r2, r3, #2
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f7ff f9d0 	bl	8002df4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2210      	movs	r2, #16
 8003a5a:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a6a:	d11b      	bne.n	8003aa4 <HAL_ADC_IRQHandler+0x60c>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a7a:	d113      	bne.n	8003aa4 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a8c:	f043 0208 	orr.w	r2, r3, #8
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a9c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 f810 	bl	8003ac4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8003aa4:	bf00      	nop
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	50000700 	.word	0x50000700

08003ab0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b09b      	sub	sp, #108	; 0x6c
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0x22>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e2cb      	b.n	80040ba <HAL_ADC_ConfigChannel+0x5ba>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f040 82af 	bne.w	8004098 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d81c      	bhi.n	8003b7c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	4413      	add	r3, r2
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	461a      	mov	r2, r3
 8003b56:	231f      	movs	r3, #31
 8003b58:	4093      	lsls	r3, r2
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	4019      	ands	r1, r3
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685a      	ldr	r2, [r3, #4]
 8003b66:	4613      	mov	r3, r2
 8003b68:	005b      	lsls	r3, r3, #1
 8003b6a:	4413      	add	r3, r2
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	fa00 f203 	lsl.w	r2, r0, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	631a      	str	r2, [r3, #48]	; 0x30
 8003b7a:	e063      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2b09      	cmp	r3, #9
 8003b82:	d81e      	bhi.n	8003bc2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	4413      	add	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	3b1e      	subs	r3, #30
 8003b98:	221f      	movs	r2, #31
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	4019      	ands	r1, r3
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	6818      	ldr	r0, [r3, #0]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	4413      	add	r3, r2
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	3b1e      	subs	r3, #30
 8003bb4:	fa00 f203 	lsl.w	r2, r0, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	635a      	str	r2, [r3, #52]	; 0x34
 8003bc0:	e040      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b0e      	cmp	r3, #14
 8003bc8:	d81e      	bhi.n	8003c08 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	4413      	add	r3, r2
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	3b3c      	subs	r3, #60	; 0x3c
 8003bde:	221f      	movs	r2, #31
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	4019      	ands	r1, r3
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	4413      	add	r3, r2
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	3b3c      	subs	r3, #60	; 0x3c
 8003bfa:	fa00 f203 	lsl.w	r2, r0, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	639a      	str	r2, [r3, #56]	; 0x38
 8003c06:	e01d      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	3b5a      	subs	r3, #90	; 0x5a
 8003c1c:	221f      	movs	r2, #31
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	4019      	ands	r1, r3
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	4413      	add	r3, r2
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	3b5a      	subs	r3, #90	; 0x5a
 8003c38:	fa00 f203 	lsl.w	r2, r0, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 030c 	and.w	r3, r3, #12
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f040 80e5 	bne.w	8003e1e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2b09      	cmp	r3, #9
 8003c5a:	d91c      	bls.n	8003c96 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	6999      	ldr	r1, [r3, #24]
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	4613      	mov	r3, r2
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	4413      	add	r3, r2
 8003c6c:	3b1e      	subs	r3, #30
 8003c6e:	2207      	movs	r2, #7
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	43db      	mvns	r3, r3
 8003c76:	4019      	ands	r1, r3
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	6898      	ldr	r0, [r3, #8]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	4613      	mov	r3, r2
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	4413      	add	r3, r2
 8003c86:	3b1e      	subs	r3, #30
 8003c88:	fa00 f203 	lsl.w	r2, r0, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	619a      	str	r2, [r3, #24]
 8003c94:	e019      	b.n	8003cca <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6959      	ldr	r1, [r3, #20]
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	2207      	movs	r2, #7
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	43db      	mvns	r3, r3
 8003cae:	4019      	ands	r1, r3
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	6898      	ldr	r0, [r3, #8]
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	4413      	add	r3, r2
 8003cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	695a      	ldr	r2, [r3, #20]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	08db      	lsrs	r3, r3, #3
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	2b03      	cmp	r3, #3
 8003cea:	d84f      	bhi.n	8003d8c <HAL_ADC_ConfigChannel+0x28c>
 8003cec:	a201      	add	r2, pc, #4	; (adr r2, 8003cf4 <HAL_ADC_ConfigChannel+0x1f4>)
 8003cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf2:	bf00      	nop
 8003cf4:	08003d05 	.word	0x08003d05
 8003cf8:	08003d27 	.word	0x08003d27
 8003cfc:	08003d49 	.word	0x08003d49
 8003d00:	08003d6b 	.word	0x08003d6b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d0a:	4b9f      	ldr	r3, [pc, #636]	; (8003f88 <HAL_ADC_ConfigChannel+0x488>)
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	6812      	ldr	r2, [r2, #0]
 8003d12:	0691      	lsls	r1, r2, #26
 8003d14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d16:	430a      	orrs	r2, r1
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003d22:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003d24:	e07e      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003d2c:	4b96      	ldr	r3, [pc, #600]	; (8003f88 <HAL_ADC_ConfigChannel+0x488>)
 8003d2e:	4013      	ands	r3, r2
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	6812      	ldr	r2, [r2, #0]
 8003d34:	0691      	lsls	r1, r2, #26
 8003d36:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003d44:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003d46:	e06d      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003d4e:	4b8e      	ldr	r3, [pc, #568]	; (8003f88 <HAL_ADC_ConfigChannel+0x488>)
 8003d50:	4013      	ands	r3, r2
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	6812      	ldr	r2, [r2, #0]
 8003d56:	0691      	lsls	r1, r2, #26
 8003d58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	431a      	orrs	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003d66:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003d68:	e05c      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003d70:	4b85      	ldr	r3, [pc, #532]	; (8003f88 <HAL_ADC_ConfigChannel+0x488>)
 8003d72:	4013      	ands	r3, r2
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	0691      	lsls	r1, r2, #26
 8003d7a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003d88:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003d8a:	e04b      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	069b      	lsls	r3, r3, #26
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d107      	bne.n	8003db0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003dae:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003db6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	069b      	lsls	r3, r3, #26
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d107      	bne.n	8003dd4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003dd2:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dda:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	069b      	lsls	r3, r3, #26
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d107      	bne.n	8003df8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003df6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dfe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	069b      	lsls	r3, r3, #26
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d10a      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e1a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003e1c:	e001      	b.n	8003e22 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003e1e:	bf00      	nop
 8003e20:	e000      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003e22:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d108      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x344>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x344>
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <HAL_ADC_ConfigChannel+0x346>
 8003e44:	2300      	movs	r3, #0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f040 8131 	bne.w	80040ae <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d00f      	beq.n	8003e74 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2201      	movs	r2, #1
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	43da      	mvns	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	400a      	ands	r2, r1
 8003e6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003e72:	e049      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2201      	movs	r2, #1
 8003e82:	409a      	lsls	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b09      	cmp	r3, #9
 8003e94:	d91c      	bls.n	8003ed0 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6999      	ldr	r1, [r3, #24]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	4413      	add	r3, r2
 8003ea6:	3b1b      	subs	r3, #27
 8003ea8:	2207      	movs	r2, #7
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	43db      	mvns	r3, r3
 8003eb0:	4019      	ands	r1, r3
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	6898      	ldr	r0, [r3, #8]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	005b      	lsls	r3, r3, #1
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3b1b      	subs	r3, #27
 8003ec2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	619a      	str	r2, [r3, #24]
 8003ece:	e01b      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6959      	ldr	r1, [r3, #20]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	1c5a      	adds	r2, r3, #1
 8003edc:	4613      	mov	r3, r2
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4413      	add	r3, r2
 8003ee2:	2207      	movs	r2, #7
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	4019      	ands	r1, r3
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	6898      	ldr	r0, [r3, #8]
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	4413      	add	r3, r2
 8003efc:	fa00 f203 	lsl.w	r2, r0, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f10:	d004      	beq.n	8003f1c <HAL_ADC_ConfigChannel+0x41c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a1d      	ldr	r2, [pc, #116]	; (8003f8c <HAL_ADC_ConfigChannel+0x48c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d101      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x420>
 8003f1c:	4b1c      	ldr	r3, [pc, #112]	; (8003f90 <HAL_ADC_ConfigChannel+0x490>)
 8003f1e:	e000      	b.n	8003f22 <HAL_ADC_ConfigChannel+0x422>
 8003f20:	4b1c      	ldr	r3, [pc, #112]	; (8003f94 <HAL_ADC_ConfigChannel+0x494>)
 8003f22:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b10      	cmp	r3, #16
 8003f2a:	d105      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003f2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d015      	beq.n	8003f64 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003f3c:	2b11      	cmp	r3, #17
 8003f3e:	d105      	bne.n	8003f4c <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003f40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00b      	beq.n	8003f64 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003f50:	2b12      	cmp	r3, #18
 8003f52:	f040 80ac 	bne.w	80040ae <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003f56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f040 80a5 	bne.w	80040ae <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f6c:	d102      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x474>
 8003f6e:	4b07      	ldr	r3, [pc, #28]	; (8003f8c <HAL_ADC_ConfigChannel+0x48c>)
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	e023      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x4bc>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a04      	ldr	r2, [pc, #16]	; (8003f8c <HAL_ADC_ConfigChannel+0x48c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10c      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x498>
 8003f7e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	e01a      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x4bc>
 8003f86:	bf00      	nop
 8003f88:	83fff000 	.word	0x83fff000
 8003f8c:	50000100 	.word	0x50000100
 8003f90:	50000300 	.word	0x50000300
 8003f94:	50000700 	.word	0x50000700
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a4a      	ldr	r2, [pc, #296]	; (80040c8 <HAL_ADC_ConfigChannel+0x5c8>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d102      	bne.n	8003fa8 <HAL_ADC_ConfigChannel+0x4a8>
 8003fa2:	4b4a      	ldr	r3, [pc, #296]	; (80040cc <HAL_ADC_ConfigChannel+0x5cc>)
 8003fa4:	60fb      	str	r3, [r7, #12]
 8003fa6:	e009      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x4bc>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a47      	ldr	r2, [pc, #284]	; (80040cc <HAL_ADC_ConfigChannel+0x5cc>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d102      	bne.n	8003fb8 <HAL_ADC_ConfigChannel+0x4b8>
 8003fb2:	4b45      	ldr	r3, [pc, #276]	; (80040c8 <HAL_ADC_ConfigChannel+0x5c8>)
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	e001      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x4bc>
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d108      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x4dc>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d101      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x4dc>
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e000      	b.n	8003fde <HAL_ADC_ConfigChannel+0x4de>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d150      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003fe2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d010      	beq.n	800400a <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f003 0303 	and.w	r3, r3, #3
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d107      	bne.n	8004004 <HAL_ADC_ConfigChannel+0x504>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d101      	bne.n	8004004 <HAL_ADC_ConfigChannel+0x504>
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <HAL_ADC_ConfigChannel+0x506>
 8004004:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004006:	2b00      	cmp	r3, #0
 8004008:	d13c      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2b10      	cmp	r3, #16
 8004010:	d11d      	bne.n	800404e <HAL_ADC_ConfigChannel+0x54e>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800401a:	d118      	bne.n	800404e <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800401c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004026:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004028:	4b29      	ldr	r3, [pc, #164]	; (80040d0 <HAL_ADC_ConfigChannel+0x5d0>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a29      	ldr	r2, [pc, #164]	; (80040d4 <HAL_ADC_ConfigChannel+0x5d4>)
 800402e:	fba2 2303 	umull	r2, r3, r2, r3
 8004032:	0c9a      	lsrs	r2, r3, #18
 8004034:	4613      	mov	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4413      	add	r3, r2
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800403e:	e002      	b.n	8004046 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	3b01      	subs	r3, #1
 8004044:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1f9      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800404c:	e02e      	b.n	80040ac <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2b11      	cmp	r3, #17
 8004054:	d10b      	bne.n	800406e <HAL_ADC_ConfigChannel+0x56e>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800405e:	d106      	bne.n	800406e <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004060:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004068:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800406a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800406c:	e01e      	b.n	80040ac <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b12      	cmp	r3, #18
 8004074:	d11a      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800407e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004080:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004082:	e013      	b.n	80040ac <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	f043 0220 	orr.w	r2, r3, #32
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8004096:	e00a      	b.n	80040ae <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409c:	f043 0220 	orr.w	r2, r3, #32
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80040aa:	e000      	b.n	80040ae <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80040ac:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80040b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	376c      	adds	r7, #108	; 0x6c
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	50000400 	.word	0x50000400
 80040cc:	50000500 	.word	0x50000500
 80040d0:	20000000 	.word	0x20000000
 80040d4:	431bde83 	.word	0x431bde83

080040d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040e0:	2300      	movs	r3, #0
 80040e2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d108      	bne.n	8004104 <ADC_Enable+0x2c>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <ADC_Enable+0x2c>
 8004100:	2301      	movs	r3, #1
 8004102:	e000      	b.n	8004106 <ADC_Enable+0x2e>
 8004104:	2300      	movs	r3, #0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d143      	bne.n	8004192 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	4b22      	ldr	r3, [pc, #136]	; (800419c <ADC_Enable+0xc4>)
 8004112:	4013      	ands	r3, r2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00d      	beq.n	8004134 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411c:	f043 0210 	orr.w	r2, r3, #16
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004128:	f043 0201 	orr.w	r2, r3, #1
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e02f      	b.n	8004194 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689a      	ldr	r2, [r3, #8]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004144:	f7fe fe1e 	bl	8002d84 <HAL_GetTick>
 8004148:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800414a:	e01b      	b.n	8004184 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800414c:	f7fe fe1a 	bl	8002d84 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d914      	bls.n	8004184 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b01      	cmp	r3, #1
 8004166:	d00d      	beq.n	8004184 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416c:	f043 0210 	orr.w	r2, r3, #16
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004178:	f043 0201 	orr.w	r2, r3, #1
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e007      	b.n	8004194 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b01      	cmp	r3, #1
 8004190:	d1dc      	bne.n	800414c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	8000003f 	.word	0x8000003f

080041a0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d108      	bne.n	80041cc <ADC_Disable+0x2c>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <ADC_Disable+0x2c>
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <ADC_Disable+0x2e>
 80041cc:	2300      	movs	r3, #0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d047      	beq.n	8004262 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 030d 	and.w	r3, r3, #13
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d10f      	bne.n	8004200 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689a      	ldr	r2, [r3, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0202 	orr.w	r2, r2, #2
 80041ee:	609a      	str	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2203      	movs	r2, #3
 80041f6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80041f8:	f7fe fdc4 	bl	8002d84 <HAL_GetTick>
 80041fc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80041fe:	e029      	b.n	8004254 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004204:	f043 0210 	orr.w	r2, r3, #16
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004210:	f043 0201 	orr.w	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e023      	b.n	8004264 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800421c:	f7fe fdb2 	bl	8002d84 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d914      	bls.n	8004254 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b01      	cmp	r3, #1
 8004236:	d10d      	bne.n	8004254 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423c:	f043 0210 	orr.w	r2, r3, #16
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004248:	f043 0201 	orr.w	r2, r3, #1
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e007      	b.n	8004264 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b01      	cmp	r3, #1
 8004260:	d0dc      	beq.n	800421c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800427c:	4b0c      	ldr	r3, [pc, #48]	; (80042b0 <__NVIC_SetPriorityGrouping+0x44>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004288:	4013      	ands	r3, r2
 800428a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004294:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800429c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800429e:	4a04      	ldr	r2, [pc, #16]	; (80042b0 <__NVIC_SetPriorityGrouping+0x44>)
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	60d3      	str	r3, [r2, #12]
}
 80042a4:	bf00      	nop
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042b8:	4b04      	ldr	r3, [pc, #16]	; (80042cc <__NVIC_GetPriorityGrouping+0x18>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	0a1b      	lsrs	r3, r3, #8
 80042be:	f003 0307 	and.w	r3, r3, #7
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	e000ed00 	.word	0xe000ed00

080042d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	db0b      	blt.n	80042fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042e2:	79fb      	ldrb	r3, [r7, #7]
 80042e4:	f003 021f 	and.w	r2, r3, #31
 80042e8:	4907      	ldr	r1, [pc, #28]	; (8004308 <__NVIC_EnableIRQ+0x38>)
 80042ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	2001      	movs	r0, #1
 80042f2:	fa00 f202 	lsl.w	r2, r0, r2
 80042f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	e000e100 	.word	0xe000e100

0800430c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	6039      	str	r1, [r7, #0]
 8004316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431c:	2b00      	cmp	r3, #0
 800431e:	db0a      	blt.n	8004336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	b2da      	uxtb	r2, r3
 8004324:	490c      	ldr	r1, [pc, #48]	; (8004358 <__NVIC_SetPriority+0x4c>)
 8004326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432a:	0112      	lsls	r2, r2, #4
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	440b      	add	r3, r1
 8004330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004334:	e00a      	b.n	800434c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	b2da      	uxtb	r2, r3
 800433a:	4908      	ldr	r1, [pc, #32]	; (800435c <__NVIC_SetPriority+0x50>)
 800433c:	79fb      	ldrb	r3, [r7, #7]
 800433e:	f003 030f 	and.w	r3, r3, #15
 8004342:	3b04      	subs	r3, #4
 8004344:	0112      	lsls	r2, r2, #4
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	440b      	add	r3, r1
 800434a:	761a      	strb	r2, [r3, #24]
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr
 8004358:	e000e100 	.word	0xe000e100
 800435c:	e000ed00 	.word	0xe000ed00

08004360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004360:	b480      	push	{r7}
 8004362:	b089      	sub	sp, #36	; 0x24
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f1c3 0307 	rsb	r3, r3, #7
 800437a:	2b04      	cmp	r3, #4
 800437c:	bf28      	it	cs
 800437e:	2304      	movcs	r3, #4
 8004380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	3304      	adds	r3, #4
 8004386:	2b06      	cmp	r3, #6
 8004388:	d902      	bls.n	8004390 <NVIC_EncodePriority+0x30>
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	3b03      	subs	r3, #3
 800438e:	e000      	b.n	8004392 <NVIC_EncodePriority+0x32>
 8004390:	2300      	movs	r3, #0
 8004392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004394:	f04f 32ff 	mov.w	r2, #4294967295
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43da      	mvns	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	401a      	ands	r2, r3
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043a8:	f04f 31ff 	mov.w	r1, #4294967295
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	fa01 f303 	lsl.w	r3, r1, r3
 80043b2:	43d9      	mvns	r1, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043b8:	4313      	orrs	r3, r2
         );
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3724      	adds	r7, #36	; 0x24
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
	...

080043c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80043d8:	d301      	bcc.n	80043de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043da:	2301      	movs	r3, #1
 80043dc:	e00f      	b.n	80043fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043de:	4a0a      	ldr	r2, [pc, #40]	; (8004408 <SysTick_Config+0x40>)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043e6:	210f      	movs	r1, #15
 80043e8:	f04f 30ff 	mov.w	r0, #4294967295
 80043ec:	f7ff ff8e 	bl	800430c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043f0:	4b05      	ldr	r3, [pc, #20]	; (8004408 <SysTick_Config+0x40>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043f6:	4b04      	ldr	r3, [pc, #16]	; (8004408 <SysTick_Config+0x40>)
 80043f8:	2207      	movs	r2, #7
 80043fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	e000e010 	.word	0xe000e010

0800440c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f7ff ff29 	bl	800426c <__NVIC_SetPriorityGrouping>
}
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b086      	sub	sp, #24
 8004426:	af00      	add	r7, sp, #0
 8004428:	4603      	mov	r3, r0
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
 800442e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004430:	2300      	movs	r3, #0
 8004432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004434:	f7ff ff3e 	bl	80042b4 <__NVIC_GetPriorityGrouping>
 8004438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	6978      	ldr	r0, [r7, #20]
 8004440:	f7ff ff8e 	bl	8004360 <NVIC_EncodePriority>
 8004444:	4602      	mov	r2, r0
 8004446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800444a:	4611      	mov	r1, r2
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff ff5d 	bl	800430c <__NVIC_SetPriority>
}
 8004452:	bf00      	nop
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b082      	sub	sp, #8
 800445e:	af00      	add	r7, sp, #0
 8004460:	4603      	mov	r3, r0
 8004462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004468:	4618      	mov	r0, r3
 800446a:	f7ff ff31 	bl	80042d0 <__NVIC_EnableIRQ>
}
 800446e:	bf00      	nop
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff ffa2 	bl	80043c8 <SysTick_Config>
 8004484:	4603      	mov	r3, r0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800448e:	b580      	push	{r7, lr}
 8004490:	b084      	sub	sp, #16
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004496:	2300      	movs	r3, #0
 8004498:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d101      	bne.n	80044a4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e037      	b.n	8004514 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2202      	movs	r2, #2
 80044a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80044ba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80044be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80044c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f8b4 	bl	8004664 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}  
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	2204      	movs	r2, #4
 800453a:	409a      	lsls	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4013      	ands	r3, r2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d024      	beq.n	800458e <HAL_DMA_IRQHandler+0x72>
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	d01f      	beq.n	800458e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0320 	and.w	r3, r3, #32
 8004558:	2b00      	cmp	r3, #0
 800455a:	d107      	bne.n	800456c <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 0204 	bic.w	r2, r2, #4
 800456a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004574:	2104      	movs	r1, #4
 8004576:	fa01 f202 	lsl.w	r2, r1, r2
 800457a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004580:	2b00      	cmp	r3, #0
 8004582:	d06a      	beq.n	800465a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800458c:	e065      	b.n	800465a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004592:	2202      	movs	r2, #2
 8004594:	409a      	lsls	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	4013      	ands	r3, r2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d02c      	beq.n	80045f8 <HAL_DMA_IRQHandler+0xdc>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d027      	beq.n	80045f8 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0320 	and.w	r3, r3, #32
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10b      	bne.n	80045ce <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 020a 	bic.w	r2, r2, #10
 80045c4:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d6:	2102      	movs	r1, #2
 80045d8:	fa01 f202 	lsl.w	r2, r1, r2
 80045dc:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d035      	beq.n	800465a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80045f6:	e030      	b.n	800465a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fc:	2208      	movs	r2, #8
 80045fe:	409a      	lsls	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4013      	ands	r3, r2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d028      	beq.n	800465a <HAL_DMA_IRQHandler+0x13e>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f003 0308 	and.w	r3, r3, #8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d023      	beq.n	800465a <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f022 020e 	bic.w	r2, r2, #14
 8004620:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462a:	2101      	movs	r1, #1
 800462c:	fa01 f202 	lsl.w	r2, r1, r2
 8004630:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2201      	movs	r2, #1
 8004636:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464c:	2b00      	cmp	r3, #0
 800464e:	d004      	beq.n	800465a <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	4798      	blx	r3
    }
  }
}  
 8004658:	e7ff      	b.n	800465a <HAL_DMA_IRQHandler+0x13e>
 800465a:	bf00      	nop
 800465c:	3710      	adds	r7, #16
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
	...

08004664 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	461a      	mov	r2, r3
 8004672:	4b14      	ldr	r3, [pc, #80]	; (80046c4 <DMA_CalcBaseAndBitshift+0x60>)
 8004674:	429a      	cmp	r2, r3
 8004676:	d80f      	bhi.n	8004698 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	4b12      	ldr	r3, [pc, #72]	; (80046c8 <DMA_CalcBaseAndBitshift+0x64>)
 8004680:	4413      	add	r3, r2
 8004682:	4a12      	ldr	r2, [pc, #72]	; (80046cc <DMA_CalcBaseAndBitshift+0x68>)
 8004684:	fba2 2303 	umull	r2, r3, r2, r3
 8004688:	091b      	lsrs	r3, r3, #4
 800468a:	009a      	lsls	r2, r3, #2
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a0f      	ldr	r2, [pc, #60]	; (80046d0 <DMA_CalcBaseAndBitshift+0x6c>)
 8004694:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004696:	e00e      	b.n	80046b6 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	461a      	mov	r2, r3
 800469e:	4b0d      	ldr	r3, [pc, #52]	; (80046d4 <DMA_CalcBaseAndBitshift+0x70>)
 80046a0:	4413      	add	r3, r2
 80046a2:	4a0a      	ldr	r2, [pc, #40]	; (80046cc <DMA_CalcBaseAndBitshift+0x68>)
 80046a4:	fba2 2303 	umull	r2, r3, r2, r3
 80046a8:	091b      	lsrs	r3, r3, #4
 80046aa:	009a      	lsls	r2, r3, #2
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a09      	ldr	r2, [pc, #36]	; (80046d8 <DMA_CalcBaseAndBitshift+0x74>)
 80046b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	40020407 	.word	0x40020407
 80046c8:	bffdfff8 	.word	0xbffdfff8
 80046cc:	cccccccd 	.word	0xcccccccd
 80046d0:	40020000 	.word	0x40020000
 80046d4:	bffdfbf8 	.word	0xbffdfbf8
 80046d8:	40020400 	.word	0x40020400

080046dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80046e6:	2300      	movs	r3, #0
 80046e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046ea:	e160      	b.n	80049ae <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	2101      	movs	r1, #1
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	fa01 f303 	lsl.w	r3, r1, r3
 80046f8:	4013      	ands	r3, r2
 80046fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 8152 	beq.w	80049a8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f003 0303 	and.w	r3, r3, #3
 800470c:	2b01      	cmp	r3, #1
 800470e:	d005      	beq.n	800471c <HAL_GPIO_Init+0x40>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f003 0303 	and.w	r3, r3, #3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d130      	bne.n	800477e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	2203      	movs	r2, #3
 8004728:	fa02 f303 	lsl.w	r3, r2, r3
 800472c:	43db      	mvns	r3, r3
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4013      	ands	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	68da      	ldr	r2, [r3, #12]
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004752:	2201      	movs	r2, #1
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43db      	mvns	r3, r3
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4013      	ands	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	091b      	lsrs	r3, r3, #4
 8004768:	f003 0201 	and.w	r2, r3, #1
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	2b03      	cmp	r3, #3
 8004788:	d017      	beq.n	80047ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	005b      	lsls	r3, r3, #1
 8004794:	2203      	movs	r2, #3
 8004796:	fa02 f303 	lsl.w	r3, r2, r3
 800479a:	43db      	mvns	r3, r3
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4013      	ands	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	689a      	ldr	r2, [r3, #8]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d123      	bne.n	800480e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	08da      	lsrs	r2, r3, #3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	3208      	adds	r2, #8
 80047ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	220f      	movs	r2, #15
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	43db      	mvns	r3, r3
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4013      	ands	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	691a      	ldr	r2, [r3, #16]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	fa02 f303 	lsl.w	r3, r2, r3
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	08da      	lsrs	r2, r3, #3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	3208      	adds	r2, #8
 8004808:	6939      	ldr	r1, [r7, #16]
 800480a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	2203      	movs	r2, #3
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4013      	ands	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f003 0203 	and.w	r2, r3, #3
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	fa02 f303 	lsl.w	r3, r2, r3
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4313      	orrs	r3, r2
 800483a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 80ac 	beq.w	80049a8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004850:	4b5e      	ldr	r3, [pc, #376]	; (80049cc <HAL_GPIO_Init+0x2f0>)
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	4a5d      	ldr	r2, [pc, #372]	; (80049cc <HAL_GPIO_Init+0x2f0>)
 8004856:	f043 0301 	orr.w	r3, r3, #1
 800485a:	6193      	str	r3, [r2, #24]
 800485c:	4b5b      	ldr	r3, [pc, #364]	; (80049cc <HAL_GPIO_Init+0x2f0>)
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	60bb      	str	r3, [r7, #8]
 8004866:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004868:	4a59      	ldr	r2, [pc, #356]	; (80049d0 <HAL_GPIO_Init+0x2f4>)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	089b      	lsrs	r3, r3, #2
 800486e:	3302      	adds	r3, #2
 8004870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004874:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	f003 0303 	and.w	r3, r3, #3
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	220f      	movs	r2, #15
 8004880:	fa02 f303 	lsl.w	r3, r2, r3
 8004884:	43db      	mvns	r3, r3
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	4013      	ands	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004892:	d025      	beq.n	80048e0 <HAL_GPIO_Init+0x204>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a4f      	ldr	r2, [pc, #316]	; (80049d4 <HAL_GPIO_Init+0x2f8>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d01f      	beq.n	80048dc <HAL_GPIO_Init+0x200>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a4e      	ldr	r2, [pc, #312]	; (80049d8 <HAL_GPIO_Init+0x2fc>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d019      	beq.n	80048d8 <HAL_GPIO_Init+0x1fc>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a4d      	ldr	r2, [pc, #308]	; (80049dc <HAL_GPIO_Init+0x300>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d013      	beq.n	80048d4 <HAL_GPIO_Init+0x1f8>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a4c      	ldr	r2, [pc, #304]	; (80049e0 <HAL_GPIO_Init+0x304>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00d      	beq.n	80048d0 <HAL_GPIO_Init+0x1f4>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a4b      	ldr	r2, [pc, #300]	; (80049e4 <HAL_GPIO_Init+0x308>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d007      	beq.n	80048cc <HAL_GPIO_Init+0x1f0>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a4a      	ldr	r2, [pc, #296]	; (80049e8 <HAL_GPIO_Init+0x30c>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d101      	bne.n	80048c8 <HAL_GPIO_Init+0x1ec>
 80048c4:	2306      	movs	r3, #6
 80048c6:	e00c      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048c8:	2307      	movs	r3, #7
 80048ca:	e00a      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048cc:	2305      	movs	r3, #5
 80048ce:	e008      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048d0:	2304      	movs	r3, #4
 80048d2:	e006      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048d4:	2303      	movs	r3, #3
 80048d6:	e004      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048d8:	2302      	movs	r3, #2
 80048da:	e002      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <HAL_GPIO_Init+0x206>
 80048e0:	2300      	movs	r3, #0
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	f002 0203 	and.w	r2, r2, #3
 80048e8:	0092      	lsls	r2, r2, #2
 80048ea:	4093      	lsls	r3, r2
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80048f2:	4937      	ldr	r1, [pc, #220]	; (80049d0 <HAL_GPIO_Init+0x2f4>)
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	089b      	lsrs	r3, r3, #2
 80048f8:	3302      	adds	r3, #2
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004900:	4b3a      	ldr	r3, [pc, #232]	; (80049ec <HAL_GPIO_Init+0x310>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	43db      	mvns	r3, r3
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4013      	ands	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004924:	4a31      	ldr	r2, [pc, #196]	; (80049ec <HAL_GPIO_Init+0x310>)
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800492a:	4b30      	ldr	r3, [pc, #192]	; (80049ec <HAL_GPIO_Init+0x310>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	43db      	mvns	r3, r3
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	4013      	ands	r3, r2
 8004938:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4313      	orrs	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800494e:	4a27      	ldr	r2, [pc, #156]	; (80049ec <HAL_GPIO_Init+0x310>)
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004954:	4b25      	ldr	r3, [pc, #148]	; (80049ec <HAL_GPIO_Init+0x310>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	43db      	mvns	r3, r3
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	4013      	ands	r3, r2
 8004962:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4313      	orrs	r3, r2
 8004976:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004978:	4a1c      	ldr	r2, [pc, #112]	; (80049ec <HAL_GPIO_Init+0x310>)
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800497e:	4b1b      	ldr	r3, [pc, #108]	; (80049ec <HAL_GPIO_Init+0x310>)
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	43db      	mvns	r3, r3
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	4013      	ands	r3, r2
 800498c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80049a2:	4a12      	ldr	r2, [pc, #72]	; (80049ec <HAL_GPIO_Init+0x310>)
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	3301      	adds	r3, #1
 80049ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	fa22 f303 	lsr.w	r3, r2, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f47f ae97 	bne.w	80046ec <HAL_GPIO_Init+0x10>
  }
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40021000 	.word	0x40021000
 80049d0:	40010000 	.word	0x40010000
 80049d4:	48000400 	.word	0x48000400
 80049d8:	48000800 	.word	0x48000800
 80049dc:	48000c00 	.word	0x48000c00
 80049e0:	48001000 	.word	0x48001000
 80049e4:	48001400 	.word	0x48001400
 80049e8:	48001800 	.word	0x48001800
 80049ec:	40010400 	.word	0x40010400

080049f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	460b      	mov	r3, r1
 80049fa:	807b      	strh	r3, [r7, #2]
 80049fc:	4613      	mov	r3, r2
 80049fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a00:	787b      	ldrb	r3, [r7, #1]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a06:	887a      	ldrh	r2, [r7, #2]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a0c:	e002      	b.n	8004a14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a0e:	887a      	ldrh	r2, [r7, #2]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4603      	mov	r3, r0
 8004a28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a2a:	4b08      	ldr	r3, [pc, #32]	; (8004a4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a2c:	695a      	ldr	r2, [r3, #20]
 8004a2e:	88fb      	ldrh	r3, [r7, #6]
 8004a30:	4013      	ands	r3, r2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d006      	beq.n	8004a44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a36:	4a05      	ldr	r2, [pc, #20]	; (8004a4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a38:	88fb      	ldrh	r3, [r7, #6]
 8004a3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a3c:	88fb      	ldrh	r3, [r7, #6]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fc fd18 	bl	8001474 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a44:	bf00      	nop
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40010400 	.word	0x40010400

08004a50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e081      	b.n	8004b66 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d106      	bne.n	8004a7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fc fb22 	bl	80010c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2224      	movs	r2, #36	; 0x24
 8004a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 0201 	bic.w	r2, r2, #1
 8004a92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004aa0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689a      	ldr	r2, [r3, #8]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ab0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d107      	bne.n	8004aca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	689a      	ldr	r2, [r3, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ac6:	609a      	str	r2, [r3, #8]
 8004ac8:	e006      	b.n	8004ad8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004ad6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d104      	bne.n	8004aea <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ae8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6812      	ldr	r2, [r2, #0]
 8004af4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004af8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004afc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	69d9      	ldr	r1, [r3, #28]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a1a      	ldr	r2, [r3, #32]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0201 	orr.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	607a      	str	r2, [r7, #4]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	817b      	strh	r3, [r7, #10]
 8004b80:	4613      	mov	r3, r2
 8004b82:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b20      	cmp	r3, #32
 8004b8e:	f040 80da 	bne.w	8004d46 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d101      	bne.n	8004ba0 <HAL_I2C_Master_Transmit+0x30>
 8004b9c:	2302      	movs	r3, #2
 8004b9e:	e0d3      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1d8>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ba8:	f7fe f8ec 	bl	8002d84 <HAL_GetTick>
 8004bac:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	2319      	movs	r3, #25
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 fdc4 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e0be      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2221      	movs	r2, #33	; 0x21
 8004bce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2210      	movs	r2, #16
 8004bd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	893a      	ldrh	r2, [r7, #8]
 8004bea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	2bff      	cmp	r3, #255	; 0xff
 8004bfa:	d90e      	bls.n	8004c1a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	22ff      	movs	r2, #255	; 0xff
 8004c00:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	8979      	ldrh	r1, [r7, #10]
 8004c0a:	4b51      	ldr	r3, [pc, #324]	; (8004d50 <HAL_I2C_Master_Transmit+0x1e0>)
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 ff36 	bl	8005a84 <I2C_TransferConfig>
 8004c18:	e06c      	b.n	8004cf4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	8979      	ldrh	r1, [r7, #10]
 8004c2c:	4b48      	ldr	r3, [pc, #288]	; (8004d50 <HAL_I2C_Master_Transmit+0x1e0>)
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 ff25 	bl	8005a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004c3a:	e05b      	b.n	8004cf4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	6a39      	ldr	r1, [r7, #32]
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 fdc1 	bl	80057c8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e07b      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c54:	781a      	ldrb	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	1c5a      	adds	r2, r3, #1
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d034      	beq.n	8004cf4 <HAL_I2C_Master_Transmit+0x184>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d130      	bne.n	8004cf4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	6a3b      	ldr	r3, [r7, #32]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2180      	movs	r1, #128	; 0x80
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 fd53 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d001      	beq.n	8004cac <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e04d      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2bff      	cmp	r3, #255	; 0xff
 8004cb4:	d90e      	bls.n	8004cd4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	22ff      	movs	r2, #255	; 0xff
 8004cba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc0:	b2da      	uxtb	r2, r3
 8004cc2:	8979      	ldrh	r1, [r7, #10]
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	9300      	str	r3, [sp, #0]
 8004cc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f000 fed9 	bl	8005a84 <I2C_TransferConfig>
 8004cd2:	e00f      	b.n	8004cf4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	8979      	ldrh	r1, [r7, #10]
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	9300      	str	r3, [sp, #0]
 8004cea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 fec8 	bl	8005a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d19e      	bne.n	8004c3c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	6a39      	ldr	r1, [r7, #32]
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 fda0 	bl	8005848 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e01a      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2220      	movs	r2, #32
 8004d18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	6859      	ldr	r1, [r3, #4]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	4b0b      	ldr	r3, [pc, #44]	; (8004d54 <HAL_I2C_Master_Transmit+0x1e4>)
 8004d26:	400b      	ands	r3, r1
 8004d28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	e000      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004d46:	2302      	movs	r3, #2
  }
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3718      	adds	r7, #24
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	80002000 	.word	0x80002000
 8004d54:	fe00e800 	.word	0xfe00e800

08004d58 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	607a      	str	r2, [r7, #4]
 8004d62:	461a      	mov	r2, r3
 8004d64:	460b      	mov	r3, r1
 8004d66:	817b      	strh	r3, [r7, #10]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b20      	cmp	r3, #32
 8004d76:	f040 80db 	bne.w	8004f30 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d101      	bne.n	8004d88 <HAL_I2C_Master_Receive+0x30>
 8004d84:	2302      	movs	r3, #2
 8004d86:	e0d4      	b.n	8004f32 <HAL_I2C_Master_Receive+0x1da>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d90:	f7fd fff8 	bl	8002d84 <HAL_GetTick>
 8004d94:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	2319      	movs	r3, #25
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 fcd0 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e0bf      	b.n	8004f32 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2222      	movs	r2, #34	; 0x22
 8004db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	893a      	ldrh	r2, [r7, #8]
 8004dd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2bff      	cmp	r3, #255	; 0xff
 8004de2:	d90e      	bls.n	8004e02 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	22ff      	movs	r2, #255	; 0xff
 8004de8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dee:	b2da      	uxtb	r2, r3
 8004df0:	8979      	ldrh	r1, [r7, #10]
 8004df2:	4b52      	ldr	r3, [pc, #328]	; (8004f3c <HAL_I2C_Master_Receive+0x1e4>)
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 fe42 	bl	8005a84 <I2C_TransferConfig>
 8004e00:	e06d      	b.n	8004ede <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	8979      	ldrh	r1, [r7, #10]
 8004e14:	4b49      	ldr	r3, [pc, #292]	; (8004f3c <HAL_I2C_Master_Receive+0x1e4>)
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f000 fe31 	bl	8005a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004e22:	e05c      	b.n	8004ede <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	6a39      	ldr	r1, [r7, #32]
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f000 fd49 	bl	80058c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e07c      	b.n	8004f32 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	3b01      	subs	r3, #1
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d034      	beq.n	8004ede <HAL_I2C_Master_Receive+0x186>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d130      	bne.n	8004ede <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	2200      	movs	r2, #0
 8004e84:	2180      	movs	r1, #128	; 0x80
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f000 fc5e 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e04d      	b.n	8004f32 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2bff      	cmp	r3, #255	; 0xff
 8004e9e:	d90e      	bls.n	8004ebe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	22ff      	movs	r2, #255	; 0xff
 8004ea4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	8979      	ldrh	r1, [r7, #10]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f000 fde4 	bl	8005a84 <I2C_TransferConfig>
 8004ebc:	e00f      	b.n	8004ede <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	8979      	ldrh	r1, [r7, #10]
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 fdd3 	bl	8005a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d19d      	bne.n	8004e24 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	6a39      	ldr	r1, [r7, #32]
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 fcab 	bl	8005848 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e01a      	b.n	8004f32 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2220      	movs	r2, #32
 8004f02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	4b0c      	ldr	r3, [pc, #48]	; (8004f40 <HAL_I2C_Master_Receive+0x1e8>)
 8004f10:	400b      	ands	r3, r1
 8004f12:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	e000      	b.n	8004f32 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004f30:	2302      	movs	r3, #2
  }
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	80002400 	.word	0x80002400
 8004f40:	fe00e800 	.word	0xfe00e800

08004f44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b088      	sub	sp, #32
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	4608      	mov	r0, r1
 8004f4e:	4611      	mov	r1, r2
 8004f50:	461a      	mov	r2, r3
 8004f52:	4603      	mov	r3, r0
 8004f54:	817b      	strh	r3, [r7, #10]
 8004f56:	460b      	mov	r3, r1
 8004f58:	813b      	strh	r3, [r7, #8]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b20      	cmp	r3, #32
 8004f68:	f040 80f9 	bne.w	800515e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_I2C_Mem_Write+0x34>
 8004f72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d105      	bne.n	8004f84 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f7e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e0ed      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d101      	bne.n	8004f92 <HAL_I2C_Mem_Write+0x4e>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e0e6      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f9a:	f7fd fef3 	bl	8002d84 <HAL_GetTick>
 8004f9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	2319      	movs	r3, #25
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 fbcb 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d001      	beq.n	8004fbc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e0d1      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2221      	movs	r2, #33	; 0x21
 8004fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2240      	movs	r2, #64	; 0x40
 8004fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6a3a      	ldr	r2, [r7, #32]
 8004fd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004fdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fe4:	88f8      	ldrh	r0, [r7, #6]
 8004fe6:	893a      	ldrh	r2, [r7, #8]
 8004fe8:	8979      	ldrh	r1, [r7, #10]
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	9301      	str	r3, [sp, #4]
 8004fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fadb 	bl	80055b0 <I2C_RequestMemoryWrite>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d005      	beq.n	800500c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e0a9      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005010:	b29b      	uxth	r3, r3
 8005012:	2bff      	cmp	r3, #255	; 0xff
 8005014:	d90e      	bls.n	8005034 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	22ff      	movs	r2, #255	; 0xff
 800501a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005020:	b2da      	uxtb	r2, r3
 8005022:	8979      	ldrh	r1, [r7, #10]
 8005024:	2300      	movs	r3, #0
 8005026:	9300      	str	r3, [sp, #0]
 8005028:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 fd29 	bl	8005a84 <I2C_TransferConfig>
 8005032:	e00f      	b.n	8005054 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005042:	b2da      	uxtb	r2, r3
 8005044:	8979      	ldrh	r1, [r7, #10]
 8005046:	2300      	movs	r3, #0
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f000 fd18 	bl	8005a84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 fbb5 	bl	80057c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e07b      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506c:	781a      	ldrb	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	1c5a      	adds	r2, r3, #1
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005082:	b29b      	uxth	r3, r3
 8005084:	3b01      	subs	r3, #1
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005090:	3b01      	subs	r3, #1
 8005092:	b29a      	uxth	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d034      	beq.n	800510c <HAL_I2C_Mem_Write+0x1c8>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d130      	bne.n	800510c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b0:	2200      	movs	r2, #0
 80050b2:	2180      	movs	r1, #128	; 0x80
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 fb47 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e04d      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2bff      	cmp	r3, #255	; 0xff
 80050cc:	d90e      	bls.n	80050ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	22ff      	movs	r2, #255	; 0xff
 80050d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	8979      	ldrh	r1, [r7, #10]
 80050dc:	2300      	movs	r3, #0
 80050de:	9300      	str	r3, [sp, #0]
 80050e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 fccd 	bl	8005a84 <I2C_TransferConfig>
 80050ea:	e00f      	b.n	800510c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	8979      	ldrh	r1, [r7, #10]
 80050fe:	2300      	movs	r3, #0
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 fcbc 	bl	8005a84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d19e      	bne.n	8005054 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 fb94 	bl	8005848 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e01a      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2220      	movs	r2, #32
 8005130:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6859      	ldr	r1, [r3, #4]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <HAL_I2C_Mem_Write+0x224>)
 800513e:	400b      	ands	r3, r1
 8005140:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2220      	movs	r2, #32
 8005146:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	e000      	b.n	8005160 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800515e:	2302      	movs	r3, #2
  }
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	fe00e800 	.word	0xfe00e800

0800516c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b088      	sub	sp, #32
 8005170:	af02      	add	r7, sp, #8
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	4608      	mov	r0, r1
 8005176:	4611      	mov	r1, r2
 8005178:	461a      	mov	r2, r3
 800517a:	4603      	mov	r3, r0
 800517c:	817b      	strh	r3, [r7, #10]
 800517e:	460b      	mov	r3, r1
 8005180:	813b      	strh	r3, [r7, #8]
 8005182:	4613      	mov	r3, r2
 8005184:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b20      	cmp	r3, #32
 8005190:	f040 80fd 	bne.w	800538e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005194:	6a3b      	ldr	r3, [r7, #32]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <HAL_I2C_Mem_Read+0x34>
 800519a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800519c:	2b00      	cmp	r3, #0
 800519e:	d105      	bne.n	80051ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e0f1      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_I2C_Mem_Read+0x4e>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e0ea      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80051c2:	f7fd fddf 	bl	8002d84 <HAL_GetTick>
 80051c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	2319      	movs	r3, #25
 80051ce:	2201      	movs	r2, #1
 80051d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 fab7 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e0d5      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2222      	movs	r2, #34	; 0x22
 80051e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2240      	movs	r2, #64	; 0x40
 80051f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a3a      	ldr	r2, [r7, #32]
 80051fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005204:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800520c:	88f8      	ldrh	r0, [r7, #6]
 800520e:	893a      	ldrh	r2, [r7, #8]
 8005210:	8979      	ldrh	r1, [r7, #10]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	9301      	str	r3, [sp, #4]
 8005216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	4603      	mov	r3, r0
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 fa1b 	bl	8005658 <I2C_RequestMemoryRead>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d005      	beq.n	8005234 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e0ad      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005238:	b29b      	uxth	r3, r3
 800523a:	2bff      	cmp	r3, #255	; 0xff
 800523c:	d90e      	bls.n	800525c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	22ff      	movs	r2, #255	; 0xff
 8005242:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005248:	b2da      	uxtb	r2, r3
 800524a:	8979      	ldrh	r1, [r7, #10]
 800524c:	4b52      	ldr	r3, [pc, #328]	; (8005398 <HAL_I2C_Mem_Read+0x22c>)
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 fc15 	bl	8005a84 <I2C_TransferConfig>
 800525a:	e00f      	b.n	800527c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800526a:	b2da      	uxtb	r2, r3
 800526c:	8979      	ldrh	r1, [r7, #10]
 800526e:	4b4a      	ldr	r3, [pc, #296]	; (8005398 <HAL_I2C_Mem_Read+0x22c>)
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fc04 	bl	8005a84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005282:	2200      	movs	r2, #0
 8005284:	2104      	movs	r1, #4
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 fa5e 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e07c      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a0:	b2d2      	uxtb	r2, r2
 80052a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d034      	beq.n	800533c <HAL_I2C_Mem_Read+0x1d0>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d130      	bne.n	800533c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e0:	2200      	movs	r2, #0
 80052e2:	2180      	movs	r1, #128	; 0x80
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 fa2f 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e04d      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	2bff      	cmp	r3, #255	; 0xff
 80052fc:	d90e      	bls.n	800531c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	22ff      	movs	r2, #255	; 0xff
 8005302:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005308:	b2da      	uxtb	r2, r3
 800530a:	8979      	ldrh	r1, [r7, #10]
 800530c:	2300      	movs	r3, #0
 800530e:	9300      	str	r3, [sp, #0]
 8005310:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fbb5 	bl	8005a84 <I2C_TransferConfig>
 800531a:	e00f      	b.n	800533c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005320:	b29a      	uxth	r2, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800532a:	b2da      	uxtb	r2, r3
 800532c:	8979      	ldrh	r1, [r7, #10]
 800532e:	2300      	movs	r3, #0
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 fba4 	bl	8005a84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005340:	b29b      	uxth	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d19a      	bne.n	800527c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f000 fa7c 	bl	8005848 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d001      	beq.n	800535a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e01a      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2220      	movs	r2, #32
 8005360:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	6859      	ldr	r1, [r3, #4]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	4b0b      	ldr	r3, [pc, #44]	; (800539c <HAL_I2C_Mem_Read+0x230>)
 800536e:	400b      	ands	r3, r1
 8005370:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	e000      	b.n	8005390 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800538e:	2302      	movs	r3, #2
  }
}
 8005390:	4618      	mov	r0, r3
 8005392:	3718      	adds	r7, #24
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	80002400 	.word	0x80002400
 800539c:	fe00e800 	.word	0xfe00e800

080053a0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08a      	sub	sp, #40	; 0x28
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	607a      	str	r2, [r7, #4]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	460b      	mov	r3, r1
 80053ae:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80053b0:	2300      	movs	r3, #0
 80053b2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b20      	cmp	r3, #32
 80053be:	f040 80f1 	bne.w	80055a4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053d0:	d101      	bne.n	80053d6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80053d2:	2302      	movs	r3, #2
 80053d4:	e0e7      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d101      	bne.n	80053e4 <HAL_I2C_IsDeviceReady+0x44>
 80053e0:	2302      	movs	r3, #2
 80053e2:	e0e0      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2224      	movs	r2, #36	; 0x24
 80053f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d107      	bne.n	8005412 <HAL_I2C_IsDeviceReady+0x72>
 8005402:	897b      	ldrh	r3, [r7, #10]
 8005404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005408:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800540c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005410:	e004      	b.n	800541c <HAL_I2C_IsDeviceReady+0x7c>
 8005412:	897b      	ldrh	r3, [r7, #10]
 8005414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005418:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	6812      	ldr	r2, [r2, #0]
 8005420:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005422:	f7fd fcaf 	bl	8002d84 <HAL_GetTick>
 8005426:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	f003 0320 	and.w	r3, r3, #32
 8005432:	2b20      	cmp	r3, #32
 8005434:	bf0c      	ite	eq
 8005436:	2301      	moveq	r3, #1
 8005438:	2300      	movne	r3, #0
 800543a:	b2db      	uxtb	r3, r3
 800543c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	f003 0310 	and.w	r3, r3, #16
 8005448:	2b10      	cmp	r3, #16
 800544a:	bf0c      	ite	eq
 800544c:	2301      	moveq	r3, #1
 800544e:	2300      	movne	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005454:	e034      	b.n	80054c0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545c:	d01a      	beq.n	8005494 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800545e:	f7fd fc91 	bl	8002d84 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d302      	bcc.n	8005474 <HAL_I2C_IsDeviceReady+0xd4>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10f      	bne.n	8005494 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005480:	f043 0220 	orr.w	r2, r3, #32
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e088      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b20      	cmp	r3, #32
 80054a0:	bf0c      	ite	eq
 80054a2:	2301      	moveq	r3, #1
 80054a4:	2300      	movne	r3, #0
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	f003 0310 	and.w	r3, r3, #16
 80054b4:	2b10      	cmp	r3, #16
 80054b6:	bf0c      	ite	eq
 80054b8:	2301      	moveq	r3, #1
 80054ba:	2300      	movne	r3, #0
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80054c0:	7ffb      	ldrb	r3, [r7, #31]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d102      	bne.n	80054cc <HAL_I2C_IsDeviceReady+0x12c>
 80054c6:	7fbb      	ldrb	r3, [r7, #30]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d0c4      	beq.n	8005456 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	f003 0310 	and.w	r3, r3, #16
 80054d6:	2b10      	cmp	r3, #16
 80054d8:	d01a      	beq.n	8005510 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2200      	movs	r2, #0
 80054e2:	2120      	movs	r1, #32
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 f92f 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e058      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2220      	movs	r2, #32
 80054fa:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2220      	movs	r2, #32
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800550c:	2300      	movs	r3, #0
 800550e:	e04a      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2200      	movs	r2, #0
 8005518:	2120      	movs	r1, #32
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 f914 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e03d      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2210      	movs	r2, #16
 8005530:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2220      	movs	r2, #32
 8005538:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	429a      	cmp	r2, r3
 8005540:	d118      	bne.n	8005574 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005550:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2200      	movs	r2, #0
 800555a:	2120      	movs	r1, #32
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 f8f3 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e01c      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2220      	movs	r2, #32
 8005572:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	3301      	adds	r3, #1
 8005578:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	429a      	cmp	r2, r3
 8005580:	f63f af3b 	bhi.w	80053fa <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005590:	f043 0220 	orr.w	r2, r3, #32
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e000      	b.n	80055a6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80055a4:	2302      	movs	r3, #2
  }
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3720      	adds	r7, #32
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
	...

080055b0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af02      	add	r7, sp, #8
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	4608      	mov	r0, r1
 80055ba:	4611      	mov	r1, r2
 80055bc:	461a      	mov	r2, r3
 80055be:	4603      	mov	r3, r0
 80055c0:	817b      	strh	r3, [r7, #10]
 80055c2:	460b      	mov	r3, r1
 80055c4:	813b      	strh	r3, [r7, #8]
 80055c6:	4613      	mov	r3, r2
 80055c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80055ca:	88fb      	ldrh	r3, [r7, #6]
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	8979      	ldrh	r1, [r7, #10]
 80055d0:	4b20      	ldr	r3, [pc, #128]	; (8005654 <I2C_RequestMemoryWrite+0xa4>)
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f000 fa53 	bl	8005a84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055de:	69fa      	ldr	r2, [r7, #28]
 80055e0:	69b9      	ldr	r1, [r7, #24]
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 f8f0 	bl	80057c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e02c      	b.n	800564c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055f2:	88fb      	ldrh	r3, [r7, #6]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d105      	bne.n	8005604 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80055f8:	893b      	ldrh	r3, [r7, #8]
 80055fa:	b2da      	uxtb	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	629a      	str	r2, [r3, #40]	; 0x28
 8005602:	e015      	b.n	8005630 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005604:	893b      	ldrh	r3, [r7, #8]
 8005606:	0a1b      	lsrs	r3, r3, #8
 8005608:	b29b      	uxth	r3, r3
 800560a:	b2da      	uxtb	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005612:	69fa      	ldr	r2, [r7, #28]
 8005614:	69b9      	ldr	r1, [r7, #24]
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f000 f8d6 	bl	80057c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e012      	b.n	800564c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005626:	893b      	ldrh	r3, [r7, #8]
 8005628:	b2da      	uxtb	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	2200      	movs	r2, #0
 8005638:	2180      	movs	r1, #128	; 0x80
 800563a:	68f8      	ldr	r0, [r7, #12]
 800563c:	f000 f884 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e000      	b.n	800564c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	80002000 	.word	0x80002000

08005658 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b086      	sub	sp, #24
 800565c:	af02      	add	r7, sp, #8
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	4608      	mov	r0, r1
 8005662:	4611      	mov	r1, r2
 8005664:	461a      	mov	r2, r3
 8005666:	4603      	mov	r3, r0
 8005668:	817b      	strh	r3, [r7, #10]
 800566a:	460b      	mov	r3, r1
 800566c:	813b      	strh	r3, [r7, #8]
 800566e:	4613      	mov	r3, r2
 8005670:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	b2da      	uxtb	r2, r3
 8005676:	8979      	ldrh	r1, [r7, #10]
 8005678:	4b20      	ldr	r3, [pc, #128]	; (80056fc <I2C_RequestMemoryRead+0xa4>)
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	2300      	movs	r3, #0
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f000 fa00 	bl	8005a84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	69b9      	ldr	r1, [r7, #24]
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f000 f89d 	bl	80057c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e02c      	b.n	80056f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d105      	bne.n	80056aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800569e:	893b      	ldrh	r3, [r7, #8]
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	629a      	str	r2, [r3, #40]	; 0x28
 80056a8:	e015      	b.n	80056d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80056aa:	893b      	ldrh	r3, [r7, #8]
 80056ac:	0a1b      	lsrs	r3, r3, #8
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	b2da      	uxtb	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	69b9      	ldr	r1, [r7, #24]
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f883 	bl	80057c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d001      	beq.n	80056cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e012      	b.n	80056f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80056cc:	893b      	ldrh	r3, [r7, #8]
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	2200      	movs	r2, #0
 80056de:	2140      	movs	r1, #64	; 0x40
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f831 	bl	8005748 <I2C_WaitOnFlagUntilTimeout>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e000      	b.n	80056f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	80002000 	.word	0x80002000

08005700 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b02      	cmp	r3, #2
 8005714:	d103      	bne.n	800571e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2200      	movs	r2, #0
 800571c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b01      	cmp	r3, #1
 800572a:	d007      	beq.n	800573c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f042 0201 	orr.w	r2, r2, #1
 800573a:	619a      	str	r2, [r3, #24]
  }
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	603b      	str	r3, [r7, #0]
 8005754:	4613      	mov	r3, r2
 8005756:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005758:	e022      	b.n	80057a0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005760:	d01e      	beq.n	80057a0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005762:	f7fd fb0f 	bl	8002d84 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	683a      	ldr	r2, [r7, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d302      	bcc.n	8005778 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d113      	bne.n	80057a0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800577c:	f043 0220 	orr.w	r2, r3, #32
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e00f      	b.n	80057c0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699a      	ldr	r2, [r3, #24]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	4013      	ands	r3, r2
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	bf0c      	ite	eq
 80057b0:	2301      	moveq	r3, #1
 80057b2:	2300      	movne	r3, #0
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	461a      	mov	r2, r3
 80057b8:	79fb      	ldrb	r3, [r7, #7]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d0cd      	beq.n	800575a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80057d4:	e02c      	b.n	8005830 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	68b9      	ldr	r1, [r7, #8]
 80057da:	68f8      	ldr	r0, [r7, #12]
 80057dc:	f000 f8dc 	bl	8005998 <I2C_IsAcknowledgeFailed>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e02a      	b.n	8005840 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f0:	d01e      	beq.n	8005830 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057f2:	f7fd fac7 	bl	8002d84 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	68ba      	ldr	r2, [r7, #8]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d302      	bcc.n	8005808 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d113      	bne.n	8005830 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580c:	f043 0220 	orr.w	r2, r3, #32
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2220      	movs	r2, #32
 8005818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e007      	b.n	8005840 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	f003 0302 	and.w	r3, r3, #2
 800583a:	2b02      	cmp	r3, #2
 800583c:	d1cb      	bne.n	80057d6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005854:	e028      	b.n	80058a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f89c 	bl	8005998 <I2C_IsAcknowledgeFailed>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e026      	b.n	80058b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800586a:	f7fd fa8b 	bl	8002d84 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	429a      	cmp	r2, r3
 8005878:	d302      	bcc.n	8005880 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d113      	bne.n	80058a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005884:	f043 0220 	orr.w	r2, r3, #32
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e007      	b.n	80058b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	f003 0320 	and.w	r3, r3, #32
 80058b2:	2b20      	cmp	r3, #32
 80058b4:	d1cf      	bne.n	8005856 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058cc:	e055      	b.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	68b9      	ldr	r1, [r7, #8]
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f000 f860 	bl	8005998 <I2C_IsAcknowledgeFailed>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e053      	b.n	800598a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	f003 0320 	and.w	r3, r3, #32
 80058ec:	2b20      	cmp	r3, #32
 80058ee:	d129      	bne.n	8005944 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	f003 0304 	and.w	r3, r3, #4
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d105      	bne.n	800590a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	e03f      	b.n	800598a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2220      	movs	r2, #32
 8005910:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6859      	ldr	r1, [r3, #4]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	4b1d      	ldr	r3, [pc, #116]	; (8005994 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800591e:	400b      	ands	r3, r1
 8005920:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e022      	b.n	800598a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005944:	f7fd fa1e 	bl	8002d84 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	429a      	cmp	r2, r3
 8005952:	d302      	bcc.n	800595a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10f      	bne.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800595e:	f043 0220 	orr.w	r2, r3, #32
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2220      	movs	r2, #32
 800596a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e007      	b.n	800598a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	f003 0304 	and.w	r3, r3, #4
 8005984:	2b04      	cmp	r3, #4
 8005986:	d1a2      	bne.n	80058ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	fe00e800 	.word	0xfe00e800

08005998 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	f003 0310 	and.w	r3, r3, #16
 80059ae:	2b10      	cmp	r3, #16
 80059b0:	d161      	bne.n	8005a76 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059c0:	d02b      	beq.n	8005a1a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059d0:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059d2:	e022      	b.n	8005a1a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059da:	d01e      	beq.n	8005a1a <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059dc:	f7fd f9d2 	bl	8002d84 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d302      	bcc.n	80059f2 <I2C_IsAcknowledgeFailed+0x5a>
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d113      	bne.n	8005a1a <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f6:	f043 0220 	orr.w	r2, r3, #32
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e02e      	b.n	8005a78 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	f003 0320 	and.w	r3, r3, #32
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d1d5      	bne.n	80059d4 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2210      	movs	r2, #16
 8005a2e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2220      	movs	r2, #32
 8005a36:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f7ff fe61 	bl	8005700 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6859      	ldr	r1, [r3, #4]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	4b0d      	ldr	r3, [pc, #52]	; (8005a80 <I2C_IsAcknowledgeFailed+0xe8>)
 8005a4a:	400b      	ands	r3, r1
 8005a4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a52:	f043 0204 	orr.w	r2, r3, #4
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	fe00e800 	.word	0xfe00e800

08005a84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	607b      	str	r3, [r7, #4]
 8005a8e:	460b      	mov	r3, r1
 8005a90:	817b      	strh	r3, [r7, #10]
 8005a92:	4613      	mov	r3, r2
 8005a94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	0d5b      	lsrs	r3, r3, #21
 8005aa0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005aa4:	4b0d      	ldr	r3, [pc, #52]	; (8005adc <I2C_TransferConfig+0x58>)
 8005aa6:	430b      	orrs	r3, r1
 8005aa8:	43db      	mvns	r3, r3
 8005aaa:	ea02 0103 	and.w	r1, r2, r3
 8005aae:	897b      	ldrh	r3, [r7, #10]
 8005ab0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005ab4:	7a7b      	ldrb	r3, [r7, #9]
 8005ab6:	041b      	lsls	r3, r3, #16
 8005ab8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	431a      	orrs	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8005ace:	bf00      	nop
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	03ff63ff 	.word	0x03ff63ff

08005ae0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b20      	cmp	r3, #32
 8005af4:	d138      	bne.n	8005b68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d101      	bne.n	8005b04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005b00:	2302      	movs	r3, #2
 8005b02:	e032      	b.n	8005b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2224      	movs	r2, #36	; 0x24
 8005b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0201 	bic.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6819      	ldr	r1, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0201 	orr.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2220      	movs	r2, #32
 8005b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005b64:	2300      	movs	r3, #0
 8005b66:	e000      	b.n	8005b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b68:	2302      	movs	r3, #2
  }
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	370c      	adds	r7, #12
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b085      	sub	sp, #20
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
 8005b7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b20      	cmp	r3, #32
 8005b8a:	d139      	bne.n	8005c00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d101      	bne.n	8005b9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005b96:	2302      	movs	r3, #2
 8005b98:	e033      	b.n	8005c02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2224      	movs	r2, #36	; 0x24
 8005ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 0201 	bic.w	r2, r2, #1
 8005bb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005bc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	021b      	lsls	r3, r3, #8
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f042 0201 	orr.w	r2, r2, #1
 8005bea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	e000      	b.n	8005c02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005c00:	2302      	movs	r3, #2
  }
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	1d3b      	adds	r3, r7, #4
 8005c1a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c1c:	1d3b      	adds	r3, r7, #4
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d102      	bne.n	8005c2a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	f000 bf01 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c2a:	1d3b      	adds	r3, r7, #4
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 8160 	beq.w	8005efa <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005c3a:	4bae      	ldr	r3, [pc, #696]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f003 030c 	and.w	r3, r3, #12
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d00c      	beq.n	8005c60 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c46:	4bab      	ldr	r3, [pc, #684]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f003 030c 	and.w	r3, r3, #12
 8005c4e:	2b08      	cmp	r3, #8
 8005c50:	d159      	bne.n	8005d06 <HAL_RCC_OscConfig+0xf6>
 8005c52:	4ba8      	ldr	r3, [pc, #672]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8005c5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c5e:	d152      	bne.n	8005d06 <HAL_RCC_OscConfig+0xf6>
 8005c60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c64:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c68:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005c6c:	fa93 f3a3 	rbit	r3, r3
 8005c70:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005c74:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c78:	fab3 f383 	clz	r3, r3
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	095b      	lsrs	r3, r3, #5
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f043 0301 	orr.w	r3, r3, #1
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d102      	bne.n	8005c92 <HAL_RCC_OscConfig+0x82>
 8005c8c:	4b99      	ldr	r3, [pc, #612]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	e015      	b.n	8005cbe <HAL_RCC_OscConfig+0xae>
 8005c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c96:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8005c9e:	fa93 f3a3 	rbit	r3, r3
 8005ca2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8005ca6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005caa:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005cae:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8005cb2:	fa93 f3a3 	rbit	r3, r3
 8005cb6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005cba:	4b8e      	ldr	r3, [pc, #568]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005cc2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8005cc6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8005cca:	fa92 f2a2 	rbit	r2, r2
 8005cce:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8005cd2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8005cd6:	fab2 f282 	clz	r2, r2
 8005cda:	b2d2      	uxtb	r2, r2
 8005cdc:	f042 0220 	orr.w	r2, r2, #32
 8005ce0:	b2d2      	uxtb	r2, r2
 8005ce2:	f002 021f 	and.w	r2, r2, #31
 8005ce6:	2101      	movs	r1, #1
 8005ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8005cec:	4013      	ands	r3, r2
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 8102 	beq.w	8005ef8 <HAL_RCC_OscConfig+0x2e8>
 8005cf4:	1d3b      	adds	r3, r7, #4
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	f040 80fc 	bne.w	8005ef8 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	f000 be93 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d06:	1d3b      	adds	r3, r7, #4
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d10:	d106      	bne.n	8005d20 <HAL_RCC_OscConfig+0x110>
 8005d12:	4b78      	ldr	r3, [pc, #480]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a77      	ldr	r2, [pc, #476]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	e030      	b.n	8005d82 <HAL_RCC_OscConfig+0x172>
 8005d20:	1d3b      	adds	r3, r7, #4
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10c      	bne.n	8005d44 <HAL_RCC_OscConfig+0x134>
 8005d2a:	4b72      	ldr	r3, [pc, #456]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a71      	ldr	r2, [pc, #452]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d34:	6013      	str	r3, [r2, #0]
 8005d36:	4b6f      	ldr	r3, [pc, #444]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a6e      	ldr	r2, [pc, #440]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	e01e      	b.n	8005d82 <HAL_RCC_OscConfig+0x172>
 8005d44:	1d3b      	adds	r3, r7, #4
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d4e:	d10c      	bne.n	8005d6a <HAL_RCC_OscConfig+0x15a>
 8005d50:	4b68      	ldr	r3, [pc, #416]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a67      	ldr	r2, [pc, #412]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d5a:	6013      	str	r3, [r2, #0]
 8005d5c:	4b65      	ldr	r3, [pc, #404]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a64      	ldr	r2, [pc, #400]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d66:	6013      	str	r3, [r2, #0]
 8005d68:	e00b      	b.n	8005d82 <HAL_RCC_OscConfig+0x172>
 8005d6a:	4b62      	ldr	r3, [pc, #392]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a61      	ldr	r2, [pc, #388]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	4b5f      	ldr	r3, [pc, #380]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a5e      	ldr	r2, [pc, #376]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d80:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d82:	1d3b      	adds	r3, r7, #4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d059      	beq.n	8005e40 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d8c:	f7fc fffa 	bl	8002d84 <HAL_GetTick>
 8005d90:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d94:	e00a      	b.n	8005dac <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d96:	f7fc fff5 	bl	8002d84 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b64      	cmp	r3, #100	; 0x64
 8005da4:	d902      	bls.n	8005dac <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	f000 be40 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8005dac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005db0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005db4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8005db8:	fa93 f3a3 	rbit	r3, r3
 8005dbc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8005dc0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dc4:	fab3 f383 	clz	r3, r3
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	f043 0301 	orr.w	r3, r3, #1
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d102      	bne.n	8005dde <HAL_RCC_OscConfig+0x1ce>
 8005dd8:	4b46      	ldr	r3, [pc, #280]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	e015      	b.n	8005e0a <HAL_RCC_OscConfig+0x1fa>
 8005dde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005de2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8005dea:	fa93 f3a3 	rbit	r3, r3
 8005dee:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8005df2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005df6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005dfa:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8005dfe:	fa93 f3a3 	rbit	r3, r3
 8005e02:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005e06:	4b3b      	ldr	r3, [pc, #236]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005e0e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8005e12:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8005e16:	fa92 f2a2 	rbit	r2, r2
 8005e1a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8005e1e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005e22:	fab2 f282 	clz	r2, r2
 8005e26:	b2d2      	uxtb	r2, r2
 8005e28:	f042 0220 	orr.w	r2, r2, #32
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	f002 021f 	and.w	r2, r2, #31
 8005e32:	2101      	movs	r1, #1
 8005e34:	fa01 f202 	lsl.w	r2, r1, r2
 8005e38:	4013      	ands	r3, r2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d0ab      	beq.n	8005d96 <HAL_RCC_OscConfig+0x186>
 8005e3e:	e05c      	b.n	8005efa <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e40:	f7fc ffa0 	bl	8002d84 <HAL_GetTick>
 8005e44:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e48:	e00a      	b.n	8005e60 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e4a:	f7fc ff9b 	bl	8002d84 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	2b64      	cmp	r3, #100	; 0x64
 8005e58:	d902      	bls.n	8005e60 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	f000 bde6 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8005e60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e64:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8005e6c:	fa93 f3a3 	rbit	r3, r3
 8005e70:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8005e74:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e78:	fab3 f383 	clz	r3, r3
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	f043 0301 	orr.w	r3, r3, #1
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d102      	bne.n	8005e92 <HAL_RCC_OscConfig+0x282>
 8005e8c:	4b19      	ldr	r3, [pc, #100]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	e015      	b.n	8005ebe <HAL_RCC_OscConfig+0x2ae>
 8005e92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e96:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e9a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8005e9e:	fa93 f3a3 	rbit	r3, r3
 8005ea2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8005ea6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005eaa:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005eae:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8005eb2:	fa93 f3a3 	rbit	r3, r3
 8005eb6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005eba:	4b0e      	ldr	r3, [pc, #56]	; (8005ef4 <HAL_RCC_OscConfig+0x2e4>)
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005ec2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8005ec6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8005eca:	fa92 f2a2 	rbit	r2, r2
 8005ece:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8005ed2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005ed6:	fab2 f282 	clz	r2, r2
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	f042 0220 	orr.w	r2, r2, #32
 8005ee0:	b2d2      	uxtb	r2, r2
 8005ee2:	f002 021f 	and.w	r2, r2, #31
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8005eec:	4013      	ands	r3, r2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1ab      	bne.n	8005e4a <HAL_RCC_OscConfig+0x23a>
 8005ef2:	e002      	b.n	8005efa <HAL_RCC_OscConfig+0x2ea>
 8005ef4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005efa:	1d3b      	adds	r3, r7, #4
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0302 	and.w	r3, r3, #2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 8170 	beq.w	80061ea <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005f0a:	4bd0      	ldr	r3, [pc, #832]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f003 030c 	and.w	r3, r3, #12
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00c      	beq.n	8005f30 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005f16:	4bcd      	ldr	r3, [pc, #820]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f003 030c 	and.w	r3, r3, #12
 8005f1e:	2b08      	cmp	r3, #8
 8005f20:	d16d      	bne.n	8005ffe <HAL_RCC_OscConfig+0x3ee>
 8005f22:	4bca      	ldr	r3, [pc, #808]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8005f2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f2e:	d166      	bne.n	8005ffe <HAL_RCC_OscConfig+0x3ee>
 8005f30:	2302      	movs	r3, #2
 8005f32:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f36:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8005f3a:	fa93 f3a3 	rbit	r3, r3
 8005f3e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8005f42:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f46:	fab3 f383 	clz	r3, r3
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	095b      	lsrs	r3, r3, #5
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f043 0301 	orr.w	r3, r3, #1
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d102      	bne.n	8005f60 <HAL_RCC_OscConfig+0x350>
 8005f5a:	4bbc      	ldr	r3, [pc, #752]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	e013      	b.n	8005f88 <HAL_RCC_OscConfig+0x378>
 8005f60:	2302      	movs	r3, #2
 8005f62:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f66:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8005f6a:	fa93 f3a3 	rbit	r3, r3
 8005f6e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8005f72:	2302      	movs	r3, #2
 8005f74:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005f78:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8005f7c:	fa93 f3a3 	rbit	r3, r3
 8005f80:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005f84:	4bb1      	ldr	r3, [pc, #708]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f88:	2202      	movs	r2, #2
 8005f8a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8005f8e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8005f92:	fa92 f2a2 	rbit	r2, r2
 8005f96:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8005f9a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005f9e:	fab2 f282 	clz	r2, r2
 8005fa2:	b2d2      	uxtb	r2, r2
 8005fa4:	f042 0220 	orr.w	r2, r2, #32
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	f002 021f 	and.w	r2, r2, #31
 8005fae:	2101      	movs	r1, #1
 8005fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d007      	beq.n	8005fca <HAL_RCC_OscConfig+0x3ba>
 8005fba:	1d3b      	adds	r3, r7, #4
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d002      	beq.n	8005fca <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	f000 bd31 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fca:	4ba0      	ldr	r3, [pc, #640]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fd2:	1d3b      	adds	r3, r7, #4
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	21f8      	movs	r1, #248	; 0xf8
 8005fda:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fde:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8005fe2:	fa91 f1a1 	rbit	r1, r1
 8005fe6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8005fea:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005fee:	fab1 f181 	clz	r1, r1
 8005ff2:	b2c9      	uxtb	r1, r1
 8005ff4:	408b      	lsls	r3, r1
 8005ff6:	4995      	ldr	r1, [pc, #596]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ffc:	e0f5      	b.n	80061ea <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ffe:	1d3b      	adds	r3, r7, #4
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	2b00      	cmp	r3, #0
 8006006:	f000 8085 	beq.w	8006114 <HAL_RCC_OscConfig+0x504>
 800600a:	2301      	movs	r3, #1
 800600c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006010:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8006014:	fa93 f3a3 	rbit	r3, r3
 8006018:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800601c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006020:	fab3 f383 	clz	r3, r3
 8006024:	b2db      	uxtb	r3, r3
 8006026:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800602a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	461a      	mov	r2, r3
 8006032:	2301      	movs	r3, #1
 8006034:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006036:	f7fc fea5 	bl	8002d84 <HAL_GetTick>
 800603a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800603e:	e00a      	b.n	8006056 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006040:	f7fc fea0 	bl	8002d84 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	2b02      	cmp	r3, #2
 800604e:	d902      	bls.n	8006056 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	f000 bceb 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8006056:	2302      	movs	r3, #2
 8006058:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800605c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006060:	fa93 f3a3 	rbit	r3, r3
 8006064:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8006068:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800606c:	fab3 f383 	clz	r3, r3
 8006070:	b2db      	uxtb	r3, r3
 8006072:	095b      	lsrs	r3, r3, #5
 8006074:	b2db      	uxtb	r3, r3
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b01      	cmp	r3, #1
 800607e:	d102      	bne.n	8006086 <HAL_RCC_OscConfig+0x476>
 8006080:	4b72      	ldr	r3, [pc, #456]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	e013      	b.n	80060ae <HAL_RCC_OscConfig+0x49e>
 8006086:	2302      	movs	r3, #2
 8006088:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800608c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8006090:	fa93 f3a3 	rbit	r3, r3
 8006094:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8006098:	2302      	movs	r3, #2
 800609a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800609e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80060a2:	fa93 f3a3 	rbit	r3, r3
 80060a6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80060aa:	4b68      	ldr	r3, [pc, #416]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	2202      	movs	r2, #2
 80060b0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80060b4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80060b8:	fa92 f2a2 	rbit	r2, r2
 80060bc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80060c0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80060c4:	fab2 f282 	clz	r2, r2
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	f042 0220 	orr.w	r2, r2, #32
 80060ce:	b2d2      	uxtb	r2, r2
 80060d0:	f002 021f 	and.w	r2, r2, #31
 80060d4:	2101      	movs	r1, #1
 80060d6:	fa01 f202 	lsl.w	r2, r1, r2
 80060da:	4013      	ands	r3, r2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d0af      	beq.n	8006040 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060e0:	4b5a      	ldr	r3, [pc, #360]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060e8:	1d3b      	adds	r3, r7, #4
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	21f8      	movs	r1, #248	; 0xf8
 80060f0:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f4:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80060f8:	fa91 f1a1 	rbit	r1, r1
 80060fc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8006100:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8006104:	fab1 f181 	clz	r1, r1
 8006108:	b2c9      	uxtb	r1, r1
 800610a:	408b      	lsls	r3, r1
 800610c:	494f      	ldr	r1, [pc, #316]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 800610e:	4313      	orrs	r3, r2
 8006110:	600b      	str	r3, [r1, #0]
 8006112:	e06a      	b.n	80061ea <HAL_RCC_OscConfig+0x5da>
 8006114:	2301      	movs	r3, #1
 8006116:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800611e:	fa93 f3a3 	rbit	r3, r3
 8006122:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8006126:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800612a:	fab3 f383 	clz	r3, r3
 800612e:	b2db      	uxtb	r3, r3
 8006130:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006134:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	461a      	mov	r2, r3
 800613c:	2300      	movs	r3, #0
 800613e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006140:	f7fc fe20 	bl	8002d84 <HAL_GetTick>
 8006144:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006148:	e00a      	b.n	8006160 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800614a:	f7fc fe1b 	bl	8002d84 <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	2b02      	cmp	r3, #2
 8006158:	d902      	bls.n	8006160 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	f000 bc66 	b.w	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8006160:	2302      	movs	r3, #2
 8006162:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006166:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800616a:	fa93 f3a3 	rbit	r3, r3
 800616e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8006172:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006176:	fab3 f383 	clz	r3, r3
 800617a:	b2db      	uxtb	r3, r3
 800617c:	095b      	lsrs	r3, r3, #5
 800617e:	b2db      	uxtb	r3, r3
 8006180:	f043 0301 	orr.w	r3, r3, #1
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b01      	cmp	r3, #1
 8006188:	d102      	bne.n	8006190 <HAL_RCC_OscConfig+0x580>
 800618a:	4b30      	ldr	r3, [pc, #192]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	e013      	b.n	80061b8 <HAL_RCC_OscConfig+0x5a8>
 8006190:	2302      	movs	r3, #2
 8006192:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006196:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800619a:	fa93 f3a3 	rbit	r3, r3
 800619e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80061a2:	2302      	movs	r3, #2
 80061a4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80061a8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80061ac:	fa93 f3a3 	rbit	r3, r3
 80061b0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80061b4:	4b25      	ldr	r3, [pc, #148]	; (800624c <HAL_RCC_OscConfig+0x63c>)
 80061b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b8:	2202      	movs	r2, #2
 80061ba:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80061be:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80061c2:	fa92 f2a2 	rbit	r2, r2
 80061c6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80061ca:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80061ce:	fab2 f282 	clz	r2, r2
 80061d2:	b2d2      	uxtb	r2, r2
 80061d4:	f042 0220 	orr.w	r2, r2, #32
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	f002 021f 	and.w	r2, r2, #31
 80061de:	2101      	movs	r1, #1
 80061e0:	fa01 f202 	lsl.w	r2, r1, r2
 80061e4:	4013      	ands	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1af      	bne.n	800614a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061ea:	1d3b      	adds	r3, r7, #4
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0308 	and.w	r3, r3, #8
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 80da 	beq.w	80063ae <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061fa:	1d3b      	adds	r3, r7, #4
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d069      	beq.n	80062d8 <HAL_RCC_OscConfig+0x6c8>
 8006204:	2301      	movs	r3, #1
 8006206:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800620e:	fa93 f3a3 	rbit	r3, r3
 8006212:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8006216:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800621a:	fab3 f383 	clz	r3, r3
 800621e:	b2db      	uxtb	r3, r3
 8006220:	461a      	mov	r2, r3
 8006222:	4b0b      	ldr	r3, [pc, #44]	; (8006250 <HAL_RCC_OscConfig+0x640>)
 8006224:	4413      	add	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	461a      	mov	r2, r3
 800622a:	2301      	movs	r3, #1
 800622c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800622e:	f7fc fda9 	bl	8002d84 <HAL_GetTick>
 8006232:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006236:	e00d      	b.n	8006254 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006238:	f7fc fda4 	bl	8002d84 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	2b02      	cmp	r3, #2
 8006246:	d905      	bls.n	8006254 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e3ef      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 800624c:	40021000 	.word	0x40021000
 8006250:	10908120 	.word	0x10908120
 8006254:	2302      	movs	r3, #2
 8006256:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800625e:	fa93 f2a3 	rbit	r2, r3
 8006262:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006266:	601a      	str	r2, [r3, #0]
 8006268:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800626c:	2202      	movs	r2, #2
 800626e:	601a      	str	r2, [r3, #0]
 8006270:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	fa93 f2a3 	rbit	r2, r3
 800627a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8006284:	2202      	movs	r2, #2
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	fa93 f2a3 	rbit	r2, r3
 8006292:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8006296:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006298:	4ba4      	ldr	r3, [pc, #656]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 800629a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800629c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80062a0:	2102      	movs	r1, #2
 80062a2:	6019      	str	r1, [r3, #0]
 80062a4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	fa93 f1a3 	rbit	r1, r3
 80062ae:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80062b2:	6019      	str	r1, [r3, #0]
  return result;
 80062b4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	fab3 f383 	clz	r3, r3
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	f003 031f 	and.w	r3, r3, #31
 80062ca:	2101      	movs	r1, #1
 80062cc:	fa01 f303 	lsl.w	r3, r1, r3
 80062d0:	4013      	ands	r3, r2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0b0      	beq.n	8006238 <HAL_RCC_OscConfig+0x628>
 80062d6:	e06a      	b.n	80063ae <HAL_RCC_OscConfig+0x79e>
 80062d8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80062dc:	2201      	movs	r2, #1
 80062de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	fa93 f2a3 	rbit	r2, r3
 80062ea:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80062ee:	601a      	str	r2, [r3, #0]
  return result;
 80062f0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80062f4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062f6:	fab3 f383 	clz	r3, r3
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	461a      	mov	r2, r3
 80062fe:	4b8c      	ldr	r3, [pc, #560]	; (8006530 <HAL_RCC_OscConfig+0x920>)
 8006300:	4413      	add	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	461a      	mov	r2, r3
 8006306:	2300      	movs	r3, #0
 8006308:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800630a:	f7fc fd3b 	bl	8002d84 <HAL_GetTick>
 800630e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006312:	e009      	b.n	8006328 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006314:	f7fc fd36 	bl	8002d84 <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	2b02      	cmp	r3, #2
 8006322:	d901      	bls.n	8006328 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e381      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8006328:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800632c:	2202      	movs	r2, #2
 800632e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006330:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	fa93 f2a3 	rbit	r2, r3
 800633a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006344:	2202      	movs	r2, #2
 8006346:	601a      	str	r2, [r3, #0]
 8006348:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	fa93 f2a3 	rbit	r2, r3
 8006352:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8006356:	601a      	str	r2, [r3, #0]
 8006358:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800635c:	2202      	movs	r2, #2
 800635e:	601a      	str	r2, [r3, #0]
 8006360:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	fa93 f2a3 	rbit	r2, r3
 800636a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800636e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006370:	4b6e      	ldr	r3, [pc, #440]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006372:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006374:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006378:	2102      	movs	r1, #2
 800637a:	6019      	str	r1, [r3, #0]
 800637c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	fa93 f1a3 	rbit	r1, r3
 8006386:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800638a:	6019      	str	r1, [r3, #0]
  return result;
 800638c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	fab3 f383 	clz	r3, r3
 8006396:	b2db      	uxtb	r3, r3
 8006398:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800639c:	b2db      	uxtb	r3, r3
 800639e:	f003 031f 	and.w	r3, r3, #31
 80063a2:	2101      	movs	r1, #1
 80063a4:	fa01 f303 	lsl.w	r3, r1, r3
 80063a8:	4013      	ands	r3, r2
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1b2      	bne.n	8006314 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063ae:	1d3b      	adds	r3, r7, #4
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0304 	and.w	r3, r3, #4
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f000 8157 	beq.w	800666c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063be:	2300      	movs	r3, #0
 80063c0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063c4:	4b59      	ldr	r3, [pc, #356]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 80063c6:	69db      	ldr	r3, [r3, #28]
 80063c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d112      	bne.n	80063f6 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063d0:	4b56      	ldr	r3, [pc, #344]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	4a55      	ldr	r2, [pc, #340]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 80063d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063da:	61d3      	str	r3, [r2, #28]
 80063dc:	4b53      	ldr	r3, [pc, #332]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80063e4:	f107 030c 	add.w	r3, r7, #12
 80063e8:	601a      	str	r2, [r3, #0]
 80063ea:	f107 030c 	add.w	r3, r7, #12
 80063ee:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80063f0:	2301      	movs	r3, #1
 80063f2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f6:	4b4f      	ldr	r3, [pc, #316]	; (8006534 <HAL_RCC_OscConfig+0x924>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d11a      	bne.n	8006438 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006402:	4b4c      	ldr	r3, [pc, #304]	; (8006534 <HAL_RCC_OscConfig+0x924>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a4b      	ldr	r2, [pc, #300]	; (8006534 <HAL_RCC_OscConfig+0x924>)
 8006408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800640c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800640e:	f7fc fcb9 	bl	8002d84 <HAL_GetTick>
 8006412:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006416:	e009      	b.n	800642c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006418:	f7fc fcb4 	bl	8002d84 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	2b64      	cmp	r3, #100	; 0x64
 8006426:	d901      	bls.n	800642c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e2ff      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800642c:	4b41      	ldr	r3, [pc, #260]	; (8006534 <HAL_RCC_OscConfig+0x924>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006434:	2b00      	cmp	r3, #0
 8006436:	d0ef      	beq.n	8006418 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006438:	1d3b      	adds	r3, r7, #4
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d106      	bne.n	8006450 <HAL_RCC_OscConfig+0x840>
 8006442:	4b3a      	ldr	r3, [pc, #232]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	4a39      	ldr	r2, [pc, #228]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006448:	f043 0301 	orr.w	r3, r3, #1
 800644c:	6213      	str	r3, [r2, #32]
 800644e:	e02f      	b.n	80064b0 <HAL_RCC_OscConfig+0x8a0>
 8006450:	1d3b      	adds	r3, r7, #4
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10c      	bne.n	8006474 <HAL_RCC_OscConfig+0x864>
 800645a:	4b34      	ldr	r3, [pc, #208]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	4a33      	ldr	r2, [pc, #204]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006460:	f023 0301 	bic.w	r3, r3, #1
 8006464:	6213      	str	r3, [r2, #32]
 8006466:	4b31      	ldr	r3, [pc, #196]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	4a30      	ldr	r2, [pc, #192]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 800646c:	f023 0304 	bic.w	r3, r3, #4
 8006470:	6213      	str	r3, [r2, #32]
 8006472:	e01d      	b.n	80064b0 <HAL_RCC_OscConfig+0x8a0>
 8006474:	1d3b      	adds	r3, r7, #4
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	2b05      	cmp	r3, #5
 800647c:	d10c      	bne.n	8006498 <HAL_RCC_OscConfig+0x888>
 800647e:	4b2b      	ldr	r3, [pc, #172]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	4a2a      	ldr	r2, [pc, #168]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006484:	f043 0304 	orr.w	r3, r3, #4
 8006488:	6213      	str	r3, [r2, #32]
 800648a:	4b28      	ldr	r3, [pc, #160]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	4a27      	ldr	r2, [pc, #156]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006490:	f043 0301 	orr.w	r3, r3, #1
 8006494:	6213      	str	r3, [r2, #32]
 8006496:	e00b      	b.n	80064b0 <HAL_RCC_OscConfig+0x8a0>
 8006498:	4b24      	ldr	r3, [pc, #144]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 800649a:	6a1b      	ldr	r3, [r3, #32]
 800649c:	4a23      	ldr	r2, [pc, #140]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 800649e:	f023 0301 	bic.w	r3, r3, #1
 80064a2:	6213      	str	r3, [r2, #32]
 80064a4:	4b21      	ldr	r3, [pc, #132]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	4a20      	ldr	r2, [pc, #128]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 80064aa:	f023 0304 	bic.w	r3, r3, #4
 80064ae:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064b0:	1d3b      	adds	r3, r7, #4
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d06a      	beq.n	8006590 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064ba:	f7fc fc63 	bl	8002d84 <HAL_GetTick>
 80064be:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064c2:	e00b      	b.n	80064dc <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064c4:	f7fc fc5e 	bl	8002d84 <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d901      	bls.n	80064dc <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e2a7      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 80064dc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80064e0:	2202      	movs	r2, #2
 80064e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064e4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	fa93 f2a3 	rbit	r2, r3
 80064ee:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80064f8:	2202      	movs	r2, #2
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	fa93 f2a3 	rbit	r2, r3
 8006506:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800650a:	601a      	str	r2, [r3, #0]
  return result;
 800650c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8006510:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006512:	fab3 f383 	clz	r3, r3
 8006516:	b2db      	uxtb	r3, r3
 8006518:	095b      	lsrs	r3, r3, #5
 800651a:	b2db      	uxtb	r3, r3
 800651c:	f043 0302 	orr.w	r3, r3, #2
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b02      	cmp	r3, #2
 8006524:	d108      	bne.n	8006538 <HAL_RCC_OscConfig+0x928>
 8006526:	4b01      	ldr	r3, [pc, #4]	; (800652c <HAL_RCC_OscConfig+0x91c>)
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	e013      	b.n	8006554 <HAL_RCC_OscConfig+0x944>
 800652c:	40021000 	.word	0x40021000
 8006530:	10908120 	.word	0x10908120
 8006534:	40007000 	.word	0x40007000
 8006538:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800653c:	2202      	movs	r2, #2
 800653e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006540:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	fa93 f2a3 	rbit	r2, r3
 800654a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800654e:	601a      	str	r2, [r3, #0]
 8006550:	4bc0      	ldr	r3, [pc, #768]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 8006552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006554:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8006558:	2102      	movs	r1, #2
 800655a:	6011      	str	r1, [r2, #0]
 800655c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8006560:	6812      	ldr	r2, [r2, #0]
 8006562:	fa92 f1a2 	rbit	r1, r2
 8006566:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800656a:	6011      	str	r1, [r2, #0]
  return result;
 800656c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006570:	6812      	ldr	r2, [r2, #0]
 8006572:	fab2 f282 	clz	r2, r2
 8006576:	b2d2      	uxtb	r2, r2
 8006578:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800657c:	b2d2      	uxtb	r2, r2
 800657e:	f002 021f 	and.w	r2, r2, #31
 8006582:	2101      	movs	r1, #1
 8006584:	fa01 f202 	lsl.w	r2, r1, r2
 8006588:	4013      	ands	r3, r2
 800658a:	2b00      	cmp	r3, #0
 800658c:	d09a      	beq.n	80064c4 <HAL_RCC_OscConfig+0x8b4>
 800658e:	e063      	b.n	8006658 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006590:	f7fc fbf8 	bl	8002d84 <HAL_GetTick>
 8006594:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006598:	e00b      	b.n	80065b2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800659a:	f7fc fbf3 	bl	8002d84 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e23c      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 80065b2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80065b6:	2202      	movs	r2, #2
 80065b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	fa93 f2a3 	rbit	r2, r3
 80065c4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80065c8:	601a      	str	r2, [r3, #0]
 80065ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80065ce:	2202      	movs	r2, #2
 80065d0:	601a      	str	r2, [r3, #0]
 80065d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	fa93 f2a3 	rbit	r2, r3
 80065dc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80065e0:	601a      	str	r2, [r3, #0]
  return result;
 80065e2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80065e6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e8:	fab3 f383 	clz	r3, r3
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	095b      	lsrs	r3, r3, #5
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	f043 0302 	orr.w	r3, r3, #2
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b02      	cmp	r3, #2
 80065fa:	d102      	bne.n	8006602 <HAL_RCC_OscConfig+0x9f2>
 80065fc:	4b95      	ldr	r3, [pc, #596]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	e00d      	b.n	800661e <HAL_RCC_OscConfig+0xa0e>
 8006602:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006606:	2202      	movs	r2, #2
 8006608:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800660a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	fa93 f2a3 	rbit	r2, r3
 8006614:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006618:	601a      	str	r2, [r3, #0]
 800661a:	4b8e      	ldr	r3, [pc, #568]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 800661c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8006622:	2102      	movs	r1, #2
 8006624:	6011      	str	r1, [r2, #0]
 8006626:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800662a:	6812      	ldr	r2, [r2, #0]
 800662c:	fa92 f1a2 	rbit	r1, r2
 8006630:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006634:	6011      	str	r1, [r2, #0]
  return result;
 8006636:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	fab2 f282 	clz	r2, r2
 8006640:	b2d2      	uxtb	r2, r2
 8006642:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006646:	b2d2      	uxtb	r2, r2
 8006648:	f002 021f 	and.w	r2, r2, #31
 800664c:	2101      	movs	r1, #1
 800664e:	fa01 f202 	lsl.w	r2, r1, r2
 8006652:	4013      	ands	r3, r2
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1a0      	bne.n	800659a <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006658:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800665c:	2b01      	cmp	r3, #1
 800665e:	d105      	bne.n	800666c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006660:	4b7c      	ldr	r3, [pc, #496]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 8006662:	69db      	ldr	r3, [r3, #28]
 8006664:	4a7b      	ldr	r2, [pc, #492]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 8006666:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800666a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800666c:	1d3b      	adds	r3, r7, #4
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 81d9 	beq.w	8006a2a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006678:	4b76      	ldr	r3, [pc, #472]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f003 030c 	and.w	r3, r3, #12
 8006680:	2b08      	cmp	r3, #8
 8006682:	f000 81a6 	beq.w	80069d2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006686:	1d3b      	adds	r3, r7, #4
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	2b02      	cmp	r3, #2
 800668e:	f040 811e 	bne.w	80068ce <HAL_RCC_OscConfig+0xcbe>
 8006692:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8006696:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800669a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800669c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	fa93 f2a3 	rbit	r2, r3
 80066a6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80066aa:	601a      	str	r2, [r3, #0]
  return result;
 80066ac:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80066b0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066b2:	fab3 f383 	clz	r3, r3
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80066bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	461a      	mov	r2, r3
 80066c4:	2300      	movs	r3, #0
 80066c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c8:	f7fc fb5c 	bl	8002d84 <HAL_GetTick>
 80066cc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066d0:	e009      	b.n	80066e6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066d2:	f7fc fb57 	bl	8002d84 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e1a2      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 80066e6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80066ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80066ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066f0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	fa93 f2a3 	rbit	r2, r3
 80066fa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80066fe:	601a      	str	r2, [r3, #0]
  return result;
 8006700:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006704:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006706:	fab3 f383 	clz	r3, r3
 800670a:	b2db      	uxtb	r3, r3
 800670c:	095b      	lsrs	r3, r3, #5
 800670e:	b2db      	uxtb	r3, r3
 8006710:	f043 0301 	orr.w	r3, r3, #1
 8006714:	b2db      	uxtb	r3, r3
 8006716:	2b01      	cmp	r3, #1
 8006718:	d102      	bne.n	8006720 <HAL_RCC_OscConfig+0xb10>
 800671a:	4b4e      	ldr	r3, [pc, #312]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	e01b      	b.n	8006758 <HAL_RCC_OscConfig+0xb48>
 8006720:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006724:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006728:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800672a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	fa93 f2a3 	rbit	r2, r3
 8006734:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800673e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006742:	601a      	str	r2, [r3, #0]
 8006744:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	fa93 f2a3 	rbit	r2, r3
 800674e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	4b3f      	ldr	r3, [pc, #252]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 8006756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006758:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800675c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006760:	6011      	str	r1, [r2, #0]
 8006762:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8006766:	6812      	ldr	r2, [r2, #0]
 8006768:	fa92 f1a2 	rbit	r1, r2
 800676c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006770:	6011      	str	r1, [r2, #0]
  return result;
 8006772:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006776:	6812      	ldr	r2, [r2, #0]
 8006778:	fab2 f282 	clz	r2, r2
 800677c:	b2d2      	uxtb	r2, r2
 800677e:	f042 0220 	orr.w	r2, r2, #32
 8006782:	b2d2      	uxtb	r2, r2
 8006784:	f002 021f 	and.w	r2, r2, #31
 8006788:	2101      	movs	r1, #1
 800678a:	fa01 f202 	lsl.w	r2, r1, r2
 800678e:	4013      	ands	r3, r2
 8006790:	2b00      	cmp	r3, #0
 8006792:	d19e      	bne.n	80066d2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006794:	4b2f      	ldr	r3, [pc, #188]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	f023 020f 	bic.w	r2, r3, #15
 800679c:	1d3b      	adds	r3, r7, #4
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a2:	492c      	ldr	r1, [pc, #176]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 80067a4:	4313      	orrs	r3, r2
 80067a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80067a8:	4b2a      	ldr	r3, [pc, #168]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80067b0:	1d3b      	adds	r3, r7, #4
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6a19      	ldr	r1, [r3, #32]
 80067b6:	1d3b      	adds	r3, r7, #4
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	69db      	ldr	r3, [r3, #28]
 80067bc:	430b      	orrs	r3, r1
 80067be:	4925      	ldr	r1, [pc, #148]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 80067c0:	4313      	orrs	r3, r2
 80067c2:	604b      	str	r3, [r1, #4]
 80067c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80067c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80067cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ce:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	fa93 f2a3 	rbit	r2, r3
 80067d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80067dc:	601a      	str	r2, [r3, #0]
  return result;
 80067de:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80067e2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067e4:	fab3 f383 	clz	r3, r3
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80067ee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	461a      	mov	r2, r3
 80067f6:	2301      	movs	r3, #1
 80067f8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067fa:	f7fc fac3 	bl	8002d84 <HAL_GetTick>
 80067fe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006802:	e009      	b.n	8006818 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006804:	f7fc fabe 	bl	8002d84 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	2b02      	cmp	r3, #2
 8006812:	d901      	bls.n	8006818 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e109      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8006818:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800681c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006820:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006822:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	fa93 f2a3 	rbit	r2, r3
 800682c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006830:	601a      	str	r2, [r3, #0]
  return result;
 8006832:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006836:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006838:	fab3 f383 	clz	r3, r3
 800683c:	b2db      	uxtb	r3, r3
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	b2db      	uxtb	r3, r3
 8006842:	f043 0301 	orr.w	r3, r3, #1
 8006846:	b2db      	uxtb	r3, r3
 8006848:	2b01      	cmp	r3, #1
 800684a:	d105      	bne.n	8006858 <HAL_RCC_OscConfig+0xc48>
 800684c:	4b01      	ldr	r3, [pc, #4]	; (8006854 <HAL_RCC_OscConfig+0xc44>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	e01e      	b.n	8006890 <HAL_RCC_OscConfig+0xc80>
 8006852:	bf00      	nop
 8006854:	40021000 	.word	0x40021000
 8006858:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800685c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006862:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	fa93 f2a3 	rbit	r2, r3
 800686c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006876:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800687a:	601a      	str	r2, [r3, #0]
 800687c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	fa93 f2a3 	rbit	r2, r3
 8006886:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800688a:	601a      	str	r2, [r3, #0]
 800688c:	4b6a      	ldr	r3, [pc, #424]	; (8006a38 <HAL_RCC_OscConfig+0xe28>)
 800688e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006890:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8006894:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006898:	6011      	str	r1, [r2, #0]
 800689a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800689e:	6812      	ldr	r2, [r2, #0]
 80068a0:	fa92 f1a2 	rbit	r1, r2
 80068a4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80068a8:	6011      	str	r1, [r2, #0]
  return result;
 80068aa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80068ae:	6812      	ldr	r2, [r2, #0]
 80068b0:	fab2 f282 	clz	r2, r2
 80068b4:	b2d2      	uxtb	r2, r2
 80068b6:	f042 0220 	orr.w	r2, r2, #32
 80068ba:	b2d2      	uxtb	r2, r2
 80068bc:	f002 021f 	and.w	r2, r2, #31
 80068c0:	2101      	movs	r1, #1
 80068c2:	fa01 f202 	lsl.w	r2, r1, r2
 80068c6:	4013      	ands	r3, r2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d09b      	beq.n	8006804 <HAL_RCC_OscConfig+0xbf4>
 80068cc:	e0ad      	b.n	8006a2a <HAL_RCC_OscConfig+0xe1a>
 80068ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80068d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80068d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068d8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	fa93 f2a3 	rbit	r2, r3
 80068e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80068e6:	601a      	str	r2, [r3, #0]
  return result;
 80068e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80068ec:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068ee:	fab3 f383 	clz	r3, r3
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80068f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	461a      	mov	r2, r3
 8006900:	2300      	movs	r3, #0
 8006902:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006904:	f7fc fa3e 	bl	8002d84 <HAL_GetTick>
 8006908:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800690c:	e009      	b.n	8006922 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800690e:	f7fc fa39 	bl	8002d84 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	2b02      	cmp	r3, #2
 800691c:	d901      	bls.n	8006922 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800691e:	2303      	movs	r3, #3
 8006920:	e084      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
 8006922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006926:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800692a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800692c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	fa93 f2a3 	rbit	r2, r3
 8006936:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800693a:	601a      	str	r2, [r3, #0]
  return result;
 800693c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006940:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006942:	fab3 f383 	clz	r3, r3
 8006946:	b2db      	uxtb	r3, r3
 8006948:	095b      	lsrs	r3, r3, #5
 800694a:	b2db      	uxtb	r3, r3
 800694c:	f043 0301 	orr.w	r3, r3, #1
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b01      	cmp	r3, #1
 8006954:	d102      	bne.n	800695c <HAL_RCC_OscConfig+0xd4c>
 8006956:	4b38      	ldr	r3, [pc, #224]	; (8006a38 <HAL_RCC_OscConfig+0xe28>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	e01b      	b.n	8006994 <HAL_RCC_OscConfig+0xd84>
 800695c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006960:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006964:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006966:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	fa93 f2a3 	rbit	r2, r3
 8006970:	f107 0320 	add.w	r3, r7, #32
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	f107 031c 	add.w	r3, r7, #28
 800697a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800697e:	601a      	str	r2, [r3, #0]
 8006980:	f107 031c 	add.w	r3, r7, #28
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	fa93 f2a3 	rbit	r2, r3
 800698a:	f107 0318 	add.w	r3, r7, #24
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	4b29      	ldr	r3, [pc, #164]	; (8006a38 <HAL_RCC_OscConfig+0xe28>)
 8006992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006994:	f107 0214 	add.w	r2, r7, #20
 8006998:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800699c:	6011      	str	r1, [r2, #0]
 800699e:	f107 0214 	add.w	r2, r7, #20
 80069a2:	6812      	ldr	r2, [r2, #0]
 80069a4:	fa92 f1a2 	rbit	r1, r2
 80069a8:	f107 0210 	add.w	r2, r7, #16
 80069ac:	6011      	str	r1, [r2, #0]
  return result;
 80069ae:	f107 0210 	add.w	r2, r7, #16
 80069b2:	6812      	ldr	r2, [r2, #0]
 80069b4:	fab2 f282 	clz	r2, r2
 80069b8:	b2d2      	uxtb	r2, r2
 80069ba:	f042 0220 	orr.w	r2, r2, #32
 80069be:	b2d2      	uxtb	r2, r2
 80069c0:	f002 021f 	and.w	r2, r2, #31
 80069c4:	2101      	movs	r1, #1
 80069c6:	fa01 f202 	lsl.w	r2, r1, r2
 80069ca:	4013      	ands	r3, r2
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d19e      	bne.n	800690e <HAL_RCC_OscConfig+0xcfe>
 80069d0:	e02b      	b.n	8006a2a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069d2:	1d3b      	adds	r3, r7, #4
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d101      	bne.n	80069e0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e025      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80069e0:	4b15      	ldr	r3, [pc, #84]	; (8006a38 <HAL_RCC_OscConfig+0xe28>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80069e8:	4b13      	ldr	r3, [pc, #76]	; (8006a38 <HAL_RCC_OscConfig+0xe28>)
 80069ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ec:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80069f0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80069f4:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80069f8:	1d3b      	adds	r3, r7, #4
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d111      	bne.n	8006a26 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8006a02:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006a06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006a0a:	1d3b      	adds	r3, r7, #4
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d108      	bne.n	8006a26 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8006a14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006a18:	f003 020f 	and.w	r2, r3, #15
 8006a1c:	1d3b      	adds	r3, r7, #4
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d001      	beq.n	8006a2a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e000      	b.n	8006a2c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	40021000 	.word	0x40021000

08006a3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b09e      	sub	sp, #120	; 0x78
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d101      	bne.n	8006a54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e162      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a54:	4b90      	ldr	r3, [pc, #576]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0307 	and.w	r3, r3, #7
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d910      	bls.n	8006a84 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a62:	4b8d      	ldr	r3, [pc, #564]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f023 0207 	bic.w	r2, r3, #7
 8006a6a:	498b      	ldr	r1, [pc, #556]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a72:	4b89      	ldr	r3, [pc, #548]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0307 	and.w	r3, r3, #7
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d001      	beq.n	8006a84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e14a      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d008      	beq.n	8006aa2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a90:	4b82      	ldr	r3, [pc, #520]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	497f      	ldr	r1, [pc, #508]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 80dc 	beq.w	8006c68 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d13c      	bne.n	8006b32 <HAL_RCC_ClockConfig+0xf6>
 8006ab8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006abc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006abe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ac0:	fa93 f3a3 	rbit	r3, r3
 8006ac4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ac8:	fab3 f383 	clz	r3, r3
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	095b      	lsrs	r3, r3, #5
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	f043 0301 	orr.w	r3, r3, #1
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d102      	bne.n	8006ae2 <HAL_RCC_ClockConfig+0xa6>
 8006adc:	4b6f      	ldr	r3, [pc, #444]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	e00f      	b.n	8006b02 <HAL_RCC_ClockConfig+0xc6>
 8006ae2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ae6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ae8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006aea:	fa93 f3a3 	rbit	r3, r3
 8006aee:	667b      	str	r3, [r7, #100]	; 0x64
 8006af0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006af4:	663b      	str	r3, [r7, #96]	; 0x60
 8006af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006af8:	fa93 f3a3 	rbit	r3, r3
 8006afc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006afe:	4b67      	ldr	r3, [pc, #412]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006b06:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b0a:	fa92 f2a2 	rbit	r2, r2
 8006b0e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006b10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006b12:	fab2 f282 	clz	r2, r2
 8006b16:	b2d2      	uxtb	r2, r2
 8006b18:	f042 0220 	orr.w	r2, r2, #32
 8006b1c:	b2d2      	uxtb	r2, r2
 8006b1e:	f002 021f 	and.w	r2, r2, #31
 8006b22:	2101      	movs	r1, #1
 8006b24:	fa01 f202 	lsl.w	r2, r1, r2
 8006b28:	4013      	ands	r3, r2
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d17b      	bne.n	8006c26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e0f3      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d13c      	bne.n	8006bb4 <HAL_RCC_ClockConfig+0x178>
 8006b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b3e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b42:	fa93 f3a3 	rbit	r3, r3
 8006b46:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006b48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b4a:	fab3 f383 	clz	r3, r3
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	095b      	lsrs	r3, r3, #5
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	f043 0301 	orr.w	r3, r3, #1
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d102      	bne.n	8006b64 <HAL_RCC_ClockConfig+0x128>
 8006b5e:	4b4f      	ldr	r3, [pc, #316]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	e00f      	b.n	8006b84 <HAL_RCC_ClockConfig+0x148>
 8006b64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b68:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b6c:	fa93 f3a3 	rbit	r3, r3
 8006b70:	647b      	str	r3, [r7, #68]	; 0x44
 8006b72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b76:	643b      	str	r3, [r7, #64]	; 0x40
 8006b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b7a:	fa93 f3a3 	rbit	r3, r3
 8006b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b80:	4b46      	ldr	r3, [pc, #280]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006b88:	63ba      	str	r2, [r7, #56]	; 0x38
 8006b8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b8c:	fa92 f2a2 	rbit	r2, r2
 8006b90:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006b92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b94:	fab2 f282 	clz	r2, r2
 8006b98:	b2d2      	uxtb	r2, r2
 8006b9a:	f042 0220 	orr.w	r2, r2, #32
 8006b9e:	b2d2      	uxtb	r2, r2
 8006ba0:	f002 021f 	and.w	r2, r2, #31
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8006baa:	4013      	ands	r3, r2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d13a      	bne.n	8006c26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e0b2      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bba:	fa93 f3a3 	rbit	r3, r3
 8006bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bc2:	fab3 f383 	clz	r3, r3
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	095b      	lsrs	r3, r3, #5
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	f043 0301 	orr.w	r3, r3, #1
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d102      	bne.n	8006bdc <HAL_RCC_ClockConfig+0x1a0>
 8006bd6:	4b31      	ldr	r3, [pc, #196]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	e00d      	b.n	8006bf8 <HAL_RCC_ClockConfig+0x1bc>
 8006bdc:	2302      	movs	r3, #2
 8006bde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be2:	fa93 f3a3 	rbit	r3, r3
 8006be6:	627b      	str	r3, [r7, #36]	; 0x24
 8006be8:	2302      	movs	r3, #2
 8006bea:	623b      	str	r3, [r7, #32]
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	fa93 f3a3 	rbit	r3, r3
 8006bf2:	61fb      	str	r3, [r7, #28]
 8006bf4:	4b29      	ldr	r3, [pc, #164]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf8:	2202      	movs	r2, #2
 8006bfa:	61ba      	str	r2, [r7, #24]
 8006bfc:	69ba      	ldr	r2, [r7, #24]
 8006bfe:	fa92 f2a2 	rbit	r2, r2
 8006c02:	617a      	str	r2, [r7, #20]
  return result;
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	fab2 f282 	clz	r2, r2
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	f042 0220 	orr.w	r2, r2, #32
 8006c10:	b2d2      	uxtb	r2, r2
 8006c12:	f002 021f 	and.w	r2, r2, #31
 8006c16:	2101      	movs	r1, #1
 8006c18:	fa01 f202 	lsl.w	r2, r1, r2
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e079      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c26:	4b1d      	ldr	r3, [pc, #116]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f023 0203 	bic.w	r2, r3, #3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	491a      	ldr	r1, [pc, #104]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c38:	f7fc f8a4 	bl	8002d84 <HAL_GetTick>
 8006c3c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c3e:	e00a      	b.n	8006c56 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c40:	f7fc f8a0 	bl	8002d84 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e061      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c56:	4b11      	ldr	r3, [pc, #68]	; (8006c9c <HAL_RCC_ClockConfig+0x260>)
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f003 020c 	and.w	r2, r3, #12
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d1eb      	bne.n	8006c40 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c68:	4b0b      	ldr	r3, [pc, #44]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0307 	and.w	r3, r3, #7
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d214      	bcs.n	8006ca0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c76:	4b08      	ldr	r3, [pc, #32]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f023 0207 	bic.w	r2, r3, #7
 8006c7e:	4906      	ldr	r1, [pc, #24]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c86:	4b04      	ldr	r3, [pc, #16]	; (8006c98 <HAL_RCC_ClockConfig+0x25c>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0307 	and.w	r3, r3, #7
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d005      	beq.n	8006ca0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e040      	b.n	8006d1a <HAL_RCC_ClockConfig+0x2de>
 8006c98:	40022000 	.word	0x40022000
 8006c9c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f003 0304 	and.w	r3, r3, #4
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d008      	beq.n	8006cbe <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cac:	4b1d      	ldr	r3, [pc, #116]	; (8006d24 <HAL_RCC_ClockConfig+0x2e8>)
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	491a      	ldr	r1, [pc, #104]	; (8006d24 <HAL_RCC_ClockConfig+0x2e8>)
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 0308 	and.w	r3, r3, #8
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d009      	beq.n	8006cde <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cca:	4b16      	ldr	r3, [pc, #88]	; (8006d24 <HAL_RCC_ClockConfig+0x2e8>)
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	00db      	lsls	r3, r3, #3
 8006cd8:	4912      	ldr	r1, [pc, #72]	; (8006d24 <HAL_RCC_ClockConfig+0x2e8>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006cde:	f000 f829 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 8006ce2:	4601      	mov	r1, r0
 8006ce4:	4b0f      	ldr	r3, [pc, #60]	; (8006d24 <HAL_RCC_ClockConfig+0x2e8>)
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cec:	22f0      	movs	r2, #240	; 0xf0
 8006cee:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf0:	693a      	ldr	r2, [r7, #16]
 8006cf2:	fa92 f2a2 	rbit	r2, r2
 8006cf6:	60fa      	str	r2, [r7, #12]
  return result;
 8006cf8:	68fa      	ldr	r2, [r7, #12]
 8006cfa:	fab2 f282 	clz	r2, r2
 8006cfe:	b2d2      	uxtb	r2, r2
 8006d00:	40d3      	lsrs	r3, r2
 8006d02:	4a09      	ldr	r2, [pc, #36]	; (8006d28 <HAL_RCC_ClockConfig+0x2ec>)
 8006d04:	5cd3      	ldrb	r3, [r2, r3]
 8006d06:	fa21 f303 	lsr.w	r3, r1, r3
 8006d0a:	4a08      	ldr	r2, [pc, #32]	; (8006d2c <HAL_RCC_ClockConfig+0x2f0>)
 8006d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006d0e:	4b08      	ldr	r3, [pc, #32]	; (8006d30 <HAL_RCC_ClockConfig+0x2f4>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fb fff2 	bl	8002cfc <HAL_InitTick>
  
  return HAL_OK;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3778      	adds	r7, #120	; 0x78
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	40021000 	.word	0x40021000
 8006d28:	08013fb0 	.word	0x08013fb0
 8006d2c:	20000000 	.word	0x20000000
 8006d30:	2000000c 	.word	0x2000000c

08006d34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b08b      	sub	sp, #44	; 0x2c
 8006d38:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	61fb      	str	r3, [r7, #28]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	61bb      	str	r3, [r7, #24]
 8006d42:	2300      	movs	r3, #0
 8006d44:	627b      	str	r3, [r7, #36]	; 0x24
 8006d46:	2300      	movs	r3, #0
 8006d48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006d4e:	4b2a      	ldr	r3, [pc, #168]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	f003 030c 	and.w	r3, r3, #12
 8006d5a:	2b04      	cmp	r3, #4
 8006d5c:	d002      	beq.n	8006d64 <HAL_RCC_GetSysClockFreq+0x30>
 8006d5e:	2b08      	cmp	r3, #8
 8006d60:	d003      	beq.n	8006d6a <HAL_RCC_GetSysClockFreq+0x36>
 8006d62:	e03f      	b.n	8006de4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006d64:	4b25      	ldr	r3, [pc, #148]	; (8006dfc <HAL_RCC_GetSysClockFreq+0xc8>)
 8006d66:	623b      	str	r3, [r7, #32]
      break;
 8006d68:	e03f      	b.n	8006dea <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006d70:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006d74:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	fa92 f2a2 	rbit	r2, r2
 8006d7c:	607a      	str	r2, [r7, #4]
  return result;
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	fab2 f282 	clz	r2, r2
 8006d84:	b2d2      	uxtb	r2, r2
 8006d86:	40d3      	lsrs	r3, r2
 8006d88:	4a1d      	ldr	r2, [pc, #116]	; (8006e00 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006d8a:	5cd3      	ldrb	r3, [r2, r3]
 8006d8c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006d8e:	4b1a      	ldr	r3, [pc, #104]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d92:	f003 030f 	and.w	r3, r3, #15
 8006d96:	220f      	movs	r2, #15
 8006d98:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	fa92 f2a2 	rbit	r2, r2
 8006da0:	60fa      	str	r2, [r7, #12]
  return result;
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	fab2 f282 	clz	r2, r2
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	40d3      	lsrs	r3, r2
 8006dac:	4a15      	ldr	r2, [pc, #84]	; (8006e04 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006dae:	5cd3      	ldrb	r3, [r2, r3]
 8006db0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d008      	beq.n	8006dce <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006dbc:	4a0f      	ldr	r2, [pc, #60]	; (8006dfc <HAL_RCC_GetSysClockFreq+0xc8>)
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	fb02 f303 	mul.w	r3, r2, r3
 8006dca:	627b      	str	r3, [r7, #36]	; 0x24
 8006dcc:	e007      	b.n	8006dde <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006dce:	4a0b      	ldr	r2, [pc, #44]	; (8006dfc <HAL_RCC_GetSysClockFreq+0xc8>)
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	fbb2 f2f3 	udiv	r2, r2, r3
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	fb02 f303 	mul.w	r3, r2, r3
 8006ddc:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de0:	623b      	str	r3, [r7, #32]
      break;
 8006de2:	e002      	b.n	8006dea <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006de4:	4b05      	ldr	r3, [pc, #20]	; (8006dfc <HAL_RCC_GetSysClockFreq+0xc8>)
 8006de6:	623b      	str	r3, [r7, #32]
      break;
 8006de8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dea:	6a3b      	ldr	r3, [r7, #32]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	372c      	adds	r7, #44	; 0x2c
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr
 8006df8:	40021000 	.word	0x40021000
 8006dfc:	007a1200 	.word	0x007a1200
 8006e00:	08013fc8 	.word	0x08013fc8
 8006e04:	08013fd8 	.word	0x08013fd8

08006e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e0c:	4b03      	ldr	r3, [pc, #12]	; (8006e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	20000000 	.word	0x20000000

08006e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006e26:	f7ff ffef 	bl	8006e08 <HAL_RCC_GetHCLKFreq>
 8006e2a:	4601      	mov	r1, r0
 8006e2c:	4b0b      	ldr	r3, [pc, #44]	; (8006e5c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006e34:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006e38:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	fa92 f2a2 	rbit	r2, r2
 8006e40:	603a      	str	r2, [r7, #0]
  return result;
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	fab2 f282 	clz	r2, r2
 8006e48:	b2d2      	uxtb	r2, r2
 8006e4a:	40d3      	lsrs	r3, r2
 8006e4c:	4a04      	ldr	r2, [pc, #16]	; (8006e60 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006e4e:	5cd3      	ldrb	r3, [r2, r3]
 8006e50:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	40021000 	.word	0x40021000
 8006e60:	08013fc0 	.word	0x08013fc0

08006e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006e6a:	f7ff ffcd 	bl	8006e08 <HAL_RCC_GetHCLKFreq>
 8006e6e:	4601      	mov	r1, r0
 8006e70:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006e78:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006e7c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	fa92 f2a2 	rbit	r2, r2
 8006e84:	603a      	str	r2, [r7, #0]
  return result;
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	fab2 f282 	clz	r2, r2
 8006e8c:	b2d2      	uxtb	r2, r2
 8006e8e:	40d3      	lsrs	r3, r2
 8006e90:	4a04      	ldr	r2, [pc, #16]	; (8006ea4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006e92:	5cd3      	ldrb	r3, [r2, r3]
 8006e94:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3708      	adds	r7, #8
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	40021000 	.word	0x40021000
 8006ea4:	08013fc0 	.word	0x08013fc0

08006ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b092      	sub	sp, #72	; 0x48
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 80d4 	beq.w	8007074 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ecc:	4b4e      	ldr	r3, [pc, #312]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ece:	69db      	ldr	r3, [r3, #28]
 8006ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10e      	bne.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ed8:	4b4b      	ldr	r3, [pc, #300]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006eda:	69db      	ldr	r3, [r3, #28]
 8006edc:	4a4a      	ldr	r2, [pc, #296]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ee2:	61d3      	str	r3, [r2, #28]
 8006ee4:	4b48      	ldr	r3, [pc, #288]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006eec:	60bb      	str	r3, [r7, #8]
 8006eee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ef6:	4b45      	ldr	r3, [pc, #276]	; (800700c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d118      	bne.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f02:	4b42      	ldr	r3, [pc, #264]	; (800700c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a41      	ldr	r2, [pc, #260]	; (800700c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f0c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f0e:	f7fb ff39 	bl	8002d84 <HAL_GetTick>
 8006f12:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f14:	e008      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f16:	f7fb ff35 	bl	8002d84 <HAL_GetTick>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	2b64      	cmp	r3, #100	; 0x64
 8006f22:	d901      	bls.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e1d6      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f28:	4b38      	ldr	r3, [pc, #224]	; (800700c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d0f0      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f34:	4b34      	ldr	r3, [pc, #208]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f36:	6a1b      	ldr	r3, [r3, #32]
 8006f38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 8084 	beq.w	800704e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d07c      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f54:	4b2c      	ldr	r3, [pc, #176]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f56:	6a1b      	ldr	r3, [r3, #32]
 8006f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f66:	fa93 f3a3 	rbit	r3, r3
 8006f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f6e:	fab3 f383 	clz	r3, r3
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	461a      	mov	r2, r3
 8006f76:	4b26      	ldr	r3, [pc, #152]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006f78:	4413      	add	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	2301      	movs	r3, #1
 8006f80:	6013      	str	r3, [r2, #0]
 8006f82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f86:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f8a:	fa93 f3a3 	rbit	r3, r3
 8006f8e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f92:	fab3 f383 	clz	r3, r3
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	461a      	mov	r2, r3
 8006f9a:	4b1d      	ldr	r3, [pc, #116]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006f9c:	4413      	add	r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006fa6:	4a18      	ldr	r2, [pc, #96]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006faa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d04b      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fb6:	f7fb fee5 	bl	8002d84 <HAL_GetTick>
 8006fba:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fbc:	e00a      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fbe:	f7fb fee1 	bl	8002d84 <HAL_GetTick>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fc6:	1ad3      	subs	r3, r2, r3
 8006fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d901      	bls.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	e180      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006fd4:	2302      	movs	r3, #2
 8006fd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fda:	fa93 f3a3 	rbit	r3, r3
 8006fde:	627b      	str	r3, [r7, #36]	; 0x24
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	623b      	str	r3, [r7, #32]
 8006fe4:	6a3b      	ldr	r3, [r7, #32]
 8006fe6:	fa93 f3a3 	rbit	r3, r3
 8006fea:	61fb      	str	r3, [r7, #28]
  return result;
 8006fec:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fee:	fab3 f383 	clz	r3, r3
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	095b      	lsrs	r3, r3, #5
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	f043 0302 	orr.w	r3, r3, #2
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d108      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007002:	4b01      	ldr	r3, [pc, #4]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	e00d      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8007008:	40021000 	.word	0x40021000
 800700c:	40007000 	.word	0x40007000
 8007010:	10908100 	.word	0x10908100
 8007014:	2302      	movs	r3, #2
 8007016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	fa93 f3a3 	rbit	r3, r3
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	4ba0      	ldr	r3, [pc, #640]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007024:	2202      	movs	r2, #2
 8007026:	613a      	str	r2, [r7, #16]
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	fa92 f2a2 	rbit	r2, r2
 800702e:	60fa      	str	r2, [r7, #12]
  return result;
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	fab2 f282 	clz	r2, r2
 8007036:	b2d2      	uxtb	r2, r2
 8007038:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800703c:	b2d2      	uxtb	r2, r2
 800703e:	f002 021f 	and.w	r2, r2, #31
 8007042:	2101      	movs	r1, #1
 8007044:	fa01 f202 	lsl.w	r2, r1, r2
 8007048:	4013      	ands	r3, r2
 800704a:	2b00      	cmp	r3, #0
 800704c:	d0b7      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800704e:	4b95      	ldr	r3, [pc, #596]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	4992      	ldr	r1, [pc, #584]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800705c:	4313      	orrs	r3, r2
 800705e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007060:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007064:	2b01      	cmp	r3, #1
 8007066:	d105      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007068:	4b8e      	ldr	r3, [pc, #568]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800706a:	69db      	ldr	r3, [r3, #28]
 800706c:	4a8d      	ldr	r2, [pc, #564]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800706e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007072:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d008      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007080:	4b88      	ldr	r3, [pc, #544]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007084:	f023 0203 	bic.w	r2, r3, #3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	4985      	ldr	r1, [pc, #532]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800708e:	4313      	orrs	r3, r2
 8007090:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0302 	and.w	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d008      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800709e:	4b81      	ldr	r3, [pc, #516]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	497e      	ldr	r1, [pc, #504]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d008      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070bc:	4b79      	ldr	r3, [pc, #484]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	4976      	ldr	r1, [pc, #472]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 0320 	and.w	r3, r3, #32
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d008      	beq.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070da:	4b72      	ldr	r3, [pc, #456]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070de:	f023 0210 	bic.w	r2, r3, #16
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	496f      	ldr	r1, [pc, #444]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d008      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80070f8:	4b6a      	ldr	r3, [pc, #424]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007104:	4967      	ldr	r1, [pc, #412]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007106:	4313      	orrs	r3, r2
 8007108:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007112:	2b00      	cmp	r3, #0
 8007114:	d008      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007116:	4b63      	ldr	r3, [pc, #396]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800711a:	f023 0220 	bic.w	r2, r3, #32
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	4960      	ldr	r1, [pc, #384]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007124:	4313      	orrs	r3, r2
 8007126:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d008      	beq.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007134:	4b5b      	ldr	r3, [pc, #364]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007138:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	4958      	ldr	r1, [pc, #352]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007142:	4313      	orrs	r3, r2
 8007144:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d008      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007152:	4b54      	ldr	r3, [pc, #336]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007156:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	4951      	ldr	r1, [pc, #324]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007160:	4313      	orrs	r3, r2
 8007162:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0310 	and.w	r3, r3, #16
 800716c:	2b00      	cmp	r3, #0
 800716e:	d008      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007170:	4b4c      	ldr	r3, [pc, #304]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007174:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	4949      	ldr	r1, [pc, #292]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800717e:	4313      	orrs	r3, r2
 8007180:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800718a:	2b00      	cmp	r3, #0
 800718c:	d008      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800718e:	4b45      	ldr	r3, [pc, #276]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719a:	4942      	ldr	r1, [pc, #264]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800719c:	4313      	orrs	r3, r2
 800719e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d008      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80071ac:	4b3d      	ldr	r3, [pc, #244]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80071ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b8:	493a      	ldr	r1, [pc, #232]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80071ba:	4313      	orrs	r3, r2
 80071bc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d008      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80071ca:	4b36      	ldr	r3, [pc, #216]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80071cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ce:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d6:	4933      	ldr	r1, [pc, #204]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d008      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80071e8:	4b2e      	ldr	r3, [pc, #184]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80071ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071f4:	492b      	ldr	r1, [pc, #172]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80071f6:	4313      	orrs	r3, r2
 80071f8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007202:	2b00      	cmp	r3, #0
 8007204:	d008      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007206:	4b27      	ldr	r3, [pc, #156]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800720a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	4924      	ldr	r1, [pc, #144]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007214:	4313      	orrs	r3, r2
 8007216:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d008      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8007224:	4b1f      	ldr	r3, [pc, #124]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007228:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007230:	491c      	ldr	r1, [pc, #112]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007232:	4313      	orrs	r3, r2
 8007234:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800723e:	2b00      	cmp	r3, #0
 8007240:	d008      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8007242:	4b18      	ldr	r3, [pc, #96]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007246:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800724e:	4915      	ldr	r1, [pc, #84]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007250:	4313      	orrs	r3, r2
 8007252:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d008      	beq.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007260:	4b10      	ldr	r3, [pc, #64]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007264:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800726c:	490d      	ldr	r1, [pc, #52]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800726e:	4313      	orrs	r3, r2
 8007270:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d008      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800727e:	4b09      	ldr	r3, [pc, #36]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8007280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007282:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800728a:	4906      	ldr	r1, [pc, #24]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800728c:	4313      	orrs	r3, r2
 800728e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00c      	beq.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800729c:	4b01      	ldr	r3, [pc, #4]	; (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800729e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a0:	e002      	b.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80072a2:	bf00      	nop
 80072a4:	40021000 	.word	0x40021000
 80072a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072b0:	490b      	ldr	r1, [pc, #44]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80072b2:	4313      	orrs	r3, r2
 80072b4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d008      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80072c2:	4b07      	ldr	r3, [pc, #28]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072ce:	4904      	ldr	r1, [pc, #16]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80072d0:	4313      	orrs	r3, r2
 80072d2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3748      	adds	r7, #72	; 0x48
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	40021000 	.word	0x40021000

080072e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e049      	b.n	800738a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d106      	bne.n	8007310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f7fb f9b6 	bl	800267c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	3304      	adds	r3, #4
 8007320:	4619      	mov	r1, r3
 8007322:	4610      	mov	r0, r2
 8007324:	f000 fd12 	bl	8007d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
	...

08007394 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d001      	beq.n	80073ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e047      	b.n	800743c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a23      	ldr	r2, [pc, #140]	; (8007448 <HAL_TIM_Base_Start+0xb4>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d01d      	beq.n	80073fa <HAL_TIM_Base_Start+0x66>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c6:	d018      	beq.n	80073fa <HAL_TIM_Base_Start+0x66>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a1f      	ldr	r2, [pc, #124]	; (800744c <HAL_TIM_Base_Start+0xb8>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d013      	beq.n	80073fa <HAL_TIM_Base_Start+0x66>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a1e      	ldr	r2, [pc, #120]	; (8007450 <HAL_TIM_Base_Start+0xbc>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d00e      	beq.n	80073fa <HAL_TIM_Base_Start+0x66>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a1c      	ldr	r2, [pc, #112]	; (8007454 <HAL_TIM_Base_Start+0xc0>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d009      	beq.n	80073fa <HAL_TIM_Base_Start+0x66>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a1b      	ldr	r2, [pc, #108]	; (8007458 <HAL_TIM_Base_Start+0xc4>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d004      	beq.n	80073fa <HAL_TIM_Base_Start+0x66>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a19      	ldr	r2, [pc, #100]	; (800745c <HAL_TIM_Base_Start+0xc8>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d115      	bne.n	8007426 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689a      	ldr	r2, [r3, #8]
 8007400:	4b17      	ldr	r3, [pc, #92]	; (8007460 <HAL_TIM_Base_Start+0xcc>)
 8007402:	4013      	ands	r3, r2
 8007404:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b06      	cmp	r3, #6
 800740a:	d015      	beq.n	8007438 <HAL_TIM_Base_Start+0xa4>
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007412:	d011      	beq.n	8007438 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f042 0201 	orr.w	r2, r2, #1
 8007422:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007424:	e008      	b.n	8007438 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f042 0201 	orr.w	r2, r2, #1
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	e000      	b.n	800743a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007438:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3714      	adds	r7, #20
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr
 8007448:	40012c00 	.word	0x40012c00
 800744c:	40000400 	.word	0x40000400
 8007450:	40000800 	.word	0x40000800
 8007454:	40013400 	.word	0x40013400
 8007458:	40014000 	.word	0x40014000
 800745c:	40015000 	.word	0x40015000
 8007460:	00010007 	.word	0x00010007

08007464 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e049      	b.n	800750a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b00      	cmp	r3, #0
 8007480:	d106      	bne.n	8007490 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f841 	bl	8007512 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	3304      	adds	r3, #4
 80074a0:	4619      	mov	r1, r3
 80074a2:	4610      	mov	r0, r2
 80074a4:	f000 fc52 	bl	8007d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3708      	adds	r7, #8
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800751a:	bf00      	nop
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
	...

08007528 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d109      	bne.n	800754c <HAL_TIM_PWM_Start+0x24>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b01      	cmp	r3, #1
 8007542:	bf14      	ite	ne
 8007544:	2301      	movne	r3, #1
 8007546:	2300      	moveq	r3, #0
 8007548:	b2db      	uxtb	r3, r3
 800754a:	e03c      	b.n	80075c6 <HAL_TIM_PWM_Start+0x9e>
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	2b04      	cmp	r3, #4
 8007550:	d109      	bne.n	8007566 <HAL_TIM_PWM_Start+0x3e>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b01      	cmp	r3, #1
 800755c:	bf14      	ite	ne
 800755e:	2301      	movne	r3, #1
 8007560:	2300      	moveq	r3, #0
 8007562:	b2db      	uxtb	r3, r3
 8007564:	e02f      	b.n	80075c6 <HAL_TIM_PWM_Start+0x9e>
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	2b08      	cmp	r3, #8
 800756a:	d109      	bne.n	8007580 <HAL_TIM_PWM_Start+0x58>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b01      	cmp	r3, #1
 8007576:	bf14      	ite	ne
 8007578:	2301      	movne	r3, #1
 800757a:	2300      	moveq	r3, #0
 800757c:	b2db      	uxtb	r3, r3
 800757e:	e022      	b.n	80075c6 <HAL_TIM_PWM_Start+0x9e>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	2b0c      	cmp	r3, #12
 8007584:	d109      	bne.n	800759a <HAL_TIM_PWM_Start+0x72>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800758c:	b2db      	uxtb	r3, r3
 800758e:	2b01      	cmp	r3, #1
 8007590:	bf14      	ite	ne
 8007592:	2301      	movne	r3, #1
 8007594:	2300      	moveq	r3, #0
 8007596:	b2db      	uxtb	r3, r3
 8007598:	e015      	b.n	80075c6 <HAL_TIM_PWM_Start+0x9e>
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	2b10      	cmp	r3, #16
 800759e:	d109      	bne.n	80075b4 <HAL_TIM_PWM_Start+0x8c>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	bf14      	ite	ne
 80075ac:	2301      	movne	r3, #1
 80075ae:	2300      	moveq	r3, #0
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	e008      	b.n	80075c6 <HAL_TIM_PWM_Start+0x9e>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	2b01      	cmp	r3, #1
 80075be:	bf14      	ite	ne
 80075c0:	2301      	movne	r3, #1
 80075c2:	2300      	moveq	r3, #0
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d001      	beq.n	80075ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e0a1      	b.n	8007712 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d104      	bne.n	80075de <HAL_TIM_PWM_Start+0xb6>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2202      	movs	r2, #2
 80075d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075dc:	e023      	b.n	8007626 <HAL_TIM_PWM_Start+0xfe>
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	2b04      	cmp	r3, #4
 80075e2:	d104      	bne.n	80075ee <HAL_TIM_PWM_Start+0xc6>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2202      	movs	r2, #2
 80075e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075ec:	e01b      	b.n	8007626 <HAL_TIM_PWM_Start+0xfe>
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	2b08      	cmp	r3, #8
 80075f2:	d104      	bne.n	80075fe <HAL_TIM_PWM_Start+0xd6>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075fc:	e013      	b.n	8007626 <HAL_TIM_PWM_Start+0xfe>
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	2b0c      	cmp	r3, #12
 8007602:	d104      	bne.n	800760e <HAL_TIM_PWM_Start+0xe6>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800760c:	e00b      	b.n	8007626 <HAL_TIM_PWM_Start+0xfe>
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	2b10      	cmp	r3, #16
 8007612:	d104      	bne.n	800761e <HAL_TIM_PWM_Start+0xf6>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2202      	movs	r2, #2
 8007618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800761c:	e003      	b.n	8007626 <HAL_TIM_PWM_Start+0xfe>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2202      	movs	r2, #2
 8007622:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2201      	movs	r2, #1
 800762c:	6839      	ldr	r1, [r7, #0]
 800762e:	4618      	mov	r0, r3
 8007630:	f000 ffca 	bl	80085c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a38      	ldr	r2, [pc, #224]	; (800771c <HAL_TIM_PWM_Start+0x1f4>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d018      	beq.n	8007670 <HAL_TIM_PWM_Start+0x148>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a37      	ldr	r2, [pc, #220]	; (8007720 <HAL_TIM_PWM_Start+0x1f8>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d013      	beq.n	8007670 <HAL_TIM_PWM_Start+0x148>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a35      	ldr	r2, [pc, #212]	; (8007724 <HAL_TIM_PWM_Start+0x1fc>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d00e      	beq.n	8007670 <HAL_TIM_PWM_Start+0x148>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a34      	ldr	r2, [pc, #208]	; (8007728 <HAL_TIM_PWM_Start+0x200>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d009      	beq.n	8007670 <HAL_TIM_PWM_Start+0x148>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a32      	ldr	r2, [pc, #200]	; (800772c <HAL_TIM_PWM_Start+0x204>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d004      	beq.n	8007670 <HAL_TIM_PWM_Start+0x148>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a31      	ldr	r2, [pc, #196]	; (8007730 <HAL_TIM_PWM_Start+0x208>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d101      	bne.n	8007674 <HAL_TIM_PWM_Start+0x14c>
 8007670:	2301      	movs	r3, #1
 8007672:	e000      	b.n	8007676 <HAL_TIM_PWM_Start+0x14e>
 8007674:	2300      	movs	r3, #0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d007      	beq.n	800768a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007688:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a23      	ldr	r2, [pc, #140]	; (800771c <HAL_TIM_PWM_Start+0x1f4>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d01d      	beq.n	80076d0 <HAL_TIM_PWM_Start+0x1a8>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800769c:	d018      	beq.n	80076d0 <HAL_TIM_PWM_Start+0x1a8>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a24      	ldr	r2, [pc, #144]	; (8007734 <HAL_TIM_PWM_Start+0x20c>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d013      	beq.n	80076d0 <HAL_TIM_PWM_Start+0x1a8>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a22      	ldr	r2, [pc, #136]	; (8007738 <HAL_TIM_PWM_Start+0x210>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d00e      	beq.n	80076d0 <HAL_TIM_PWM_Start+0x1a8>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a1a      	ldr	r2, [pc, #104]	; (8007720 <HAL_TIM_PWM_Start+0x1f8>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d009      	beq.n	80076d0 <HAL_TIM_PWM_Start+0x1a8>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a18      	ldr	r2, [pc, #96]	; (8007724 <HAL_TIM_PWM_Start+0x1fc>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d004      	beq.n	80076d0 <HAL_TIM_PWM_Start+0x1a8>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a19      	ldr	r2, [pc, #100]	; (8007730 <HAL_TIM_PWM_Start+0x208>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d115      	bne.n	80076fc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689a      	ldr	r2, [r3, #8]
 80076d6:	4b19      	ldr	r3, [pc, #100]	; (800773c <HAL_TIM_PWM_Start+0x214>)
 80076d8:	4013      	ands	r3, r2
 80076da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2b06      	cmp	r3, #6
 80076e0:	d015      	beq.n	800770e <HAL_TIM_PWM_Start+0x1e6>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076e8:	d011      	beq.n	800770e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f042 0201 	orr.w	r2, r2, #1
 80076f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076fa:	e008      	b.n	800770e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f042 0201 	orr.w	r2, r2, #1
 800770a:	601a      	str	r2, [r3, #0]
 800770c:	e000      	b.n	8007710 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800770e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	40012c00 	.word	0x40012c00
 8007720:	40013400 	.word	0x40013400
 8007724:	40014000 	.word	0x40014000
 8007728:	40014400 	.word	0x40014400
 800772c:	40014800 	.word	0x40014800
 8007730:	40015000 	.word	0x40015000
 8007734:	40000400 	.word	0x40000400
 8007738:	40000800 	.word	0x40000800
 800773c:	00010007 	.word	0x00010007

08007740 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e097      	b.n	8007884 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800775a:	b2db      	uxtb	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	d106      	bne.n	800776e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7fa fef7 	bl	800255c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2202      	movs	r2, #2
 8007772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	6812      	ldr	r2, [r2, #0]
 8007780:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007784:	f023 0307 	bic.w	r3, r3, #7
 8007788:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3304      	adds	r3, #4
 8007792:	4619      	mov	r1, r3
 8007794:	4610      	mov	r0, r2
 8007796:	f000 fad9 	bl	8007d4c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	6a1b      	ldr	r3, [r3, #32]
 80077b0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	697a      	ldr	r2, [r7, #20]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c2:	f023 0303 	bic.w	r3, r3, #3
 80077c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	689a      	ldr	r2, [r3, #8]
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	699b      	ldr	r3, [r3, #24]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	4313      	orrs	r3, r2
 80077d4:	693a      	ldr	r2, [r7, #16]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80077e0:	f023 030c 	bic.w	r3, r3, #12
 80077e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80077ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80077f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	68da      	ldr	r2, [r3, #12]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	021b      	lsls	r3, r3, #8
 80077fc:	4313      	orrs	r3, r2
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	4313      	orrs	r3, r2
 8007802:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	011a      	lsls	r2, r3, #4
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	031b      	lsls	r3, r3, #12
 8007810:	4313      	orrs	r3, r2
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	4313      	orrs	r3, r2
 8007816:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800781e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007826:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	011b      	lsls	r3, r3, #4
 8007832:	4313      	orrs	r3, r2
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	4313      	orrs	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2201      	movs	r2, #1
 800785e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2201      	movs	r2, #1
 800786e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2201      	movs	r2, #1
 8007876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2201      	movs	r2, #1
 800787e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3718      	adds	r7, #24
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800789c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80078a4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078ac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80078b4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d110      	bne.n	80078de <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80078bc:	7bfb      	ldrb	r3, [r7, #15]
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d102      	bne.n	80078c8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80078c2:	7b7b      	ldrb	r3, [r7, #13]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d001      	beq.n	80078cc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e068      	b.n	800799e <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2202      	movs	r2, #2
 80078d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2202      	movs	r2, #2
 80078d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80078dc:	e031      	b.n	8007942 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b04      	cmp	r3, #4
 80078e2:	d110      	bne.n	8007906 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80078e4:	7bbb      	ldrb	r3, [r7, #14]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d102      	bne.n	80078f0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80078ea:	7b3b      	ldrb	r3, [r7, #12]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d001      	beq.n	80078f4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e054      	b.n	800799e <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2202      	movs	r2, #2
 80078f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2202      	movs	r2, #2
 8007900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007904:	e01d      	b.n	8007942 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007906:	7bfb      	ldrb	r3, [r7, #15]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d108      	bne.n	800791e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800790c:	7bbb      	ldrb	r3, [r7, #14]
 800790e:	2b01      	cmp	r3, #1
 8007910:	d105      	bne.n	800791e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007912:	7b7b      	ldrb	r3, [r7, #13]
 8007914:	2b01      	cmp	r3, #1
 8007916:	d102      	bne.n	800791e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007918:	7b3b      	ldrb	r3, [r7, #12]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d001      	beq.n	8007922 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e03d      	b.n	800799e <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2202      	movs	r2, #2
 8007926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2202      	movs	r2, #2
 800792e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2202      	movs	r2, #2
 8007936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2202      	movs	r2, #2
 800793e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d002      	beq.n	800794e <HAL_TIM_Encoder_Start+0xc2>
 8007948:	2b04      	cmp	r3, #4
 800794a:	d008      	beq.n	800795e <HAL_TIM_Encoder_Start+0xd2>
 800794c:	e00f      	b.n	800796e <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2201      	movs	r2, #1
 8007954:	2100      	movs	r1, #0
 8007956:	4618      	mov	r0, r3
 8007958:	f000 fe36 	bl	80085c8 <TIM_CCxChannelCmd>
      break;
 800795c:	e016      	b.n	800798c <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2201      	movs	r2, #1
 8007964:	2104      	movs	r1, #4
 8007966:	4618      	mov	r0, r3
 8007968:	f000 fe2e 	bl	80085c8 <TIM_CCxChannelCmd>
      break;
 800796c:	e00e      	b.n	800798c <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2201      	movs	r2, #1
 8007974:	2100      	movs	r1, #0
 8007976:	4618      	mov	r0, r3
 8007978:	f000 fe26 	bl	80085c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2201      	movs	r2, #1
 8007982:	2104      	movs	r1, #4
 8007984:	4618      	mov	r0, r3
 8007986:	f000 fe1f 	bl	80085c8 <TIM_CCxChannelCmd>
      break;
 800798a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f042 0201 	orr.w	r2, r2, #1
 800799a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d101      	bne.n	80079c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80079c2:	2302      	movs	r3, #2
 80079c4:	e0ff      	b.n	8007bc6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2b14      	cmp	r3, #20
 80079d2:	f200 80f0 	bhi.w	8007bb6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80079d6:	a201      	add	r2, pc, #4	; (adr r2, 80079dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079dc:	08007a31 	.word	0x08007a31
 80079e0:	08007bb7 	.word	0x08007bb7
 80079e4:	08007bb7 	.word	0x08007bb7
 80079e8:	08007bb7 	.word	0x08007bb7
 80079ec:	08007a71 	.word	0x08007a71
 80079f0:	08007bb7 	.word	0x08007bb7
 80079f4:	08007bb7 	.word	0x08007bb7
 80079f8:	08007bb7 	.word	0x08007bb7
 80079fc:	08007ab3 	.word	0x08007ab3
 8007a00:	08007bb7 	.word	0x08007bb7
 8007a04:	08007bb7 	.word	0x08007bb7
 8007a08:	08007bb7 	.word	0x08007bb7
 8007a0c:	08007af3 	.word	0x08007af3
 8007a10:	08007bb7 	.word	0x08007bb7
 8007a14:	08007bb7 	.word	0x08007bb7
 8007a18:	08007bb7 	.word	0x08007bb7
 8007a1c:	08007b35 	.word	0x08007b35
 8007a20:	08007bb7 	.word	0x08007bb7
 8007a24:	08007bb7 	.word	0x08007bb7
 8007a28:	08007bb7 	.word	0x08007bb7
 8007a2c:	08007b75 	.word	0x08007b75
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68b9      	ldr	r1, [r7, #8]
 8007a36:	4618      	mov	r0, r3
 8007a38:	f000 fa26 	bl	8007e88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	699a      	ldr	r2, [r3, #24]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f042 0208 	orr.w	r2, r2, #8
 8007a4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699a      	ldr	r2, [r3, #24]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f022 0204 	bic.w	r2, r2, #4
 8007a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6999      	ldr	r1, [r3, #24]
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	691a      	ldr	r2, [r3, #16]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	430a      	orrs	r2, r1
 8007a6c:	619a      	str	r2, [r3, #24]
      break;
 8007a6e:	e0a5      	b.n	8007bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68b9      	ldr	r1, [r7, #8]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f000 faa0 	bl	8007fbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	699a      	ldr	r2, [r3, #24]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	699a      	ldr	r2, [r3, #24]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6999      	ldr	r1, [r3, #24]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	021a      	lsls	r2, r3, #8
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	619a      	str	r2, [r3, #24]
      break;
 8007ab0:	e084      	b.n	8007bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68b9      	ldr	r1, [r7, #8]
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fb13 	bl	80080e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69da      	ldr	r2, [r3, #28]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f042 0208 	orr.w	r2, r2, #8
 8007acc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	69da      	ldr	r2, [r3, #28]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f022 0204 	bic.w	r2, r2, #4
 8007adc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	69d9      	ldr	r1, [r3, #28]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	691a      	ldr	r2, [r3, #16]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	430a      	orrs	r2, r1
 8007aee:	61da      	str	r2, [r3, #28]
      break;
 8007af0:	e064      	b.n	8007bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68b9      	ldr	r1, [r7, #8]
 8007af8:	4618      	mov	r0, r3
 8007afa:	f000 fb85 	bl	8008208 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	69da      	ldr	r2, [r3, #28]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	69da      	ldr	r2, [r3, #28]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69d9      	ldr	r1, [r3, #28]
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	021a      	lsls	r2, r3, #8
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	61da      	str	r2, [r3, #28]
      break;
 8007b32:	e043      	b.n	8007bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68b9      	ldr	r1, [r7, #8]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 fbd4 	bl	80082e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f042 0208 	orr.w	r2, r2, #8
 8007b4e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0204 	bic.w	r2, r2, #4
 8007b5e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	691a      	ldr	r2, [r3, #16]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b72:	e023      	b.n	8007bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68b9      	ldr	r1, [r7, #8]
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f000 fc1e 	bl	80083bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b8e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b9e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	021a      	lsls	r2, r3, #8
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007bb4:	e002      	b.n	8007bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	75fb      	strb	r3, [r7, #23]
      break;
 8007bba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3718      	adds	r7, #24
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop

08007bd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_TIM_ConfigClockSource+0x1c>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e0ab      	b.n	8007d44 <HAL_TIM_ConfigClockSource+0x174>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c0a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2b40      	cmp	r3, #64	; 0x40
 8007c26:	d067      	beq.n	8007cf8 <HAL_TIM_ConfigClockSource+0x128>
 8007c28:	2b40      	cmp	r3, #64	; 0x40
 8007c2a:	d80b      	bhi.n	8007c44 <HAL_TIM_ConfigClockSource+0x74>
 8007c2c:	2b10      	cmp	r3, #16
 8007c2e:	d073      	beq.n	8007d18 <HAL_TIM_ConfigClockSource+0x148>
 8007c30:	2b10      	cmp	r3, #16
 8007c32:	d802      	bhi.n	8007c3a <HAL_TIM_ConfigClockSource+0x6a>
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d06f      	beq.n	8007d18 <HAL_TIM_ConfigClockSource+0x148>
 8007c38:	e077      	b.n	8007d2a <HAL_TIM_ConfigClockSource+0x15a>
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	d06c      	beq.n	8007d18 <HAL_TIM_ConfigClockSource+0x148>
 8007c3e:	2b30      	cmp	r3, #48	; 0x30
 8007c40:	d06a      	beq.n	8007d18 <HAL_TIM_ConfigClockSource+0x148>
 8007c42:	e072      	b.n	8007d2a <HAL_TIM_ConfigClockSource+0x15a>
 8007c44:	2b70      	cmp	r3, #112	; 0x70
 8007c46:	d00d      	beq.n	8007c64 <HAL_TIM_ConfigClockSource+0x94>
 8007c48:	2b70      	cmp	r3, #112	; 0x70
 8007c4a:	d804      	bhi.n	8007c56 <HAL_TIM_ConfigClockSource+0x86>
 8007c4c:	2b50      	cmp	r3, #80	; 0x50
 8007c4e:	d033      	beq.n	8007cb8 <HAL_TIM_ConfigClockSource+0xe8>
 8007c50:	2b60      	cmp	r3, #96	; 0x60
 8007c52:	d041      	beq.n	8007cd8 <HAL_TIM_ConfigClockSource+0x108>
 8007c54:	e069      	b.n	8007d2a <HAL_TIM_ConfigClockSource+0x15a>
 8007c56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c5a:	d069      	beq.n	8007d30 <HAL_TIM_ConfigClockSource+0x160>
 8007c5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c60:	d017      	beq.n	8007c92 <HAL_TIM_ConfigClockSource+0xc2>
 8007c62:	e062      	b.n	8007d2a <HAL_TIM_ConfigClockSource+0x15a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6818      	ldr	r0, [r3, #0]
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	6899      	ldr	r1, [r3, #8]
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	685a      	ldr	r2, [r3, #4]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	f000 fc88 	bl	8008588 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c86:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	609a      	str	r2, [r3, #8]
      break;
 8007c90:	e04f      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6818      	ldr	r0, [r3, #0]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	6899      	ldr	r1, [r3, #8]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	f000 fc71 	bl	8008588 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007cb4:	609a      	str	r2, [r3, #8]
      break;
 8007cb6:	e03c      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6818      	ldr	r0, [r3, #0]
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	6859      	ldr	r1, [r3, #4]
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	f000 fbe5 	bl	8008494 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2150      	movs	r1, #80	; 0x50
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f000 fc3e 	bl	8008552 <TIM_ITRx_SetConfig>
      break;
 8007cd6:	e02c      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6818      	ldr	r0, [r3, #0]
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	6859      	ldr	r1, [r3, #4]
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	f000 fc04 	bl	80084f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	2160      	movs	r1, #96	; 0x60
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f000 fc2e 	bl	8008552 <TIM_ITRx_SetConfig>
      break;
 8007cf6:	e01c      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6818      	ldr	r0, [r3, #0]
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	6859      	ldr	r1, [r3, #4]
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	461a      	mov	r2, r3
 8007d06:	f000 fbc5 	bl	8008494 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2140      	movs	r1, #64	; 0x40
 8007d10:	4618      	mov	r0, r3
 8007d12:	f000 fc1e 	bl	8008552 <TIM_ITRx_SetConfig>
      break;
 8007d16:	e00c      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4619      	mov	r1, r3
 8007d22:	4610      	mov	r0, r2
 8007d24:	f000 fc15 	bl	8008552 <TIM_ITRx_SetConfig>
      break;
 8007d28:	e003      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>
    }

    default:
      status = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	73fb      	strb	r3, [r7, #15]
      break;
 8007d2e:	e000      	b.n	8007d32 <HAL_TIM_ConfigClockSource+0x162>
      break;
 8007d30:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3710      	adds	r7, #16
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a42      	ldr	r2, [pc, #264]	; (8007e68 <TIM_Base_SetConfig+0x11c>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d013      	beq.n	8007d8c <TIM_Base_SetConfig+0x40>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d6a:	d00f      	beq.n	8007d8c <TIM_Base_SetConfig+0x40>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a3f      	ldr	r2, [pc, #252]	; (8007e6c <TIM_Base_SetConfig+0x120>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d00b      	beq.n	8007d8c <TIM_Base_SetConfig+0x40>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a3e      	ldr	r2, [pc, #248]	; (8007e70 <TIM_Base_SetConfig+0x124>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d007      	beq.n	8007d8c <TIM_Base_SetConfig+0x40>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a3d      	ldr	r2, [pc, #244]	; (8007e74 <TIM_Base_SetConfig+0x128>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d003      	beq.n	8007d8c <TIM_Base_SetConfig+0x40>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a3c      	ldr	r2, [pc, #240]	; (8007e78 <TIM_Base_SetConfig+0x12c>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d108      	bne.n	8007d9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a31      	ldr	r2, [pc, #196]	; (8007e68 <TIM_Base_SetConfig+0x11c>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d01f      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dac:	d01b      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a2e      	ldr	r2, [pc, #184]	; (8007e6c <TIM_Base_SetConfig+0x120>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d017      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a2d      	ldr	r2, [pc, #180]	; (8007e70 <TIM_Base_SetConfig+0x124>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d013      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a2c      	ldr	r2, [pc, #176]	; (8007e74 <TIM_Base_SetConfig+0x128>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d00f      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a2c      	ldr	r2, [pc, #176]	; (8007e7c <TIM_Base_SetConfig+0x130>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00b      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a2b      	ldr	r2, [pc, #172]	; (8007e80 <TIM_Base_SetConfig+0x134>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d007      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a2a      	ldr	r2, [pc, #168]	; (8007e84 <TIM_Base_SetConfig+0x138>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d003      	beq.n	8007de6 <TIM_Base_SetConfig+0x9a>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a25      	ldr	r2, [pc, #148]	; (8007e78 <TIM_Base_SetConfig+0x12c>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d108      	bne.n	8007df8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	695b      	ldr	r3, [r3, #20]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	689a      	ldr	r2, [r3, #8]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a12      	ldr	r2, [pc, #72]	; (8007e68 <TIM_Base_SetConfig+0x11c>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d013      	beq.n	8007e4c <TIM_Base_SetConfig+0x100>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a13      	ldr	r2, [pc, #76]	; (8007e74 <TIM_Base_SetConfig+0x128>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d00f      	beq.n	8007e4c <TIM_Base_SetConfig+0x100>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4a13      	ldr	r2, [pc, #76]	; (8007e7c <TIM_Base_SetConfig+0x130>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d00b      	beq.n	8007e4c <TIM_Base_SetConfig+0x100>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	4a12      	ldr	r2, [pc, #72]	; (8007e80 <TIM_Base_SetConfig+0x134>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d007      	beq.n	8007e4c <TIM_Base_SetConfig+0x100>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4a11      	ldr	r2, [pc, #68]	; (8007e84 <TIM_Base_SetConfig+0x138>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d003      	beq.n	8007e4c <TIM_Base_SetConfig+0x100>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a0c      	ldr	r2, [pc, #48]	; (8007e78 <TIM_Base_SetConfig+0x12c>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d103      	bne.n	8007e54 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	691a      	ldr	r2, [r3, #16]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	615a      	str	r2, [r3, #20]
}
 8007e5a:	bf00      	nop
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40012c00 	.word	0x40012c00
 8007e6c:	40000400 	.word	0x40000400
 8007e70:	40000800 	.word	0x40000800
 8007e74:	40013400 	.word	0x40013400
 8007e78:	40015000 	.word	0x40015000
 8007e7c:	40014000 	.word	0x40014000
 8007e80:	40014400 	.word	0x40014400
 8007e84:	40014800 	.word	0x40014800

08007e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b087      	sub	sp, #28
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a1b      	ldr	r3, [r3, #32]
 8007e96:	f023 0201 	bic.w	r2, r3, #1
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a1b      	ldr	r3, [r3, #32]
 8007ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f023 0303 	bic.w	r3, r3, #3
 8007ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	68fa      	ldr	r2, [r7, #12]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	f023 0302 	bic.w	r3, r3, #2
 8007ed4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	4a30      	ldr	r2, [pc, #192]	; (8007fa4 <TIM_OC1_SetConfig+0x11c>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d013      	beq.n	8007f10 <TIM_OC1_SetConfig+0x88>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a2f      	ldr	r2, [pc, #188]	; (8007fa8 <TIM_OC1_SetConfig+0x120>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d00f      	beq.n	8007f10 <TIM_OC1_SetConfig+0x88>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	4a2e      	ldr	r2, [pc, #184]	; (8007fac <TIM_OC1_SetConfig+0x124>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d00b      	beq.n	8007f10 <TIM_OC1_SetConfig+0x88>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a2d      	ldr	r2, [pc, #180]	; (8007fb0 <TIM_OC1_SetConfig+0x128>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d007      	beq.n	8007f10 <TIM_OC1_SetConfig+0x88>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a2c      	ldr	r2, [pc, #176]	; (8007fb4 <TIM_OC1_SetConfig+0x12c>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d003      	beq.n	8007f10 <TIM_OC1_SetConfig+0x88>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a2b      	ldr	r2, [pc, #172]	; (8007fb8 <TIM_OC1_SetConfig+0x130>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d10c      	bne.n	8007f2a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	f023 0308 	bic.w	r3, r3, #8
 8007f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	697a      	ldr	r2, [r7, #20]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f023 0304 	bic.w	r3, r3, #4
 8007f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a1d      	ldr	r2, [pc, #116]	; (8007fa4 <TIM_OC1_SetConfig+0x11c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d013      	beq.n	8007f5a <TIM_OC1_SetConfig+0xd2>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a1c      	ldr	r2, [pc, #112]	; (8007fa8 <TIM_OC1_SetConfig+0x120>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d00f      	beq.n	8007f5a <TIM_OC1_SetConfig+0xd2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a1b      	ldr	r2, [pc, #108]	; (8007fac <TIM_OC1_SetConfig+0x124>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d00b      	beq.n	8007f5a <TIM_OC1_SetConfig+0xd2>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a1a      	ldr	r2, [pc, #104]	; (8007fb0 <TIM_OC1_SetConfig+0x128>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d007      	beq.n	8007f5a <TIM_OC1_SetConfig+0xd2>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a19      	ldr	r2, [pc, #100]	; (8007fb4 <TIM_OC1_SetConfig+0x12c>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d003      	beq.n	8007f5a <TIM_OC1_SetConfig+0xd2>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4a18      	ldr	r2, [pc, #96]	; (8007fb8 <TIM_OC1_SetConfig+0x130>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d111      	bne.n	8007f7e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	68fa      	ldr	r2, [r7, #12]
 8007f88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	685a      	ldr	r2, [r3, #4]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	621a      	str	r2, [r3, #32]
}
 8007f98:	bf00      	nop
 8007f9a:	371c      	adds	r7, #28
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr
 8007fa4:	40012c00 	.word	0x40012c00
 8007fa8:	40013400 	.word	0x40013400
 8007fac:	40014000 	.word	0x40014000
 8007fb0:	40014400 	.word	0x40014400
 8007fb4:	40014800 	.word	0x40014800
 8007fb8:	40015000 	.word	0x40015000

08007fbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	f023 0210 	bic.w	r2, r3, #16
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a1b      	ldr	r3, [r3, #32]
 8007fd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	021b      	lsls	r3, r3, #8
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	4313      	orrs	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f023 0320 	bic.w	r3, r3, #32
 800800a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	011b      	lsls	r3, r3, #4
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4a2c      	ldr	r2, [pc, #176]	; (80080cc <TIM_OC2_SetConfig+0x110>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d007      	beq.n	8008030 <TIM_OC2_SetConfig+0x74>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a2b      	ldr	r2, [pc, #172]	; (80080d0 <TIM_OC2_SetConfig+0x114>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d003      	beq.n	8008030 <TIM_OC2_SetConfig+0x74>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a2a      	ldr	r2, [pc, #168]	; (80080d4 <TIM_OC2_SetConfig+0x118>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d10d      	bne.n	800804c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	011b      	lsls	r3, r3, #4
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	4313      	orrs	r3, r2
 8008042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800804a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a1f      	ldr	r2, [pc, #124]	; (80080cc <TIM_OC2_SetConfig+0x110>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d013      	beq.n	800807c <TIM_OC2_SetConfig+0xc0>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a1e      	ldr	r2, [pc, #120]	; (80080d0 <TIM_OC2_SetConfig+0x114>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d00f      	beq.n	800807c <TIM_OC2_SetConfig+0xc0>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a1e      	ldr	r2, [pc, #120]	; (80080d8 <TIM_OC2_SetConfig+0x11c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d00b      	beq.n	800807c <TIM_OC2_SetConfig+0xc0>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a1d      	ldr	r2, [pc, #116]	; (80080dc <TIM_OC2_SetConfig+0x120>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d007      	beq.n	800807c <TIM_OC2_SetConfig+0xc0>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a1c      	ldr	r2, [pc, #112]	; (80080e0 <TIM_OC2_SetConfig+0x124>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d003      	beq.n	800807c <TIM_OC2_SetConfig+0xc0>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a17      	ldr	r2, [pc, #92]	; (80080d4 <TIM_OC2_SetConfig+0x118>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d113      	bne.n	80080a4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008082:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800808a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	695b      	ldr	r3, [r3, #20]
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	693a      	ldr	r2, [r7, #16]
 8008094:	4313      	orrs	r3, r2
 8008096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	699b      	ldr	r3, [r3, #24]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	693a      	ldr	r2, [r7, #16]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	693a      	ldr	r2, [r7, #16]
 80080a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68fa      	ldr	r2, [r7, #12]
 80080ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	685a      	ldr	r2, [r3, #4]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	697a      	ldr	r2, [r7, #20]
 80080bc:	621a      	str	r2, [r3, #32]
}
 80080be:	bf00      	nop
 80080c0:	371c      	adds	r7, #28
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	40012c00 	.word	0x40012c00
 80080d0:	40013400 	.word	0x40013400
 80080d4:	40015000 	.word	0x40015000
 80080d8:	40014000 	.word	0x40014000
 80080dc:	40014400 	.word	0x40014400
 80080e0:	40014800 	.word	0x40014800

080080e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b087      	sub	sp, #28
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a1b      	ldr	r3, [r3, #32]
 80080f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	69db      	ldr	r3, [r3, #28]
 800810a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f023 0303 	bic.w	r3, r3, #3
 800811e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68fa      	ldr	r2, [r7, #12]
 8008126:	4313      	orrs	r3, r2
 8008128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008130:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	021b      	lsls	r3, r3, #8
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	4313      	orrs	r3, r2
 800813c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	4a2b      	ldr	r2, [pc, #172]	; (80081f0 <TIM_OC3_SetConfig+0x10c>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d007      	beq.n	8008156 <TIM_OC3_SetConfig+0x72>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a2a      	ldr	r2, [pc, #168]	; (80081f4 <TIM_OC3_SetConfig+0x110>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d003      	beq.n	8008156 <TIM_OC3_SetConfig+0x72>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4a29      	ldr	r2, [pc, #164]	; (80081f8 <TIM_OC3_SetConfig+0x114>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d10d      	bne.n	8008172 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800815c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	021b      	lsls	r3, r3, #8
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	4313      	orrs	r3, r2
 8008168:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008170:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a1e      	ldr	r2, [pc, #120]	; (80081f0 <TIM_OC3_SetConfig+0x10c>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d013      	beq.n	80081a2 <TIM_OC3_SetConfig+0xbe>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a1d      	ldr	r2, [pc, #116]	; (80081f4 <TIM_OC3_SetConfig+0x110>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d00f      	beq.n	80081a2 <TIM_OC3_SetConfig+0xbe>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a1d      	ldr	r2, [pc, #116]	; (80081fc <TIM_OC3_SetConfig+0x118>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d00b      	beq.n	80081a2 <TIM_OC3_SetConfig+0xbe>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a1c      	ldr	r2, [pc, #112]	; (8008200 <TIM_OC3_SetConfig+0x11c>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d007      	beq.n	80081a2 <TIM_OC3_SetConfig+0xbe>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a1b      	ldr	r2, [pc, #108]	; (8008204 <TIM_OC3_SetConfig+0x120>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d003      	beq.n	80081a2 <TIM_OC3_SetConfig+0xbe>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a16      	ldr	r2, [pc, #88]	; (80081f8 <TIM_OC3_SetConfig+0x114>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d113      	bne.n	80081ca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	695b      	ldr	r3, [r3, #20]
 80081b6:	011b      	lsls	r3, r3, #4
 80081b8:	693a      	ldr	r2, [r7, #16]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	011b      	lsls	r3, r3, #4
 80081c4:	693a      	ldr	r2, [r7, #16]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	685a      	ldr	r2, [r3, #4]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	621a      	str	r2, [r3, #32]
}
 80081e4:	bf00      	nop
 80081e6:	371c      	adds	r7, #28
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr
 80081f0:	40012c00 	.word	0x40012c00
 80081f4:	40013400 	.word	0x40013400
 80081f8:	40015000 	.word	0x40015000
 80081fc:	40014000 	.word	0x40014000
 8008200:	40014400 	.word	0x40014400
 8008204:	40014800 	.word	0x40014800

08008208 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008208:	b480      	push	{r7}
 800820a:	b087      	sub	sp, #28
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a1b      	ldr	r3, [r3, #32]
 8008216:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a1b      	ldr	r3, [r3, #32]
 8008222:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	69db      	ldr	r3, [r3, #28]
 800822e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800823a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	021b      	lsls	r3, r3, #8
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	4313      	orrs	r3, r2
 800824e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008256:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	031b      	lsls	r3, r3, #12
 800825e:	693a      	ldr	r2, [r7, #16]
 8008260:	4313      	orrs	r3, r2
 8008262:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a1a      	ldr	r2, [pc, #104]	; (80082d0 <TIM_OC4_SetConfig+0xc8>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d013      	beq.n	8008294 <TIM_OC4_SetConfig+0x8c>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	4a19      	ldr	r2, [pc, #100]	; (80082d4 <TIM_OC4_SetConfig+0xcc>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d00f      	beq.n	8008294 <TIM_OC4_SetConfig+0x8c>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	4a18      	ldr	r2, [pc, #96]	; (80082d8 <TIM_OC4_SetConfig+0xd0>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d00b      	beq.n	8008294 <TIM_OC4_SetConfig+0x8c>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	4a17      	ldr	r2, [pc, #92]	; (80082dc <TIM_OC4_SetConfig+0xd4>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d007      	beq.n	8008294 <TIM_OC4_SetConfig+0x8c>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a16      	ldr	r2, [pc, #88]	; (80082e0 <TIM_OC4_SetConfig+0xd8>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d003      	beq.n	8008294 <TIM_OC4_SetConfig+0x8c>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4a15      	ldr	r2, [pc, #84]	; (80082e4 <TIM_OC4_SetConfig+0xdc>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d109      	bne.n	80082a8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800829a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	019b      	lsls	r3, r3, #6
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	685a      	ldr	r2, [r3, #4]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	693a      	ldr	r2, [r7, #16]
 80082c0:	621a      	str	r2, [r3, #32]
}
 80082c2:	bf00      	nop
 80082c4:	371c      	adds	r7, #28
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	40012c00 	.word	0x40012c00
 80082d4:	40013400 	.word	0x40013400
 80082d8:	40014000 	.word	0x40014000
 80082dc:	40014400 	.word	0x40014400
 80082e0:	40014800 	.word	0x40014800
 80082e4:	40015000 	.word	0x40015000

080082e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b087      	sub	sp, #28
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a1b      	ldr	r3, [r3, #32]
 80082f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a1b      	ldr	r3, [r3, #32]
 8008302:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800830e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800831a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	4313      	orrs	r3, r2
 8008324:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800832c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	041b      	lsls	r3, r3, #16
 8008334:	693a      	ldr	r2, [r7, #16]
 8008336:	4313      	orrs	r3, r2
 8008338:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	4a19      	ldr	r2, [pc, #100]	; (80083a4 <TIM_OC5_SetConfig+0xbc>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d013      	beq.n	800836a <TIM_OC5_SetConfig+0x82>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a18      	ldr	r2, [pc, #96]	; (80083a8 <TIM_OC5_SetConfig+0xc0>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d00f      	beq.n	800836a <TIM_OC5_SetConfig+0x82>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a17      	ldr	r2, [pc, #92]	; (80083ac <TIM_OC5_SetConfig+0xc4>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d00b      	beq.n	800836a <TIM_OC5_SetConfig+0x82>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	4a16      	ldr	r2, [pc, #88]	; (80083b0 <TIM_OC5_SetConfig+0xc8>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d007      	beq.n	800836a <TIM_OC5_SetConfig+0x82>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a15      	ldr	r2, [pc, #84]	; (80083b4 <TIM_OC5_SetConfig+0xcc>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d003      	beq.n	800836a <TIM_OC5_SetConfig+0x82>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a14      	ldr	r2, [pc, #80]	; (80083b8 <TIM_OC5_SetConfig+0xd0>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d109      	bne.n	800837e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008370:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	695b      	ldr	r3, [r3, #20]
 8008376:	021b      	lsls	r3, r3, #8
 8008378:	697a      	ldr	r2, [r7, #20]
 800837a:	4313      	orrs	r3, r2
 800837c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	685a      	ldr	r2, [r3, #4]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	621a      	str	r2, [r3, #32]
}
 8008398:	bf00      	nop
 800839a:	371c      	adds	r7, #28
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr
 80083a4:	40012c00 	.word	0x40012c00
 80083a8:	40013400 	.word	0x40013400
 80083ac:	40014000 	.word	0x40014000
 80083b0:	40014400 	.word	0x40014400
 80083b4:	40014800 	.word	0x40014800
 80083b8:	40015000 	.word	0x40015000

080083bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80083bc:	b480      	push	{r7}
 80083be:	b087      	sub	sp, #28
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a1b      	ldr	r3, [r3, #32]
 80083d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80083ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	021b      	lsls	r3, r3, #8
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008402:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	051b      	lsls	r3, r3, #20
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	4313      	orrs	r3, r2
 800840e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a1a      	ldr	r2, [pc, #104]	; (800847c <TIM_OC6_SetConfig+0xc0>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d013      	beq.n	8008440 <TIM_OC6_SetConfig+0x84>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a19      	ldr	r2, [pc, #100]	; (8008480 <TIM_OC6_SetConfig+0xc4>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d00f      	beq.n	8008440 <TIM_OC6_SetConfig+0x84>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a18      	ldr	r2, [pc, #96]	; (8008484 <TIM_OC6_SetConfig+0xc8>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d00b      	beq.n	8008440 <TIM_OC6_SetConfig+0x84>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	4a17      	ldr	r2, [pc, #92]	; (8008488 <TIM_OC6_SetConfig+0xcc>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d007      	beq.n	8008440 <TIM_OC6_SetConfig+0x84>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a16      	ldr	r2, [pc, #88]	; (800848c <TIM_OC6_SetConfig+0xd0>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d003      	beq.n	8008440 <TIM_OC6_SetConfig+0x84>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	4a15      	ldr	r2, [pc, #84]	; (8008490 <TIM_OC6_SetConfig+0xd4>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d109      	bne.n	8008454 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008446:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	695b      	ldr	r3, [r3, #20]
 800844c:	029b      	lsls	r3, r3, #10
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	697a      	ldr	r2, [r7, #20]
 8008458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	685a      	ldr	r2, [r3, #4]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	621a      	str	r2, [r3, #32]
}
 800846e:	bf00      	nop
 8008470:	371c      	adds	r7, #28
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	40012c00 	.word	0x40012c00
 8008480:	40013400 	.word	0x40013400
 8008484:	40014000 	.word	0x40014000
 8008488:	40014400 	.word	0x40014400
 800848c:	40014800 	.word	0x40014800
 8008490:	40015000 	.word	0x40015000

08008494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008494:	b480      	push	{r7}
 8008496:	b087      	sub	sp, #28
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6a1b      	ldr	r3, [r3, #32]
 80084a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	6a1b      	ldr	r3, [r3, #32]
 80084aa:	f023 0201 	bic.w	r2, r3, #1
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	699b      	ldr	r3, [r3, #24]
 80084b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	011b      	lsls	r3, r3, #4
 80084c4:	693a      	ldr	r2, [r7, #16]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f023 030a 	bic.w	r3, r3, #10
 80084d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	693a      	ldr	r2, [r7, #16]
 80084de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	621a      	str	r2, [r3, #32]
}
 80084e6:	bf00      	nop
 80084e8:	371c      	adds	r7, #28
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b087      	sub	sp, #28
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	60f8      	str	r0, [r7, #12]
 80084fa:	60b9      	str	r1, [r7, #8]
 80084fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	f023 0210 	bic.w	r2, r3, #16
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6a1b      	ldr	r3, [r3, #32]
 8008514:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800851c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	031b      	lsls	r3, r3, #12
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	4313      	orrs	r3, r2
 8008526:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800852e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	011b      	lsls	r3, r3, #4
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	4313      	orrs	r3, r2
 8008538:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	693a      	ldr	r2, [r7, #16]
 8008544:	621a      	str	r2, [r3, #32]
}
 8008546:	bf00      	nop
 8008548:	371c      	adds	r7, #28
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr

08008552 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008552:	b480      	push	{r7}
 8008554:	b085      	sub	sp, #20
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4313      	orrs	r3, r2
 8008570:	f043 0307 	orr.w	r3, r3, #7
 8008574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	609a      	str	r2, [r3, #8]
}
 800857c:	bf00      	nop
 800857e:	3714      	adds	r7, #20
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008588:	b480      	push	{r7}
 800858a:	b087      	sub	sp, #28
 800858c:	af00      	add	r7, sp, #0
 800858e:	60f8      	str	r0, [r7, #12]
 8008590:	60b9      	str	r1, [r7, #8]
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	021a      	lsls	r2, r3, #8
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	431a      	orrs	r2, r3
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	697a      	ldr	r2, [r7, #20]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	697a      	ldr	r2, [r7, #20]
 80085ba:	609a      	str	r2, [r3, #8]
}
 80085bc:	bf00      	nop
 80085be:	371c      	adds	r7, #28
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b087      	sub	sp, #28
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	f003 031f 	and.w	r3, r3, #31
 80085da:	2201      	movs	r2, #1
 80085dc:	fa02 f303 	lsl.w	r3, r2, r3
 80085e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6a1a      	ldr	r2, [r3, #32]
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	43db      	mvns	r3, r3
 80085ea:	401a      	ands	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6a1a      	ldr	r2, [r3, #32]
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	f003 031f 	and.w	r3, r3, #31
 80085fa:	6879      	ldr	r1, [r7, #4]
 80085fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008600:	431a      	orrs	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	621a      	str	r2, [r3, #32]
}
 8008606:	bf00      	nop
 8008608:	371c      	adds	r7, #28
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
	...

08008614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008614:	b480      	push	{r7}
 8008616:	b085      	sub	sp, #20
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008624:	2b01      	cmp	r3, #1
 8008626:	d101      	bne.n	800862c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008628:	2302      	movs	r3, #2
 800862a:	e06d      	b.n	8008708 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2202      	movs	r2, #2
 8008638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a30      	ldr	r2, [pc, #192]	; (8008714 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d009      	beq.n	800866a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a2f      	ldr	r2, [pc, #188]	; (8008718 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d004      	beq.n	800866a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a2d      	ldr	r2, [pc, #180]	; (800871c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d108      	bne.n	800867c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008670:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	4313      	orrs	r3, r2
 800867a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008682:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68fa      	ldr	r2, [r7, #12]
 800868a:	4313      	orrs	r3, r2
 800868c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	68fa      	ldr	r2, [r7, #12]
 8008694:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a1e      	ldr	r2, [pc, #120]	; (8008714 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d01d      	beq.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086a8:	d018      	beq.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a1c      	ldr	r2, [pc, #112]	; (8008720 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d013      	beq.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a1a      	ldr	r2, [pc, #104]	; (8008724 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d00e      	beq.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a15      	ldr	r2, [pc, #84]	; (8008718 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d009      	beq.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a16      	ldr	r2, [pc, #88]	; (8008728 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d004      	beq.n	80086dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a11      	ldr	r2, [pc, #68]	; (800871c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d10c      	bne.n	80086f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2201      	movs	r2, #1
 80086fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2200      	movs	r2, #0
 8008702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr
 8008714:	40012c00 	.word	0x40012c00
 8008718:	40013400 	.word	0x40013400
 800871c:	40015000 	.word	0x40015000
 8008720:	40000400 	.word	0x40000400
 8008724:	40000800 	.word	0x40000800
 8008728:	40014000 	.word	0x40014000

0800872c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b082      	sub	sp, #8
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d101      	bne.n	800873e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	e040      	b.n	80087c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008742:	2b00      	cmp	r3, #0
 8008744:	d106      	bne.n	8008754 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7fa f84c 	bl	80027ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2224      	movs	r2, #36	; 0x24
 8008758:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f022 0201 	bic.w	r2, r2, #1
 8008768:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f8c0 	bl	80088f0 <UART_SetConfig>
 8008770:	4603      	mov	r3, r0
 8008772:	2b01      	cmp	r3, #1
 8008774:	d101      	bne.n	800877a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e022      	b.n	80087c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	2b00      	cmp	r3, #0
 8008780:	d002      	beq.n	8008788 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 fa88 	bl	8008c98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	685a      	ldr	r2, [r3, #4]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008796:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	689a      	ldr	r2, [r3, #8]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f042 0201 	orr.w	r2, r2, #1
 80087b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fb0f 	bl	8008ddc <UART_CheckIdleState>
 80087be:	4603      	mov	r3, r0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3708      	adds	r7, #8
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b08a      	sub	sp, #40	; 0x28
 80087cc:	af02      	add	r7, sp, #8
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	603b      	str	r3, [r7, #0]
 80087d4:	4613      	mov	r3, r2
 80087d6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087dc:	2b20      	cmp	r3, #32
 80087de:	f040 8082 	bne.w	80088e6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d002      	beq.n	80087ee <HAL_UART_Transmit+0x26>
 80087e8:	88fb      	ldrh	r3, [r7, #6]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d101      	bne.n	80087f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e07a      	b.n	80088e8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d101      	bne.n	8008800 <HAL_UART_Transmit+0x38>
 80087fc:	2302      	movs	r3, #2
 80087fe:	e073      	b.n	80088e8 <HAL_UART_Transmit+0x120>
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2201      	movs	r2, #1
 8008804:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2221      	movs	r2, #33	; 0x21
 8008814:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008816:	f7fa fab5 	bl	8002d84 <HAL_GetTick>
 800881a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	88fa      	ldrh	r2, [r7, #6]
 8008820:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	88fa      	ldrh	r2, [r7, #6]
 8008828:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008834:	d108      	bne.n	8008848 <HAL_UART_Transmit+0x80>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d104      	bne.n	8008848 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800883e:	2300      	movs	r3, #0
 8008840:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	61bb      	str	r3, [r7, #24]
 8008846:	e003      	b.n	8008850 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800884c:	2300      	movs	r3, #0
 800884e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2200      	movs	r2, #0
 8008854:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008858:	e02d      	b.n	80088b6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	2200      	movs	r2, #0
 8008862:	2180      	movs	r1, #128	; 0x80
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f000 fb02 	bl	8008e6e <UART_WaitOnFlagUntilTimeout>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d001      	beq.n	8008874 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008870:	2303      	movs	r3, #3
 8008872:	e039      	b.n	80088e8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10b      	bne.n	8008892 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	881a      	ldrh	r2, [r3, #0]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008886:	b292      	uxth	r2, r2
 8008888:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800888a:	69bb      	ldr	r3, [r7, #24]
 800888c:	3302      	adds	r3, #2
 800888e:	61bb      	str	r3, [r7, #24]
 8008890:	e008      	b.n	80088a4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008892:	69fb      	ldr	r3, [r7, #28]
 8008894:	781a      	ldrb	r2, [r3, #0]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	b292      	uxth	r2, r2
 800889c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	3301      	adds	r3, #1
 80088a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	3b01      	subs	r3, #1
 80088ae:	b29a      	uxth	r2, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80088bc:	b29b      	uxth	r3, r3
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1cb      	bne.n	800885a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	2200      	movs	r2, #0
 80088ca:	2140      	movs	r1, #64	; 0x40
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	f000 face 	bl	8008e6e <UART_WaitOnFlagUntilTimeout>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d001      	beq.n	80088dc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80088d8:	2303      	movs	r3, #3
 80088da:	e005      	b.n	80088e8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2220      	movs	r2, #32
 80088e0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80088e2:	2300      	movs	r3, #0
 80088e4:	e000      	b.n	80088e8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80088e6:	2302      	movs	r3, #2
  }
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3720      	adds	r7, #32
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b088      	sub	sp, #32
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088f8:	2300      	movs	r3, #0
 80088fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	689a      	ldr	r2, [r3, #8]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	691b      	ldr	r3, [r3, #16]
 8008904:	431a      	orrs	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	695b      	ldr	r3, [r3, #20]
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	69db      	ldr	r3, [r3, #28]
 8008910:	4313      	orrs	r3, r2
 8008912:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	4baa      	ldr	r3, [pc, #680]	; (8008bc4 <UART_SetConfig+0x2d4>)
 800891c:	4013      	ands	r3, r2
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	6812      	ldr	r2, [r2, #0]
 8008922:	6979      	ldr	r1, [r7, #20]
 8008924:	430b      	orrs	r3, r1
 8008926:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	68da      	ldr	r2, [r3, #12]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	430a      	orrs	r2, r1
 800893c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a1b      	ldr	r3, [r3, #32]
 8008948:	697a      	ldr	r2, [r7, #20]
 800894a:	4313      	orrs	r3, r2
 800894c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	430a      	orrs	r2, r1
 8008960:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a98      	ldr	r2, [pc, #608]	; (8008bc8 <UART_SetConfig+0x2d8>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d121      	bne.n	80089b0 <UART_SetConfig+0xc0>
 800896c:	4b97      	ldr	r3, [pc, #604]	; (8008bcc <UART_SetConfig+0x2dc>)
 800896e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008970:	f003 0303 	and.w	r3, r3, #3
 8008974:	2b03      	cmp	r3, #3
 8008976:	d817      	bhi.n	80089a8 <UART_SetConfig+0xb8>
 8008978:	a201      	add	r2, pc, #4	; (adr r2, 8008980 <UART_SetConfig+0x90>)
 800897a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800897e:	bf00      	nop
 8008980:	08008991 	.word	0x08008991
 8008984:	0800899d 	.word	0x0800899d
 8008988:	080089a3 	.word	0x080089a3
 800898c:	08008997 	.word	0x08008997
 8008990:	2301      	movs	r3, #1
 8008992:	77fb      	strb	r3, [r7, #31]
 8008994:	e0b2      	b.n	8008afc <UART_SetConfig+0x20c>
 8008996:	2302      	movs	r3, #2
 8008998:	77fb      	strb	r3, [r7, #31]
 800899a:	e0af      	b.n	8008afc <UART_SetConfig+0x20c>
 800899c:	2304      	movs	r3, #4
 800899e:	77fb      	strb	r3, [r7, #31]
 80089a0:	e0ac      	b.n	8008afc <UART_SetConfig+0x20c>
 80089a2:	2308      	movs	r3, #8
 80089a4:	77fb      	strb	r3, [r7, #31]
 80089a6:	e0a9      	b.n	8008afc <UART_SetConfig+0x20c>
 80089a8:	2310      	movs	r3, #16
 80089aa:	77fb      	strb	r3, [r7, #31]
 80089ac:	bf00      	nop
 80089ae:	e0a5      	b.n	8008afc <UART_SetConfig+0x20c>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a86      	ldr	r2, [pc, #536]	; (8008bd0 <UART_SetConfig+0x2e0>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d123      	bne.n	8008a02 <UART_SetConfig+0x112>
 80089ba:	4b84      	ldr	r3, [pc, #528]	; (8008bcc <UART_SetConfig+0x2dc>)
 80089bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80089c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089c6:	d012      	beq.n	80089ee <UART_SetConfig+0xfe>
 80089c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089cc:	d802      	bhi.n	80089d4 <UART_SetConfig+0xe4>
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d007      	beq.n	80089e2 <UART_SetConfig+0xf2>
 80089d2:	e012      	b.n	80089fa <UART_SetConfig+0x10a>
 80089d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089d8:	d00c      	beq.n	80089f4 <UART_SetConfig+0x104>
 80089da:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80089de:	d003      	beq.n	80089e8 <UART_SetConfig+0xf8>
 80089e0:	e00b      	b.n	80089fa <UART_SetConfig+0x10a>
 80089e2:	2300      	movs	r3, #0
 80089e4:	77fb      	strb	r3, [r7, #31]
 80089e6:	e089      	b.n	8008afc <UART_SetConfig+0x20c>
 80089e8:	2302      	movs	r3, #2
 80089ea:	77fb      	strb	r3, [r7, #31]
 80089ec:	e086      	b.n	8008afc <UART_SetConfig+0x20c>
 80089ee:	2304      	movs	r3, #4
 80089f0:	77fb      	strb	r3, [r7, #31]
 80089f2:	e083      	b.n	8008afc <UART_SetConfig+0x20c>
 80089f4:	2308      	movs	r3, #8
 80089f6:	77fb      	strb	r3, [r7, #31]
 80089f8:	e080      	b.n	8008afc <UART_SetConfig+0x20c>
 80089fa:	2310      	movs	r3, #16
 80089fc:	77fb      	strb	r3, [r7, #31]
 80089fe:	bf00      	nop
 8008a00:	e07c      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a73      	ldr	r2, [pc, #460]	; (8008bd4 <UART_SetConfig+0x2e4>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d123      	bne.n	8008a54 <UART_SetConfig+0x164>
 8008a0c:	4b6f      	ldr	r3, [pc, #444]	; (8008bcc <UART_SetConfig+0x2dc>)
 8008a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a10:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008a14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a18:	d012      	beq.n	8008a40 <UART_SetConfig+0x150>
 8008a1a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a1e:	d802      	bhi.n	8008a26 <UART_SetConfig+0x136>
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d007      	beq.n	8008a34 <UART_SetConfig+0x144>
 8008a24:	e012      	b.n	8008a4c <UART_SetConfig+0x15c>
 8008a26:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a2a:	d00c      	beq.n	8008a46 <UART_SetConfig+0x156>
 8008a2c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008a30:	d003      	beq.n	8008a3a <UART_SetConfig+0x14a>
 8008a32:	e00b      	b.n	8008a4c <UART_SetConfig+0x15c>
 8008a34:	2300      	movs	r3, #0
 8008a36:	77fb      	strb	r3, [r7, #31]
 8008a38:	e060      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a3a:	2302      	movs	r3, #2
 8008a3c:	77fb      	strb	r3, [r7, #31]
 8008a3e:	e05d      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a40:	2304      	movs	r3, #4
 8008a42:	77fb      	strb	r3, [r7, #31]
 8008a44:	e05a      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a46:	2308      	movs	r3, #8
 8008a48:	77fb      	strb	r3, [r7, #31]
 8008a4a:	e057      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a4c:	2310      	movs	r3, #16
 8008a4e:	77fb      	strb	r3, [r7, #31]
 8008a50:	bf00      	nop
 8008a52:	e053      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a5f      	ldr	r2, [pc, #380]	; (8008bd8 <UART_SetConfig+0x2e8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d123      	bne.n	8008aa6 <UART_SetConfig+0x1b6>
 8008a5e:	4b5b      	ldr	r3, [pc, #364]	; (8008bcc <UART_SetConfig+0x2dc>)
 8008a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a62:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008a66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a6a:	d012      	beq.n	8008a92 <UART_SetConfig+0x1a2>
 8008a6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a70:	d802      	bhi.n	8008a78 <UART_SetConfig+0x188>
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d007      	beq.n	8008a86 <UART_SetConfig+0x196>
 8008a76:	e012      	b.n	8008a9e <UART_SetConfig+0x1ae>
 8008a78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a7c:	d00c      	beq.n	8008a98 <UART_SetConfig+0x1a8>
 8008a7e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008a82:	d003      	beq.n	8008a8c <UART_SetConfig+0x19c>
 8008a84:	e00b      	b.n	8008a9e <UART_SetConfig+0x1ae>
 8008a86:	2300      	movs	r3, #0
 8008a88:	77fb      	strb	r3, [r7, #31]
 8008a8a:	e037      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a8c:	2302      	movs	r3, #2
 8008a8e:	77fb      	strb	r3, [r7, #31]
 8008a90:	e034      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a92:	2304      	movs	r3, #4
 8008a94:	77fb      	strb	r3, [r7, #31]
 8008a96:	e031      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a98:	2308      	movs	r3, #8
 8008a9a:	77fb      	strb	r3, [r7, #31]
 8008a9c:	e02e      	b.n	8008afc <UART_SetConfig+0x20c>
 8008a9e:	2310      	movs	r3, #16
 8008aa0:	77fb      	strb	r3, [r7, #31]
 8008aa2:	bf00      	nop
 8008aa4:	e02a      	b.n	8008afc <UART_SetConfig+0x20c>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a4c      	ldr	r2, [pc, #304]	; (8008bdc <UART_SetConfig+0x2ec>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d123      	bne.n	8008af8 <UART_SetConfig+0x208>
 8008ab0:	4b46      	ldr	r3, [pc, #280]	; (8008bcc <UART_SetConfig+0x2dc>)
 8008ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ab4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008ab8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008abc:	d012      	beq.n	8008ae4 <UART_SetConfig+0x1f4>
 8008abe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ac2:	d802      	bhi.n	8008aca <UART_SetConfig+0x1da>
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d007      	beq.n	8008ad8 <UART_SetConfig+0x1e8>
 8008ac8:	e012      	b.n	8008af0 <UART_SetConfig+0x200>
 8008aca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008ace:	d00c      	beq.n	8008aea <UART_SetConfig+0x1fa>
 8008ad0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008ad4:	d003      	beq.n	8008ade <UART_SetConfig+0x1ee>
 8008ad6:	e00b      	b.n	8008af0 <UART_SetConfig+0x200>
 8008ad8:	2300      	movs	r3, #0
 8008ada:	77fb      	strb	r3, [r7, #31]
 8008adc:	e00e      	b.n	8008afc <UART_SetConfig+0x20c>
 8008ade:	2302      	movs	r3, #2
 8008ae0:	77fb      	strb	r3, [r7, #31]
 8008ae2:	e00b      	b.n	8008afc <UART_SetConfig+0x20c>
 8008ae4:	2304      	movs	r3, #4
 8008ae6:	77fb      	strb	r3, [r7, #31]
 8008ae8:	e008      	b.n	8008afc <UART_SetConfig+0x20c>
 8008aea:	2308      	movs	r3, #8
 8008aec:	77fb      	strb	r3, [r7, #31]
 8008aee:	e005      	b.n	8008afc <UART_SetConfig+0x20c>
 8008af0:	2310      	movs	r3, #16
 8008af2:	77fb      	strb	r3, [r7, #31]
 8008af4:	bf00      	nop
 8008af6:	e001      	b.n	8008afc <UART_SetConfig+0x20c>
 8008af8:	2310      	movs	r3, #16
 8008afa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	69db      	ldr	r3, [r3, #28]
 8008b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b04:	d16e      	bne.n	8008be4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8008b06:	7ffb      	ldrb	r3, [r7, #31]
 8008b08:	2b08      	cmp	r3, #8
 8008b0a:	d828      	bhi.n	8008b5e <UART_SetConfig+0x26e>
 8008b0c:	a201      	add	r2, pc, #4	; (adr r2, 8008b14 <UART_SetConfig+0x224>)
 8008b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b12:	bf00      	nop
 8008b14:	08008b39 	.word	0x08008b39
 8008b18:	08008b41 	.word	0x08008b41
 8008b1c:	08008b49 	.word	0x08008b49
 8008b20:	08008b5f 	.word	0x08008b5f
 8008b24:	08008b4f 	.word	0x08008b4f
 8008b28:	08008b5f 	.word	0x08008b5f
 8008b2c:	08008b5f 	.word	0x08008b5f
 8008b30:	08008b5f 	.word	0x08008b5f
 8008b34:	08008b57 	.word	0x08008b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b38:	f7fe f972 	bl	8006e20 <HAL_RCC_GetPCLK1Freq>
 8008b3c:	61b8      	str	r0, [r7, #24]
        break;
 8008b3e:	e013      	b.n	8008b68 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b40:	f7fe f990 	bl	8006e64 <HAL_RCC_GetPCLK2Freq>
 8008b44:	61b8      	str	r0, [r7, #24]
        break;
 8008b46:	e00f      	b.n	8008b68 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b48:	4b25      	ldr	r3, [pc, #148]	; (8008be0 <UART_SetConfig+0x2f0>)
 8008b4a:	61bb      	str	r3, [r7, #24]
        break;
 8008b4c:	e00c      	b.n	8008b68 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b4e:	f7fe f8f1 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 8008b52:	61b8      	str	r0, [r7, #24]
        break;
 8008b54:	e008      	b.n	8008b68 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b5a:	61bb      	str	r3, [r7, #24]
        break;
 8008b5c:	e004      	b.n	8008b68 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	77bb      	strb	r3, [r7, #30]
        break;
 8008b66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b68:	69bb      	ldr	r3, [r7, #24]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	f000 8086 	beq.w	8008c7c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	005a      	lsls	r2, r3, #1
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	085b      	lsrs	r3, r3, #1
 8008b7a:	441a      	add	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	2b0f      	cmp	r3, #15
 8008b8c:	d916      	bls.n	8008bbc <UART_SetConfig+0x2cc>
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b94:	d212      	bcs.n	8008bbc <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	f023 030f 	bic.w	r3, r3, #15
 8008b9e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	085b      	lsrs	r3, r3, #1
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	f003 0307 	and.w	r3, r3, #7
 8008baa:	b29a      	uxth	r2, r3
 8008bac:	89fb      	ldrh	r3, [r7, #14]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	89fa      	ldrh	r2, [r7, #14]
 8008bb8:	60da      	str	r2, [r3, #12]
 8008bba:	e05f      	b.n	8008c7c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	77bb      	strb	r3, [r7, #30]
 8008bc0:	e05c      	b.n	8008c7c <UART_SetConfig+0x38c>
 8008bc2:	bf00      	nop
 8008bc4:	efff69f3 	.word	0xefff69f3
 8008bc8:	40013800 	.word	0x40013800
 8008bcc:	40021000 	.word	0x40021000
 8008bd0:	40004400 	.word	0x40004400
 8008bd4:	40004800 	.word	0x40004800
 8008bd8:	40004c00 	.word	0x40004c00
 8008bdc:	40005000 	.word	0x40005000
 8008be0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8008be4:	7ffb      	ldrb	r3, [r7, #31]
 8008be6:	2b08      	cmp	r3, #8
 8008be8:	d827      	bhi.n	8008c3a <UART_SetConfig+0x34a>
 8008bea:	a201      	add	r2, pc, #4	; (adr r2, 8008bf0 <UART_SetConfig+0x300>)
 8008bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf0:	08008c15 	.word	0x08008c15
 8008bf4:	08008c1d 	.word	0x08008c1d
 8008bf8:	08008c25 	.word	0x08008c25
 8008bfc:	08008c3b 	.word	0x08008c3b
 8008c00:	08008c2b 	.word	0x08008c2b
 8008c04:	08008c3b 	.word	0x08008c3b
 8008c08:	08008c3b 	.word	0x08008c3b
 8008c0c:	08008c3b 	.word	0x08008c3b
 8008c10:	08008c33 	.word	0x08008c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c14:	f7fe f904 	bl	8006e20 <HAL_RCC_GetPCLK1Freq>
 8008c18:	61b8      	str	r0, [r7, #24]
        break;
 8008c1a:	e013      	b.n	8008c44 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c1c:	f7fe f922 	bl	8006e64 <HAL_RCC_GetPCLK2Freq>
 8008c20:	61b8      	str	r0, [r7, #24]
        break;
 8008c22:	e00f      	b.n	8008c44 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c24:	4b1b      	ldr	r3, [pc, #108]	; (8008c94 <UART_SetConfig+0x3a4>)
 8008c26:	61bb      	str	r3, [r7, #24]
        break;
 8008c28:	e00c      	b.n	8008c44 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c2a:	f7fe f883 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 8008c2e:	61b8      	str	r0, [r7, #24]
        break;
 8008c30:	e008      	b.n	8008c44 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c36:	61bb      	str	r3, [r7, #24]
        break;
 8008c38:	e004      	b.n	8008c44 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	77bb      	strb	r3, [r7, #30]
        break;
 8008c42:	bf00      	nop
    }

    if (pclk != 0U)
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d018      	beq.n	8008c7c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	085a      	lsrs	r2, r3, #1
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	441a      	add	r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	2b0f      	cmp	r3, #15
 8008c64:	d908      	bls.n	8008c78 <UART_SetConfig+0x388>
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c6c:	d204      	bcs.n	8008c78 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	60da      	str	r2, [r3, #12]
 8008c76:	e001      	b.n	8008c7c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008c88:	7fbb      	ldrb	r3, [r7, #30]
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3720      	adds	r7, #32
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	007a1200 	.word	0x007a1200

08008c98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca4:	f003 0301 	and.w	r3, r3, #1
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00a      	beq.n	8008cc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	430a      	orrs	r2, r1
 8008cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc6:	f003 0302 	and.w	r3, r3, #2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d00a      	beq.n	8008ce4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	430a      	orrs	r2, r1
 8008ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce8:	f003 0304 	and.w	r3, r3, #4
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00a      	beq.n	8008d06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	430a      	orrs	r2, r1
 8008d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0a:	f003 0308 	and.w	r3, r3, #8
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00a      	beq.n	8008d28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	430a      	orrs	r2, r1
 8008d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2c:	f003 0310 	and.w	r3, r3, #16
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00a      	beq.n	8008d4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	430a      	orrs	r2, r1
 8008d48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4e:	f003 0320 	and.w	r3, r3, #32
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d00a      	beq.n	8008d6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d01a      	beq.n	8008dae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	430a      	orrs	r2, r1
 8008d8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d96:	d10a      	bne.n	8008dae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	430a      	orrs	r2, r1
 8008dac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00a      	beq.n	8008dd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	430a      	orrs	r2, r1
 8008dce:	605a      	str	r2, [r3, #4]
  }
}
 8008dd0:	bf00      	nop
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b086      	sub	sp, #24
 8008de0:	af02      	add	r7, sp, #8
 8008de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008dec:	f7f9 ffca 	bl	8002d84 <HAL_GetTick>
 8008df0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 0308 	and.w	r3, r3, #8
 8008dfc:	2b08      	cmp	r3, #8
 8008dfe:	d10e      	bne.n	8008e1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 f82d 	bl	8008e6e <UART_WaitOnFlagUntilTimeout>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e023      	b.n	8008e66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 0304 	and.w	r3, r3, #4
 8008e28:	2b04      	cmp	r3, #4
 8008e2a:	d10e      	bne.n	8008e4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e30:	9300      	str	r3, [sp, #0]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 f817 	bl	8008e6e <UART_WaitOnFlagUntilTimeout>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d001      	beq.n	8008e4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e46:	2303      	movs	r3, #3
 8008e48:	e00d      	b.n	8008e66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2220      	movs	r2, #32
 8008e4e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b09c      	sub	sp, #112	; 0x70
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	60f8      	str	r0, [r7, #12]
 8008e76:	60b9      	str	r1, [r7, #8]
 8008e78:	603b      	str	r3, [r7, #0]
 8008e7a:	4613      	mov	r3, r2
 8008e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e7e:	e0a5      	b.n	8008fcc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e86:	f000 80a1 	beq.w	8008fcc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e8a:	f7f9 ff7b 	bl	8002d84 <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d302      	bcc.n	8008ea0 <UART_WaitOnFlagUntilTimeout+0x32>
 8008e9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d13e      	bne.n	8008f1e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ea8:	e853 3f00 	ldrex	r3, [r3]
 8008eac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eb0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008eb4:	667b      	str	r3, [r7, #100]	; 0x64
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	461a      	mov	r2, r3
 8008ebc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ebe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ec0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008ec4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008ecc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e6      	bne.n	8008ea0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3308      	adds	r3, #8
 8008ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008edc:	e853 3f00 	ldrex	r3, [r3]
 8008ee0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee4:	f023 0301 	bic.w	r3, r3, #1
 8008ee8:	663b      	str	r3, [r7, #96]	; 0x60
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3308      	adds	r3, #8
 8008ef0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008ef2:	64ba      	str	r2, [r7, #72]	; 0x48
 8008ef4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008ef8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008efa:	e841 2300 	strex	r3, r2, [r1]
 8008efe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008f00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1e5      	bne.n	8008ed2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2220      	movs	r2, #32
 8008f0a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2220      	movs	r2, #32
 8008f10:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2200      	movs	r2, #0
 8008f16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e067      	b.n	8008fee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f003 0304 	and.w	r3, r3, #4
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d04f      	beq.n	8008fcc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	69db      	ldr	r3, [r3, #28]
 8008f32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f3a:	d147      	bne.n	8008fcc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f44:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f4e:	e853 3f00 	ldrex	r3, [r3]
 8008f52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008f5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	461a      	mov	r2, r3
 8008f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f64:	637b      	str	r3, [r7, #52]	; 0x34
 8008f66:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008f6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f6c:	e841 2300 	strex	r3, r2, [r1]
 8008f70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d1e6      	bne.n	8008f46 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	3308      	adds	r3, #8
 8008f7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	e853 3f00 	ldrex	r3, [r3]
 8008f86:	613b      	str	r3, [r7, #16]
   return(result);
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	f023 0301 	bic.w	r3, r3, #1
 8008f8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	3308      	adds	r3, #8
 8008f96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008f98:	623a      	str	r2, [r7, #32]
 8008f9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9c:	69f9      	ldr	r1, [r7, #28]
 8008f9e:	6a3a      	ldr	r2, [r7, #32]
 8008fa0:	e841 2300 	strex	r3, r2, [r1]
 8008fa4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d1e5      	bne.n	8008f78 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2220      	movs	r2, #32
 8008fb6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2220      	movs	r2, #32
 8008fbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e010      	b.n	8008fee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	69da      	ldr	r2, [r3, #28]
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	68ba      	ldr	r2, [r7, #8]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	bf0c      	ite	eq
 8008fdc:	2301      	moveq	r3, #1
 8008fde:	2300      	movne	r3, #0
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	79fb      	ldrb	r3, [r7, #7]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	f43f af4a 	beq.w	8008e80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3770      	adds	r7, #112	; 0x70
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}

08008ff6 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b084      	sub	sp, #16
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009000:	2300      	movs	r3, #0
 8009002:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8009004:	6839      	ldr	r1, [r7, #0]
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f001 fccd 	bl	800a9a6 <VL53L0X_get_offset_calibration_data_micro_meter>
 800900c:	4603      	mov	r3, r0
 800900e:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8009010:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800901c:	b5b0      	push	{r4, r5, r7, lr}
 800901e:	b096      	sub	sp, #88	; 0x58
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009024:	2300      	movs	r3, #0
 8009026:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800902a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800902e:	2b00      	cmp	r3, #0
 8009030:	d107      	bne.n	8009042 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8009032:	2200      	movs	r2, #0
 8009034:	2188      	movs	r1, #136	; 0x88
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f004 fed0 	bl	800dddc <VL53L0X_WrByte>
 800903c:	4603      	mov	r3, r0
 800903e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2200      	movs	r2, #0
 8009046:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009050:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800905a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a9e      	ldr	r2, [pc, #632]	; (80092dc <VL53L0X_DataInit+0x2c0>)
 8009062:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a9d      	ldr	r2, [pc, #628]	; (80092e0 <VL53L0X_DataInit+0x2c4>)
 800906a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009074:	f107 0310 	add.w	r3, r7, #16
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 fac2 	bl	8009604 <VL53L0X_GetDeviceParameters>
 8009080:	4603      	mov	r3, r0
 8009082:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8009086:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800908a:	2b00      	cmp	r3, #0
 800908c:	d112      	bne.n	80090b4 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800908e:	2300      	movs	r3, #0
 8009090:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8009092:	2300      	movs	r3, #0
 8009094:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f103 0410 	add.w	r4, r3, #16
 800909c:	f107 0510 	add.w	r5, r7, #16
 80090a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090ac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80090b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2264      	movs	r2, #100	; 0x64
 80090b8:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f44f 7261 	mov.w	r2, #900	; 0x384
 80090c2:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80090cc:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80090d6:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80090e2:	2201      	movs	r2, #1
 80090e4:	2180      	movs	r1, #128	; 0x80
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f004 fe78 	bl	800dddc <VL53L0X_WrByte>
 80090ec:	4603      	mov	r3, r0
 80090ee:	461a      	mov	r2, r3
 80090f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80090f4:	4313      	orrs	r3, r2
 80090f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80090fa:	2201      	movs	r2, #1
 80090fc:	21ff      	movs	r1, #255	; 0xff
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f004 fe6c 	bl	800dddc <VL53L0X_WrByte>
 8009104:	4603      	mov	r3, r0
 8009106:	461a      	mov	r2, r3
 8009108:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800910c:	4313      	orrs	r3, r2
 800910e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009112:	2200      	movs	r2, #0
 8009114:	2100      	movs	r1, #0
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f004 fe60 	bl	800dddc <VL53L0X_WrByte>
 800911c:	4603      	mov	r3, r0
 800911e:	461a      	mov	r2, r3
 8009120:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009124:	4313      	orrs	r3, r2
 8009126:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800912a:	f107 030f 	add.w	r3, r7, #15
 800912e:	461a      	mov	r2, r3
 8009130:	2191      	movs	r1, #145	; 0x91
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f004 fed4 	bl	800dee0 <VL53L0X_RdByte>
 8009138:	4603      	mov	r3, r0
 800913a:	461a      	mov	r2, r3
 800913c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009140:	4313      	orrs	r3, r2
 8009142:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8009146:	7bfa      	ldrb	r2, [r7, #15]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800914e:	2201      	movs	r2, #1
 8009150:	2100      	movs	r1, #0
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f004 fe42 	bl	800dddc <VL53L0X_WrByte>
 8009158:	4603      	mov	r3, r0
 800915a:	461a      	mov	r2, r3
 800915c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009160:	4313      	orrs	r3, r2
 8009162:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009166:	2200      	movs	r2, #0
 8009168:	21ff      	movs	r1, #255	; 0xff
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f004 fe36 	bl	800dddc <VL53L0X_WrByte>
 8009170:	4603      	mov	r3, r0
 8009172:	461a      	mov	r2, r3
 8009174:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009178:	4313      	orrs	r3, r2
 800917a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800917e:	2200      	movs	r2, #0
 8009180:	2180      	movs	r1, #128	; 0x80
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f004 fe2a 	bl	800dddc <VL53L0X_WrByte>
 8009188:	4603      	mov	r3, r0
 800918a:	461a      	mov	r2, r3
 800918c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009190:	4313      	orrs	r3, r2
 8009192:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009196:	2300      	movs	r3, #0
 8009198:	653b      	str	r3, [r7, #80]	; 0x50
 800919a:	e014      	b.n	80091c6 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800919c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d114      	bne.n	80091ce <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80091a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	2201      	movs	r2, #1
 80091aa:	4619      	mov	r1, r3
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 fd51 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
 80091b2:	4603      	mov	r3, r0
 80091b4:	461a      	mov	r2, r3
 80091b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091ba:	4313      	orrs	r3, r2
 80091bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80091c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091c2:	3301      	adds	r3, #1
 80091c4:	653b      	str	r3, [r7, #80]	; 0x50
 80091c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091c8:	2b05      	cmp	r3, #5
 80091ca:	dde7      	ble.n	800919c <VL53L0X_DataInit+0x180>
 80091cc:	e000      	b.n	80091d0 <VL53L0X_DataInit+0x1b4>
		else
			break;
 80091ce:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80091d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d107      	bne.n	80091e8 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80091d8:	2200      	movs	r2, #0
 80091da:	2102      	movs	r1, #2
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fd39 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
 80091e2:	4603      	mov	r3, r0
 80091e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80091e8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d107      	bne.n	8009200 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80091f0:	2200      	movs	r2, #0
 80091f2:	2103      	movs	r1, #3
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 fd2d 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
 80091fa:	4603      	mov	r3, r0
 80091fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009200:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009204:	2b00      	cmp	r3, #0
 8009206:	d107      	bne.n	8009218 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009208:	2200      	movs	r2, #0
 800920a:	2104      	movs	r1, #4
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 fd21 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
 8009212:	4603      	mov	r3, r0
 8009214:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009218:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800921c:	2b00      	cmp	r3, #0
 800921e:	d107      	bne.n	8009230 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009220:	2200      	movs	r2, #0
 8009222:	2105      	movs	r1, #5
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 fd15 	bl	8009c54 <VL53L0X_SetLimitCheckEnable>
 800922a:	4603      	mov	r3, r0
 800922c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8009230:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009234:	2b00      	cmp	r3, #0
 8009236:	d108      	bne.n	800924a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009238:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800923c:	2100      	movs	r1, #0
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 fdb8 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
 8009244:	4603      	mov	r3, r0
 8009246:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800924a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800924e:	2b00      	cmp	r3, #0
 8009250:	d108      	bne.n	8009264 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009252:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009256:	2101      	movs	r1, #1
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 fdab 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
 800925e:	4603      	mov	r3, r0
 8009260:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009264:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009268:	2b00      	cmp	r3, #0
 800926a:	d108      	bne.n	800927e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800926c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8009270:	2102      	movs	r1, #2
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 fd9e 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
 8009278:	4603      	mov	r3, r0
 800927a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800927e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009282:	2b00      	cmp	r3, #0
 8009284:	d107      	bne.n	8009296 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009286:	2200      	movs	r2, #0
 8009288:	2103      	movs	r1, #3
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fd92 	bl	8009db4 <VL53L0X_SetLimitCheckValue>
 8009290:	4603      	mov	r3, r0
 8009292:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009296:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800929a:	2b00      	cmp	r3, #0
 800929c:	d10f      	bne.n	80092be <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	22ff      	movs	r2, #255	; 0xff
 80092a2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80092a6:	22ff      	movs	r2, #255	; 0xff
 80092a8:	2101      	movs	r1, #1
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f004 fd96 	bl	800dddc <VL53L0X_WrByte>
 80092b0:	4603      	mov	r3, r0
 80092b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80092be:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d103      	bne.n	80092ce <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 80092ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3758      	adds	r7, #88	; 0x58
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bdb0      	pop	{r4, r5, r7, pc}
 80092da:	bf00      	nop
 80092dc:	00016b85 	.word	0x00016b85
 80092e0:	000970a4 	.word	0x000970a4

080092e4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80092e4:	b5b0      	push	{r4, r5, r7, lr}
 80092e6:	b09e      	sub	sp, #120	; 0x78
 80092e8:	af02      	add	r7, sp, #8
 80092ea:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092ec:	2300      	movs	r3, #0
 80092ee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80092f2:	f107 031c 	add.w	r3, r7, #28
 80092f6:	2240      	movs	r2, #64	; 0x40
 80092f8:	2100      	movs	r1, #0
 80092fa:	4618      	mov	r0, r3
 80092fc:	f004 fedb 	bl	800e0b6 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8009300:	2300      	movs	r3, #0
 8009302:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8009304:	2300      	movs	r3, #0
 8009306:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8009308:	2300      	movs	r3, #0
 800930a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800930e:	2300      	movs	r3, #0
 8009310:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8009312:	2300      	movs	r3, #0
 8009314:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8009316:	2300      	movs	r3, #0
 8009318:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800931a:	2300      	movs	r3, #0
 800931c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8009320:	2101      	movs	r1, #1
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f002 fa95 	bl	800b852 <VL53L0X_get_info_from_device>
 8009328:	4603      	mov	r3, r0
 800932a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8009334:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800933c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8009340:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009344:	2b01      	cmp	r3, #1
 8009346:	d80d      	bhi.n	8009364 <VL53L0X_StaticInit+0x80>
 8009348:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800934c:	2b01      	cmp	r3, #1
 800934e:	d102      	bne.n	8009356 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8009350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009352:	2b20      	cmp	r3, #32
 8009354:	d806      	bhi.n	8009364 <VL53L0X_StaticInit+0x80>
 8009356:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10e      	bne.n	800937c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800935e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009360:	2b0c      	cmp	r3, #12
 8009362:	d90b      	bls.n	800937c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8009364:	f107 0218 	add.w	r2, r7, #24
 8009368:	f107 0314 	add.w	r3, r7, #20
 800936c:	4619      	mov	r1, r3
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f001 fd14 	bl	800ad9c <VL53L0X_perform_ref_spad_management>
 8009374:	4603      	mov	r3, r0
 8009376:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800937a:	e009      	b.n	8009390 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800937c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009380:	461a      	mov	r2, r3
 8009382:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f001 ff15 	bl	800b1b4 <VL53L0X_set_reference_spads>
 800938a:	4603      	mov	r3, r0
 800938c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8009390:	4b94      	ldr	r3, [pc, #592]	; (80095e4 <VL53L0X_StaticInit+0x300>)
 8009392:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8009394:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009398:	2b00      	cmp	r3, #0
 800939a:	d10f      	bne.n	80093bc <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 80093a2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80093a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d104      	bne.n	80093b8 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80093b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80093b6:	e001      	b.n	80093bc <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80093b8:	4b8a      	ldr	r3, [pc, #552]	; (80095e4 <VL53L0X_StaticInit+0x300>)
 80093ba:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 80093bc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d106      	bne.n	80093d2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80093c4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f003 fde8 	bl	800cf9c <VL53L0X_load_tuning_settings>
 80093cc:	4603      	mov	r3, r0
 80093ce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 80093d2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10a      	bne.n	80093f0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80093da:	2300      	movs	r3, #0
 80093dc:	9300      	str	r3, [sp, #0]
 80093de:	2304      	movs	r3, #4
 80093e0:	2200      	movs	r2, #0
 80093e2:	2100      	movs	r1, #0
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f001 f90d 	bl	800a604 <VL53L0X_SetGpioConfig>
 80093ea:	4603      	mov	r3, r0
 80093ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80093f0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d121      	bne.n	800943c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80093f8:	2201      	movs	r2, #1
 80093fa:	21ff      	movs	r1, #255	; 0xff
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f004 fced 	bl	800dddc <VL53L0X_WrByte>
 8009402:	4603      	mov	r3, r0
 8009404:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8009408:	f107 031a 	add.w	r3, r7, #26
 800940c:	461a      	mov	r2, r3
 800940e:	2184      	movs	r1, #132	; 0x84
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f004 fd8f 	bl	800df34 <VL53L0X_RdWord>
 8009416:	4603      	mov	r3, r0
 8009418:	461a      	mov	r2, r3
 800941a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800941e:	4313      	orrs	r3, r2
 8009420:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009424:	2200      	movs	r2, #0
 8009426:	21ff      	movs	r1, #255	; 0xff
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f004 fcd7 	bl	800dddc <VL53L0X_WrByte>
 800942e:	4603      	mov	r3, r0
 8009430:	461a      	mov	r2, r3
 8009432:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8009436:	4313      	orrs	r3, r2
 8009438:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800943c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009440:	2b00      	cmp	r3, #0
 8009442:	d105      	bne.n	8009450 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8009444:	8b7b      	ldrh	r3, [r7, #26]
 8009446:	011b      	lsls	r3, r3, #4
 8009448:	461a      	mov	r2, r3
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8009450:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009454:	2b00      	cmp	r3, #0
 8009456:	d108      	bne.n	800946a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009458:	f107 031c 	add.w	r3, r7, #28
 800945c:	4619      	mov	r1, r3
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 f8d0 	bl	8009604 <VL53L0X_GetDeviceParameters>
 8009464:	4603      	mov	r3, r0
 8009466:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800946a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800946e:	2b00      	cmp	r3, #0
 8009470:	d110      	bne.n	8009494 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8009472:	f107 0319 	add.w	r3, r7, #25
 8009476:	4619      	mov	r1, r3
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 f9ae 	bl	80097da <VL53L0X_GetFractionEnable>
 800947e:	4603      	mov	r3, r0
 8009480:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8009484:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009488:	2b00      	cmp	r3, #0
 800948a:	d103      	bne.n	8009494 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800948c:	7e7a      	ldrb	r2, [r7, #25]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8009494:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10e      	bne.n	80094ba <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f103 0410 	add.w	r4, r3, #16
 80094a2:	f107 051c 	add.w	r5, r7, #28
 80094a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80094b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80094ba:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d111      	bne.n	80094e6 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 80094c2:	f107 0319 	add.w	r3, r7, #25
 80094c6:	461a      	mov	r2, r3
 80094c8:	2101      	movs	r1, #1
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f004 fd08 	bl	800dee0 <VL53L0X_RdByte>
 80094d0:	4603      	mov	r3, r0
 80094d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 80094d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d103      	bne.n	80094e6 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80094de:	7e7a      	ldrb	r2, [r7, #25]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80094e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d107      	bne.n	80094fe <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80094ee:	2200      	movs	r2, #0
 80094f0:	2100      	movs	r1, #0
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 f9e6 	bl	80098c4 <VL53L0X_SetSequenceStepEnable>
 80094f8:	4603      	mov	r3, r0
 80094fa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80094fe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009502:	2b00      	cmp	r3, #0
 8009504:	d107      	bne.n	8009516 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8009506:	2200      	movs	r2, #0
 8009508:	2102      	movs	r1, #2
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 f9da 	bl	80098c4 <VL53L0X_SetSequenceStepEnable>
 8009510:	4603      	mov	r3, r0
 8009512:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8009516:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800951a:	2b00      	cmp	r3, #0
 800951c:	d103      	bne.n	8009526 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2203      	movs	r2, #3
 8009522:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8009526:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800952a:	2b00      	cmp	r3, #0
 800952c:	d109      	bne.n	8009542 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800952e:	f107 0313 	add.w	r3, r7, #19
 8009532:	461a      	mov	r2, r3
 8009534:	2100      	movs	r1, #0
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f9ac 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800953c:	4603      	mov	r3, r0
 800953e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009542:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009546:	2b00      	cmp	r3, #0
 8009548:	d103      	bne.n	8009552 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800954a:	7cfa      	ldrb	r2, [r7, #19]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8009552:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009556:	2b00      	cmp	r3, #0
 8009558:	d109      	bne.n	800956e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800955a:	f107 0313 	add.w	r3, r7, #19
 800955e:	461a      	mov	r2, r3
 8009560:	2101      	movs	r1, #1
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f996 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 8009568:	4603      	mov	r3, r0
 800956a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800956e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009572:	2b00      	cmp	r3, #0
 8009574:	d103      	bne.n	800957e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009576:	7cfa      	ldrb	r2, [r7, #19]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800957e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009582:	2b00      	cmp	r3, #0
 8009584:	d109      	bne.n	800959a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8009586:	f107 030c 	add.w	r3, r7, #12
 800958a:	461a      	mov	r2, r3
 800958c:	2103      	movs	r1, #3
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f002 fee0 	bl	800c354 <get_sequence_step_timeout>
 8009594:	4603      	mov	r3, r0
 8009596:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800959a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d103      	bne.n	80095aa <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80095a2:	68fa      	ldr	r2, [r7, #12]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80095aa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d109      	bne.n	80095c6 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 80095b2:	f107 030c 	add.w	r3, r7, #12
 80095b6:	461a      	mov	r2, r3
 80095b8:	2104      	movs	r1, #4
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f002 feca 	bl	800c354 <get_sequence_step_timeout>
 80095c0:	4603      	mov	r3, r0
 80095c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80095c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d103      	bne.n	80095d6 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80095ce:	68fa      	ldr	r2, [r7, #12]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80095d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3770      	adds	r7, #112	; 0x70
 80095de:	46bd      	mov	sp, r7
 80095e0:	bdb0      	pop	{r4, r5, r7, pc}
 80095e2:	bf00      	nop
 80095e4:	20000014 	.word	0x20000014

080095e8 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b085      	sub	sp, #20
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 80095f0:	239d      	movs	r3, #157	; 0x9d
 80095f2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 80095f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3714      	adds	r7, #20
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800960e:	2300      	movs	r3, #0
 8009610:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	4619      	mov	r1, r3
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f8cc 	bl	80097b4 <VL53L0X_GetDeviceMode>
 800961c:	4603      	mov	r3, r0
 800961e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d107      	bne.n	8009638 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	3308      	adds	r3, #8
 800962c:	4619      	mov	r1, r3
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 fa94 	bl	8009b5c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8009634:	4603      	mov	r3, r0
 8009636:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8009638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d102      	bne.n	8009646 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	2200      	movs	r2, #0
 8009644:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8009646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d107      	bne.n	800965e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	3310      	adds	r3, #16
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 faca 	bl	8009bee <VL53L0X_GetXTalkCompensationRateMegaCps>
 800965a:	4603      	mov	r3, r0
 800965c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800965e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d107      	bne.n	8009676 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	3314      	adds	r3, #20
 800966a:	4619      	mov	r1, r3
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f7ff fcc2 	bl	8008ff6 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8009672:	4603      	mov	r3, r0
 8009674:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8009676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d134      	bne.n	80096e8 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800967e:	2300      	movs	r3, #0
 8009680:	60bb      	str	r3, [r7, #8]
 8009682:	e02a      	b.n	80096da <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8009684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d12a      	bne.n	80096e2 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	b299      	uxth	r1, r3
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	3308      	adds	r3, #8
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	4413      	add	r3, r2
 800969a:	3304      	adds	r3, #4
 800969c:	461a      	mov	r2, r3
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 fbea 	bl	8009e78 <VL53L0X_GetLimitCheckValue>
 80096a4:	4603      	mov	r3, r0
 80096a6:	461a      	mov	r2, r3
 80096a8:	7bfb      	ldrb	r3, [r7, #15]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80096ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d117      	bne.n	80096e6 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	b299      	uxth	r1, r3
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	3318      	adds	r3, #24
 80096be:	683a      	ldr	r2, [r7, #0]
 80096c0:	4413      	add	r3, r2
 80096c2:	461a      	mov	r2, r3
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 fb51 	bl	8009d6c <VL53L0X_GetLimitCheckEnable>
 80096ca:	4603      	mov	r3, r0
 80096cc:	461a      	mov	r2, r3
 80096ce:	7bfb      	ldrb	r3, [r7, #15]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	3301      	adds	r3, #1
 80096d8:	60bb      	str	r3, [r7, #8]
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	2b05      	cmp	r3, #5
 80096de:	ddd1      	ble.n	8009684 <VL53L0X_GetDeviceParameters+0x80>
 80096e0:	e002      	b.n	80096e8 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80096e2:	bf00      	nop
 80096e4:	e000      	b.n	80096e8 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80096e6:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80096e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d107      	bne.n	8009700 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	333c      	adds	r3, #60	; 0x3c
 80096f4:	4619      	mov	r1, r3
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 fc4c 	bl	8009f94 <VL53L0X_GetWrapAroundCheckEnable>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8009700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d107      	bne.n	8009718 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	3304      	adds	r3, #4
 800970c:	4619      	mov	r1, r3
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f895 	bl	800983e <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8009714:	4603      	mov	r3, r0
 8009716:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009718:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800971c:	4618      	mov	r0, r3
 800971e:	3710      	adds	r7, #16
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8009724:	b480      	push	{r7}
 8009726:	b085      	sub	sp, #20
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	460b      	mov	r3, r1
 800972e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8009734:	78fb      	ldrb	r3, [r7, #3]
 8009736:	2b15      	cmp	r3, #21
 8009738:	d832      	bhi.n	80097a0 <VL53L0X_SetDeviceMode+0x7c>
 800973a:	a201      	add	r2, pc, #4	; (adr r2, 8009740 <VL53L0X_SetDeviceMode+0x1c>)
 800973c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009740:	08009799 	.word	0x08009799
 8009744:	08009799 	.word	0x08009799
 8009748:	080097a1 	.word	0x080097a1
 800974c:	08009799 	.word	0x08009799
 8009750:	080097a1 	.word	0x080097a1
 8009754:	080097a1 	.word	0x080097a1
 8009758:	080097a1 	.word	0x080097a1
 800975c:	080097a1 	.word	0x080097a1
 8009760:	080097a1 	.word	0x080097a1
 8009764:	080097a1 	.word	0x080097a1
 8009768:	080097a1 	.word	0x080097a1
 800976c:	080097a1 	.word	0x080097a1
 8009770:	080097a1 	.word	0x080097a1
 8009774:	080097a1 	.word	0x080097a1
 8009778:	080097a1 	.word	0x080097a1
 800977c:	080097a1 	.word	0x080097a1
 8009780:	080097a1 	.word	0x080097a1
 8009784:	080097a1 	.word	0x080097a1
 8009788:	080097a1 	.word	0x080097a1
 800978c:	080097a1 	.word	0x080097a1
 8009790:	08009799 	.word	0x08009799
 8009794:	08009799 	.word	0x08009799
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	78fa      	ldrb	r2, [r7, #3]
 800979c:	741a      	strb	r2, [r3, #16]
		break;
 800979e:	e001      	b.n	80097a4 <VL53L0X_SetDeviceMode+0x80>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80097a0:	23f8      	movs	r3, #248	; 0xf8
 80097a2:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80097a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097be:	2300      	movs	r3, #0
 80097c0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	7c1a      	ldrb	r2, [r3, #16]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80097ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3714      	adds	r7, #20
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b084      	sub	sp, #16
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097e4:	2300      	movs	r3, #0
 80097e6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80097e8:	683a      	ldr	r2, [r7, #0]
 80097ea:	2109      	movs	r1, #9
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f004 fb77 	bl	800dee0 <VL53L0X_RdByte>
 80097f2:	4603      	mov	r3, r0
 80097f4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80097f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d106      	bne.n	800980c <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	b2da      	uxtb	r2, r3
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800980c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009810:	4618      	mov	r0, r3
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009822:	2300      	movs	r3, #0
 8009824:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8009826:	6839      	ldr	r1, [r7, #0]
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f003 fa26 	bl	800cc7a <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800982e:	4603      	mov	r3, r0
 8009830:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8009832:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009836:	4618      	mov	r0, r3
 8009838:	3710      	adds	r7, #16
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}

0800983e <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800983e:	b580      	push	{r7, lr}
 8009840:	b084      	sub	sp, #16
 8009842:	af00      	add	r7, sp, #0
 8009844:	6078      	str	r0, [r7, #4]
 8009846:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009848:	2300      	movs	r3, #0
 800984a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800984c:	6839      	ldr	r1, [r7, #0]
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f003 faf3 	bl	800ce3a <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8009854:	4603      	mov	r3, r0
 8009856:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8009858:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800985c:	4618      	mov	r0, r3
 800985e:	3710      	adds	r7, #16
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	460b      	mov	r3, r1
 800986e:	70fb      	strb	r3, [r7, #3]
 8009870:	4613      	mov	r3, r2
 8009872:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009874:	2300      	movs	r3, #0
 8009876:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8009878:	78ba      	ldrb	r2, [r7, #2]
 800987a:	78fb      	ldrb	r3, [r7, #3]
 800987c:	4619      	mov	r1, r3
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f002 ff3b 	bl	800c6fa <VL53L0X_set_vcsel_pulse_period>
 8009884:	4603      	mov	r3, r0
 8009886:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8009888:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3710      	adds	r7, #16
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b086      	sub	sp, #24
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	460b      	mov	r3, r1
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098a2:	2300      	movs	r3, #0
 80098a4:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80098a6:	7afb      	ldrb	r3, [r7, #11]
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	4619      	mov	r1, r3
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f003 f9ad 	bl	800cc0c <VL53L0X_get_vcsel_pulse_period>
 80098b2:	4603      	mov	r3, r0
 80098b4:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80098b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3718      	adds	r7, #24
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
	...

080098c4 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b086      	sub	sp, #24
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	460b      	mov	r3, r1
 80098ce:	70fb      	strb	r3, [r7, #3]
 80098d0:	4613      	mov	r3, r2
 80098d2:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098d4:	2300      	movs	r3, #0
 80098d6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80098d8:	2300      	movs	r3, #0
 80098da:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80098dc:	2300      	movs	r3, #0
 80098de:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80098e0:	f107 030f 	add.w	r3, r7, #15
 80098e4:	461a      	mov	r2, r3
 80098e6:	2101      	movs	r1, #1
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f004 faf9 	bl	800dee0 <VL53L0X_RdByte>
 80098ee:	4603      	mov	r3, r0
 80098f0:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
 80098f4:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80098f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d15a      	bne.n	80099b4 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 80098fe:	78bb      	ldrb	r3, [r7, #2]
 8009900:	2b01      	cmp	r3, #1
 8009902:	d12b      	bne.n	800995c <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8009904:	78fb      	ldrb	r3, [r7, #3]
 8009906:	2b04      	cmp	r3, #4
 8009908:	d825      	bhi.n	8009956 <VL53L0X_SetSequenceStepEnable+0x92>
 800990a:	a201      	add	r2, pc, #4	; (adr r2, 8009910 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800990c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009910:	08009925 	.word	0x08009925
 8009914:	0800992f 	.word	0x0800992f
 8009918:	08009939 	.word	0x08009939
 800991c:	08009943 	.word	0x08009943
 8009920:	0800994d 	.word	0x0800994d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8009924:	7dbb      	ldrb	r3, [r7, #22]
 8009926:	f043 0310 	orr.w	r3, r3, #16
 800992a:	75bb      	strb	r3, [r7, #22]
				break;
 800992c:	e043      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800992e:	7dbb      	ldrb	r3, [r7, #22]
 8009930:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8009934:	75bb      	strb	r3, [r7, #22]
				break;
 8009936:	e03e      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8009938:	7dbb      	ldrb	r3, [r7, #22]
 800993a:	f043 0304 	orr.w	r3, r3, #4
 800993e:	75bb      	strb	r3, [r7, #22]
				break;
 8009940:	e039      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8009942:	7dbb      	ldrb	r3, [r7, #22]
 8009944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009948:	75bb      	strb	r3, [r7, #22]
				break;
 800994a:	e034      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800994c:	7dbb      	ldrb	r3, [r7, #22]
 800994e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009952:	75bb      	strb	r3, [r7, #22]
				break;
 8009954:	e02f      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009956:	23fc      	movs	r3, #252	; 0xfc
 8009958:	75fb      	strb	r3, [r7, #23]
 800995a:	e02c      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800995c:	78fb      	ldrb	r3, [r7, #3]
 800995e:	2b04      	cmp	r3, #4
 8009960:	d825      	bhi.n	80099ae <VL53L0X_SetSequenceStepEnable+0xea>
 8009962:	a201      	add	r2, pc, #4	; (adr r2, 8009968 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8009964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009968:	0800997d 	.word	0x0800997d
 800996c:	08009987 	.word	0x08009987
 8009970:	08009991 	.word	0x08009991
 8009974:	0800999b 	.word	0x0800999b
 8009978:	080099a5 	.word	0x080099a5
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800997c:	7dbb      	ldrb	r3, [r7, #22]
 800997e:	f023 0310 	bic.w	r3, r3, #16
 8009982:	75bb      	strb	r3, [r7, #22]
				break;
 8009984:	e017      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8009986:	7dbb      	ldrb	r3, [r7, #22]
 8009988:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800998c:	75bb      	strb	r3, [r7, #22]
				break;
 800998e:	e012      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8009990:	7dbb      	ldrb	r3, [r7, #22]
 8009992:	f023 0304 	bic.w	r3, r3, #4
 8009996:	75bb      	strb	r3, [r7, #22]
				break;
 8009998:	e00d      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800999a:	7dbb      	ldrb	r3, [r7, #22]
 800999c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099a0:	75bb      	strb	r3, [r7, #22]
				break;
 80099a2:	e008      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80099a4:	7dbb      	ldrb	r3, [r7, #22]
 80099a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099aa:	75bb      	strb	r3, [r7, #22]
				break;
 80099ac:	e003      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80099ae:	23fc      	movs	r3, #252	; 0xfc
 80099b0:	75fb      	strb	r3, [r7, #23]
 80099b2:	e000      	b.n	80099b6 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80099b4:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80099b6:	7bfb      	ldrb	r3, [r7, #15]
 80099b8:	7dba      	ldrb	r2, [r7, #22]
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d01e      	beq.n	80099fc <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80099be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d107      	bne.n	80099d6 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80099c6:	7dbb      	ldrb	r3, [r7, #22]
 80099c8:	461a      	mov	r2, r3
 80099ca:	2101      	movs	r1, #1
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f004 fa05 	bl	800dddc <VL53L0X_WrByte>
 80099d2:	4603      	mov	r3, r0
 80099d4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80099d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d103      	bne.n	80099e6 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	7dba      	ldrb	r2, [r7, #22]
 80099e2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80099e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d106      	bne.n	80099fc <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	695b      	ldr	r3, [r3, #20]
 80099f2:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80099f4:	6939      	ldr	r1, [r7, #16]
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f7ff ff0e 	bl	8009818 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80099fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3718      	adds	r7, #24
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b087      	sub	sp, #28
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	607b      	str	r3, [r7, #4]
 8009a12:	460b      	mov	r3, r1
 8009a14:	72fb      	strb	r3, [r7, #11]
 8009a16:	4613      	mov	r3, r2
 8009a18:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8009a24:	7afb      	ldrb	r3, [r7, #11]
 8009a26:	2b04      	cmp	r3, #4
 8009a28:	d836      	bhi.n	8009a98 <sequence_step_enabled+0x90>
 8009a2a:	a201      	add	r2, pc, #4	; (adr r2, 8009a30 <sequence_step_enabled+0x28>)
 8009a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a30:	08009a45 	.word	0x08009a45
 8009a34:	08009a57 	.word	0x08009a57
 8009a38:	08009a69 	.word	0x08009a69
 8009a3c:	08009a7b 	.word	0x08009a7b
 8009a40:	08009a8d 	.word	0x08009a8d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009a44:	7abb      	ldrb	r3, [r7, #10]
 8009a46:	111b      	asrs	r3, r3, #4
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	f003 0301 	and.w	r3, r3, #1
 8009a4e:	b2da      	uxtb	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	701a      	strb	r2, [r3, #0]
		break;
 8009a54:	e022      	b.n	8009a9c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8009a56:	7abb      	ldrb	r3, [r7, #10]
 8009a58:	10db      	asrs	r3, r3, #3
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	b2da      	uxtb	r2, r3
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	701a      	strb	r2, [r3, #0]
		break;
 8009a66:	e019      	b.n	8009a9c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8009a68:	7abb      	ldrb	r3, [r7, #10]
 8009a6a:	109b      	asrs	r3, r3, #2
 8009a6c:	b2db      	uxtb	r3, r3
 8009a6e:	f003 0301 	and.w	r3, r3, #1
 8009a72:	b2da      	uxtb	r2, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	701a      	strb	r2, [r3, #0]
		break;
 8009a78:	e010      	b.n	8009a9c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8009a7a:	7abb      	ldrb	r3, [r7, #10]
 8009a7c:	119b      	asrs	r3, r3, #6
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	f003 0301 	and.w	r3, r3, #1
 8009a84:	b2da      	uxtb	r2, r3
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	701a      	strb	r2, [r3, #0]
		break;
 8009a8a:	e007      	b.n	8009a9c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8009a8c:	7abb      	ldrb	r3, [r7, #10]
 8009a8e:	09db      	lsrs	r3, r3, #7
 8009a90:	b2da      	uxtb	r2, r3
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	701a      	strb	r2, [r3, #0]
		break;
 8009a96:	e001      	b.n	8009a9c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009a98:	23fc      	movs	r3, #252	; 0xfc
 8009a9a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009a9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	371c      	adds	r7, #28
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8009aba:	2300      	movs	r3, #0
 8009abc:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009abe:	f107 030e 	add.w	r3, r7, #14
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	2101      	movs	r1, #1
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f004 fa0a 	bl	800dee0 <VL53L0X_RdByte>
 8009acc:	4603      	mov	r3, r0
 8009ace:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8009ad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d107      	bne.n	8009ae8 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8009ad8:	7bba      	ldrb	r2, [r7, #14]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	2100      	movs	r1, #0
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f7ff ff92 	bl	8009a08 <sequence_step_enabled>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d108      	bne.n	8009b02 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8009af0:	7bba      	ldrb	r2, [r7, #14]
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	3302      	adds	r3, #2
 8009af6:	2101      	movs	r1, #1
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7ff ff85 	bl	8009a08 <sequence_step_enabled>
 8009afe:	4603      	mov	r3, r0
 8009b00:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d108      	bne.n	8009b1c <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8009b0a:	7bba      	ldrb	r2, [r7, #14]
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	3301      	adds	r3, #1
 8009b10:	2102      	movs	r1, #2
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f7ff ff78 	bl	8009a08 <sequence_step_enabled>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d108      	bne.n	8009b36 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8009b24:	7bba      	ldrb	r2, [r7, #14]
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	3303      	adds	r3, #3
 8009b2a:	2103      	movs	r1, #3
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f7ff ff6b 	bl	8009a08 <sequence_step_enabled>
 8009b32:	4603      	mov	r3, r0
 8009b34:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d108      	bne.n	8009b50 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8009b3e:	7bba      	ldrb	r2, [r7, #14]
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	3304      	adds	r3, #4
 8009b44:	2104      	movs	r1, #4
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f7ff ff5e 	bl	8009a08 <sequence_step_enabled>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b084      	sub	sp, #16
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b66:	2300      	movs	r3, #0
 8009b68:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8009b6a:	f107 030c 	add.w	r3, r7, #12
 8009b6e:	461a      	mov	r2, r3
 8009b70:	21f8      	movs	r1, #248	; 0xf8
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f004 f9de 	bl	800df34 <VL53L0X_RdWord>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8009b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d108      	bne.n	8009b96 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8009b84:	f107 0308 	add.w	r3, r7, #8
 8009b88:	461a      	mov	r2, r3
 8009b8a:	2104      	movs	r1, #4
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f004 fa09 	bl	800dfa4 <VL53L0X_RdDWord>
 8009b92:	4603      	mov	r3, r0
 8009b94:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10c      	bne.n	8009bb8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8009b9e:	89bb      	ldrh	r3, [r7, #12]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d005      	beq.n	8009bb0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	89ba      	ldrh	r2, [r7, #12]
 8009ba8:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	681a      	ldr	r2, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009bb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3710      	adds	r7, #16
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	7f1b      	ldrb	r3, [r3, #28]
 8009bd6:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	7bba      	ldrb	r2, [r7, #14]
 8009bdc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8009bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3714      	adds	r7, #20
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr

08009bee <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8009bee:	b580      	push	{r7, lr}
 8009bf0:	b086      	sub	sp, #24
 8009bf2:	af00      	add	r7, sp, #0
 8009bf4:	6078      	str	r0, [r7, #4]
 8009bf6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8009bfc:	f107 030e 	add.w	r3, r7, #14
 8009c00:	461a      	mov	r2, r3
 8009c02:	2120      	movs	r1, #32
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f004 f995 	bl	800df34 <VL53L0X_RdWord>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8009c0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d118      	bne.n	8009c48 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8009c16:	89fb      	ldrh	r3, [r7, #14]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d109      	bne.n	8009c30 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6a1b      	ldr	r3, [r3, #32]
 8009c20:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	771a      	strb	r2, [r3, #28]
 8009c2e:	e00b      	b.n	8009c48 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8009c30:	89fb      	ldrh	r3, [r7, #14]
 8009c32:	00db      	lsls	r3, r3, #3
 8009c34:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	693a      	ldr	r2, [r7, #16]
 8009c3a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	693a      	ldr	r2, [r7, #16]
 8009c40:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009c48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3718      	adds	r7, #24
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}

08009c54 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b086      	sub	sp, #24
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	807b      	strh	r3, [r7, #2]
 8009c60:	4613      	mov	r3, r2
 8009c62:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c64:	2300      	movs	r3, #0
 8009c66:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8009c70:	2300      	movs	r3, #0
 8009c72:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009c74:	887b      	ldrh	r3, [r7, #2]
 8009c76:	2b05      	cmp	r3, #5
 8009c78:	d902      	bls.n	8009c80 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009c7a:	23fc      	movs	r3, #252	; 0xfc
 8009c7c:	75fb      	strb	r3, [r7, #23]
 8009c7e:	e05b      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8009c80:	787b      	ldrb	r3, [r7, #1]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d106      	bne.n	8009c94 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8009c86:	2300      	movs	r3, #0
 8009c88:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	73bb      	strb	r3, [r7, #14]
 8009c92:	e00a      	b.n	8009caa <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009c94:	887b      	ldrh	r3, [r7, #2]
 8009c96:	687a      	ldr	r2, [r7, #4]
 8009c98:	330c      	adds	r3, #12
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	4413      	add	r3, r2
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8009caa:	887b      	ldrh	r3, [r7, #2]
 8009cac:	2b05      	cmp	r3, #5
 8009cae:	d841      	bhi.n	8009d34 <VL53L0X_SetLimitCheckEnable+0xe0>
 8009cb0:	a201      	add	r2, pc, #4	; (adr r2, 8009cb8 <VL53L0X_SetLimitCheckEnable+0x64>)
 8009cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb6:	bf00      	nop
 8009cb8:	08009cd1 	.word	0x08009cd1
 8009cbc:	08009cdb 	.word	0x08009cdb
 8009cc0:	08009cf1 	.word	0x08009cf1
 8009cc4:	08009cfb 	.word	0x08009cfb
 8009cc8:	08009d05 	.word	0x08009d05
 8009ccc:	08009d1d 	.word	0x08009d1d

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	7bfa      	ldrb	r2, [r7, #15]
 8009cd4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8009cd8:	e02e      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	2144      	movs	r1, #68	; 0x44
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f004 f89d 	bl	800de24 <VL53L0X_WrWord>
 8009cea:	4603      	mov	r3, r0
 8009cec:	75fb      	strb	r3, [r7, #23]

			break;
 8009cee:	e023      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	7bfa      	ldrb	r2, [r7, #15]
 8009cf4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8009cf8:	e01e      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	7bfa      	ldrb	r2, [r7, #15]
 8009cfe:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8009d02:	e019      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8009d04:	7bbb      	ldrb	r3, [r7, #14]
 8009d06:	005b      	lsls	r3, r3, #1
 8009d08:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009d0a:	7b7b      	ldrb	r3, [r7, #13]
 8009d0c:	22fe      	movs	r2, #254	; 0xfe
 8009d0e:	2160      	movs	r1, #96	; 0x60
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f004 f8b1 	bl	800de78 <VL53L0X_UpdateByte>
 8009d16:	4603      	mov	r3, r0
 8009d18:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8009d1a:	e00d      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8009d1c:	7bbb      	ldrb	r3, [r7, #14]
 8009d1e:	011b      	lsls	r3, r3, #4
 8009d20:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8009d22:	7b7b      	ldrb	r3, [r7, #13]
 8009d24:	22ef      	movs	r2, #239	; 0xef
 8009d26:	2160      	movs	r1, #96	; 0x60
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f004 f8a5 	bl	800de78 <VL53L0X_UpdateByte>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8009d32:	e001      	b.n	8009d38 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009d34:	23fc      	movs	r3, #252	; 0xfc
 8009d36:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009d38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d10f      	bne.n	8009d60 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8009d40:	787b      	ldrb	r3, [r7, #1]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d106      	bne.n	8009d54 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009d46:	887b      	ldrh	r3, [r7, #2]
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009d52:	e005      	b.n	8009d60 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009d54:	887b      	ldrh	r3, [r7, #2]
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	4413      	add	r3, r2
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009d60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3718      	adds	r7, #24
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	460b      	mov	r3, r1
 8009d76:	607a      	str	r2, [r7, #4]
 8009d78:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009d7e:	897b      	ldrh	r3, [r7, #10]
 8009d80:	2b05      	cmp	r3, #5
 8009d82:	d905      	bls.n	8009d90 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009d84:	23fc      	movs	r3, #252	; 0xfc
 8009d86:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	701a      	strb	r2, [r3, #0]
 8009d8e:	e008      	b.n	8009da2 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009d90:	897b      	ldrh	r3, [r7, #10]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	4413      	add	r3, r2
 8009d96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d9a:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	7dba      	ldrb	r2, [r7, #22]
 8009da0:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009da2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	371c      	adds	r7, #28
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr
	...

08009db4 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b086      	sub	sp, #24
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	607a      	str	r2, [r7, #4]
 8009dc0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8009dc6:	897b      	ldrh	r3, [r7, #10]
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	4413      	add	r3, r2
 8009dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dd0:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8009dd2:	7dbb      	ldrb	r3, [r7, #22]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d107      	bne.n	8009de8 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009dd8:	897b      	ldrh	r3, [r7, #10]
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	330c      	adds	r3, #12
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	4413      	add	r3, r2
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	605a      	str	r2, [r3, #4]
 8009de6:	e040      	b.n	8009e6a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8009de8:	897b      	ldrh	r3, [r7, #10]
 8009dea:	2b05      	cmp	r3, #5
 8009dec:	d830      	bhi.n	8009e50 <VL53L0X_SetLimitCheckValue+0x9c>
 8009dee:	a201      	add	r2, pc, #4	; (adr r2, 8009df4 <VL53L0X_SetLimitCheckValue+0x40>)
 8009df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df4:	08009e0d 	.word	0x08009e0d
 8009df8:	08009e15 	.word	0x08009e15
 8009dfc:	08009e2b 	.word	0x08009e2b
 8009e00:	08009e33 	.word	0x08009e33
 8009e04:	08009e3b 	.word	0x08009e3b
 8009e08:	08009e3b 	.word	0x08009e3b

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8009e12:	e01f      	b.n	8009e54 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	2144      	movs	r1, #68	; 0x44
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f004 f800 	bl	800de24 <VL53L0X_WrWord>
 8009e24:	4603      	mov	r3, r0
 8009e26:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8009e28:	e014      	b.n	8009e54 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8009e30:	e010      	b.n	8009e54 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8009e38:	e00c      	b.n	8009e54 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	461a      	mov	r2, r3
 8009e42:	2164      	movs	r1, #100	; 0x64
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f003 ffed 	bl	800de24 <VL53L0X_WrWord>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8009e4e:	e001      	b.n	8009e54 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009e50:	23fc      	movs	r3, #252	; 0xfc
 8009e52:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009e54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d106      	bne.n	8009e6a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009e5c:	897b      	ldrh	r3, [r7, #10]
 8009e5e:	68fa      	ldr	r2, [r7, #12]
 8009e60:	330c      	adds	r3, #12
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	4413      	add	r3, r2
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009e6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3718      	adds	r7, #24
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop

08009e78 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b088      	sub	sp, #32
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	460b      	mov	r3, r1
 8009e82:	607a      	str	r2, [r7, #4]
 8009e84:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e86:	2300      	movs	r3, #0
 8009e88:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8009e8e:	897b      	ldrh	r3, [r7, #10]
 8009e90:	2b05      	cmp	r3, #5
 8009e92:	d847      	bhi.n	8009f24 <VL53L0X_GetLimitCheckValue+0xac>
 8009e94:	a201      	add	r2, pc, #4	; (adr r2, 8009e9c <VL53L0X_GetLimitCheckValue+0x24>)
 8009e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e9a:	bf00      	nop
 8009e9c:	08009eb5 	.word	0x08009eb5
 8009ea0:	08009ec1 	.word	0x08009ec1
 8009ea4:	08009ee7 	.word	0x08009ee7
 8009ea8:	08009ef3 	.word	0x08009ef3
 8009eac:	08009eff 	.word	0x08009eff
 8009eb0:	08009eff 	.word	0x08009eff

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eb8:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	77bb      	strb	r3, [r7, #30]
		break;
 8009ebe:	e033      	b.n	8009f28 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009ec0:	f107 0316 	add.w	r3, r7, #22
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	2144      	movs	r1, #68	; 0x44
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f004 f833 	bl	800df34 <VL53L0X_RdWord>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009ed2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d102      	bne.n	8009ee0 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009eda:	8afb      	ldrh	r3, [r7, #22]
 8009edc:	025b      	lsls	r3, r3, #9
 8009ede:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	77bb      	strb	r3, [r7, #30]
		break;
 8009ee4:	e020      	b.n	8009f28 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eea:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8009eec:	2300      	movs	r3, #0
 8009eee:	77bb      	strb	r3, [r7, #30]
		break;
 8009ef0:	e01a      	b.n	8009f28 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	77bb      	strb	r3, [r7, #30]
		break;
 8009efc:	e014      	b.n	8009f28 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8009efe:	f107 0316 	add.w	r3, r7, #22
 8009f02:	461a      	mov	r2, r3
 8009f04:	2164      	movs	r1, #100	; 0x64
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f004 f814 	bl	800df34 <VL53L0X_RdWord>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8009f10:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d102      	bne.n	8009f1e <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009f18:	8afb      	ldrh	r3, [r7, #22]
 8009f1a:	025b      	lsls	r3, r3, #9
 8009f1c:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	77bb      	strb	r3, [r7, #30]
		break;
 8009f22:	e001      	b.n	8009f28 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009f24:	23fc      	movs	r3, #252	; 0xfc
 8009f26:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009f28:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d12a      	bne.n	8009f86 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8009f30:	7fbb      	ldrb	r3, [r7, #30]
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d124      	bne.n	8009f80 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d110      	bne.n	8009f5e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8009f3c:	897b      	ldrh	r3, [r7, #10]
 8009f3e:	68fa      	ldr	r2, [r7, #12]
 8009f40:	330c      	adds	r3, #12
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	69ba      	ldr	r2, [r7, #24]
 8009f4e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009f50:	897b      	ldrh	r3, [r7, #10]
 8009f52:	68fa      	ldr	r2, [r7, #12]
 8009f54:	4413      	add	r3, r2
 8009f56:	2200      	movs	r2, #0
 8009f58:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009f5c:	e013      	b.n	8009f86 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	69ba      	ldr	r2, [r7, #24]
 8009f62:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009f64:	897b      	ldrh	r3, [r7, #10]
 8009f66:	68fa      	ldr	r2, [r7, #12]
 8009f68:	330c      	adds	r3, #12
 8009f6a:	009b      	lsls	r3, r3, #2
 8009f6c:	4413      	add	r3, r2
 8009f6e:	69ba      	ldr	r2, [r7, #24]
 8009f70:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8009f72:	897b      	ldrh	r3, [r7, #10]
 8009f74:	68fa      	ldr	r2, [r7, #12]
 8009f76:	4413      	add	r3, r2
 8009f78:	2201      	movs	r2, #1
 8009f7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009f7e:	e002      	b.n	8009f86 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	69ba      	ldr	r2, [r7, #24]
 8009f84:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009f86:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3720      	adds	r7, #32
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop

08009f94 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8009fa2:	f107 030e 	add.w	r3, r7, #14
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	2101      	movs	r1, #1
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f003 ff98 	bl	800dee0 <VL53L0X_RdByte>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8009fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d10e      	bne.n	8009fda <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8009fbc:	7bba      	ldrb	r2, [r7, #14]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8009fc4:	7bbb      	ldrb	r3, [r7, #14]
 8009fc6:	b25b      	sxtb	r3, r3
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	da03      	bge.n	8009fd4 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	701a      	strb	r2, [r3, #0]
 8009fd2:	e002      	b.n	8009fda <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d104      	bne.n	8009fec <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	781a      	ldrb	r2, [r3, #0]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3710      	adds	r7, #16
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a000:	2300      	movs	r3, #0
 800a002:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800a004:	f107 030e 	add.w	r3, r7, #14
 800a008:	4619      	mov	r1, r3
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f7ff fbd2 	bl	80097b4 <VL53L0X_GetDeviceMode>
 800a010:	4603      	mov	r3, r0
 800a012:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800a014:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d107      	bne.n	800a02c <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800a01c:	7bbb      	ldrb	r3, [r7, #14]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d104      	bne.n	800a02c <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 f898 	bl	800a158 <VL53L0X_StartMeasurement>
 800a028:	4603      	mov	r3, r0
 800a02a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800a02c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d104      	bne.n	800a03e <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f001 fb3f 	bl	800b6b8 <VL53L0X_measurement_poll_for_completion>
 800a03a:	4603      	mov	r3, r0
 800a03c:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800a03e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d106      	bne.n	800a054 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800a046:	7bbb      	ldrb	r3, [r7, #14]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d103      	bne.n	800a054 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2203      	movs	r2, #3
 800a050:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800a054:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3710      	adds	r7, #16
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b086      	sub	sp, #24
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a06c:	2300      	movs	r3, #0
 800a06e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800a070:	2301      	movs	r3, #1
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	68b9      	ldr	r1, [r7, #8]
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f001 fae1 	bl	800b63e <VL53L0X_perform_ref_calibration>
 800a07c:	4603      	mov	r3, r0
 800a07e:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800a080:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a084:	4618      	mov	r0, r3
 800a086:	3718      	adds	r7, #24
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}

0800a08c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	460b      	mov	r3, r1
 800a096:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a098:	2300      	movs	r3, #0
 800a09a:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800a0a2:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800a0a4:	7dbb      	ldrb	r3, [r7, #22]
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d005      	beq.n	800a0b6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800a0aa:	7dbb      	ldrb	r3, [r7, #22]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d002      	beq.n	800a0b6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800a0b0:	7dbb      	ldrb	r3, [r7, #22]
 800a0b2:	2b03      	cmp	r3, #3
 800a0b4:	d147      	bne.n	800a146 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800a0b6:	f107 030c 	add.w	r3, r7, #12
 800a0ba:	f107 0210 	add.w	r2, r7, #16
 800a0be:	2101      	movs	r1, #1
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 fbc3 	bl	800a84c <VL53L0X_GetInterruptThresholds>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800a0d0:	d803      	bhi.n	800a0da <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800a0d2:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800a0d4:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800a0d8:	d935      	bls.n	800a146 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800a0da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d131      	bne.n	800a146 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800a0e2:	78fb      	ldrb	r3, [r7, #3]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d006      	beq.n	800a0f6 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800a0e8:	491a      	ldr	r1, [pc, #104]	; (800a154 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f002 ff56 	bl	800cf9c <VL53L0X_load_tuning_settings>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	75fb      	strb	r3, [r7, #23]
 800a0f4:	e027      	b.n	800a146 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800a0f6:	2204      	movs	r2, #4
 800a0f8:	21ff      	movs	r1, #255	; 0xff
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f003 fe6e 	bl	800dddc <VL53L0X_WrByte>
 800a100:	4603      	mov	r3, r0
 800a102:	461a      	mov	r2, r3
 800a104:	7dfb      	ldrb	r3, [r7, #23]
 800a106:	4313      	orrs	r3, r2
 800a108:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800a10a:	2200      	movs	r2, #0
 800a10c:	2170      	movs	r1, #112	; 0x70
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f003 fe64 	bl	800dddc <VL53L0X_WrByte>
 800a114:	4603      	mov	r3, r0
 800a116:	461a      	mov	r2, r3
 800a118:	7dfb      	ldrb	r3, [r7, #23]
 800a11a:	4313      	orrs	r3, r2
 800a11c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a11e:	2200      	movs	r2, #0
 800a120:	21ff      	movs	r1, #255	; 0xff
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f003 fe5a 	bl	800dddc <VL53L0X_WrByte>
 800a128:	4603      	mov	r3, r0
 800a12a:	461a      	mov	r2, r3
 800a12c:	7dfb      	ldrb	r3, [r7, #23]
 800a12e:	4313      	orrs	r3, r2
 800a130:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a132:	2200      	movs	r2, #0
 800a134:	2180      	movs	r1, #128	; 0x80
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f003 fe50 	bl	800dddc <VL53L0X_WrByte>
 800a13c:	4603      	mov	r3, r0
 800a13e:	461a      	mov	r2, r3
 800a140:	7dfb      	ldrb	r3, [r7, #23]
 800a142:	4313      	orrs	r3, r2
 800a144:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800a146:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3718      	adds	r7, #24
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	20000108 	.word	0x20000108

0800a158 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b086      	sub	sp, #24
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a160:	2300      	movs	r3, #0
 800a162:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800a164:	2301      	movs	r3, #1
 800a166:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800a168:	f107 030e 	add.w	r3, r7, #14
 800a16c:	4619      	mov	r1, r3
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f7ff fb20 	bl	80097b4 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a174:	2201      	movs	r2, #1
 800a176:	2180      	movs	r1, #128	; 0x80
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f003 fe2f 	bl	800dddc <VL53L0X_WrByte>
 800a17e:	4603      	mov	r3, r0
 800a180:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a182:	2201      	movs	r2, #1
 800a184:	21ff      	movs	r1, #255	; 0xff
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f003 fe28 	bl	800dddc <VL53L0X_WrByte>
 800a18c:	4603      	mov	r3, r0
 800a18e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a190:	2200      	movs	r2, #0
 800a192:	2100      	movs	r1, #0
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f003 fe21 	bl	800dddc <VL53L0X_WrByte>
 800a19a:	4603      	mov	r3, r0
 800a19c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	2191      	movs	r1, #145	; 0x91
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f003 fe17 	bl	800dddc <VL53L0X_WrByte>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	2100      	movs	r1, #0
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f003 fe10 	bl	800dddc <VL53L0X_WrByte>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	21ff      	movs	r1, #255	; 0xff
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f003 fe09 	bl	800dddc <VL53L0X_WrByte>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	2180      	movs	r1, #128	; 0x80
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f003 fe02 	bl	800dddc <VL53L0X_WrByte>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800a1dc:	7bbb      	ldrb	r3, [r7, #14]
 800a1de:	2b01      	cmp	r3, #1
 800a1e0:	d037      	beq.n	800a252 <VL53L0X_StartMeasurement+0xfa>
 800a1e2:	2b03      	cmp	r3, #3
 800a1e4:	d04f      	beq.n	800a286 <VL53L0X_StartMeasurement+0x12e>
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d167      	bne.n	800a2ba <VL53L0X_StartMeasurement+0x162>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	2100      	movs	r1, #0
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f003 fdf4 	bl	800dddc <VL53L0X_WrByte>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800a1f8:	7bfb      	ldrb	r3, [r7, #15]
 800a1fa:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800a1fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d15d      	bne.n	800a2c0 <VL53L0X_StartMeasurement+0x168>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800a204:	2300      	movs	r3, #0
 800a206:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d008      	beq.n	800a220 <VL53L0X_StartMeasurement+0xc8>
					Status = VL53L0X_RdByte(Dev,
 800a20e:	f107 030d 	add.w	r3, r7, #13
 800a212:	461a      	mov	r2, r3
 800a214:	2100      	movs	r1, #0
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f003 fe62 	bl	800dee0 <VL53L0X_RdByte>
 800a21c:	4603      	mov	r3, r0
 800a21e:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	3301      	adds	r3, #1
 800a224:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800a226:	7b7a      	ldrb	r2, [r7, #13]
 800a228:	7bfb      	ldrb	r3, [r7, #15]
 800a22a:	4013      	ands	r3, r2
 800a22c:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800a22e:	7bfa      	ldrb	r2, [r7, #15]
 800a230:	429a      	cmp	r2, r3
 800a232:	d107      	bne.n	800a244 <VL53L0X_StartMeasurement+0xec>
				&& (Status == VL53L0X_ERROR_NONE)
 800a234:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d103      	bne.n	800a244 <VL53L0X_StartMeasurement+0xec>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a242:	d3e1      	bcc.n	800a208 <VL53L0X_StartMeasurement+0xb0>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a24a:	d339      	bcc.n	800a2c0 <VL53L0X_StartMeasurement+0x168>
				Status = VL53L0X_ERROR_TIME_OUT;
 800a24c:	23f9      	movs	r3, #249	; 0xf9
 800a24e:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800a250:	e036      	b.n	800a2c0 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800a252:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d105      	bne.n	800a266 <VL53L0X_StartMeasurement+0x10e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800a25a:	2101      	movs	r1, #1
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f7ff ff15 	bl	800a08c <VL53L0X_CheckAndLoadInterruptSettings>
 800a262:	4603      	mov	r3, r0
 800a264:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800a266:	2202      	movs	r2, #2
 800a268:	2100      	movs	r1, #0
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f003 fdb6 	bl	800dddc <VL53L0X_WrByte>
 800a270:	4603      	mov	r3, r0
 800a272:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800a274:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d123      	bne.n	800a2c4 <VL53L0X_StartMeasurement+0x16c>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2204      	movs	r2, #4
 800a280:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800a284:	e01e      	b.n	800a2c4 <VL53L0X_StartMeasurement+0x16c>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800a286:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d105      	bne.n	800a29a <VL53L0X_StartMeasurement+0x142>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800a28e:	2101      	movs	r1, #1
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f7ff fefb 	bl	800a08c <VL53L0X_CheckAndLoadInterruptSettings>
 800a296:	4603      	mov	r3, r0
 800a298:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800a29a:	2204      	movs	r2, #4
 800a29c:	2100      	movs	r1, #0
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f003 fd9c 	bl	800dddc <VL53L0X_WrByte>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800a2a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10b      	bne.n	800a2c8 <VL53L0X_StartMeasurement+0x170>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2204      	movs	r2, #4
 800a2b4:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800a2b8:	e006      	b.n	800a2c8 <VL53L0X_StartMeasurement+0x170>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a2ba:	23f8      	movs	r3, #248	; 0xf8
 800a2bc:	75fb      	strb	r3, [r7, #23]
 800a2be:	e004      	b.n	800a2ca <VL53L0X_StartMeasurement+0x172>
		break;
 800a2c0:	bf00      	nop
 800a2c2:	e002      	b.n	800a2ca <VL53L0X_StartMeasurement+0x172>
		break;
 800a2c4:	bf00      	nop
 800a2c6:	e000      	b.n	800a2ca <VL53L0X_StartMeasurement+0x172>
		break;
 800a2c8:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800a2ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3718      	adds	r7, #24
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b084      	sub	sp, #16
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
 800a2de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800a2ea:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800a2ec:	7bbb      	ldrb	r3, [r7, #14]
 800a2ee:	2b04      	cmp	r3, #4
 800a2f0:	d112      	bne.n	800a318 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800a2f2:	f107 0308 	add.w	r3, r7, #8
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 fb1d 	bl	800a938 <VL53L0X_GetInterruptMaskStatus>
 800a2fe:	4603      	mov	r3, r0
 800a300:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	2b04      	cmp	r3, #4
 800a306:	d103      	bne.n	800a310 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	2201      	movs	r2, #1
 800a30c:	701a      	strb	r2, [r3, #0]
 800a30e:	e01c      	b.n	800a34a <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	2200      	movs	r2, #0
 800a314:	701a      	strb	r2, [r3, #0]
 800a316:	e018      	b.n	800a34a <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800a318:	f107 030d 	add.w	r3, r7, #13
 800a31c:	461a      	mov	r2, r3
 800a31e:	2114      	movs	r1, #20
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f003 fddd 	bl	800dee0 <VL53L0X_RdByte>
 800a326:	4603      	mov	r3, r0
 800a328:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800a32a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d10b      	bne.n	800a34a <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800a332:	7b7b      	ldrb	r3, [r7, #13]
 800a334:	f003 0301 	and.w	r3, r3, #1
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d003      	beq.n	800a344 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	2201      	movs	r2, #1
 800a340:	701a      	strb	r2, [r3, #0]
 800a342:	e002      	b.n	800a34a <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	2200      	movs	r2, #0
 800a348:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a34a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3710      	adds	r7, #16
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
	...

0800a358 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a358:	b5b0      	push	{r4, r5, r7, lr}
 800a35a:	b096      	sub	sp, #88	; 0x58
 800a35c:	af02      	add	r7, sp, #8
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a362:	2300      	movs	r3, #0
 800a364:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800a368:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800a36c:	230c      	movs	r3, #12
 800a36e:	2114      	movs	r1, #20
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f003 fd07 	bl	800dd84 <VL53L0X_ReadMulti>
 800a376:	4603      	mov	r3, r0
 800a378:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800a37c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a380:	2b00      	cmp	r3, #0
 800a382:	f040 80d2 	bne.w	800a52a <VL53L0X_GetRangingMeasurementData+0x1d2>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	2200      	movs	r2, #0
 800a38a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	2200      	movs	r2, #0
 800a390:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800a392:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a396:	b29b      	uxth	r3, r3
 800a398:	021b      	lsls	r3, r3, #8
 800a39a:	b29a      	uxth	r2, r3
 800a39c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a3a0:	b29b      	uxth	r3, r3
 800a3a2:	4413      	add	r3, r2
 800a3a4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800a3ae:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a3b2:	b29b      	uxth	r3, r3
 800a3b4:	021b      	lsls	r3, r3, #8
 800a3b6:	b29a      	uxth	r2, r3
 800a3b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	4413      	add	r3, r2
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	025b      	lsls	r3, r3, #9
 800a3c4:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a3ca:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800a3cc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	021b      	lsls	r3, r3, #8
 800a3d4:	b29a      	uxth	r2, r3
 800a3d6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	4413      	add	r3, r2
 800a3de:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800a3e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800a3e6:	025b      	lsls	r3, r3, #9
 800a3e8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800a3ee:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800a3f2:	b29b      	uxth	r3, r3
 800a3f4:	021b      	lsls	r3, r3, #8
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	4413      	add	r3, r2
 800a400:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a40a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800a40c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a410:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800a41a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800a422:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800a426:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a428:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a42c:	d047      	beq.n	800a4be <VL53L0X_GetRangingMeasurementData+0x166>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800a42e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a430:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800a434:	fb02 f303 	mul.w	r3, r2, r3
 800a438:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a43c:	4a58      	ldr	r2, [pc, #352]	; (800a5a0 <VL53L0X_GetRangingMeasurementData+0x248>)
 800a43e:	fb82 1203 	smull	r1, r2, r2, r3
 800a442:	1192      	asrs	r2, r2, #6
 800a444:	17db      	asrs	r3, r3, #31
 800a446:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800a448:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6a1b      	ldr	r3, [r3, #32]
 800a450:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	7f1b      	ldrb	r3, [r3, #28]
 800a456:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800a45a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d02d      	beq.n	800a4be <VL53L0X_GetRangingMeasurementData+0x166>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800a462:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a464:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a468:	fb02 f303 	mul.w	r3, r2, r3
 800a46c:	121b      	asrs	r3, r3, #8
 800a46e:	461a      	mov	r2, r3
				if ((SignalRate
 800a470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a472:	4293      	cmp	r3, r2
 800a474:	d10d      	bne.n	800a492 <VL53L0X_GetRangingMeasurementData+0x13a>
					<= 0) {
					if (RangeFractionalEnable)
 800a476:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d004      	beq.n	800a488 <VL53L0X_GetRangingMeasurementData+0x130>
						XtalkRangeMilliMeter = 8888;
 800a47e:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800a482:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800a486:	e016      	b.n	800a4b6 <VL53L0X_GetRangingMeasurementData+0x15e>
					else
						XtalkRangeMilliMeter = 8888
 800a488:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800a48c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800a490:	e011      	b.n	800a4b6 <VL53L0X_GetRangingMeasurementData+0x15e>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800a492:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a496:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a498:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800a49c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a49e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800a4a2:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800a4a6:	121b      	asrs	r3, r3, #8
 800a4a8:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800a4aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a4ac:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800a4ae:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800a4b2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800a4b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a4ba:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800a4be:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d00d      	beq.n	800a4e2 <VL53L0X_GetRangingMeasurementData+0x18a>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800a4c6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a4ca:	089b      	lsrs	r3, r3, #2
 800a4cc:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800a4d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	019b      	lsls	r3, r3, #6
 800a4da:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	75da      	strb	r2, [r3, #23]
 800a4e0:	e006      	b.n	800a4f0 <VL53L0X_GetRangingMeasurementData+0x198>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800a4e8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800a4f0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a4f4:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800a4f8:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800a4fc:	9301      	str	r3, [sp, #4]
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	9300      	str	r3, [sp, #0]
 800a502:	4613      	mov	r3, r2
 800a504:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f003 f9f0 	bl	800d8ec <VL53L0X_get_pal_range_status>
 800a50c:	4603      	mov	r3, r0
 800a50e:	461a      	mov	r2, r3
 800a510:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a514:	4313      	orrs	r3, r2
 800a516:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800a51a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d103      	bne.n	800a52a <VL53L0X_GetRangingMeasurementData+0x1d2>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800a522:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a52a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d12f      	bne.n	800a592 <VL53L0X_GetRangingMeasurementData+0x23a>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f107 040c 	add.w	r4, r7, #12
 800a538:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800a53c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a53e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a540:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a544:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800a54c:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800a552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800a55a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800a560:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800a566:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800a56c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800a572:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800a578:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800a582:	f107 050c 	add.w	r5, r7, #12
 800a586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a58a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a58e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a592:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800a596:	4618      	mov	r0, r3
 800a598:	3750      	adds	r7, #80	; 0x50
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bdb0      	pop	{r4, r5, r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	10624dd3 	.word	0x10624dd3

0800a5a4 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b084      	sub	sp, #16
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800a5b2:	2100      	movs	r1, #0
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f7ff f8b5 	bl	8009724 <VL53L0X_SetDeviceMode>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d104      	bne.n	800a5d0 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f7ff fd16 	bl	8009ff8 <VL53L0X_PerformSingleMeasurement>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800a5d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d105      	bne.n	800a5e4 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800a5d8:	6839      	ldr	r1, [r7, #0]
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f7ff febc 	bl	800a358 <VL53L0X_GetRangingMeasurementData>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800a5e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d105      	bne.n	800a5f8 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a5ec:	2100      	movs	r1, #0
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f962 	bl	800a8b8 <VL53L0X_ClearInterruptMask>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800a5f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3710      	adds	r7, #16
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}

0800a604 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b084      	sub	sp, #16
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
 800a60c:	4608      	mov	r0, r1
 800a60e:	4611      	mov	r1, r2
 800a610:	461a      	mov	r2, r3
 800a612:	4603      	mov	r3, r0
 800a614:	70fb      	strb	r3, [r7, #3]
 800a616:	460b      	mov	r3, r1
 800a618:	70bb      	strb	r3, [r7, #2]
 800a61a:	4613      	mov	r3, r2
 800a61c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a61e:	2300      	movs	r3, #0
 800a620:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800a622:	78fb      	ldrb	r3, [r7, #3]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d002      	beq.n	800a62e <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800a628:	23f6      	movs	r3, #246	; 0xf6
 800a62a:	73fb      	strb	r3, [r7, #15]
 800a62c:	e107      	b.n	800a83e <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800a62e:	78bb      	ldrb	r3, [r7, #2]
 800a630:	2b14      	cmp	r3, #20
 800a632:	d110      	bne.n	800a656 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a634:	7e3b      	ldrb	r3, [r7, #24]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d102      	bne.n	800a640 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800a63a:	2310      	movs	r3, #16
 800a63c:	73bb      	strb	r3, [r7, #14]
 800a63e:	e001      	b.n	800a644 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800a640:	2301      	movs	r3, #1
 800a642:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800a644:	7bbb      	ldrb	r3, [r7, #14]
 800a646:	461a      	mov	r2, r3
 800a648:	2184      	movs	r1, #132	; 0x84
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f003 fbc6 	bl	800dddc <VL53L0X_WrByte>
 800a650:	4603      	mov	r3, r0
 800a652:	73fb      	strb	r3, [r7, #15]
 800a654:	e0f3      	b.n	800a83e <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800a656:	78bb      	ldrb	r3, [r7, #2]
 800a658:	2b15      	cmp	r3, #21
 800a65a:	f040 8097 	bne.w	800a78c <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a65e:	2201      	movs	r2, #1
 800a660:	21ff      	movs	r1, #255	; 0xff
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f003 fbba 	bl	800dddc <VL53L0X_WrByte>
 800a668:	4603      	mov	r3, r0
 800a66a:	461a      	mov	r2, r3
 800a66c:	7bfb      	ldrb	r3, [r7, #15]
 800a66e:	4313      	orrs	r3, r2
 800a670:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a672:	2200      	movs	r2, #0
 800a674:	2100      	movs	r1, #0
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f003 fbb0 	bl	800dddc <VL53L0X_WrByte>
 800a67c:	4603      	mov	r3, r0
 800a67e:	461a      	mov	r2, r3
 800a680:	7bfb      	ldrb	r3, [r7, #15]
 800a682:	4313      	orrs	r3, r2
 800a684:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a686:	2200      	movs	r2, #0
 800a688:	21ff      	movs	r1, #255	; 0xff
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f003 fba6 	bl	800dddc <VL53L0X_WrByte>
 800a690:	4603      	mov	r3, r0
 800a692:	461a      	mov	r2, r3
 800a694:	7bfb      	ldrb	r3, [r7, #15]
 800a696:	4313      	orrs	r3, r2
 800a698:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a69a:	2201      	movs	r2, #1
 800a69c:	2180      	movs	r1, #128	; 0x80
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f003 fb9c 	bl	800dddc <VL53L0X_WrByte>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	7bfb      	ldrb	r3, [r7, #15]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800a6ae:	2202      	movs	r2, #2
 800a6b0:	2185      	movs	r1, #133	; 0x85
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f003 fb92 	bl	800dddc <VL53L0X_WrByte>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	7bfb      	ldrb	r3, [r7, #15]
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800a6c2:	2204      	movs	r2, #4
 800a6c4:	21ff      	movs	r1, #255	; 0xff
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f003 fb88 	bl	800dddc <VL53L0X_WrByte>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	7bfb      	ldrb	r3, [r7, #15]
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	21cd      	movs	r1, #205	; 0xcd
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f003 fb7e 	bl	800dddc <VL53L0X_WrByte>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	7bfb      	ldrb	r3, [r7, #15]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800a6ea:	2211      	movs	r2, #17
 800a6ec:	21cc      	movs	r1, #204	; 0xcc
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f003 fb74 	bl	800dddc <VL53L0X_WrByte>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	7bfb      	ldrb	r3, [r7, #15]
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800a6fe:	2207      	movs	r2, #7
 800a700:	21ff      	movs	r1, #255	; 0xff
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f003 fb6a 	bl	800dddc <VL53L0X_WrByte>
 800a708:	4603      	mov	r3, r0
 800a70a:	461a      	mov	r2, r3
 800a70c:	7bfb      	ldrb	r3, [r7, #15]
 800a70e:	4313      	orrs	r3, r2
 800a710:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800a712:	2200      	movs	r2, #0
 800a714:	21be      	movs	r1, #190	; 0xbe
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f003 fb60 	bl	800dddc <VL53L0X_WrByte>
 800a71c:	4603      	mov	r3, r0
 800a71e:	461a      	mov	r2, r3
 800a720:	7bfb      	ldrb	r3, [r7, #15]
 800a722:	4313      	orrs	r3, r2
 800a724:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800a726:	2206      	movs	r2, #6
 800a728:	21ff      	movs	r1, #255	; 0xff
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f003 fb56 	bl	800dddc <VL53L0X_WrByte>
 800a730:	4603      	mov	r3, r0
 800a732:	461a      	mov	r2, r3
 800a734:	7bfb      	ldrb	r3, [r7, #15]
 800a736:	4313      	orrs	r3, r2
 800a738:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800a73a:	2209      	movs	r2, #9
 800a73c:	21cc      	movs	r1, #204	; 0xcc
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f003 fb4c 	bl	800dddc <VL53L0X_WrByte>
 800a744:	4603      	mov	r3, r0
 800a746:	461a      	mov	r2, r3
 800a748:	7bfb      	ldrb	r3, [r7, #15]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a74e:	2200      	movs	r2, #0
 800a750:	21ff      	movs	r1, #255	; 0xff
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f003 fb42 	bl	800dddc <VL53L0X_WrByte>
 800a758:	4603      	mov	r3, r0
 800a75a:	461a      	mov	r2, r3
 800a75c:	7bfb      	ldrb	r3, [r7, #15]
 800a75e:	4313      	orrs	r3, r2
 800a760:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a762:	2201      	movs	r2, #1
 800a764:	21ff      	movs	r1, #255	; 0xff
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f003 fb38 	bl	800dddc <VL53L0X_WrByte>
 800a76c:	4603      	mov	r3, r0
 800a76e:	461a      	mov	r2, r3
 800a770:	7bfb      	ldrb	r3, [r7, #15]
 800a772:	4313      	orrs	r3, r2
 800a774:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a776:	2200      	movs	r2, #0
 800a778:	2100      	movs	r1, #0
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f003 fb2e 	bl	800dddc <VL53L0X_WrByte>
 800a780:	4603      	mov	r3, r0
 800a782:	461a      	mov	r2, r3
 800a784:	7bfb      	ldrb	r3, [r7, #15]
 800a786:	4313      	orrs	r3, r2
 800a788:	73fb      	strb	r3, [r7, #15]
 800a78a:	e058      	b.n	800a83e <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800a78c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d121      	bne.n	800a7d8 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800a794:	787b      	ldrb	r3, [r7, #1]
 800a796:	2b04      	cmp	r3, #4
 800a798:	d81b      	bhi.n	800a7d2 <VL53L0X_SetGpioConfig+0x1ce>
 800a79a:	a201      	add	r2, pc, #4	; (adr r2, 800a7a0 <VL53L0X_SetGpioConfig+0x19c>)
 800a79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a0:	0800a7b5 	.word	0x0800a7b5
 800a7a4:	0800a7bb 	.word	0x0800a7bb
 800a7a8:	0800a7c1 	.word	0x0800a7c1
 800a7ac:	0800a7c7 	.word	0x0800a7c7
 800a7b0:	0800a7cd 	.word	0x0800a7cd
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	73bb      	strb	r3, [r7, #14]
				break;
 800a7b8:	e00f      	b.n	800a7da <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	73bb      	strb	r3, [r7, #14]
				break;
 800a7be:	e00c      	b.n	800a7da <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	73bb      	strb	r3, [r7, #14]
				break;
 800a7c4:	e009      	b.n	800a7da <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	73bb      	strb	r3, [r7, #14]
				break;
 800a7ca:	e006      	b.n	800a7da <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800a7cc:	2304      	movs	r3, #4
 800a7ce:	73bb      	strb	r3, [r7, #14]
				break;
 800a7d0:	e003      	b.n	800a7da <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800a7d2:	23f5      	movs	r3, #245	; 0xf5
 800a7d4:	73fb      	strb	r3, [r7, #15]
 800a7d6:	e000      	b.n	800a7da <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800a7d8:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800a7da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d107      	bne.n	800a7f2 <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800a7e2:	7bbb      	ldrb	r3, [r7, #14]
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	210a      	movs	r1, #10
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f003 faf7 	bl	800dddc <VL53L0X_WrByte>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800a7f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d10f      	bne.n	800a81a <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800a7fa:	7e3b      	ldrb	r3, [r7, #24]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d102      	bne.n	800a806 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800a800:	2300      	movs	r3, #0
 800a802:	73bb      	strb	r3, [r7, #14]
 800a804:	e001      	b.n	800a80a <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800a806:	2310      	movs	r3, #16
 800a808:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800a80a:	7bbb      	ldrb	r3, [r7, #14]
 800a80c:	22ef      	movs	r2, #239	; 0xef
 800a80e:	2184      	movs	r1, #132	; 0x84
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f003 fb31 	bl	800de78 <VL53L0X_UpdateByte>
 800a816:	4603      	mov	r3, r0
 800a818:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800a81a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d103      	bne.n	800a82a <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	787a      	ldrb	r2, [r7, #1]
 800a826:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800a82a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d105      	bne.n	800a83e <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a832:	2100      	movs	r1, #0
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f83f 	bl	800a8b8 <VL53L0X_ClearInterruptMask>
 800a83a:	4603      	mov	r3, r0
 800a83c:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a83e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3710      	adds	r7, #16
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop

0800a84c <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b086      	sub	sp, #24
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	607a      	str	r2, [r7, #4]
 800a856:	603b      	str	r3, [r7, #0]
 800a858:	460b      	mov	r3, r1
 800a85a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a85c:	2300      	movs	r3, #0
 800a85e:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800a860:	f107 0314 	add.w	r3, r7, #20
 800a864:	461a      	mov	r2, r3
 800a866:	210e      	movs	r1, #14
 800a868:	68f8      	ldr	r0, [r7, #12]
 800a86a:	f003 fb63 	bl	800df34 <VL53L0X_RdWord>
 800a86e:	4603      	mov	r3, r0
 800a870:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a872:	8abb      	ldrh	r3, [r7, #20]
 800a874:	045b      	lsls	r3, r3, #17
 800a876:	461a      	mov	r2, r3
 800a878:	4b0e      	ldr	r3, [pc, #56]	; (800a8b4 <VL53L0X_GetInterruptThresholds+0x68>)
 800a87a:	4013      	ands	r3, r2
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800a880:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d10f      	bne.n	800a8a8 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800a888:	f107 0314 	add.w	r3, r7, #20
 800a88c:	461a      	mov	r2, r3
 800a88e:	210c      	movs	r1, #12
 800a890:	68f8      	ldr	r0, [r7, #12]
 800a892:	f003 fb4f 	bl	800df34 <VL53L0X_RdWord>
 800a896:	4603      	mov	r3, r0
 800a898:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800a89a:	8abb      	ldrh	r3, [r7, #20]
 800a89c:	045b      	lsls	r3, r3, #17
 800a89e:	461a      	mov	r2, r3
 800a8a0:	4b04      	ldr	r3, [pc, #16]	; (800a8b4 <VL53L0X_GetInterruptThresholds+0x68>)
 800a8a2:	4013      	ands	r3, r2
		*pThresholdHigh =
 800a8a4:	683a      	ldr	r2, [r7, #0]
 800a8a6:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a8a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3718      	adds	r7, #24
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	1ffe0000 	.word	0x1ffe0000

0800a8b8 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	210b      	movs	r1, #11
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f003 fa84 	bl	800dddc <VL53L0X_WrByte>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800a8d8:	2200      	movs	r2, #0
 800a8da:	210b      	movs	r1, #11
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f003 fa7d 	bl	800dddc <VL53L0X_WrByte>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	7bfb      	ldrb	r3, [r7, #15]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800a8ec:	f107 030d 	add.w	r3, r7, #13
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	2113      	movs	r1, #19
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f003 faf3 	bl	800dee0 <VL53L0X_RdByte>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	7bfb      	ldrb	r3, [r7, #15]
 800a900:	4313      	orrs	r3, r2
 800a902:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800a904:	7bbb      	ldrb	r3, [r7, #14]
 800a906:	3301      	adds	r3, #1
 800a908:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800a90a:	7b7b      	ldrb	r3, [r7, #13]
 800a90c:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800a910:	2b00      	cmp	r3, #0
 800a912:	d006      	beq.n	800a922 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800a914:	7bbb      	ldrb	r3, [r7, #14]
 800a916:	2b02      	cmp	r3, #2
 800a918:	d803      	bhi.n	800a922 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800a91a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d0d3      	beq.n	800a8ca <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800a922:	7bbb      	ldrb	r3, [r7, #14]
 800a924:	2b02      	cmp	r3, #2
 800a926:	d901      	bls.n	800a92c <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800a928:	23f4      	movs	r3, #244	; 0xf4
 800a92a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a92c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
 800a940:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a942:	2300      	movs	r3, #0
 800a944:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800a946:	f107 030e 	add.w	r3, r7, #14
 800a94a:	461a      	mov	r2, r3
 800a94c:	2113      	movs	r1, #19
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f003 fac6 	bl	800dee0 <VL53L0X_RdByte>
 800a954:	4603      	mov	r3, r0
 800a956:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800a958:	7bbb      	ldrb	r3, [r7, #14]
 800a95a:	f003 0207 	and.w	r2, r3, #7
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800a962:	7bbb      	ldrb	r3, [r7, #14]
 800a964:	f003 0318 	and.w	r3, r3, #24
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d001      	beq.n	800a970 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800a96c:	23fa      	movs	r3, #250	; 0xfa
 800a96e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a970:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a974:	4618      	mov	r0, r3
 800a976:	3710      	adds	r7, #16
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b086      	sub	sp, #24
 800a980:	af00      	add	r7, sp, #0
 800a982:	60f8      	str	r0, [r7, #12]
 800a984:	60b9      	str	r1, [r7, #8]
 800a986:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a988:	2300      	movs	r3, #0
 800a98a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800a98c:	687a      	ldr	r2, [r7, #4]
 800a98e:	68b9      	ldr	r1, [r7, #8]
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	f000 fa03 	bl	800ad9c <VL53L0X_perform_ref_spad_management>
 800a996:	4603      	mov	r3, r0
 800a998:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800a99a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3718      	adds	r7, #24
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}

0800a9a6 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800a9a6:	b580      	push	{r7, lr}
 800a9a8:	b084      	sub	sp, #16
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
 800a9ae:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800a9b4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800a9b8:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800a9ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a9be:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800a9c0:	f107 0308 	add.w	r3, r7, #8
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	2128      	movs	r1, #40	; 0x28
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f003 fab3 	bl	800df34 <VL53L0X_RdWord>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800a9d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d11e      	bne.n	800aa18 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800a9da:	893b      	ldrh	r3, [r7, #8]
 800a9dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800a9e4:	893b      	ldrh	r3, [r7, #8]
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	dd0b      	ble.n	800aa08 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800a9f0:	893a      	ldrh	r2, [r7, #8]
 800a9f2:	897b      	ldrh	r3, [r7, #10]
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	b21b      	sxth	r3, r3
 800a9fa:	461a      	mov	r2, r3
					* 250;
 800a9fc:	23fa      	movs	r3, #250	; 0xfa
 800a9fe:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	601a      	str	r2, [r3, #0]
 800aa06:	e007      	b.n	800aa18 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800aa08:	893b      	ldrh	r3, [r7, #8]
 800aa0a:	b21b      	sxth	r3, r3
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	23fa      	movs	r3, #250	; 0xfa
 800aa10:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800aa18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b08b      	sub	sp, #44	; 0x2c
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]
 800aa30:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800aa32:	2308      	movs	r3, #8
 800aa34:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800aa36:	2300      	movs	r3, #0
 800aa38:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa40:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	69bb      	ldr	r3, [r7, #24]
 800aa46:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa4a:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	69ba      	ldr	r2, [r7, #24]
 800aa50:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa54:	69b9      	ldr	r1, [r7, #24]
 800aa56:	fb01 f202 	mul.w	r2, r1, r2
 800aa5a:	1a9b      	subs	r3, r3, r2
 800aa5c:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	627b      	str	r3, [r7, #36]	; 0x24
 800aa62:	e030      	b.n	800aac6 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800aa64:	2300      	movs	r3, #0
 800aa66:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800aa68:	68fa      	ldr	r2, [r7, #12]
 800aa6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6c:	4413      	add	r3, r2
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800aa72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d11e      	bne.n	800aab8 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800aa7a:	7ffa      	ldrb	r2, [r7, #31]
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	fa42 f303 	asr.w	r3, r2, r3
 800aa82:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800aa88:	e016      	b.n	800aab8 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800aa8a:	7ffb      	ldrb	r3, [r7, #31]
 800aa8c:	f003 0301 	and.w	r3, r3, #1
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d00b      	beq.n	800aaac <get_next_good_spad+0x88>
				success = 1;
 800aa94:	2301      	movs	r3, #1
 800aa96:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800aa98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9a:	69ba      	ldr	r2, [r7, #24]
 800aa9c:	fb02 f203 	mul.w	r2, r2, r3
 800aaa0:	6a3b      	ldr	r3, [r7, #32]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	601a      	str	r2, [r3, #0]
				break;
 800aaaa:	e009      	b.n	800aac0 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800aaac:	7ffb      	ldrb	r3, [r7, #31]
 800aaae:	085b      	lsrs	r3, r3, #1
 800aab0:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800aab2:	6a3b      	ldr	r3, [r7, #32]
 800aab4:	3301      	adds	r3, #1
 800aab6:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800aab8:	6a3a      	ldr	r2, [r7, #32]
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d3e4      	bcc.n	800aa8a <get_next_good_spad+0x66>
				coarseIndex++) {
 800aac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aac2:	3301      	adds	r3, #1
 800aac4:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800aac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d202      	bcs.n	800aad4 <get_next_good_spad+0xb0>
 800aace:	7fbb      	ldrb	r3, [r7, #30]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d0c7      	beq.n	800aa64 <get_next_good_spad+0x40>
		}
	}
}
 800aad4:	bf00      	nop
 800aad6:	372c      	adds	r7, #44	; 0x2c
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr

0800aae0 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800aae8:	2301      	movs	r3, #1
 800aaea:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	099b      	lsrs	r3, r3, #6
 800aaf0:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800aaf2:	4a07      	ldr	r2, [pc, #28]	; (800ab10 <is_aperture+0x30>)
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d101      	bne.n	800ab02 <is_aperture+0x22>
		isAperture = 0;
 800aafe:	2300      	movs	r3, #0
 800ab00:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800ab02:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3714      	adds	r7, #20
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr
 800ab10:	200002c0 	.word	0x200002c0

0800ab14 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b089      	sub	sp, #36	; 0x24
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	60b9      	str	r1, [r7, #8]
 800ab1e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ab20:	2300      	movs	r3, #0
 800ab22:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800ab24:	2308      	movs	r3, #8
 800ab26:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	69bb      	ldr	r3, [r7, #24]
 800ab2c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab30:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	69ba      	ldr	r2, [r7, #24]
 800ab36:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab3a:	69b9      	ldr	r1, [r7, #24]
 800ab3c:	fb01 f202 	mul.w	r2, r1, r2
 800ab40:	1a9b      	subs	r3, r3, r2
 800ab42:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800ab44:	697a      	ldr	r2, [r7, #20]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d302      	bcc.n	800ab52 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ab4c:	23ce      	movs	r3, #206	; 0xce
 800ab4e:	77fb      	strb	r3, [r7, #31]
 800ab50:	e010      	b.n	800ab74 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800ab52:	68fa      	ldr	r2, [r7, #12]
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	4413      	add	r3, r2
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	b25a      	sxtb	r2, r3
 800ab5c:	2101      	movs	r1, #1
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	fa01 f303 	lsl.w	r3, r1, r3
 800ab64:	b25b      	sxtb	r3, r3
 800ab66:	4313      	orrs	r3, r2
 800ab68:	b259      	sxtb	r1, r3
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	4413      	add	r3, r2
 800ab70:	b2ca      	uxtb	r2, r1
 800ab72:	701a      	strb	r2, [r3, #0]

	return status;
 800ab74:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3724      	adds	r7, #36	; 0x24
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800ab8e:	2306      	movs	r3, #6
 800ab90:	683a      	ldr	r2, [r7, #0]
 800ab92:	21b0      	movs	r1, #176	; 0xb0
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f003 f8c5 	bl	800dd24 <VL53L0X_WriteMulti>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800ab9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b084      	sub	sp, #16
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
 800abb2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800abb4:	2306      	movs	r3, #6
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	21b0      	movs	r1, #176	; 0xb0
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f003 f8e2 	bl	800dd84 <VL53L0X_ReadMulti>
 800abc0:	4603      	mov	r3, r0
 800abc2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800abc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b08c      	sub	sp, #48	; 0x30
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	60f8      	str	r0, [r7, #12]
 800abd8:	607a      	str	r2, [r7, #4]
 800abda:	603b      	str	r3, [r7, #0]
 800abdc:	460b      	mov	r3, r1
 800abde:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800abe0:	2300      	movs	r3, #0
 800abe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800abe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abe8:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800abea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abec:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800abee:	2300      	movs	r3, #0
 800abf0:	62bb      	str	r3, [r7, #40]	; 0x28
 800abf2:	e02b      	b.n	800ac4c <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800abf4:	f107 031c 	add.w	r3, r7, #28
 800abf8:	6a3a      	ldr	r2, [r7, #32]
 800abfa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f7ff ff11 	bl	800aa24 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800ac02:	69fb      	ldr	r3, [r7, #28]
 800ac04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac08:	d103      	bne.n	800ac12 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ac0a:	23ce      	movs	r3, #206	; 0xce
 800ac0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800ac10:	e020      	b.n	800ac54 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	461a      	mov	r2, r3
 800ac16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac18:	4413      	add	r3, r2
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7ff ff60 	bl	800aae0 <is_aperture>
 800ac20:	4603      	mov	r3, r0
 800ac22:	461a      	mov	r2, r3
 800ac24:	7afb      	ldrb	r3, [r7, #11]
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d003      	beq.n	800ac32 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ac2a:	23ce      	movs	r3, #206	; 0xce
 800ac2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800ac30:	e010      	b.n	800ac54 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800ac36:	6a3a      	ldr	r2, [r7, #32]
 800ac38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ac3a:	6838      	ldr	r0, [r7, #0]
 800ac3c:	f7ff ff6a 	bl	800ab14 <enable_spad_bit>
		currentSpad++;
 800ac40:	6a3b      	ldr	r3, [r7, #32]
 800ac42:	3301      	adds	r3, #1
 800ac44:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800ac46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac48:	3301      	adds	r3, #1
 800ac4a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d3cf      	bcc.n	800abf4 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800ac54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac56:	6a3a      	ldr	r2, [r7, #32]
 800ac58:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800ac5a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d106      	bne.n	800ac70 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800ac62:	6839      	ldr	r1, [r7, #0]
 800ac64:	68f8      	ldr	r0, [r7, #12]
 800ac66:	f7ff ff8d 	bl	800ab84 <set_ref_spad_map>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800ac70:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d121      	bne.n	800acbc <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800ac78:	f107 0314 	add.w	r3, r7, #20
 800ac7c:	4619      	mov	r1, r3
 800ac7e:	68f8      	ldr	r0, [r7, #12]
 800ac80:	f7ff ff93 	bl	800abaa <get_ref_spad_map>
 800ac84:	4603      	mov	r3, r0
 800ac86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800ac8e:	e011      	b.n	800acb4 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800ac90:	683a      	ldr	r2, [r7, #0]
 800ac92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac94:	4413      	add	r3, r2
 800ac96:	781a      	ldrb	r2, [r3, #0]
 800ac98:	f107 0114 	add.w	r1, r7, #20
 800ac9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac9e:	440b      	add	r3, r1
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d003      	beq.n	800acae <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800aca6:	23ce      	movs	r3, #206	; 0xce
 800aca8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800acac:	e006      	b.n	800acbc <enable_ref_spads+0xec>
			}
			i++;
 800acae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acb0:	3301      	adds	r3, #1
 800acb2:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800acb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb8:	429a      	cmp	r2, r3
 800acba:	d3e9      	bcc.n	800ac90 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800acbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	3730      	adds	r7, #48	; 0x30
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}

0800acc8 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b08a      	sub	sp, #40	; 0x28
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800acd2:	2300      	movs	r3, #0
 800acd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800acd8:	2300      	movs	r3, #0
 800acda:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800ace4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800ace8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800acec:	2b00      	cmp	r3, #0
 800acee:	d107      	bne.n	800ad00 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800acf0:	22c0      	movs	r2, #192	; 0xc0
 800acf2:	2101      	movs	r1, #1
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f003 f871 	bl	800dddc <VL53L0X_WrByte>
 800acfa:	4603      	mov	r3, r0
 800acfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800ad00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d108      	bne.n	800ad1a <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800ad08:	f107 0308 	add.w	r3, r7, #8
 800ad0c:	4619      	mov	r1, r3
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f7ff fc48 	bl	800a5a4 <VL53L0X_PerformSingleRangingMeasurement>
 800ad14:	4603      	mov	r3, r0
 800ad16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800ad1a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d107      	bne.n	800ad32 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ad22:	2201      	movs	r2, #1
 800ad24:	21ff      	movs	r1, #255	; 0xff
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f003 f858 	bl	800dddc <VL53L0X_WrByte>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800ad32:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d107      	bne.n	800ad4a <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	21b6      	movs	r1, #182	; 0xb6
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f003 f8f8 	bl	800df34 <VL53L0X_RdWord>
 800ad44:	4603      	mov	r3, r0
 800ad46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800ad4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d107      	bne.n	800ad62 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ad52:	2200      	movs	r2, #0
 800ad54:	21ff      	movs	r1, #255	; 0xff
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f003 f840 	bl	800dddc <VL53L0X_WrByte>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800ad62:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d112      	bne.n	800ad90 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800ad6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ad6e:	461a      	mov	r2, r3
 800ad70:	2101      	movs	r1, #1
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f003 f832 	bl	800dddc <VL53L0X_WrByte>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800ad7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d104      	bne.n	800ad90 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ad8c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800ad90:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3728      	adds	r7, #40	; 0x28
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800ad9c:	b590      	push	{r4, r7, lr}
 800ad9e:	b09d      	sub	sp, #116	; 0x74
 800ada0:	af06      	add	r7, sp, #24
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ada8:	2300      	movs	r3, #0
 800adaa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800adae:	23b4      	movs	r3, #180	; 0xb4
 800adb0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800adb4:	2303      	movs	r3, #3
 800adb6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800adb8:	232c      	movs	r3, #44	; 0x2c
 800adba:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800adbc:	2300      	movs	r3, #0
 800adbe:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800adc0:	2300      	movs	r3, #0
 800adc2:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800adc4:	2300      	movs	r3, #0
 800adc6:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800adc8:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800adcc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800adce:	2300      	movs	r3, #0
 800add0:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800add2:	2300      	movs	r3, #0
 800add4:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800add6:	2306      	movs	r3, #6
 800add8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800adda:	2300      	movs	r3, #0
 800addc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800adde:	2300      	movs	r3, #0
 800ade0:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800ade2:	2300      	movs	r3, #0
 800ade4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800ade8:	2300      	movs	r3, #0
 800adea:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800adec:	2300      	movs	r3, #0
 800adee:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800adf0:	2300      	movs	r3, #0
 800adf2:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800adf4:	2300      	movs	r3, #0
 800adf6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 800ae00:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800ae02:	2300      	movs	r3, #0
 800ae04:	64bb      	str	r3, [r7, #72]	; 0x48
 800ae06:	e009      	b.n	800ae1c <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800ae08:	68fa      	ldr	r2, [r7, #12]
 800ae0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800ae12:	2200      	movs	r2, #0
 800ae14:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800ae16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae18:	3301      	adds	r3, #1
 800ae1a:	64bb      	str	r3, [r7, #72]	; 0x48
 800ae1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ae1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d3f1      	bcc.n	800ae08 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ae24:	2201      	movs	r2, #1
 800ae26:	21ff      	movs	r1, #255	; 0xff
 800ae28:	68f8      	ldr	r0, [r7, #12]
 800ae2a:	f002 ffd7 	bl	800dddc <VL53L0X_WrByte>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800ae34:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d107      	bne.n	800ae4c <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	214f      	movs	r1, #79	; 0x4f
 800ae40:	68f8      	ldr	r0, [r7, #12]
 800ae42:	f002 ffcb 	bl	800dddc <VL53L0X_WrByte>
 800ae46:	4603      	mov	r3, r0
 800ae48:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800ae4c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d107      	bne.n	800ae64 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800ae54:	222c      	movs	r2, #44	; 0x2c
 800ae56:	214e      	movs	r1, #78	; 0x4e
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f002 ffbf 	bl	800dddc <VL53L0X_WrByte>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800ae64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d107      	bne.n	800ae7c <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	21ff      	movs	r1, #255	; 0xff
 800ae70:	68f8      	ldr	r0, [r7, #12]
 800ae72:	f002 ffb3 	bl	800dddc <VL53L0X_WrByte>
 800ae76:	4603      	mov	r3, r0
 800ae78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800ae7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d109      	bne.n	800ae98 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800ae84:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800ae88:	461a      	mov	r2, r3
 800ae8a:	21b6      	movs	r1, #182	; 0xb6
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f002 ffa5 	bl	800dddc <VL53L0X_WrByte>
 800ae92:	4603      	mov	r3, r0
 800ae94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800ae98:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d107      	bne.n	800aeb0 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800aea0:	2200      	movs	r2, #0
 800aea2:	2180      	movs	r1, #128	; 0x80
 800aea4:	68f8      	ldr	r0, [r7, #12]
 800aea6:	f002 ff99 	bl	800dddc <VL53L0X_WrByte>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800aeb0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d10a      	bne.n	800aece <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800aeb8:	f107 0210 	add.w	r2, r7, #16
 800aebc:	f107 0111 	add.w	r1, r7, #17
 800aec0:	2300      	movs	r3, #0
 800aec2:	68f8      	ldr	r0, [r7, #12]
 800aec4:	f000 fbbb 	bl	800b63e <VL53L0X_perform_ref_calibration>
 800aec8:	4603      	mov	r3, r0
 800aeca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800aece:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d121      	bne.n	800af1a <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800aed6:	2300      	movs	r3, #0
 800aed8:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800aeda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aedc:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800aede:	2300      	movs	r3, #0
 800aee0:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800aee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aee4:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800aef2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800aef6:	f107 0218 	add.w	r2, r7, #24
 800aefa:	9204      	str	r2, [sp, #16]
 800aefc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aefe:	9203      	str	r2, [sp, #12]
 800af00:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800af02:	9202      	str	r2, [sp, #8]
 800af04:	9301      	str	r3, [sp, #4]
 800af06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	4623      	mov	r3, r4
 800af0c:	4602      	mov	r2, r0
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	f7ff fe5e 	bl	800abd0 <enable_ref_spads>
 800af14:	4603      	mov	r3, r0
 800af16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800af1a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d174      	bne.n	800b00c <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800af22:	69bb      	ldr	r3, [r7, #24]
 800af24:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800af26:	f107 0312 	add.w	r3, r7, #18
 800af2a:	4619      	mov	r1, r3
 800af2c:	68f8      	ldr	r0, [r7, #12]
 800af2e:	f7ff fecb 	bl	800acc8 <perform_ref_signal_measurement>
 800af32:	4603      	mov	r3, r0
 800af34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800af38:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d161      	bne.n	800b004 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800af40:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800af42:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800af44:	429a      	cmp	r2, r3
 800af46:	d25d      	bcs.n	800b004 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800af48:	2300      	movs	r3, #0
 800af4a:	64bb      	str	r3, [r7, #72]	; 0x48
 800af4c:	e009      	b.n	800af62 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800af4e:	68fa      	ldr	r2, [r7, #12]
 800af50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af52:	4413      	add	r3, r2
 800af54:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800af58:	2200      	movs	r2, #0
 800af5a:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800af5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af5e:	3301      	adds	r3, #1
 800af60:	64bb      	str	r3, [r7, #72]	; 0x48
 800af62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800af64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af66:	429a      	cmp	r2, r3
 800af68:	d3f1      	bcc.n	800af4e <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800af6a:	e002      	b.n	800af72 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800af6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af6e:	3301      	adds	r3, #1
 800af70:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800af72:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800af76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af78:	4413      	add	r3, r2
 800af7a:	4618      	mov	r0, r3
 800af7c:	f7ff fdb0 	bl	800aae0 <is_aperture>
 800af80:	4603      	mov	r3, r0
 800af82:	2b00      	cmp	r3, #0
 800af84:	d103      	bne.n	800af8e <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800af86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800af88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d3ee      	bcc.n	800af6c <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800af8e:	2301      	movs	r3, #1
 800af90:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800af92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af94:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800afa2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800afa6:	f107 0218 	add.w	r2, r7, #24
 800afaa:	9204      	str	r2, [sp, #16]
 800afac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800afae:	9203      	str	r2, [sp, #12]
 800afb0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800afb2:	9202      	str	r2, [sp, #8]
 800afb4:	9301      	str	r3, [sp, #4]
 800afb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb8:	9300      	str	r3, [sp, #0]
 800afba:	4623      	mov	r3, r4
 800afbc:	4602      	mov	r2, r0
 800afbe:	68f8      	ldr	r0, [r7, #12]
 800afc0:	f7ff fe06 	bl	800abd0 <enable_ref_spads>
 800afc4:	4603      	mov	r3, r0
 800afc6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800afca:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d11b      	bne.n	800b00a <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800afd2:	69bb      	ldr	r3, [r7, #24]
 800afd4:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800afd6:	f107 0312 	add.w	r3, r7, #18
 800afda:	4619      	mov	r1, r3
 800afdc:	68f8      	ldr	r0, [r7, #12]
 800afde:	f7ff fe73 	bl	800acc8 <perform_ref_signal_measurement>
 800afe2:	4603      	mov	r3, r0
 800afe4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800afe8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afec:	2b00      	cmp	r3, #0
 800afee:	d10c      	bne.n	800b00a <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800aff0:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800aff2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800aff4:	429a      	cmp	r2, r3
 800aff6:	d208      	bcs.n	800b00a <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800aff8:	2301      	movs	r3, #1
 800affa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800affe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b000:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800b002:	e002      	b.n	800b00a <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800b004:	2300      	movs	r3, #0
 800b006:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b008:	e000      	b.n	800b00c <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800b00a:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800b00c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b010:	2b00      	cmp	r3, #0
 800b012:	f040 80af 	bne.w	800b174 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800b016:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800b018:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b01a:	429a      	cmp	r2, r3
 800b01c:	f240 80aa 	bls.w	800b174 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800b020:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b022:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800b026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b028:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800b030:	f107 031c 	add.w	r3, r7, #28
 800b034:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b036:	4618      	mov	r0, r3
 800b038:	f003 f832 	bl	800e0a0 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800b03c:	8a7b      	ldrh	r3, [r7, #18]
 800b03e:	461a      	mov	r2, r3
 800b040:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b042:	1ad3      	subs	r3, r2, r3
 800b044:	2b00      	cmp	r3, #0
 800b046:	bfb8      	it	lt
 800b048:	425b      	neglt	r3, r3
 800b04a:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800b04c:	2300      	movs	r3, #0
 800b04e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800b052:	e086      	b.n	800b162 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800b05a:	f107 0314 	add.w	r3, r7, #20
 800b05e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b060:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b062:	f7ff fcdf 	bl	800aa24 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b06c:	d103      	bne.n	800b076 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b06e:	23ce      	movs	r3, #206	; 0xce
 800b070:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800b074:	e07e      	b.n	800b174 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800b076:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800b07a:	697a      	ldr	r2, [r7, #20]
 800b07c:	4413      	add	r3, r2
 800b07e:	4618      	mov	r0, r3
 800b080:	f7ff fd2e 	bl	800aae0 <is_aperture>
 800b084:	4603      	mov	r3, r0
 800b086:	461a      	mov	r2, r3
 800b088:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d003      	beq.n	800b096 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800b08e:	2301      	movs	r3, #1
 800b090:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800b094:	e06e      	b.n	800b174 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800b096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b098:	3301      	adds	r3, #1
 800b09a:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800b0a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b0a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7ff fd32 	bl	800ab14 <enable_spad_bit>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800b0b6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d10c      	bne.n	800b0d8 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800b0be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800b0ca:	4619      	mov	r1, r3
 800b0cc:	68f8      	ldr	r0, [r7, #12]
 800b0ce:	f7ff fd59 	bl	800ab84 <set_ref_spad_map>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800b0d8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d146      	bne.n	800b16e <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800b0e0:	f107 0312 	add.w	r3, r7, #18
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f7ff fdee 	bl	800acc8 <perform_ref_signal_measurement>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800b0f2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d13b      	bne.n	800b172 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800b0fa:	8a7b      	ldrh	r3, [r7, #18]
 800b0fc:	461a      	mov	r2, r3
 800b0fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b100:	1ad3      	subs	r3, r2, r3
 800b102:	2b00      	cmp	r3, #0
 800b104:	bfb8      	it	lt
 800b106:	425b      	neglt	r3, r3
 800b108:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800b10a:	8a7b      	ldrh	r3, [r7, #18]
 800b10c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b10e:	429a      	cmp	r2, r3
 800b110:	d21c      	bcs.n	800b14c <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800b112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b114:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b116:	429a      	cmp	r2, r3
 800b118:	d914      	bls.n	800b144 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800b11a:	f107 031c 	add.w	r3, r7, #28
 800b11e:	4619      	mov	r1, r3
 800b120:	68f8      	ldr	r0, [r7, #12]
 800b122:	f7ff fd2f 	bl	800ab84 <set_ref_spad_map>
 800b126:	4603      	mov	r3, r0
 800b128:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800b132:	f107 011c 	add.w	r1, r7, #28
 800b136:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b138:	4618      	mov	r0, r3
 800b13a:	f002 ffb1 	bl	800e0a0 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800b13e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b140:	3b01      	subs	r3, #1
 800b142:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800b144:	2301      	movs	r3, #1
 800b146:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b14a:	e00a      	b.n	800b162 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800b14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b14e:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800b156:	f107 031c 	add.w	r3, r7, #28
 800b15a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b15c:	4618      	mov	r0, r3
 800b15e:	f002 ff9f 	bl	800e0a0 <memcpy>
		while (!complete) {
 800b162:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b166:	2b00      	cmp	r3, #0
 800b168:	f43f af74 	beq.w	800b054 <VL53L0X_perform_ref_spad_management+0x2b8>
 800b16c:	e002      	b.n	800b174 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800b16e:	bf00      	nop
 800b170:	e000      	b.n	800b174 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800b172:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b174:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d115      	bne.n	800b1a8 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b180:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800b188:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2201      	movs	r2, #1
 800b18e:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	b2da      	uxtb	r2, r3
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	781a      	ldrb	r2, [r3, #0]
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800b1a8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	375c      	adds	r7, #92	; 0x5c
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd90      	pop	{r4, r7, pc}

0800b1b4 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800b1b4:	b590      	push	{r4, r7, lr}
 800b1b6:	b093      	sub	sp, #76	; 0x4c
 800b1b8:	af06      	add	r7, sp, #24
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	4613      	mov	r3, r2
 800b1c0:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800b1cc:	23b4      	movs	r3, #180	; 0xb4
 800b1ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800b1d2:	2306      	movs	r3, #6
 800b1d4:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800b1d6:	232c      	movs	r3, #44	; 0x2c
 800b1d8:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b1da:	2201      	movs	r2, #1
 800b1dc:	21ff      	movs	r1, #255	; 0xff
 800b1de:	68f8      	ldr	r0, [r7, #12]
 800b1e0:	f002 fdfc 	bl	800dddc <VL53L0X_WrByte>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800b1ea:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d107      	bne.n	800b202 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	214f      	movs	r1, #79	; 0x4f
 800b1f6:	68f8      	ldr	r0, [r7, #12]
 800b1f8:	f002 fdf0 	bl	800dddc <VL53L0X_WrByte>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800b202:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b206:	2b00      	cmp	r3, #0
 800b208:	d107      	bne.n	800b21a <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800b20a:	222c      	movs	r2, #44	; 0x2c
 800b20c:	214e      	movs	r1, #78	; 0x4e
 800b20e:	68f8      	ldr	r0, [r7, #12]
 800b210:	f002 fde4 	bl	800dddc <VL53L0X_WrByte>
 800b214:	4603      	mov	r3, r0
 800b216:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800b21a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d107      	bne.n	800b232 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b222:	2200      	movs	r2, #0
 800b224:	21ff      	movs	r1, #255	; 0xff
 800b226:	68f8      	ldr	r0, [r7, #12]
 800b228:	f002 fdd8 	bl	800dddc <VL53L0X_WrByte>
 800b22c:	4603      	mov	r3, r0
 800b22e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800b232:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b236:	2b00      	cmp	r3, #0
 800b238:	d109      	bne.n	800b24e <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800b23a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b23e:	461a      	mov	r2, r3
 800b240:	21b6      	movs	r1, #182	; 0xb6
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f002 fdca 	bl	800dddc <VL53L0X_WrByte>
 800b248:	4603      	mov	r3, r0
 800b24a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800b24e:	2300      	movs	r3, #0
 800b250:	627b      	str	r3, [r7, #36]	; 0x24
 800b252:	e009      	b.n	800b268 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800b254:	68fa      	ldr	r2, [r7, #12]
 800b256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b258:	4413      	add	r3, r2
 800b25a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800b25e:	2200      	movs	r2, #0
 800b260:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800b262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b264:	3301      	adds	r3, #1
 800b266:	627b      	str	r3, [r7, #36]	; 0x24
 800b268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b26a:	69fb      	ldr	r3, [r7, #28]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d3f1      	bcc.n	800b254 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800b270:	79fb      	ldrb	r3, [r7, #7]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d011      	beq.n	800b29a <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800b276:	e002      	b.n	800b27e <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800b278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b27a:	3301      	adds	r3, #1
 800b27c:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800b27e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800b282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b284:	4413      	add	r3, r2
 800b286:	4618      	mov	r0, r3
 800b288:	f7ff fc2a 	bl	800aae0 <is_aperture>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d103      	bne.n	800b29a <VL53L0X_set_reference_spads+0xe6>
 800b292:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	429a      	cmp	r2, r3
 800b298:	d3ee      	bcc.n	800b278 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800b2a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b2aa:	79f9      	ldrb	r1, [r7, #7]
 800b2ac:	f107 0214 	add.w	r2, r7, #20
 800b2b0:	9204      	str	r2, [sp, #16]
 800b2b2:	68ba      	ldr	r2, [r7, #8]
 800b2b4:	9203      	str	r2, [sp, #12]
 800b2b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2b8:	9202      	str	r2, [sp, #8]
 800b2ba:	9301      	str	r3, [sp, #4]
 800b2bc:	69fb      	ldr	r3, [r7, #28]
 800b2be:	9300      	str	r3, [sp, #0]
 800b2c0:	4623      	mov	r3, r4
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f7ff fc83 	bl	800abd0 <enable_ref_spads>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800b2d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d10c      	bne.n	800b2f2 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	b2da      	uxtb	r2, r3
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	79fa      	ldrb	r2, [r7, #7]
 800b2ee:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800b2f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3734      	adds	r7, #52	; 0x34
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd90      	pop	{r4, r7, pc}

0800b2fe <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800b2fe:	b580      	push	{r7, lr}
 800b300:	b084      	sub	sp, #16
 800b302:	af00      	add	r7, sp, #0
 800b304:	6078      	str	r0, [r7, #4]
 800b306:	460b      	mov	r3, r1
 800b308:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b30a:	2300      	movs	r3, #0
 800b30c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b30e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d10a      	bne.n	800b32c <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800b316:	78fb      	ldrb	r3, [r7, #3]
 800b318:	f043 0301 	orr.w	r3, r3, #1
 800b31c:	b2db      	uxtb	r3, r3
 800b31e:	461a      	mov	r2, r3
 800b320:	2100      	movs	r1, #0
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f002 fd5a 	bl	800dddc <VL53L0X_WrByte>
 800b328:	4603      	mov	r3, r0
 800b32a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800b32c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d104      	bne.n	800b33e <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f9bf 	bl	800b6b8 <VL53L0X_measurement_poll_for_completion>
 800b33a:	4603      	mov	r3, r0
 800b33c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b33e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d105      	bne.n	800b352 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b346:	2100      	movs	r1, #0
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f7ff fab5 	bl	800a8b8 <VL53L0X_ClearInterruptMask>
 800b34e:	4603      	mov	r3, r0
 800b350:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d106      	bne.n	800b368 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800b35a:	2200      	movs	r2, #0
 800b35c:	2100      	movs	r1, #0
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f002 fd3c 	bl	800dddc <VL53L0X_WrByte>
 800b364:	4603      	mov	r3, r0
 800b366:	73fb      	strb	r3, [r7, #15]

	return Status;
 800b368:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3710      	adds	r7, #16
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}

0800b374 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	4608      	mov	r0, r1
 800b37e:	4611      	mov	r1, r2
 800b380:	461a      	mov	r2, r3
 800b382:	4603      	mov	r3, r0
 800b384:	70fb      	strb	r3, [r7, #3]
 800b386:	460b      	mov	r3, r1
 800b388:	70bb      	strb	r3, [r7, #2]
 800b38a:	4613      	mov	r3, r2
 800b38c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b38e:	2300      	movs	r3, #0
 800b390:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800b392:	2300      	movs	r3, #0
 800b394:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b396:	2201      	movs	r2, #1
 800b398:	21ff      	movs	r1, #255	; 0xff
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f002 fd1e 	bl	800dddc <VL53L0X_WrByte>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	461a      	mov	r2, r3
 800b3a4:	7bfb      	ldrb	r3, [r7, #15]
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	2100      	movs	r1, #0
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f002 fd14 	bl	800dddc <VL53L0X_WrByte>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b3be:	2200      	movs	r2, #0
 800b3c0:	21ff      	movs	r1, #255	; 0xff
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f002 fd0a 	bl	800dddc <VL53L0X_WrByte>
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	461a      	mov	r2, r3
 800b3cc:	7bfb      	ldrb	r3, [r7, #15]
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800b3d2:	78fb      	ldrb	r3, [r7, #3]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d01e      	beq.n	800b416 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800b3d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d009      	beq.n	800b3f4 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800b3e0:	69ba      	ldr	r2, [r7, #24]
 800b3e2:	21cb      	movs	r1, #203	; 0xcb
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f002 fd7b 	bl	800dee0 <VL53L0X_RdByte>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	7bfb      	ldrb	r3, [r7, #15]
 800b3f0:	4313      	orrs	r3, r2
 800b3f2:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800b3f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d02a      	beq.n	800b452 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800b3fc:	f107 030e 	add.w	r3, r7, #14
 800b400:	461a      	mov	r2, r3
 800b402:	21ee      	movs	r1, #238	; 0xee
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f002 fd6b 	bl	800dee0 <VL53L0X_RdByte>
 800b40a:	4603      	mov	r3, r0
 800b40c:	461a      	mov	r2, r3
 800b40e:	7bfb      	ldrb	r3, [r7, #15]
 800b410:	4313      	orrs	r3, r2
 800b412:	73fb      	strb	r3, [r7, #15]
 800b414:	e01d      	b.n	800b452 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800b416:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d00a      	beq.n	800b434 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800b41e:	78bb      	ldrb	r3, [r7, #2]
 800b420:	461a      	mov	r2, r3
 800b422:	21cb      	movs	r1, #203	; 0xcb
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f002 fcd9 	bl	800dddc <VL53L0X_WrByte>
 800b42a:	4603      	mov	r3, r0
 800b42c:	461a      	mov	r2, r3
 800b42e:	7bfb      	ldrb	r3, [r7, #15]
 800b430:	4313      	orrs	r3, r2
 800b432:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800b434:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d00a      	beq.n	800b452 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800b43c:	787b      	ldrb	r3, [r7, #1]
 800b43e:	2280      	movs	r2, #128	; 0x80
 800b440:	21ee      	movs	r1, #238	; 0xee
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f002 fd18 	bl	800de78 <VL53L0X_UpdateByte>
 800b448:	4603      	mov	r3, r0
 800b44a:	461a      	mov	r2, r3
 800b44c:	7bfb      	ldrb	r3, [r7, #15]
 800b44e:	4313      	orrs	r3, r2
 800b450:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b452:	2201      	movs	r2, #1
 800b454:	21ff      	movs	r1, #255	; 0xff
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f002 fcc0 	bl	800dddc <VL53L0X_WrByte>
 800b45c:	4603      	mov	r3, r0
 800b45e:	461a      	mov	r2, r3
 800b460:	7bfb      	ldrb	r3, [r7, #15]
 800b462:	4313      	orrs	r3, r2
 800b464:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b466:	2201      	movs	r2, #1
 800b468:	2100      	movs	r1, #0
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f002 fcb6 	bl	800dddc <VL53L0X_WrByte>
 800b470:	4603      	mov	r3, r0
 800b472:	461a      	mov	r2, r3
 800b474:	7bfb      	ldrb	r3, [r7, #15]
 800b476:	4313      	orrs	r3, r2
 800b478:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b47a:	2200      	movs	r2, #0
 800b47c:	21ff      	movs	r1, #255	; 0xff
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f002 fcac 	bl	800dddc <VL53L0X_WrByte>
 800b484:	4603      	mov	r3, r0
 800b486:	461a      	mov	r2, r3
 800b488:	7bfb      	ldrb	r3, [r7, #15]
 800b48a:	4313      	orrs	r3, r2
 800b48c:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800b48e:	7bbb      	ldrb	r3, [r7, #14]
 800b490:	f023 0310 	bic.w	r3, r3, #16
 800b494:	b2da      	uxtb	r2, r3
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	701a      	strb	r2, [r3, #0]

	return Status;
 800b49a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3710      	adds	r7, #16
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}

0800b4a6 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b4a6:	b580      	push	{r7, lr}
 800b4a8:	b08a      	sub	sp, #40	; 0x28
 800b4aa:	af04      	add	r7, sp, #16
 800b4ac:	60f8      	str	r0, [r7, #12]
 800b4ae:	60b9      	str	r1, [r7, #8]
 800b4b0:	4611      	mov	r1, r2
 800b4b2:	461a      	mov	r2, r3
 800b4b4:	460b      	mov	r3, r1
 800b4b6:	71fb      	strb	r3, [r7, #7]
 800b4b8:	4613      	mov	r3, r2
 800b4ba:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b4d0:	79bb      	ldrb	r3, [r7, #6]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d003      	beq.n	800b4de <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b4dc:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800b4de:	2201      	movs	r2, #1
 800b4e0:	2101      	movs	r1, #1
 800b4e2:	68f8      	ldr	r0, [r7, #12]
 800b4e4:	f002 fc7a 	bl	800dddc <VL53L0X_WrByte>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b4ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d105      	bne.n	800b500 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800b4f4:	2140      	movs	r1, #64	; 0x40
 800b4f6:	68f8      	ldr	r0, [r7, #12]
 800b4f8:	f7ff ff01 	bl	800b2fe <VL53L0X_perform_single_ref_calibration>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b500:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d115      	bne.n	800b534 <VL53L0X_perform_vhv_calibration+0x8e>
 800b508:	79fb      	ldrb	r3, [r7, #7]
 800b50a:	2b01      	cmp	r3, #1
 800b50c:	d112      	bne.n	800b534 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b50e:	7d39      	ldrb	r1, [r7, #20]
 800b510:	7d7a      	ldrb	r2, [r7, #21]
 800b512:	2300      	movs	r3, #0
 800b514:	9303      	str	r3, [sp, #12]
 800b516:	2301      	movs	r3, #1
 800b518:	9302      	str	r3, [sp, #8]
 800b51a:	f107 0313 	add.w	r3, r7, #19
 800b51e:	9301      	str	r3, [sp, #4]
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	9300      	str	r3, [sp, #0]
 800b524:	460b      	mov	r3, r1
 800b526:	2101      	movs	r1, #1
 800b528:	68f8      	ldr	r0, [r7, #12]
 800b52a:	f7ff ff23 	bl	800b374 <VL53L0X_ref_calibration_io>
 800b52e:	4603      	mov	r3, r0
 800b530:	75fb      	strb	r3, [r7, #23]
 800b532:	e002      	b.n	800b53a <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	2200      	movs	r2, #0
 800b538:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b53a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d112      	bne.n	800b568 <VL53L0X_perform_vhv_calibration+0xc2>
 800b542:	79bb      	ldrb	r3, [r7, #6]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d00f      	beq.n	800b568 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b548:	7dbb      	ldrb	r3, [r7, #22]
 800b54a:	461a      	mov	r2, r3
 800b54c:	2101      	movs	r1, #1
 800b54e:	68f8      	ldr	r0, [r7, #12]
 800b550:	f002 fc44 	bl	800dddc <VL53L0X_WrByte>
 800b554:	4603      	mov	r3, r0
 800b556:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b558:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d103      	bne.n	800b568 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	7dba      	ldrb	r2, [r7, #22]
 800b564:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b568:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3718      	adds	r7, #24
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b08a      	sub	sp, #40	; 0x28
 800b578:	af04      	add	r7, sp, #16
 800b57a:	60f8      	str	r0, [r7, #12]
 800b57c:	60b9      	str	r1, [r7, #8]
 800b57e:	4611      	mov	r1, r2
 800b580:	461a      	mov	r2, r3
 800b582:	460b      	mov	r3, r1
 800b584:	71fb      	strb	r3, [r7, #7]
 800b586:	4613      	mov	r3, r2
 800b588:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b58a:	2300      	movs	r3, #0
 800b58c:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b58e:	2300      	movs	r3, #0
 800b590:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800b592:	2300      	movs	r3, #0
 800b594:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800b596:	2300      	movs	r3, #0
 800b598:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800b59a:	79bb      	ldrb	r3, [r7, #6]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d003      	beq.n	800b5a8 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b5a6:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800b5a8:	2202      	movs	r2, #2
 800b5aa:	2101      	movs	r1, #1
 800b5ac:	68f8      	ldr	r0, [r7, #12]
 800b5ae:	f002 fc15 	bl	800dddc <VL53L0X_WrByte>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800b5b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d105      	bne.n	800b5ca <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800b5be:	2100      	movs	r1, #0
 800b5c0:	68f8      	ldr	r0, [r7, #12]
 800b5c2:	f7ff fe9c 	bl	800b2fe <VL53L0X_perform_single_ref_calibration>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800b5ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d115      	bne.n	800b5fe <VL53L0X_perform_phase_calibration+0x8a>
 800b5d2:	79fb      	ldrb	r3, [r7, #7]
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	d112      	bne.n	800b5fe <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800b5d8:	7d39      	ldrb	r1, [r7, #20]
 800b5da:	7d7a      	ldrb	r2, [r7, #21]
 800b5dc:	2301      	movs	r3, #1
 800b5de:	9303      	str	r3, [sp, #12]
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	9302      	str	r3, [sp, #8]
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	9301      	str	r3, [sp, #4]
 800b5e8:	f107 0313 	add.w	r3, r7, #19
 800b5ec:	9300      	str	r3, [sp, #0]
 800b5ee:	460b      	mov	r3, r1
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	68f8      	ldr	r0, [r7, #12]
 800b5f4:	f7ff febe 	bl	800b374 <VL53L0X_ref_calibration_io>
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	75fb      	strb	r3, [r7, #23]
 800b5fc:	e002      	b.n	800b604 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	2200      	movs	r2, #0
 800b602:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800b604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d112      	bne.n	800b632 <VL53L0X_perform_phase_calibration+0xbe>
 800b60c:	79bb      	ldrb	r3, [r7, #6]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d00f      	beq.n	800b632 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b612:	7dbb      	ldrb	r3, [r7, #22]
 800b614:	461a      	mov	r2, r3
 800b616:	2101      	movs	r1, #1
 800b618:	68f8      	ldr	r0, [r7, #12]
 800b61a:	f002 fbdf 	bl	800dddc <VL53L0X_WrByte>
 800b61e:	4603      	mov	r3, r0
 800b620:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b622:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d103      	bne.n	800b632 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	7dba      	ldrb	r2, [r7, #22]
 800b62e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b632:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b636:	4618      	mov	r0, r3
 800b638:	3718      	adds	r7, #24
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800b63e:	b580      	push	{r7, lr}
 800b640:	b086      	sub	sp, #24
 800b642:	af00      	add	r7, sp, #0
 800b644:	60f8      	str	r0, [r7, #12]
 800b646:	60b9      	str	r1, [r7, #8]
 800b648:	607a      	str	r2, [r7, #4]
 800b64a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b64c:	2300      	movs	r3, #0
 800b64e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b650:	2300      	movs	r3, #0
 800b652:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b65a:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800b65c:	78fa      	ldrb	r2, [r7, #3]
 800b65e:	2300      	movs	r3, #0
 800b660:	68b9      	ldr	r1, [r7, #8]
 800b662:	68f8      	ldr	r0, [r7, #12]
 800b664:	f7ff ff1f 	bl	800b4a6 <VL53L0X_perform_vhv_calibration>
 800b668:	4603      	mov	r3, r0
 800b66a:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800b66c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d107      	bne.n	800b684 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800b674:	78fa      	ldrb	r2, [r7, #3]
 800b676:	2300      	movs	r3, #0
 800b678:	6879      	ldr	r1, [r7, #4]
 800b67a:	68f8      	ldr	r0, [r7, #12]
 800b67c:	f7ff ff7a 	bl	800b574 <VL53L0X_perform_phase_calibration>
 800b680:	4603      	mov	r3, r0
 800b682:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800b684:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d10f      	bne.n	800b6ac <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b68c:	7dbb      	ldrb	r3, [r7, #22]
 800b68e:	461a      	mov	r2, r3
 800b690:	2101      	movs	r1, #1
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	f002 fba2 	bl	800dddc <VL53L0X_WrByte>
 800b698:	4603      	mov	r3, r0
 800b69a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800b69c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d103      	bne.n	800b6ac <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	7dba      	ldrb	r2, [r7, #22]
 800b6a8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800b6ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3718      	adds	r7, #24
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b086      	sub	sp, #24
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b6cc:	f107 030f 	add.w	r3, r7, #15
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f7fe fdff 	bl	800a2d6 <VL53L0X_GetMeasurementDataReady>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800b6dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d110      	bne.n	800b706 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800b6e4:	7bfb      	ldrb	r3, [r7, #15]
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	d00f      	beq.n	800b70a <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	3301      	adds	r3, #1
 800b6ee:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b6f6:	d302      	bcc.n	800b6fe <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b6f8:	23f9      	movs	r3, #249	; 0xf9
 800b6fa:	75fb      	strb	r3, [r7, #23]
			break;
 800b6fc:	e006      	b.n	800b70c <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f002 fc8c 	bl	800e01c <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800b704:	e7e2      	b.n	800b6cc <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800b706:	bf00      	nop
 800b708:	e000      	b.n	800b70c <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800b70a:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800b70c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b710:	4618      	mov	r0, r3
 800b712:	3718      	adds	r7, #24
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800b718:	b480      	push	{r7}
 800b71a:	b085      	sub	sp, #20
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	4603      	mov	r3, r0
 800b720:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800b722:	2300      	movs	r3, #0
 800b724:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800b726:	79fb      	ldrb	r3, [r7, #7]
 800b728:	3301      	adds	r3, #1
 800b72a:	b2db      	uxtb	r3, r3
 800b72c:	005b      	lsls	r3, r3, #1
 800b72e:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800b730:	7bfb      	ldrb	r3, [r7, #15]
}
 800b732:	4618      	mov	r0, r3
 800b734:	3714      	adds	r7, #20
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr

0800b73e <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800b73e:	b480      	push	{r7}
 800b740:	b085      	sub	sp, #20
 800b742:	af00      	add	r7, sp, #0
 800b744:	4603      	mov	r3, r0
 800b746:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800b748:	2300      	movs	r3, #0
 800b74a:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800b74c:	79fb      	ldrb	r3, [r7, #7]
 800b74e:	085b      	lsrs	r3, r3, #1
 800b750:	b2db      	uxtb	r3, r3
 800b752:	3b01      	subs	r3, #1
 800b754:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800b756:	7bfb      	ldrb	r3, [r7, #15]
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3714      	adds	r7, #20
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800b764:	b480      	push	{r7}
 800b766:	b085      	sub	sp, #20
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800b76c:	2300      	movs	r3, #0
 800b76e:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800b770:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b774:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800b776:	e002      	b.n	800b77e <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	089b      	lsrs	r3, r3, #2
 800b77c:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800b77e:	68ba      	ldr	r2, [r7, #8]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	429a      	cmp	r2, r3
 800b784:	d8f8      	bhi.n	800b778 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800b786:	e017      	b.n	800b7b8 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800b788:	68fa      	ldr	r2, [r7, #12]
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	4413      	add	r3, r2
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	429a      	cmp	r2, r3
 800b792:	d30b      	bcc.n	800b7ac <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	4413      	add	r3, r2
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	1ad3      	subs	r3, r2, r3
 800b79e:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	085b      	lsrs	r3, r3, #1
 800b7a4:	68ba      	ldr	r2, [r7, #8]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	60fb      	str	r3, [r7, #12]
 800b7aa:	e002      	b.n	800b7b2 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	085b      	lsrs	r3, r3, #1
 800b7b0:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	089b      	lsrs	r3, r3, #2
 800b7b6:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d1e4      	bne.n	800b788 <VL53L0X_isqrt+0x24>
	}

	return res;
 800b7be:	68fb      	ldr	r3, [r7, #12]
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3714      	adds	r7, #20
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b086      	sub	sp, #24
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800b7d8:	2200      	movs	r2, #0
 800b7da:	2183      	movs	r1, #131	; 0x83
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f002 fafd 	bl	800dddc <VL53L0X_WrByte>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	7dfb      	ldrb	r3, [r7, #23]
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800b7ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d11e      	bne.n	800b832 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800b7f8:	f107 030f 	add.w	r3, r7, #15
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	2183      	movs	r1, #131	; 0x83
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f002 fb6d 	bl	800dee0 <VL53L0X_RdByte>
 800b806:	4603      	mov	r3, r0
 800b808:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800b80a:	7bfb      	ldrb	r3, [r7, #15]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d10a      	bne.n	800b826 <VL53L0X_device_read_strobe+0x5a>
 800b810:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d106      	bne.n	800b826 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	3301      	adds	r3, #1
 800b81c:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b824:	d3e8      	bcc.n	800b7f8 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b82c:	d301      	bcc.n	800b832 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800b82e:	23f9      	movs	r3, #249	; 0xf9
 800b830:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800b832:	2201      	movs	r2, #1
 800b834:	2183      	movs	r1, #131	; 0x83
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f002 fad0 	bl	800dddc <VL53L0X_WrByte>
 800b83c:	4603      	mov	r3, r0
 800b83e:	461a      	mov	r2, r3
 800b840:	7dfb      	ldrb	r3, [r7, #23]
 800b842:	4313      	orrs	r3, r2
 800b844:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800b846:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}

0800b852 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b098      	sub	sp, #96	; 0x60
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
 800b85a:	460b      	mov	r3, r1
 800b85c:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b85e:	2300      	movs	r3, #0
 800b860:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800b864:	2300      	movs	r3, #0
 800b866:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800b86a:	2300      	movs	r3, #0
 800b86c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800b870:	2300      	movs	r3, #0
 800b872:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800b874:	2300      	movs	r3, #0
 800b876:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800b878:	2300      	movs	r3, #0
 800b87a:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800b87c:	2300      	movs	r3, #0
 800b87e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800b882:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800b886:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800b888:	2300      	movs	r3, #0
 800b88a:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800b88c:	2300      	movs	r3, #0
 800b88e:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800b890:	2300      	movs	r3, #0
 800b892:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800b89a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800b89e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b8a2:	2b07      	cmp	r3, #7
 800b8a4:	f000 8408 	beq.w	800c0b8 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	2180      	movs	r1, #128	; 0x80
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f002 fa95 	bl	800dddc <VL53L0X_WrByte>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	21ff      	movs	r1, #255	; 0xff
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f002 fa89 	bl	800dddc <VL53L0X_WrByte>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b8d8:	2200      	movs	r2, #0
 800b8da:	2100      	movs	r1, #0
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f002 fa7d 	bl	800dddc <VL53L0X_WrByte>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800b8f0:	2206      	movs	r2, #6
 800b8f2:	21ff      	movs	r1, #255	; 0xff
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f002 fa71 	bl	800dddc <VL53L0X_WrByte>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	461a      	mov	r2, r3
 800b8fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b902:	4313      	orrs	r3, r2
 800b904:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800b908:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800b90c:	461a      	mov	r2, r3
 800b90e:	2183      	movs	r1, #131	; 0x83
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f002 fae5 	bl	800dee0 <VL53L0X_RdByte>
 800b916:	4603      	mov	r3, r0
 800b918:	461a      	mov	r2, r3
 800b91a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b91e:	4313      	orrs	r3, r2
 800b920:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800b924:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b928:	f043 0304 	orr.w	r3, r3, #4
 800b92c:	b2db      	uxtb	r3, r3
 800b92e:	461a      	mov	r2, r3
 800b930:	2183      	movs	r1, #131	; 0x83
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f002 fa52 	bl	800dddc <VL53L0X_WrByte>
 800b938:	4603      	mov	r3, r0
 800b93a:	461a      	mov	r2, r3
 800b93c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b940:	4313      	orrs	r3, r2
 800b942:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800b946:	2207      	movs	r2, #7
 800b948:	21ff      	movs	r1, #255	; 0xff
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f002 fa46 	bl	800dddc <VL53L0X_WrByte>
 800b950:	4603      	mov	r3, r0
 800b952:	461a      	mov	r2, r3
 800b954:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b958:	4313      	orrs	r3, r2
 800b95a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800b95e:	2201      	movs	r2, #1
 800b960:	2181      	movs	r1, #129	; 0x81
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f002 fa3a 	bl	800dddc <VL53L0X_WrByte>
 800b968:	4603      	mov	r3, r0
 800b96a:	461a      	mov	r2, r3
 800b96c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b970:	4313      	orrs	r3, r2
 800b972:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f002 fb50 	bl	800e01c <VL53L0X_PollingDelay>
 800b97c:	4603      	mov	r3, r0
 800b97e:	461a      	mov	r2, r3
 800b980:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b984:	4313      	orrs	r3, r2
 800b986:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b98a:	2201      	movs	r2, #1
 800b98c:	2180      	movs	r1, #128	; 0x80
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f002 fa24 	bl	800dddc <VL53L0X_WrByte>
 800b994:	4603      	mov	r3, r0
 800b996:	461a      	mov	r2, r3
 800b998:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b99c:	4313      	orrs	r3, r2
 800b99e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800b9a2:	78fb      	ldrb	r3, [r7, #3]
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	f000 8098 	beq.w	800bade <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800b9ae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b9b2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	f040 8091 	bne.w	800bade <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800b9bc:	226b      	movs	r2, #107	; 0x6b
 800b9be:	2194      	movs	r1, #148	; 0x94
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f002 fa0b 	bl	800dddc <VL53L0X_WrByte>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	461a      	mov	r2, r3
 800b9ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9ce:	4313      	orrs	r3, r2
 800b9d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f7ff fef9 	bl	800b7cc <VL53L0X_device_read_strobe>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	461a      	mov	r2, r3
 800b9de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800b9e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	2190      	movs	r1, #144	; 0x90
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f002 fad7 	bl	800dfa4 <VL53L0X_RdDWord>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9fe:	4313      	orrs	r3, r2
 800ba00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800ba04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba06:	0a1b      	lsrs	r3, r3, #8
 800ba08:	b2db      	uxtb	r3, r3
 800ba0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba0e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800ba12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba14:	0bdb      	lsrs	r3, r3, #15
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	f003 0301 	and.w	r3, r3, #1
 800ba1c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800ba20:	2224      	movs	r2, #36	; 0x24
 800ba22:	2194      	movs	r1, #148	; 0x94
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f002 f9d9 	bl	800dddc <VL53L0X_WrByte>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba32:	4313      	orrs	r3, r2
 800ba34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f7ff fec7 	bl	800b7cc <VL53L0X_device_read_strobe>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	461a      	mov	r2, r3
 800ba42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba46:	4313      	orrs	r3, r2
 800ba48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ba4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ba50:	461a      	mov	r2, r3
 800ba52:	2190      	movs	r1, #144	; 0x90
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f002 faa5 	bl	800dfa4 <VL53L0X_RdDWord>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba62:	4313      	orrs	r3, r2
 800ba64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800ba68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6a:	0e1b      	lsrs	r3, r3, #24
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800ba70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba72:	0c1b      	lsrs	r3, r3, #16
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800ba78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7a:	0a1b      	lsrs	r3, r3, #8
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800ba80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba82:	b2db      	uxtb	r3, r3
 800ba84:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800ba86:	2225      	movs	r2, #37	; 0x25
 800ba88:	2194      	movs	r1, #148	; 0x94
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f002 f9a6 	bl	800dddc <VL53L0X_WrByte>
 800ba90:	4603      	mov	r3, r0
 800ba92:	461a      	mov	r2, r3
 800ba94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba98:	4313      	orrs	r3, r2
 800ba9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f7ff fe94 	bl	800b7cc <VL53L0X_device_read_strobe>
 800baa4:	4603      	mov	r3, r0
 800baa6:	461a      	mov	r2, r3
 800baa8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800baac:	4313      	orrs	r3, r2
 800baae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bab2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bab6:	461a      	mov	r2, r3
 800bab8:	2190      	movs	r1, #144	; 0x90
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f002 fa72 	bl	800dfa4 <VL53L0X_RdDWord>
 800bac0:	4603      	mov	r3, r0
 800bac2:	461a      	mov	r2, r3
 800bac4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bac8:	4313      	orrs	r3, r2
 800baca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800bace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad0:	0e1b      	lsrs	r3, r3, #24
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800bad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad8:	0c1b      	lsrs	r3, r3, #16
 800bada:	b2db      	uxtb	r3, r3
 800badc:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800bade:	78fb      	ldrb	r3, [r7, #3]
 800bae0:	f003 0302 	and.w	r3, r3, #2
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f000 8189 	beq.w	800bdfc <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800baea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800baee:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	f040 8182 	bne.w	800bdfc <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800baf8:	2202      	movs	r2, #2
 800bafa:	2194      	movs	r1, #148	; 0x94
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f002 f96d 	bl	800dddc <VL53L0X_WrByte>
 800bb02:	4603      	mov	r3, r0
 800bb04:	461a      	mov	r2, r3
 800bb06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bb10:	6878      	ldr	r0, [r7, #4]
 800bb12:	f7ff fe5b 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bb16:	4603      	mov	r3, r0
 800bb18:	461a      	mov	r2, r3
 800bb1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb1e:	4313      	orrs	r3, r2
 800bb20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800bb24:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800bb28:	461a      	mov	r2, r3
 800bb2a:	2190      	movs	r1, #144	; 0x90
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f002 f9d7 	bl	800dee0 <VL53L0X_RdByte>
 800bb32:	4603      	mov	r3, r0
 800bb34:	461a      	mov	r2, r3
 800bb36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb3a:	4313      	orrs	r3, r2
 800bb3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800bb40:	227b      	movs	r2, #123	; 0x7b
 800bb42:	2194      	movs	r1, #148	; 0x94
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f002 f949 	bl	800dddc <VL53L0X_WrByte>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	461a      	mov	r2, r3
 800bb4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb52:	4313      	orrs	r3, r2
 800bb54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	f7ff fe37 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	461a      	mov	r2, r3
 800bb62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb66:	4313      	orrs	r3, r2
 800bb68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800bb6c:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800bb70:	461a      	mov	r2, r3
 800bb72:	2190      	movs	r1, #144	; 0x90
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f002 f9b3 	bl	800dee0 <VL53L0X_RdByte>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	461a      	mov	r2, r3
 800bb7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb82:	4313      	orrs	r3, r2
 800bb84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800bb88:	2277      	movs	r2, #119	; 0x77
 800bb8a:	2194      	movs	r1, #148	; 0x94
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f002 f925 	bl	800dddc <VL53L0X_WrByte>
 800bb92:	4603      	mov	r3, r0
 800bb94:	461a      	mov	r2, r3
 800bb96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f7ff fe13 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bba6:	4603      	mov	r3, r0
 800bba8:	461a      	mov	r2, r3
 800bbaa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bbb4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bbb8:	461a      	mov	r2, r3
 800bbba:	2190      	movs	r1, #144	; 0x90
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f002 f9f1 	bl	800dfa4 <VL53L0X_RdDWord>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800bbd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd2:	0e5b      	lsrs	r3, r3, #25
 800bbd4:	b2db      	uxtb	r3, r3
 800bbd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800bbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe0:	0c9b      	lsrs	r3, r3, #18
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbe8:	b2db      	uxtb	r3, r3
 800bbea:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800bbec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbee:	0adb      	lsrs	r3, r3, #11
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800bbfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbfc:	091b      	lsrs	r3, r3, #4
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800bc08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	00db      	lsls	r3, r3, #3
 800bc0e:	b2db      	uxtb	r3, r3
 800bc10:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800bc1a:	2278      	movs	r2, #120	; 0x78
 800bc1c:	2194      	movs	r1, #148	; 0x94
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f002 f8dc 	bl	800dddc <VL53L0X_WrByte>
 800bc24:	4603      	mov	r3, r0
 800bc26:	461a      	mov	r2, r3
 800bc28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f7ff fdca 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc40:	4313      	orrs	r3, r2
 800bc42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bc46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	2190      	movs	r1, #144	; 0x90
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f002 f9a8 	bl	800dfa4 <VL53L0X_RdDWord>
 800bc54:	4603      	mov	r3, r0
 800bc56:	461a      	mov	r2, r3
 800bc58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800bc62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc64:	0f5b      	lsrs	r3, r3, #29
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc6c:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800bc6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc72:	4413      	add	r3, r2
 800bc74:	b2db      	uxtb	r3, r3
 800bc76:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800bc78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7a:	0d9b      	lsrs	r3, r3, #22
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc82:	b2db      	uxtb	r3, r3
 800bc84:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800bc86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc88:	0bdb      	lsrs	r3, r3, #15
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc90:	b2db      	uxtb	r3, r3
 800bc92:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800bc94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc96:	0a1b      	lsrs	r3, r3, #8
 800bc98:	b2db      	uxtb	r3, r3
 800bc9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc9e:	b2db      	uxtb	r3, r3
 800bca0:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800bca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca4:	085b      	lsrs	r3, r3, #1
 800bca6:	b2db      	uxtb	r3, r3
 800bca8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800bcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	019b      	lsls	r3, r3, #6
 800bcb6:	b2db      	uxtb	r3, r3
 800bcb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800bcc2:	2279      	movs	r2, #121	; 0x79
 800bcc4:	2194      	movs	r1, #148	; 0x94
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f002 f888 	bl	800dddc <VL53L0X_WrByte>
 800bccc:	4603      	mov	r3, r0
 800bcce:	461a      	mov	r2, r3
 800bcd0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f7ff fd76 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bce0:	4603      	mov	r3, r0
 800bce2:	461a      	mov	r2, r3
 800bce4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bce8:	4313      	orrs	r3, r2
 800bcea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bcee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	2190      	movs	r1, #144	; 0x90
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f002 f954 	bl	800dfa4 <VL53L0X_RdDWord>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	461a      	mov	r2, r3
 800bd00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd04:	4313      	orrs	r3, r2
 800bd06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800bd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0c:	0e9b      	lsrs	r3, r3, #26
 800bd0e:	b2db      	uxtb	r3, r3
 800bd10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd14:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800bd16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bd1a:	4413      	add	r3, r2
 800bd1c:	b2db      	uxtb	r3, r3
 800bd1e:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800bd20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd22:	0cdb      	lsrs	r3, r3, #19
 800bd24:	b2db      	uxtb	r3, r3
 800bd26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd2a:	b2db      	uxtb	r3, r3
 800bd2c:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800bd2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd30:	0b1b      	lsrs	r3, r3, #12
 800bd32:	b2db      	uxtb	r3, r3
 800bd34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd38:	b2db      	uxtb	r3, r3
 800bd3a:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800bd3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd3e:	095b      	lsrs	r3, r3, #5
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800bd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4c:	b2db      	uxtb	r3, r3
 800bd4e:	009b      	lsls	r3, r3, #2
 800bd50:	b2db      	uxtb	r3, r3
 800bd52:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800bd5c:	227a      	movs	r2, #122	; 0x7a
 800bd5e:	2194      	movs	r1, #148	; 0x94
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f002 f83b 	bl	800dddc <VL53L0X_WrByte>
 800bd66:	4603      	mov	r3, r0
 800bd68:	461a      	mov	r2, r3
 800bd6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd6e:	4313      	orrs	r3, r2
 800bd70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f7ff fd29 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd82:	4313      	orrs	r3, r2
 800bd84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bd88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bd8c:	461a      	mov	r2, r3
 800bd8e:	2190      	movs	r1, #144	; 0x90
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f002 f907 	bl	800dfa4 <VL53L0X_RdDWord>
 800bd96:	4603      	mov	r3, r0
 800bd98:	461a      	mov	r2, r3
 800bd9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800bda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda6:	0f9b      	lsrs	r3, r3, #30
 800bda8:	b2db      	uxtb	r3, r3
 800bdaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdae:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800bdb0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bdb4:	4413      	add	r3, r2
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800bdba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdbc:	0ddb      	lsrs	r3, r3, #23
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdc4:	b2db      	uxtb	r3, r3
 800bdc6:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800bdc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdca:	0c1b      	lsrs	r3, r3, #16
 800bdcc:	b2db      	uxtb	r3, r3
 800bdce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800bdd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd8:	0a5b      	lsrs	r3, r3, #9
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bde0:	b2db      	uxtb	r3, r3
 800bde2:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800bde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde8:	089b      	lsrs	r3, r3, #2
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdf0:	b2db      	uxtb	r3, r3
 800bdf2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800bdfc:	78fb      	ldrb	r3, [r7, #3]
 800bdfe:	f003 0304 	and.w	r3, r3, #4
 800be02:	2b00      	cmp	r3, #0
 800be04:	f000 80f1 	beq.w	800bfea <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800be08:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800be0c:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800be10:	2b00      	cmp	r3, #0
 800be12:	f040 80ea 	bne.w	800bfea <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800be16:	227b      	movs	r2, #123	; 0x7b
 800be18:	2194      	movs	r1, #148	; 0x94
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f001 ffde 	bl	800dddc <VL53L0X_WrByte>
 800be20:	4603      	mov	r3, r0
 800be22:	461a      	mov	r2, r3
 800be24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be28:	4313      	orrs	r3, r2
 800be2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f7ff fccc 	bl	800b7cc <VL53L0X_device_read_strobe>
 800be34:	4603      	mov	r3, r0
 800be36:	461a      	mov	r2, r3
 800be38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be3c:	4313      	orrs	r3, r2
 800be3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800be42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800be46:	461a      	mov	r2, r3
 800be48:	2190      	movs	r1, #144	; 0x90
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f002 f8aa 	bl	800dfa4 <VL53L0X_RdDWord>
 800be50:	4603      	mov	r3, r0
 800be52:	461a      	mov	r2, r3
 800be54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be58:	4313      	orrs	r3, r2
 800be5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800be5e:	227c      	movs	r2, #124	; 0x7c
 800be60:	2194      	movs	r1, #148	; 0x94
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f001 ffba 	bl	800dddc <VL53L0X_WrByte>
 800be68:	4603      	mov	r3, r0
 800be6a:	461a      	mov	r2, r3
 800be6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be70:	4313      	orrs	r3, r2
 800be72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f7ff fca8 	bl	800b7cc <VL53L0X_device_read_strobe>
 800be7c:	4603      	mov	r3, r0
 800be7e:	461a      	mov	r2, r3
 800be80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be84:	4313      	orrs	r3, r2
 800be86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800be8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800be8e:	461a      	mov	r2, r3
 800be90:	2190      	movs	r1, #144	; 0x90
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f002 f886 	bl	800dfa4 <VL53L0X_RdDWord>
 800be98:	4603      	mov	r3, r0
 800be9a:	461a      	mov	r2, r3
 800be9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bea0:	4313      	orrs	r3, r2
 800bea2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800bea6:	2273      	movs	r2, #115	; 0x73
 800bea8:	2194      	movs	r1, #148	; 0x94
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f001 ff96 	bl	800dddc <VL53L0X_WrByte>
 800beb0:	4603      	mov	r3, r0
 800beb2:	461a      	mov	r2, r3
 800beb4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800beb8:	4313      	orrs	r3, r2
 800beba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f7ff fc84 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bec4:	4603      	mov	r3, r0
 800bec6:	461a      	mov	r2, r3
 800bec8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800becc:	4313      	orrs	r3, r2
 800bece:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bed2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bed6:	461a      	mov	r2, r3
 800bed8:	2190      	movs	r1, #144	; 0x90
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f002 f862 	bl	800dfa4 <VL53L0X_RdDWord>
 800bee0:	4603      	mov	r3, r0
 800bee2:	461a      	mov	r2, r3
 800bee4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bee8:	4313      	orrs	r3, r2
 800beea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800beee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef0:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800bef2:	b29b      	uxth	r3, r3
 800bef4:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800bef6:	2274      	movs	r2, #116	; 0x74
 800bef8:	2194      	movs	r1, #148	; 0x94
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f001 ff6e 	bl	800dddc <VL53L0X_WrByte>
 800bf00:	4603      	mov	r3, r0
 800bf02:	461a      	mov	r2, r3
 800bf04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f7ff fc5c 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bf14:	4603      	mov	r3, r0
 800bf16:	461a      	mov	r2, r3
 800bf18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bf22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bf26:	461a      	mov	r2, r3
 800bf28:	2190      	movs	r1, #144	; 0x90
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f002 f83a 	bl	800dfa4 <VL53L0X_RdDWord>
 800bf30:	4603      	mov	r3, r0
 800bf32:	461a      	mov	r2, r3
 800bf34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf38:	4313      	orrs	r3, r2
 800bf3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800bf3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf40:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800bf42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bf44:	4313      	orrs	r3, r2
 800bf46:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800bf48:	2275      	movs	r2, #117	; 0x75
 800bf4a:	2194      	movs	r1, #148	; 0x94
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f001 ff45 	bl	800dddc <VL53L0X_WrByte>
 800bf52:	4603      	mov	r3, r0
 800bf54:	461a      	mov	r2, r3
 800bf56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f7ff fc33 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bf66:	4603      	mov	r3, r0
 800bf68:	461a      	mov	r2, r3
 800bf6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bf74:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bf78:	461a      	mov	r2, r3
 800bf7a:	2190      	movs	r1, #144	; 0x90
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f002 f811 	bl	800dfa4 <VL53L0X_RdDWord>
 800bf82:	4603      	mov	r3, r0
 800bf84:	461a      	mov	r2, r3
 800bf86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800bf90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf92:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800bf98:	2276      	movs	r2, #118	; 0x76
 800bf9a:	2194      	movs	r1, #148	; 0x94
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f001 ff1d 	bl	800dddc <VL53L0X_WrByte>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	461a      	mov	r2, r3
 800bfa6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f7ff fc0b 	bl	800b7cc <VL53L0X_device_read_strobe>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	461a      	mov	r2, r3
 800bfba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800bfc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bfc8:	461a      	mov	r2, r3
 800bfca:	2190      	movs	r1, #144	; 0x90
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f001 ffe9 	bl	800dfa4 <VL53L0X_RdDWord>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800bfe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe2:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800bfe4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800bfea:	2200      	movs	r2, #0
 800bfec:	2181      	movs	r1, #129	; 0x81
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f001 fef4 	bl	800dddc <VL53L0X_WrByte>
 800bff4:	4603      	mov	r3, r0
 800bff6:	461a      	mov	r2, r3
 800bff8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bffc:	4313      	orrs	r3, r2
 800bffe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800c002:	2206      	movs	r2, #6
 800c004:	21ff      	movs	r1, #255	; 0xff
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f001 fee8 	bl	800dddc <VL53L0X_WrByte>
 800c00c:	4603      	mov	r3, r0
 800c00e:	461a      	mov	r2, r3
 800c010:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c014:	4313      	orrs	r3, r2
 800c016:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800c01a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800c01e:	461a      	mov	r2, r3
 800c020:	2183      	movs	r1, #131	; 0x83
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f001 ff5c 	bl	800dee0 <VL53L0X_RdByte>
 800c028:	4603      	mov	r3, r0
 800c02a:	461a      	mov	r2, r3
 800c02c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c030:	4313      	orrs	r3, r2
 800c032:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800c036:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c03a:	f023 0304 	bic.w	r3, r3, #4
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	461a      	mov	r2, r3
 800c042:	2183      	movs	r1, #131	; 0x83
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f001 fec9 	bl	800dddc <VL53L0X_WrByte>
 800c04a:	4603      	mov	r3, r0
 800c04c:	461a      	mov	r2, r3
 800c04e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c052:	4313      	orrs	r3, r2
 800c054:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c058:	2201      	movs	r2, #1
 800c05a:	21ff      	movs	r1, #255	; 0xff
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f001 febd 	bl	800dddc <VL53L0X_WrByte>
 800c062:	4603      	mov	r3, r0
 800c064:	461a      	mov	r2, r3
 800c066:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c06a:	4313      	orrs	r3, r2
 800c06c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800c070:	2201      	movs	r2, #1
 800c072:	2100      	movs	r1, #0
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f001 feb1 	bl	800dddc <VL53L0X_WrByte>
 800c07a:	4603      	mov	r3, r0
 800c07c:	461a      	mov	r2, r3
 800c07e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c082:	4313      	orrs	r3, r2
 800c084:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c088:	2200      	movs	r2, #0
 800c08a:	21ff      	movs	r1, #255	; 0xff
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f001 fea5 	bl	800dddc <VL53L0X_WrByte>
 800c092:	4603      	mov	r3, r0
 800c094:	461a      	mov	r2, r3
 800c096:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c09a:	4313      	orrs	r3, r2
 800c09c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	2180      	movs	r1, #128	; 0x80
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	f001 fe99 	bl	800dddc <VL53L0X_WrByte>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800c0b8:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	f040 808f 	bne.w	800c1e0 <VL53L0X_get_info_from_device+0x98e>
 800c0c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c0c6:	2b07      	cmp	r3, #7
 800c0c8:	f000 808a 	beq.w	800c1e0 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800c0cc:	78fb      	ldrb	r3, [r7, #3]
 800c0ce:	f003 0301 	and.w	r3, r3, #1
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d024      	beq.n	800c120 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800c0d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c0da:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d11e      	bne.n	800c120 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800c0e8:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800c0f2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c0fa:	e00e      	b.n	800c11a <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800c0fc:	f107 0208 	add.w	r2, r7, #8
 800c100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c102:	4413      	add	r3, r2
 800c104:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800c106:	687a      	ldr	r2, [r7, #4]
 800c108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c10a:	4413      	add	r3, r2
 800c10c:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800c110:	460a      	mov	r2, r1
 800c112:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800c114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c116:	3301      	adds	r3, #1
 800c118:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c11a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c11c:	2b05      	cmp	r3, #5
 800c11e:	dded      	ble.n	800c0fc <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800c120:	78fb      	ldrb	r3, [r7, #3]
 800c122:	f003 0302 	and.w	r3, r3, #2
 800c126:	2b00      	cmp	r3, #0
 800c128:	d018      	beq.n	800c15c <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800c12a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c12e:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800c132:	2b00      	cmp	r3, #0
 800c134:	d112      	bne.n	800c15c <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c136:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c140:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	33f3      	adds	r3, #243	; 0xf3
 800c14e:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800c150:	f107 0310 	add.w	r3, r7, #16
 800c154:	4619      	mov	r1, r3
 800c156:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c158:	f002 feea 	bl	800ef30 <strcpy>

		}

		if (((option & 4) == 4) &&
 800c15c:	78fb      	ldrb	r3, [r7, #3]
 800c15e:	f003 0304 	and.w	r3, r3, #4
 800c162:	2b00      	cmp	r3, #0
 800c164:	d030      	beq.n	800c1c8 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800c166:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c16a:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d12a      	bne.n	800c1c8 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c172:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c17a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800c182:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c184:	025b      	lsls	r3, r3, #9
 800c186:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c18c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800c190:	2300      	movs	r3, #0
 800c192:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800c196:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d011      	beq.n	800c1c0 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800c19c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c19e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1a0:	1ad3      	subs	r3, r2, r3
 800c1a2:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800c1a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c1a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c1aa:	fb02 f303 	mul.w	r3, r2, r3
 800c1ae:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800c1b0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800c1b4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800c1b8:	425b      	negs	r3, r3
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800c1c0:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800c1c8:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800c1cc:	78fb      	ldrb	r3, [r7, #3]
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800c1d6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c1e0:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3760      	adds	r7, #96	; 0x60
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}

0800c1ec <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800c1ec:	b490      	push	{r4, r7}
 800c1ee:	b086      	sub	sp, #24
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
 800c1f4:	460b      	mov	r3, r1
 800c1f6:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800c1f8:	f240 6377 	movw	r3, #1655	; 0x677
 800c1fc:	f04f 0400 	mov.w	r4, #0
 800c200:	e9c7 3404 	strd	r3, r4, [r7, #16]

	macro_period_vclks = 2304;
 800c204:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800c208:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800c20a:	78fb      	ldrb	r3, [r7, #3]
 800c20c:	68fa      	ldr	r2, [r7, #12]
 800c20e:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800c212:	693a      	ldr	r2, [r7, #16]
 800c214:	fb02 f303 	mul.w	r3, r2, r3
 800c218:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800c21a:	68bb      	ldr	r3, [r7, #8]
}
 800c21c:	4618      	mov	r0, r3
 800c21e:	3718      	adds	r7, #24
 800c220:	46bd      	mov	sp, r7
 800c222:	bc90      	pop	{r4, r7}
 800c224:	4770      	bx	lr

0800c226 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800c226:	b480      	push	{r7}
 800c228:	b087      	sub	sp, #28
 800c22a:	af00      	add	r7, sp, #0
 800c22c:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800c22e:	2300      	movs	r3, #0
 800c230:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800c232:	2300      	movs	r3, #0
 800c234:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800c236:	2300      	movs	r3, #0
 800c238:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d017      	beq.n	800c270 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	3b01      	subs	r3, #1
 800c244:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c246:	e005      	b.n	800c254 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	085b      	lsrs	r3, r3, #1
 800c24c:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800c24e:	89fb      	ldrh	r3, [r7, #14]
 800c250:	3301      	adds	r3, #1
 800c252:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d1f4      	bne.n	800c248 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800c25e:	89fb      	ldrh	r3, [r7, #14]
 800c260:	021b      	lsls	r3, r3, #8
 800c262:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	b29b      	uxth	r3, r3
 800c268:	b2db      	uxtb	r3, r3
 800c26a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800c26c:	4413      	add	r3, r2
 800c26e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800c270:	8afb      	ldrh	r3, [r7, #22]

}
 800c272:	4618      	mov	r0, r3
 800c274:	371c      	adds	r7, #28
 800c276:	46bd      	mov	sp, r7
 800c278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27c:	4770      	bx	lr

0800c27e <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800c27e:	b480      	push	{r7}
 800c280:	b085      	sub	sp, #20
 800c282:	af00      	add	r7, sp, #0
 800c284:	4603      	mov	r3, r0
 800c286:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800c288:	2300      	movs	r3, #0
 800c28a:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c28c:	88fb      	ldrh	r3, [r7, #6]
 800c28e:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800c290:	88fa      	ldrh	r2, [r7, #6]
 800c292:	0a12      	lsrs	r2, r2, #8
 800c294:	b292      	uxth	r2, r2
 800c296:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c298:	3301      	adds	r3, #1
 800c29a:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800c29c:	68fb      	ldr	r3, [r7, #12]
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3714      	adds	r7, #20
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a8:	4770      	bx	lr
	...

0800c2ac <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b088      	sub	sp, #32
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	60f8      	str	r0, [r7, #12]
 800c2b4:	60b9      	str	r1, [r7, #8]
 800c2b6:	4613      	mov	r3, r2
 800c2b8:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800c2be:	79fb      	ldrb	r3, [r7, #7]
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	68f8      	ldr	r0, [r7, #12]
 800c2c4:	f7ff ff92 	bl	800c1ec <VL53L0X_calc_macro_period_ps>
 800c2c8:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800c2ca:	69bb      	ldr	r3, [r7, #24]
 800c2cc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c2d0:	4a0a      	ldr	r2, [pc, #40]	; (800c2fc <VL53L0X_calc_timeout_mclks+0x50>)
 800c2d2:	fba2 2303 	umull	r2, r3, r2, r3
 800c2d6:	099b      	lsrs	r3, r3, #6
 800c2d8:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c2e0:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 800c2e4:	697b      	ldr	r3, [r7, #20]
 800c2e6:	085b      	lsrs	r3, r3, #1
 800c2e8:	441a      	add	r2, r3
	timeout_period_mclks =
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2f0:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800c2f2:	69fb      	ldr	r3, [r7, #28]
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3720      	adds	r7, #32
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	bd80      	pop	{r7, pc}
 800c2fc:	10624dd3 	.word	0x10624dd3

0800c300 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b086      	sub	sp, #24
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	460b      	mov	r3, r1
 800c30a:	807b      	strh	r3, [r7, #2]
 800c30c:	4613      	mov	r3, r2
 800c30e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800c310:	2300      	movs	r3, #0
 800c312:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800c314:	787b      	ldrb	r3, [r7, #1]
 800c316:	4619      	mov	r1, r3
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f7ff ff67 	bl	800c1ec <VL53L0X_calc_macro_period_ps>
 800c31e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c326:	4a0a      	ldr	r2, [pc, #40]	; (800c350 <VL53L0X_calc_timeout_us+0x50>)
 800c328:	fba2 2303 	umull	r2, r3, r2, r3
 800c32c:	099b      	lsrs	r3, r3, #6
 800c32e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800c330:	887b      	ldrh	r3, [r7, #2]
 800c332:	68fa      	ldr	r2, [r7, #12]
 800c334:	fb02 f303 	mul.w	r3, r2, r3
 800c338:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800c33c:	4a04      	ldr	r2, [pc, #16]	; (800c350 <VL53L0X_calc_timeout_us+0x50>)
 800c33e:	fba2 2303 	umull	r2, r3, r2, r3
 800c342:	099b      	lsrs	r3, r3, #6
 800c344:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800c346:	697b      	ldr	r3, [r7, #20]
}
 800c348:	4618      	mov	r0, r3
 800c34a:	3718      	adds	r7, #24
 800c34c:	46bd      	mov	sp, r7
 800c34e:	bd80      	pop	{r7, pc}
 800c350:	10624dd3 	.word	0x10624dd3

0800c354 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b08c      	sub	sp, #48	; 0x30
 800c358:	af00      	add	r7, sp, #0
 800c35a:	60f8      	str	r0, [r7, #12]
 800c35c:	460b      	mov	r3, r1
 800c35e:	607a      	str	r2, [r7, #4]
 800c360:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c362:	2300      	movs	r3, #0
 800c364:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800c368:	2300      	movs	r3, #0
 800c36a:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800c36e:	2300      	movs	r3, #0
 800c370:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800c372:	2300      	movs	r3, #0
 800c374:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800c376:	2300      	movs	r3, #0
 800c378:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c37a:	7afb      	ldrb	r3, [r7, #11]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d005      	beq.n	800c38c <get_sequence_step_timeout+0x38>
 800c380:	7afb      	ldrb	r3, [r7, #11]
 800c382:	2b01      	cmp	r3, #1
 800c384:	d002      	beq.n	800c38c <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c386:	7afb      	ldrb	r3, [r7, #11]
 800c388:	2b02      	cmp	r3, #2
 800c38a:	d128      	bne.n	800c3de <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c38c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c390:	461a      	mov	r2, r3
 800c392:	2100      	movs	r1, #0
 800c394:	68f8      	ldr	r0, [r7, #12]
 800c396:	f7fd fa7d 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c39a:	4603      	mov	r3, r0
 800c39c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800c3a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d109      	bne.n	800c3bc <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800c3a8:	f107 0320 	add.w	r3, r7, #32
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	2146      	movs	r1, #70	; 0x46
 800c3b0:	68f8      	ldr	r0, [r7, #12]
 800c3b2:	f001 fd95 	bl	800dee0 <VL53L0X_RdByte>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800c3bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7ff ff5b 	bl	800c27e <VL53L0X_decode_timeout>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c3cc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c3d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	68f8      	ldr	r0, [r7, #12]
 800c3d6:	f7ff ff93 	bl	800c300 <VL53L0X_calc_timeout_us>
 800c3da:	62b8      	str	r0, [r7, #40]	; 0x28
 800c3dc:	e092      	b.n	800c504 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c3de:	7afb      	ldrb	r3, [r7, #11]
 800c3e0:	2b03      	cmp	r3, #3
 800c3e2:	d135      	bne.n	800c450 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c3e4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	2100      	movs	r1, #0
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f7fd fa51 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c3f8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	f040 8081 	bne.w	800c504 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c402:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c406:	461a      	mov	r2, r3
 800c408:	2100      	movs	r1, #0
 800c40a:	68f8      	ldr	r0, [r7, #12]
 800c40c:	f7fd fa42 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c410:	4603      	mov	r3, r0
 800c412:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800c416:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d109      	bne.n	800c432 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800c41e:	f107 031e 	add.w	r3, r7, #30
 800c422:	461a      	mov	r2, r3
 800c424:	2151      	movs	r1, #81	; 0x51
 800c426:	68f8      	ldr	r0, [r7, #12]
 800c428:	f001 fd84 	bl	800df34 <VL53L0X_RdWord>
 800c42c:	4603      	mov	r3, r0
 800c42e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c432:	8bfb      	ldrh	r3, [r7, #30]
 800c434:	4618      	mov	r0, r3
 800c436:	f7ff ff22 	bl	800c27e <VL53L0X_decode_timeout>
 800c43a:	4603      	mov	r3, r0
 800c43c:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c43e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c442:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c444:	4619      	mov	r1, r3
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f7ff ff5a 	bl	800c300 <VL53L0X_calc_timeout_us>
 800c44c:	62b8      	str	r0, [r7, #40]	; 0x28
 800c44e:	e059      	b.n	800c504 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c450:	7afb      	ldrb	r3, [r7, #11]
 800c452:	2b04      	cmp	r3, #4
 800c454:	d156      	bne.n	800c504 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800c456:	f107 0314 	add.w	r3, r7, #20
 800c45a:	4619      	mov	r1, r3
 800c45c:	68f8      	ldr	r0, [r7, #12]
 800c45e:	f7fd fb25 	bl	8009aac <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800c462:	2300      	movs	r3, #0
 800c464:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800c466:	7dfb      	ldrb	r3, [r7, #23]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d01d      	beq.n	800c4a8 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c46c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c470:	461a      	mov	r2, r3
 800c472:	2100      	movs	r1, #0
 800c474:	68f8      	ldr	r0, [r7, #12]
 800c476:	f7fd fa0d 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c47a:	4603      	mov	r3, r0
 800c47c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800c480:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c484:	2b00      	cmp	r3, #0
 800c486:	d10f      	bne.n	800c4a8 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800c488:	f107 031e 	add.w	r3, r7, #30
 800c48c:	461a      	mov	r2, r3
 800c48e:	2151      	movs	r1, #81	; 0x51
 800c490:	68f8      	ldr	r0, [r7, #12]
 800c492:	f001 fd4f 	bl	800df34 <VL53L0X_RdWord>
 800c496:	4603      	mov	r3, r0
 800c498:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c49c:	8bfb      	ldrh	r3, [r7, #30]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f7ff feed 	bl	800c27e <VL53L0X_decode_timeout>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c4a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d109      	bne.n	800c4c4 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c4b0:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800c4b4:	461a      	mov	r2, r3
 800c4b6:	2101      	movs	r1, #1
 800c4b8:	68f8      	ldr	r0, [r7, #12]
 800c4ba:	f7fd f9eb 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800c4c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d10f      	bne.n	800c4ec <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800c4cc:	f107 031c 	add.w	r3, r7, #28
 800c4d0:	461a      	mov	r2, r3
 800c4d2:	2171      	movs	r1, #113	; 0x71
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f001 fd2d 	bl	800df34 <VL53L0X_RdWord>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800c4e0:	8bbb      	ldrh	r3, [r7, #28]
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	f7ff fecb 	bl	800c27e <VL53L0X_decode_timeout>
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800c4ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c4ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c4f0:	1ad3      	subs	r3, r2, r3
 800c4f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800c4f4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c4f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f7ff feff 	bl	800c300 <VL53L0X_calc_timeout_us>
 800c502:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c508:	601a      	str	r2, [r3, #0]

	return Status;
 800c50a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c50e:	4618      	mov	r0, r3
 800c510:	3730      	adds	r7, #48	; 0x30
 800c512:	46bd      	mov	sp, r7
 800c514:	bd80      	pop	{r7, pc}

0800c516 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800c516:	b580      	push	{r7, lr}
 800c518:	b08a      	sub	sp, #40	; 0x28
 800c51a:	af00      	add	r7, sp, #0
 800c51c:	60f8      	str	r0, [r7, #12]
 800c51e:	460b      	mov	r3, r1
 800c520:	607a      	str	r2, [r7, #4]
 800c522:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c524:	2300      	movs	r3, #0
 800c526:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800c52a:	7afb      	ldrb	r3, [r7, #11]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d005      	beq.n	800c53c <set_sequence_step_timeout+0x26>
 800c530:	7afb      	ldrb	r3, [r7, #11]
 800c532:	2b01      	cmp	r3, #1
 800c534:	d002      	beq.n	800c53c <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800c536:	7afb      	ldrb	r3, [r7, #11]
 800c538:	2b02      	cmp	r3, #2
 800c53a:	d138      	bne.n	800c5ae <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c53c:	f107 031b 	add.w	r3, r7, #27
 800c540:	461a      	mov	r2, r3
 800c542:	2100      	movs	r1, #0
 800c544:	68f8      	ldr	r0, [r7, #12]
 800c546:	f7fd f9a5 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c54a:	4603      	mov	r3, r0
 800c54c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800c550:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c554:	2b00      	cmp	r3, #0
 800c556:	d11a      	bne.n	800c58e <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800c558:	7efb      	ldrb	r3, [r7, #27]
 800c55a:	461a      	mov	r2, r3
 800c55c:	6879      	ldr	r1, [r7, #4]
 800c55e:	68f8      	ldr	r0, [r7, #12]
 800c560:	f7ff fea4 	bl	800c2ac <VL53L0X_calc_timeout_mclks>
 800c564:	4603      	mov	r3, r0
 800c566:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800c568:	8bbb      	ldrh	r3, [r7, #28]
 800c56a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c56e:	d903      	bls.n	800c578 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800c570:	23ff      	movs	r3, #255	; 0xff
 800c572:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c576:	e004      	b.n	800c582 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800c578:	8bbb      	ldrh	r3, [r7, #28]
 800c57a:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800c57c:	3b01      	subs	r3, #1
 800c57e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c582:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c586:	b29a      	uxth	r2, r3
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c58e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c592:	2b00      	cmp	r3, #0
 800c594:	f040 80ab 	bne.w	800c6ee <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800c598:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c59c:	461a      	mov	r2, r3
 800c59e:	2146      	movs	r1, #70	; 0x46
 800c5a0:	68f8      	ldr	r0, [r7, #12]
 800c5a2:	f001 fc1b 	bl	800dddc <VL53L0X_WrByte>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800c5ac:	e09f      	b.n	800c6ee <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800c5ae:	7afb      	ldrb	r3, [r7, #11]
 800c5b0:	2b03      	cmp	r3, #3
 800c5b2:	d135      	bne.n	800c620 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800c5b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d11b      	bne.n	800c5f4 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c5bc:	f107 031b 	add.w	r3, r7, #27
 800c5c0:	461a      	mov	r2, r3
 800c5c2:	2100      	movs	r1, #0
 800c5c4:	68f8      	ldr	r0, [r7, #12]
 800c5c6:	f7fd f965 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c5d0:	7efb      	ldrb	r3, [r7, #27]
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	6879      	ldr	r1, [r7, #4]
 800c5d6:	68f8      	ldr	r0, [r7, #12]
 800c5d8:	f7ff fe68 	bl	800c2ac <VL53L0X_calc_timeout_mclks>
 800c5dc:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800c5de:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800c5e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f7ff fe1f 	bl	800c226 <VL53L0X_encode_timeout>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c5ec:	8b3a      	ldrh	r2, [r7, #24]
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c5f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d108      	bne.n	800c60e <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800c5fc:	8b3b      	ldrh	r3, [r7, #24]
 800c5fe:	461a      	mov	r2, r3
 800c600:	2151      	movs	r1, #81	; 0x51
 800c602:	68f8      	ldr	r0, [r7, #12]
 800c604:	f001 fc0e 	bl	800de24 <VL53L0X_WrWord>
 800c608:	4603      	mov	r3, r0
 800c60a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800c60e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c612:	2b00      	cmp	r3, #0
 800c614:	d16b      	bne.n	800c6ee <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	687a      	ldr	r2, [r7, #4]
 800c61a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800c61e:	e066      	b.n	800c6ee <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800c620:	7afb      	ldrb	r3, [r7, #11]
 800c622:	2b04      	cmp	r3, #4
 800c624:	d160      	bne.n	800c6e8 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800c626:	f107 0310 	add.w	r3, r7, #16
 800c62a:	4619      	mov	r1, r3
 800c62c:	68f8      	ldr	r0, [r7, #12]
 800c62e:	f7fd fa3d 	bl	8009aac <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800c632:	2300      	movs	r3, #0
 800c634:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800c636:	7cfb      	ldrb	r3, [r7, #19]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d01d      	beq.n	800c678 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c63c:	f107 031b 	add.w	r3, r7, #27
 800c640:	461a      	mov	r2, r3
 800c642:	2100      	movs	r1, #0
 800c644:	68f8      	ldr	r0, [r7, #12]
 800c646:	f7fd f925 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c64a:	4603      	mov	r3, r0
 800c64c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800c650:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10f      	bne.n	800c678 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800c658:	f107 0318 	add.w	r3, r7, #24
 800c65c:	461a      	mov	r2, r3
 800c65e:	2151      	movs	r1, #81	; 0x51
 800c660:	68f8      	ldr	r0, [r7, #12]
 800c662:	f001 fc67 	bl	800df34 <VL53L0X_RdWord>
 800c666:	4603      	mov	r3, r0
 800c668:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800c66c:	8b3b      	ldrh	r3, [r7, #24]
 800c66e:	4618      	mov	r0, r3
 800c670:	f7ff fe05 	bl	800c27e <VL53L0X_decode_timeout>
 800c674:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800c676:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800c678:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d109      	bne.n	800c694 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800c680:	f107 031b 	add.w	r3, r7, #27
 800c684:	461a      	mov	r2, r3
 800c686:	2101      	movs	r1, #1
 800c688:	68f8      	ldr	r0, [r7, #12]
 800c68a:	f7fd f903 	bl	8009894 <VL53L0X_GetVcselPulsePeriod>
 800c68e:	4603      	mov	r3, r0
 800c690:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800c694:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d128      	bne.n	800c6ee <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800c69c:	7efb      	ldrb	r3, [r7, #27]
				FinalRangeTimeOutMClks =
 800c69e:	461a      	mov	r2, r3
 800c6a0:	6879      	ldr	r1, [r7, #4]
 800c6a2:	68f8      	ldr	r0, [r7, #12]
 800c6a4:	f7ff fe02 	bl	800c2ac <VL53L0X_calc_timeout_mclks>
 800c6a8:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800c6aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c6ac:	6a3a      	ldr	r2, [r7, #32]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
 800c6b2:	6a38      	ldr	r0, [r7, #32]
 800c6b4:	f7ff fdb7 	bl	800c226 <VL53L0X_encode_timeout>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	83fb      	strh	r3, [r7, #30]
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);

				if (Status == VL53L0X_ERROR_NONE) {
 800c6bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d108      	bne.n	800c6d6 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800c6c4:	8bfb      	ldrh	r3, [r7, #30]
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	2171      	movs	r1, #113	; 0x71
 800c6ca:	68f8      	ldr	r0, [r7, #12]
 800c6cc:	f001 fbaa 	bl	800de24 <VL53L0X_WrWord>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800c6d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d107      	bne.n	800c6ee <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	687a      	ldr	r2, [r7, #4]
 800c6e2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800c6e6:	e002      	b.n	800c6ee <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c6e8:	23fc      	movs	r3, #252	; 0xfc
 800c6ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800c6ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3728      	adds	r7, #40	; 0x28
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}

0800c6fa <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800c6fa:	b580      	push	{r7, lr}
 800c6fc:	b08a      	sub	sp, #40	; 0x28
 800c6fe:	af00      	add	r7, sp, #0
 800c700:	6078      	str	r0, [r7, #4]
 800c702:	460b      	mov	r3, r1
 800c704:	70fb      	strb	r3, [r7, #3]
 800c706:	4613      	mov	r3, r2
 800c708:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c70a:	2300      	movs	r3, #0
 800c70c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800c710:	230c      	movs	r3, #12
 800c712:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800c716:	2312      	movs	r3, #18
 800c718:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800c71c:	2308      	movs	r3, #8
 800c71e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800c722:	230e      	movs	r3, #14
 800c724:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800c728:	2300      	movs	r3, #0
 800c72a:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800c72c:	78bb      	ldrb	r3, [r7, #2]
 800c72e:	f003 0301 	and.w	r3, r3, #1
 800c732:	b2db      	uxtb	r3, r3
 800c734:	2b00      	cmp	r3, #0
 800c736:	d003      	beq.n	800c740 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c738:	23fc      	movs	r3, #252	; 0xfc
 800c73a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c73e:	e020      	b.n	800c782 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800c740:	78fb      	ldrb	r3, [r7, #3]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d10d      	bne.n	800c762 <VL53L0X_set_vcsel_pulse_period+0x68>
 800c746:	78ba      	ldrb	r2, [r7, #2]
 800c748:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d304      	bcc.n	800c75a <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800c750:	78ba      	ldrb	r2, [r7, #2]
 800c752:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800c756:	429a      	cmp	r2, r3
 800c758:	d903      	bls.n	800c762 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c75a:	23fc      	movs	r3, #252	; 0xfc
 800c75c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c760:	e00f      	b.n	800c782 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800c762:	78fb      	ldrb	r3, [r7, #3]
 800c764:	2b01      	cmp	r3, #1
 800c766:	d10c      	bne.n	800c782 <VL53L0X_set_vcsel_pulse_period+0x88>
 800c768:	78ba      	ldrb	r2, [r7, #2]
 800c76a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c76e:	429a      	cmp	r2, r3
 800c770:	d304      	bcc.n	800c77c <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800c772:	78ba      	ldrb	r2, [r7, #2]
 800c774:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c778:	429a      	cmp	r2, r3
 800c77a:	d902      	bls.n	800c782 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c77c:	23fc      	movs	r3, #252	; 0xfc
 800c77e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800c782:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c786:	2b00      	cmp	r3, #0
 800c788:	d002      	beq.n	800c790 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800c78a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c78e:	e239      	b.n	800cc04 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800c790:	78fb      	ldrb	r3, [r7, #3]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d150      	bne.n	800c838 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800c796:	78bb      	ldrb	r3, [r7, #2]
 800c798:	2b0c      	cmp	r3, #12
 800c79a:	d110      	bne.n	800c7be <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800c79c:	2218      	movs	r2, #24
 800c79e:	2157      	movs	r1, #87	; 0x57
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f001 fb1b 	bl	800dddc <VL53L0X_WrByte>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800c7ac:	2208      	movs	r2, #8
 800c7ae:	2156      	movs	r1, #86	; 0x56
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f001 fb13 	bl	800dddc <VL53L0X_WrByte>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c7bc:	e17f      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800c7be:	78bb      	ldrb	r3, [r7, #2]
 800c7c0:	2b0e      	cmp	r3, #14
 800c7c2:	d110      	bne.n	800c7e6 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800c7c4:	2230      	movs	r2, #48	; 0x30
 800c7c6:	2157      	movs	r1, #87	; 0x57
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f001 fb07 	bl	800dddc <VL53L0X_WrByte>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800c7d4:	2208      	movs	r2, #8
 800c7d6:	2156      	movs	r1, #86	; 0x56
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f001 faff 	bl	800dddc <VL53L0X_WrByte>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c7e4:	e16b      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800c7e6:	78bb      	ldrb	r3, [r7, #2]
 800c7e8:	2b10      	cmp	r3, #16
 800c7ea:	d110      	bne.n	800c80e <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800c7ec:	2240      	movs	r2, #64	; 0x40
 800c7ee:	2157      	movs	r1, #87	; 0x57
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f001 faf3 	bl	800dddc <VL53L0X_WrByte>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800c7fc:	2208      	movs	r2, #8
 800c7fe:	2156      	movs	r1, #86	; 0x56
 800c800:	6878      	ldr	r0, [r7, #4]
 800c802:	f001 faeb 	bl	800dddc <VL53L0X_WrByte>
 800c806:	4603      	mov	r3, r0
 800c808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c80c:	e157      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800c80e:	78bb      	ldrb	r3, [r7, #2]
 800c810:	2b12      	cmp	r3, #18
 800c812:	f040 8154 	bne.w	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800c816:	2250      	movs	r2, #80	; 0x50
 800c818:	2157      	movs	r1, #87	; 0x57
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f001 fade 	bl	800dddc <VL53L0X_WrByte>
 800c820:	4603      	mov	r3, r0
 800c822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800c826:	2208      	movs	r2, #8
 800c828:	2156      	movs	r1, #86	; 0x56
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	f001 fad6 	bl	800dddc <VL53L0X_WrByte>
 800c830:	4603      	mov	r3, r0
 800c832:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c836:	e142      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800c838:	78fb      	ldrb	r3, [r7, #3]
 800c83a:	2b01      	cmp	r3, #1
 800c83c:	f040 813f 	bne.w	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800c840:	78bb      	ldrb	r3, [r7, #2]
 800c842:	2b08      	cmp	r3, #8
 800c844:	d14c      	bne.n	800c8e0 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800c846:	2210      	movs	r2, #16
 800c848:	2148      	movs	r1, #72	; 0x48
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f001 fac6 	bl	800dddc <VL53L0X_WrByte>
 800c850:	4603      	mov	r3, r0
 800c852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800c856:	2208      	movs	r2, #8
 800c858:	2147      	movs	r1, #71	; 0x47
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f001 fabe 	bl	800dddc <VL53L0X_WrByte>
 800c860:	4603      	mov	r3, r0
 800c862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c866:	2202      	movs	r2, #2
 800c868:	2132      	movs	r1, #50	; 0x32
 800c86a:	6878      	ldr	r0, [r7, #4]
 800c86c:	f001 fab6 	bl	800dddc <VL53L0X_WrByte>
 800c870:	4603      	mov	r3, r0
 800c872:	461a      	mov	r2, r3
 800c874:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c878:	4313      	orrs	r3, r2
 800c87a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800c87e:	220c      	movs	r2, #12
 800c880:	2130      	movs	r1, #48	; 0x30
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f001 faaa 	bl	800dddc <VL53L0X_WrByte>
 800c888:	4603      	mov	r3, r0
 800c88a:	461a      	mov	r2, r3
 800c88c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c890:	4313      	orrs	r3, r2
 800c892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c896:	2201      	movs	r2, #1
 800c898:	21ff      	movs	r1, #255	; 0xff
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f001 fa9e 	bl	800dddc <VL53L0X_WrByte>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c8ae:	2230      	movs	r2, #48	; 0x30
 800c8b0:	2130      	movs	r1, #48	; 0x30
 800c8b2:	6878      	ldr	r0, [r7, #4]
 800c8b4:	f001 fa92 	bl	800dddc <VL53L0X_WrByte>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	21ff      	movs	r1, #255	; 0xff
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f001 fa86 	bl	800dddc <VL53L0X_WrByte>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c8de:	e0ee      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800c8e0:	78bb      	ldrb	r3, [r7, #2]
 800c8e2:	2b0a      	cmp	r3, #10
 800c8e4:	d14c      	bne.n	800c980 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800c8e6:	2228      	movs	r2, #40	; 0x28
 800c8e8:	2148      	movs	r1, #72	; 0x48
 800c8ea:	6878      	ldr	r0, [r7, #4]
 800c8ec:	f001 fa76 	bl	800dddc <VL53L0X_WrByte>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800c8f6:	2208      	movs	r2, #8
 800c8f8:	2147      	movs	r1, #71	; 0x47
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f001 fa6e 	bl	800dddc <VL53L0X_WrByte>
 800c900:	4603      	mov	r3, r0
 800c902:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c906:	2203      	movs	r2, #3
 800c908:	2132      	movs	r1, #50	; 0x32
 800c90a:	6878      	ldr	r0, [r7, #4]
 800c90c:	f001 fa66 	bl	800dddc <VL53L0X_WrByte>
 800c910:	4603      	mov	r3, r0
 800c912:	461a      	mov	r2, r3
 800c914:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c918:	4313      	orrs	r3, r2
 800c91a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800c91e:	2209      	movs	r2, #9
 800c920:	2130      	movs	r1, #48	; 0x30
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	f001 fa5a 	bl	800dddc <VL53L0X_WrByte>
 800c928:	4603      	mov	r3, r0
 800c92a:	461a      	mov	r2, r3
 800c92c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c930:	4313      	orrs	r3, r2
 800c932:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c936:	2201      	movs	r2, #1
 800c938:	21ff      	movs	r1, #255	; 0xff
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f001 fa4e 	bl	800dddc <VL53L0X_WrByte>
 800c940:	4603      	mov	r3, r0
 800c942:	461a      	mov	r2, r3
 800c944:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c948:	4313      	orrs	r3, r2
 800c94a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c94e:	2220      	movs	r2, #32
 800c950:	2130      	movs	r1, #48	; 0x30
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f001 fa42 	bl	800dddc <VL53L0X_WrByte>
 800c958:	4603      	mov	r3, r0
 800c95a:	461a      	mov	r2, r3
 800c95c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c960:	4313      	orrs	r3, r2
 800c962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c966:	2200      	movs	r2, #0
 800c968:	21ff      	movs	r1, #255	; 0xff
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	f001 fa36 	bl	800dddc <VL53L0X_WrByte>
 800c970:	4603      	mov	r3, r0
 800c972:	461a      	mov	r2, r3
 800c974:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c978:	4313      	orrs	r3, r2
 800c97a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c97e:	e09e      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800c980:	78bb      	ldrb	r3, [r7, #2]
 800c982:	2b0c      	cmp	r3, #12
 800c984:	d14c      	bne.n	800ca20 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800c986:	2238      	movs	r2, #56	; 0x38
 800c988:	2148      	movs	r1, #72	; 0x48
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f001 fa26 	bl	800dddc <VL53L0X_WrByte>
 800c990:	4603      	mov	r3, r0
 800c992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800c996:	2208      	movs	r2, #8
 800c998:	2147      	movs	r1, #71	; 0x47
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f001 fa1e 	bl	800dddc <VL53L0X_WrByte>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800c9a6:	2203      	movs	r2, #3
 800c9a8:	2132      	movs	r1, #50	; 0x32
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f001 fa16 	bl	800dddc <VL53L0X_WrByte>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800c9be:	2208      	movs	r2, #8
 800c9c0:	2130      	movs	r1, #48	; 0x30
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f001 fa0a 	bl	800dddc <VL53L0X_WrByte>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c9d6:	2201      	movs	r2, #1
 800c9d8:	21ff      	movs	r1, #255	; 0xff
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f001 f9fe 	bl	800dddc <VL53L0X_WrByte>
 800c9e0:	4603      	mov	r3, r0
 800c9e2:	461a      	mov	r2, r3
 800c9e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800c9ee:	2220      	movs	r2, #32
 800c9f0:	2130      	movs	r1, #48	; 0x30
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f001 f9f2 	bl	800dddc <VL53L0X_WrByte>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca00:	4313      	orrs	r3, r2
 800ca02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ca06:	2200      	movs	r2, #0
 800ca08:	21ff      	movs	r1, #255	; 0xff
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f001 f9e6 	bl	800dddc <VL53L0X_WrByte>
 800ca10:	4603      	mov	r3, r0
 800ca12:	461a      	mov	r2, r3
 800ca14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ca1e:	e04e      	b.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800ca20:	78bb      	ldrb	r3, [r7, #2]
 800ca22:	2b0e      	cmp	r3, #14
 800ca24:	d14b      	bne.n	800cabe <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800ca26:	2248      	movs	r2, #72	; 0x48
 800ca28:	2148      	movs	r1, #72	; 0x48
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f001 f9d6 	bl	800dddc <VL53L0X_WrByte>
 800ca30:	4603      	mov	r3, r0
 800ca32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800ca36:	2208      	movs	r2, #8
 800ca38:	2147      	movs	r1, #71	; 0x47
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f001 f9ce 	bl	800dddc <VL53L0X_WrByte>
 800ca40:	4603      	mov	r3, r0
 800ca42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ca46:	2203      	movs	r2, #3
 800ca48:	2132      	movs	r1, #50	; 0x32
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f001 f9c6 	bl	800dddc <VL53L0X_WrByte>
 800ca50:	4603      	mov	r3, r0
 800ca52:	461a      	mov	r2, r3
 800ca54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca58:	4313      	orrs	r3, r2
 800ca5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800ca5e:	2207      	movs	r2, #7
 800ca60:	2130      	movs	r1, #48	; 0x30
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f001 f9ba 	bl	800dddc <VL53L0X_WrByte>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca70:	4313      	orrs	r3, r2
 800ca72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ca76:	2201      	movs	r2, #1
 800ca78:	21ff      	movs	r1, #255	; 0xff
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f001 f9ae 	bl	800dddc <VL53L0X_WrByte>
 800ca80:	4603      	mov	r3, r0
 800ca82:	461a      	mov	r2, r3
 800ca84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca88:	4313      	orrs	r3, r2
 800ca8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ca8e:	2220      	movs	r2, #32
 800ca90:	2130      	movs	r1, #48	; 0x30
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f001 f9a2 	bl	800dddc <VL53L0X_WrByte>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	461a      	mov	r2, r3
 800ca9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800caa0:	4313      	orrs	r3, r2
 800caa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800caa6:	2200      	movs	r2, #0
 800caa8:	21ff      	movs	r1, #255	; 0xff
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f001 f996 	bl	800dddc <VL53L0X_WrByte>
 800cab0:	4603      	mov	r3, r0
 800cab2:	461a      	mov	r2, r3
 800cab4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cab8:	4313      	orrs	r3, r2
 800caba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800cabe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d17f      	bne.n	800cbc6 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800cac6:	78bb      	ldrb	r3, [r7, #2]
 800cac8:	4618      	mov	r0, r3
 800caca:	f7fe fe38 	bl	800b73e <VL53L0X_encode_vcsel_period>
 800cace:	4603      	mov	r3, r0
 800cad0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800cad4:	78fb      	ldrb	r3, [r7, #3]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d002      	beq.n	800cae0 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800cada:	2b01      	cmp	r3, #1
 800cadc:	d045      	beq.n	800cb6a <VL53L0X_set_vcsel_pulse_period+0x470>
 800cade:	e06e      	b.n	800cbbe <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800cae0:	f107 0314 	add.w	r3, r7, #20
 800cae4:	461a      	mov	r2, r3
 800cae6:	2103      	movs	r1, #3
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f7ff fc33 	bl	800c354 <get_sequence_step_timeout>
 800caee:	4603      	mov	r3, r0
 800caf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800caf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d109      	bne.n	800cb10 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800cafc:	f107 0310 	add.w	r3, r7, #16
 800cb00:	461a      	mov	r2, r3
 800cb02:	2102      	movs	r1, #2
 800cb04:	6878      	ldr	r0, [r7, #4]
 800cb06:	f7ff fc25 	bl	800c354 <get_sequence_step_timeout>
 800cb0a:	4603      	mov	r3, r0
 800cb0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800cb10:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d109      	bne.n	800cb2c <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800cb18:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	2150      	movs	r1, #80	; 0x50
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f001 f95b 	bl	800dddc <VL53L0X_WrByte>
 800cb26:	4603      	mov	r3, r0
 800cb28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800cb2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d108      	bne.n	800cb46 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	461a      	mov	r2, r3
 800cb38:	2103      	movs	r1, #3
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f7ff fceb 	bl	800c516 <set_sequence_step_timeout>
 800cb40:	4603      	mov	r3, r0
 800cb42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800cb46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d108      	bne.n	800cb60 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800cb4e:	693b      	ldr	r3, [r7, #16]
 800cb50:	461a      	mov	r2, r3
 800cb52:	2102      	movs	r1, #2
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f7ff fcde 	bl	800c516 <set_sequence_step_timeout>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	78ba      	ldrb	r2, [r7, #2]
 800cb64:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800cb68:	e02e      	b.n	800cbc8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800cb6a:	f107 0318 	add.w	r3, r7, #24
 800cb6e:	461a      	mov	r2, r3
 800cb70:	2104      	movs	r1, #4
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f7ff fbee 	bl	800c354 <get_sequence_step_timeout>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800cb7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d109      	bne.n	800cb9a <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800cb86:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800cb8a:	461a      	mov	r2, r3
 800cb8c:	2170      	movs	r1, #112	; 0x70
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	f001 f924 	bl	800dddc <VL53L0X_WrByte>
 800cb94:	4603      	mov	r3, r0
 800cb96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800cb9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d108      	bne.n	800cbb4 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800cba2:	69bb      	ldr	r3, [r7, #24]
 800cba4:	461a      	mov	r2, r3
 800cba6:	2104      	movs	r1, #4
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f7ff fcb4 	bl	800c516 <set_sequence_step_timeout>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	78ba      	ldrb	r2, [r7, #2]
 800cbb8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800cbbc:	e004      	b.n	800cbc8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cbbe:	23fc      	movs	r3, #252	; 0xfc
 800cbc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cbc4:	e000      	b.n	800cbc8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800cbc6:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800cbc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d109      	bne.n	800cbe4 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	695b      	ldr	r3, [r3, #20]
 800cbd4:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800cbd6:	69f9      	ldr	r1, [r7, #28]
 800cbd8:	6878      	ldr	r0, [r7, #4]
 800cbda:	f7fc fe1d 	bl	8009818 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800cbe4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d109      	bne.n	800cc00 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800cbec:	f107 010f 	add.w	r1, r7, #15
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	2200      	movs	r2, #0
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f7fe fcbd 	bl	800b574 <VL53L0X_perform_phase_calibration>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800cc00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3728      	adds	r7, #40	; 0x28
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}

0800cc0c <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b086      	sub	sp, #24
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	60f8      	str	r0, [r7, #12]
 800cc14:	460b      	mov	r3, r1
 800cc16:	607a      	str	r2, [r7, #4]
 800cc18:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800cc1e:	7afb      	ldrb	r3, [r7, #11]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d002      	beq.n	800cc2a <VL53L0X_get_vcsel_pulse_period+0x1e>
 800cc24:	2b01      	cmp	r3, #1
 800cc26:	d00a      	beq.n	800cc3e <VL53L0X_get_vcsel_pulse_period+0x32>
 800cc28:	e013      	b.n	800cc52 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800cc2a:	f107 0316 	add.w	r3, r7, #22
 800cc2e:	461a      	mov	r2, r3
 800cc30:	2150      	movs	r1, #80	; 0x50
 800cc32:	68f8      	ldr	r0, [r7, #12]
 800cc34:	f001 f954 	bl	800dee0 <VL53L0X_RdByte>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800cc3c:	e00b      	b.n	800cc56 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800cc3e:	f107 0316 	add.w	r3, r7, #22
 800cc42:	461a      	mov	r2, r3
 800cc44:	2170      	movs	r1, #112	; 0x70
 800cc46:	68f8      	ldr	r0, [r7, #12]
 800cc48:	f001 f94a 	bl	800dee0 <VL53L0X_RdByte>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800cc50:	e001      	b.n	800cc56 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cc52:	23fc      	movs	r3, #252	; 0xfc
 800cc54:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800cc56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d107      	bne.n	800cc6e <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800cc5e:	7dbb      	ldrb	r3, [r7, #22]
 800cc60:	4618      	mov	r0, r3
 800cc62:	f7fe fd59 	bl	800b718 <VL53L0X_decode_vcsel_period>
 800cc66:	4603      	mov	r3, r0
 800cc68:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	701a      	strb	r2, [r3, #0]

	return Status;
 800cc6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3718      	adds	r7, #24
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}

0800cc7a <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800cc7a:	b580      	push	{r7, lr}
 800cc7c:	b092      	sub	sp, #72	; 0x48
 800cc7e:	af00      	add	r7, sp, #0
 800cc80:	6078      	str	r0, [r7, #4]
 800cc82:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cc84:	2300      	movs	r3, #0
 800cc86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800cc8a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800cc8e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800cc90:	f240 7376 	movw	r3, #1910	; 0x776
 800cc94:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800cc96:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800cc9a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800cc9c:	f44f 7325 	mov.w	r3, #660	; 0x294
 800cca0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800cca2:	f240 234e 	movw	r3, #590	; 0x24e
 800cca6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800cca8:	f240 23b2 	movw	r3, #690	; 0x2b2
 800ccac:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800ccae:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ccb2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ccb4:	f240 2326 	movw	r3, #550	; 0x226
 800ccb8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800ccbe:	f644 6320 	movw	r3, #20000	; 0x4e20
 800ccc2:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800ccc8:	683a      	ldr	r2, [r7, #0]
 800ccca:	6a3b      	ldr	r3, [r7, #32]
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d205      	bcs.n	800ccdc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ccd0:	23fc      	movs	r3, #252	; 0xfc
 800ccd2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800ccd6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ccda:	e0aa      	b.n	800ce32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800ccdc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ccde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cce0:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800cce2:	683a      	ldr	r2, [r7, #0]
 800cce4:	1ad3      	subs	r3, r2, r3
 800cce6:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800cce8:	f107 0314 	add.w	r3, r7, #20
 800ccec:	4619      	mov	r1, r3
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f7fc fedc 	bl	8009aac <VL53L0X_GetSequenceStepEnables>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800ccfa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d15b      	bne.n	800cdba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800cd02:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d105      	bne.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800cd08:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d102      	bne.n	800cd14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800cd0e:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d052      	beq.n	800cdba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800cd14:	f107 0310 	add.w	r3, r7, #16
 800cd18:	461a      	mov	r2, r3
 800cd1a:	2102      	movs	r1, #2
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f7ff fb19 	bl	800c354 <get_sequence_step_timeout>
 800cd22:	4603      	mov	r3, r0
 800cd24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800cd28:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d002      	beq.n	800cd36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800cd30:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800cd34:	e07d      	b.n	800ce32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800cd36:	7d3b      	ldrb	r3, [r7, #20]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d00f      	beq.n	800cd5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800cd3c:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800cd3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd40:	4413      	add	r3, r2
 800cd42:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800cd44:	69fa      	ldr	r2, [r7, #28]
 800cd46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d204      	bcs.n	800cd56 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800cd4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	1ad3      	subs	r3, r2, r3
 800cd52:	643b      	str	r3, [r7, #64]	; 0x40
 800cd54:	e002      	b.n	800cd5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cd56:	23fc      	movs	r3, #252	; 0xfc
 800cd58:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800cd5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d002      	beq.n	800cd6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800cd64:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800cd68:	e063      	b.n	800ce32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800cd6a:	7dbb      	ldrb	r3, [r7, #22]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d011      	beq.n	800cd94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800cd70:	693a      	ldr	r2, [r7, #16]
 800cd72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd74:	4413      	add	r3, r2
 800cd76:	005b      	lsls	r3, r3, #1
 800cd78:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800cd7a:	69fa      	ldr	r2, [r7, #28]
 800cd7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d204      	bcs.n	800cd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800cd82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cd84:	69fb      	ldr	r3, [r7, #28]
 800cd86:	1ad3      	subs	r3, r2, r3
 800cd88:	643b      	str	r3, [r7, #64]	; 0x40
 800cd8a:	e016      	b.n	800cdba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cd8c:	23fc      	movs	r3, #252	; 0xfc
 800cd8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800cd92:	e012      	b.n	800cdba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800cd94:	7d7b      	ldrb	r3, [r7, #21]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d00f      	beq.n	800cdba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cd9e:	4413      	add	r3, r2
 800cda0:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800cda2:	69fa      	ldr	r2, [r7, #28]
 800cda4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cda6:	429a      	cmp	r2, r3
 800cda8:	d204      	bcs.n	800cdb4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800cdaa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cdac:	69fb      	ldr	r3, [r7, #28]
 800cdae:	1ad3      	subs	r3, r2, r3
 800cdb0:	643b      	str	r3, [r7, #64]	; 0x40
 800cdb2:	e002      	b.n	800cdba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cdb4:	23fc      	movs	r3, #252	; 0xfc
 800cdb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800cdba:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d002      	beq.n	800cdc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800cdc2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800cdc6:	e034      	b.n	800ce32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800cdc8:	7dfb      	ldrb	r3, [r7, #23]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d019      	beq.n	800ce02 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800cdce:	f107 030c 	add.w	r3, r7, #12
 800cdd2:	461a      	mov	r2, r3
 800cdd4:	2103      	movs	r1, #3
 800cdd6:	6878      	ldr	r0, [r7, #4]
 800cdd8:	f7ff fabc 	bl	800c354 <get_sequence_step_timeout>
 800cddc:	4603      	mov	r3, r0
 800cdde:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cde6:	4413      	add	r3, r2
 800cde8:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800cdea:	69fa      	ldr	r2, [r7, #28]
 800cdec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d204      	bcs.n	800cdfc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800cdf2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cdf4:	69fb      	ldr	r3, [r7, #28]
 800cdf6:	1ad3      	subs	r3, r2, r3
 800cdf8:	643b      	str	r3, [r7, #64]	; 0x40
 800cdfa:	e002      	b.n	800ce02 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800cdfc:	23fc      	movs	r3, #252	; 0xfc
 800cdfe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800ce02:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d111      	bne.n	800ce2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800ce0a:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d00e      	beq.n	800ce2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800ce10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ce12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce14:	1ad3      	subs	r3, r2, r3
 800ce16:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800ce18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ce1a:	2104      	movs	r1, #4
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f7ff fb7a 	bl	800c516 <set_sequence_step_timeout>
 800ce22:	4603      	mov	r3, r0
 800ce24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	683a      	ldr	r2, [r7, #0]
 800ce2c:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800ce2e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	3748      	adds	r7, #72	; 0x48
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}

0800ce3a <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800ce3a:	b580      	push	{r7, lr}
 800ce3c:	b090      	sub	sp, #64	; 0x40
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6078      	str	r0, [r7, #4]
 800ce42:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ce44:	2300      	movs	r3, #0
 800ce46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800ce4a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ce4e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800ce50:	f240 7376 	movw	r3, #1910	; 0x776
 800ce54:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800ce56:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800ce5a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800ce5c:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ce60:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800ce62:	f240 234e 	movw	r3, #590	; 0x24e
 800ce66:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800ce68:	f240 23b2 	movw	r3, #690	; 0x2b2
 800ce6c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800ce6e:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ce72:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ce74:	f240 2326 	movw	r3, #550	; 0x226
 800ce78:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800ce7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ce80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce82:	441a      	add	r2, r3
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800ce88:	f107 0318 	add.w	r3, r7, #24
 800ce8c:	4619      	mov	r1, r3
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f7fc fe0c 	bl	8009aac <VL53L0X_GetSequenceStepEnables>
 800ce94:	4603      	mov	r3, r0
 800ce96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800ce9a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d002      	beq.n	800cea8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800cea2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cea6:	e075      	b.n	800cf94 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800cea8:	7e3b      	ldrb	r3, [r7, #24]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d105      	bne.n	800ceba <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800ceae:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d102      	bne.n	800ceba <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800ceb4:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d030      	beq.n	800cf1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800ceba:	f107 0310 	add.w	r3, r7, #16
 800cebe:	461a      	mov	r2, r3
 800cec0:	2102      	movs	r1, #2
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f7ff fa46 	bl	800c354 <get_sequence_step_timeout>
 800cec8:	4603      	mov	r3, r0
 800ceca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800cece:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d122      	bne.n	800cf1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800ced6:	7e3b      	ldrb	r3, [r7, #24]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d007      	beq.n	800ceec <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800cee0:	6939      	ldr	r1, [r7, #16]
 800cee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cee4:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800cee6:	441a      	add	r2, r3
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800ceec:	7ebb      	ldrb	r3, [r7, #26]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d009      	beq.n	800cf06 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800cef6:	6939      	ldr	r1, [r7, #16]
 800cef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefa:	440b      	add	r3, r1
 800cefc:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800cefe:	441a      	add	r2, r3
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	601a      	str	r2, [r3, #0]
 800cf04:	e00a      	b.n	800cf1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800cf06:	7e7b      	ldrb	r3, [r7, #25]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d007      	beq.n	800cf1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800cf10:	6939      	ldr	r1, [r7, #16]
 800cf12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf14:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800cf16:	441a      	add	r2, r3
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800cf1c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d114      	bne.n	800cf4e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800cf24:	7efb      	ldrb	r3, [r7, #27]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d011      	beq.n	800cf4e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800cf2a:	f107 030c 	add.w	r3, r7, #12
 800cf2e:	461a      	mov	r2, r3
 800cf30:	2103      	movs	r1, #3
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7ff fa0e 	bl	800c354 <get_sequence_step_timeout>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800cf42:	68f9      	ldr	r1, [r7, #12]
 800cf44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf46:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800cf48:	441a      	add	r2, r3
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800cf4e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d114      	bne.n	800cf80 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800cf56:	7f3b      	ldrb	r3, [r7, #28]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d011      	beq.n	800cf80 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800cf5c:	f107 0314 	add.w	r3, r7, #20
 800cf60:	461a      	mov	r2, r3
 800cf62:	2104      	movs	r1, #4
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f7ff f9f5 	bl	800c354 <get_sequence_step_timeout>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800cf74:	6979      	ldr	r1, [r7, #20]
 800cf76:	6a3b      	ldr	r3, [r7, #32]
 800cf78:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800cf7a:	441a      	add	r2, r3
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800cf80:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d103      	bne.n	800cf90 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	681a      	ldr	r2, [r3, #0]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cf90:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	3740      	adds	r7, #64	; 0x40
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bd80      	pop	{r7, pc}

0800cf9c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b088      	sub	sp, #32
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800cfae:	e0c6      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	683a      	ldr	r2, [r7, #0]
 800cfb4:	4413      	add	r3, r2
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	74fb      	strb	r3, [r7, #19]
		Index++;
 800cfba:	697b      	ldr	r3, [r7, #20]
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800cfc0:	7cfb      	ldrb	r3, [r7, #19]
 800cfc2:	2bff      	cmp	r3, #255	; 0xff
 800cfc4:	f040 808d 	bne.w	800d0e2 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800cfc8:	697b      	ldr	r3, [r7, #20]
 800cfca:	683a      	ldr	r2, [r7, #0]
 800cfcc:	4413      	add	r3, r2
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	747b      	strb	r3, [r7, #17]
			Index++;
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800cfd8:	7c7b      	ldrb	r3, [r7, #17]
 800cfda:	2b03      	cmp	r3, #3
 800cfdc:	d87e      	bhi.n	800d0dc <VL53L0X_load_tuning_settings+0x140>
 800cfde:	a201      	add	r2, pc, #4	; (adr r2, 800cfe4 <VL53L0X_load_tuning_settings+0x48>)
 800cfe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfe4:	0800cff5 	.word	0x0800cff5
 800cfe8:	0800d02f 	.word	0x0800d02f
 800cfec:	0800d069 	.word	0x0800d069
 800cff0:	0800d0a3 	.word	0x0800d0a3
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	683a      	ldr	r2, [r7, #0]
 800cff8:	4413      	add	r3, r2
 800cffa:	781b      	ldrb	r3, [r3, #0]
 800cffc:	743b      	strb	r3, [r7, #16]
				Index++;
 800cffe:	697b      	ldr	r3, [r7, #20]
 800d000:	3301      	adds	r3, #1
 800d002:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	683a      	ldr	r2, [r7, #0]
 800d008:	4413      	add	r3, r2
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	3301      	adds	r3, #1
 800d012:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d014:	7c3b      	ldrb	r3, [r7, #16]
 800d016:	b29b      	uxth	r3, r3
 800d018:	021b      	lsls	r3, r3, #8
 800d01a:	b29a      	uxth	r2, r3
 800d01c:	7bfb      	ldrb	r3, [r7, #15]
 800d01e:	b29b      	uxth	r3, r3
 800d020:	4413      	add	r3, r2
 800d022:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	89ba      	ldrh	r2, [r7, #12]
 800d028:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800d02c:	e087      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	683a      	ldr	r2, [r7, #0]
 800d032:	4413      	add	r3, r2
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	743b      	strb	r3, [r7, #16]
				Index++;
 800d038:	697b      	ldr	r3, [r7, #20]
 800d03a:	3301      	adds	r3, #1
 800d03c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d03e:	697b      	ldr	r3, [r7, #20]
 800d040:	683a      	ldr	r2, [r7, #0]
 800d042:	4413      	add	r3, r2
 800d044:	781b      	ldrb	r3, [r3, #0]
 800d046:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	3301      	adds	r3, #1
 800d04c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d04e:	7c3b      	ldrb	r3, [r7, #16]
 800d050:	b29b      	uxth	r3, r3
 800d052:	021b      	lsls	r3, r3, #8
 800d054:	b29a      	uxth	r2, r3
 800d056:	7bfb      	ldrb	r3, [r7, #15]
 800d058:	b29b      	uxth	r3, r3
 800d05a:	4413      	add	r3, r2
 800d05c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	89ba      	ldrh	r2, [r7, #12]
 800d062:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800d066:	e06a      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	683a      	ldr	r2, [r7, #0]
 800d06c:	4413      	add	r3, r2
 800d06e:	781b      	ldrb	r3, [r3, #0]
 800d070:	743b      	strb	r3, [r7, #16]
				Index++;
 800d072:	697b      	ldr	r3, [r7, #20]
 800d074:	3301      	adds	r3, #1
 800d076:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	683a      	ldr	r2, [r7, #0]
 800d07c:	4413      	add	r3, r2
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	3301      	adds	r3, #1
 800d086:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d088:	7c3b      	ldrb	r3, [r7, #16]
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	021b      	lsls	r3, r3, #8
 800d08e:	b29a      	uxth	r2, r3
 800d090:	7bfb      	ldrb	r3, [r7, #15]
 800d092:	b29b      	uxth	r3, r3
 800d094:	4413      	add	r3, r2
 800d096:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	89ba      	ldrh	r2, [r7, #12]
 800d09c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800d0a0:	e04d      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	683a      	ldr	r2, [r7, #0]
 800d0a6:	4413      	add	r3, r2
 800d0a8:	781b      	ldrb	r3, [r3, #0]
 800d0aa:	743b      	strb	r3, [r7, #16]
				Index++;
 800d0ac:	697b      	ldr	r3, [r7, #20]
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	683a      	ldr	r2, [r7, #0]
 800d0b6:	4413      	add	r3, r2
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	3301      	adds	r3, #1
 800d0c0:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d0c2:	7c3b      	ldrb	r3, [r7, #16]
 800d0c4:	b29b      	uxth	r3, r3
 800d0c6:	021b      	lsls	r3, r3, #8
 800d0c8:	b29a      	uxth	r2, r3
 800d0ca:	7bfb      	ldrb	r3, [r7, #15]
 800d0cc:	b29b      	uxth	r3, r3
 800d0ce:	4413      	add	r3, r2
 800d0d0:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	89ba      	ldrh	r2, [r7, #12]
 800d0d6:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800d0da:	e030      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d0dc:	23fc      	movs	r3, #252	; 0xfc
 800d0de:	77fb      	strb	r3, [r7, #31]
 800d0e0:	e02d      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800d0e2:	7cfb      	ldrb	r3, [r7, #19]
 800d0e4:	2b04      	cmp	r3, #4
 800d0e6:	d828      	bhi.n	800d13a <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	683a      	ldr	r2, [r7, #0]
 800d0ec:	4413      	add	r3, r2
 800d0ee:	781b      	ldrb	r3, [r3, #0]
 800d0f0:	74bb      	strb	r3, [r7, #18]
			Index++;
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	61bb      	str	r3, [r7, #24]
 800d0fc:	e00f      	b.n	800d11e <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	683a      	ldr	r2, [r7, #0]
 800d102:	4413      	add	r3, r2
 800d104:	7819      	ldrb	r1, [r3, #0]
 800d106:	f107 0208 	add.w	r2, r7, #8
 800d10a:	69bb      	ldr	r3, [r7, #24]
 800d10c:	4413      	add	r3, r2
 800d10e:	460a      	mov	r2, r1
 800d110:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	3301      	adds	r3, #1
 800d116:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800d118:	69bb      	ldr	r3, [r7, #24]
 800d11a:	3301      	adds	r3, #1
 800d11c:	61bb      	str	r3, [r7, #24]
 800d11e:	7cfb      	ldrb	r3, [r7, #19]
 800d120:	69ba      	ldr	r2, [r7, #24]
 800d122:	429a      	cmp	r2, r3
 800d124:	dbeb      	blt.n	800d0fe <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800d126:	7cfb      	ldrb	r3, [r7, #19]
 800d128:	f107 0208 	add.w	r2, r7, #8
 800d12c:	7cb9      	ldrb	r1, [r7, #18]
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f000 fdf8 	bl	800dd24 <VL53L0X_WriteMulti>
 800d134:	4603      	mov	r3, r0
 800d136:	77fb      	strb	r3, [r7, #31]
 800d138:	e001      	b.n	800d13e <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d13a:	23fc      	movs	r3, #252	; 0xfc
 800d13c:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	683a      	ldr	r2, [r7, #0]
 800d142:	4413      	add	r3, r2
 800d144:	781b      	ldrb	r3, [r3, #0]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d004      	beq.n	800d154 <VL53L0X_load_tuning_settings+0x1b8>
 800d14a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	f43f af2e 	beq.w	800cfb0 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d154:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3720      	adds	r7, #32
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}

0800d160 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b088      	sub	sp, #32
 800d164:	af00      	add	r7, sp, #0
 800d166:	60f8      	str	r0, [r7, #12]
 800d168:	60b9      	str	r1, [r7, #8]
 800d16a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d16c:	2300      	movs	r3, #0
 800d16e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2200      	movs	r2, #0
 800d174:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800d176:	f107 0313 	add.w	r3, r7, #19
 800d17a:	4619      	mov	r1, r3
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	f7fc fd21 	bl	8009bc4 <VL53L0X_GetXTalkCompensationEnable>
 800d182:	4603      	mov	r3, r0
 800d184:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800d186:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d111      	bne.n	800d1b2 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800d18e:	7cfb      	ldrb	r3, [r7, #19]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d00e      	beq.n	800d1b2 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6a1b      	ldr	r3, [r3, #32]
 800d198:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	8a9b      	ldrh	r3, [r3, #20]
 800d19e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800d1a0:	69bb      	ldr	r3, [r7, #24]
 800d1a2:	fb02 f303 	mul.w	r3, r2, r3
 800d1a6:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	3380      	adds	r3, #128	; 0x80
 800d1ac:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800d1b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3720      	adds	r7, #32
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}

0800d1be <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800d1be:	b580      	push	{r7, lr}
 800d1c0:	b086      	sub	sp, #24
 800d1c2:	af00      	add	r7, sp, #0
 800d1c4:	60f8      	str	r0, [r7, #12]
 800d1c6:	60b9      	str	r1, [r7, #8]
 800d1c8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800d1d6:	f107 0310 	add.w	r3, r7, #16
 800d1da:	461a      	mov	r2, r3
 800d1dc:	68b9      	ldr	r1, [r7, #8]
 800d1de:	68f8      	ldr	r0, [r7, #12]
 800d1e0:	f7ff ffbe 	bl	800d160 <VL53L0X_get_total_xtalk_rate>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800d1e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d105      	bne.n	800d1fc <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681a      	ldr	r2, [r3, #0]
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	441a      	add	r2, r3
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	601a      	str	r2, [r3, #0]

	return Status;
 800d1fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d200:	4618      	mov	r0, r3
 800d202:	3718      	adds	r7, #24
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}

0800d208 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b09a      	sub	sp, #104	; 0x68
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	60f8      	str	r0, [r7, #12]
 800d210:	60b9      	str	r1, [r7, #8]
 800d212:	607a      	str	r2, [r7, #4]
 800d214:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800d216:	2312      	movs	r3, #18
 800d218:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800d21a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d21e:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800d220:	2342      	movs	r3, #66	; 0x42
 800d222:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800d224:	2306      	movs	r3, #6
 800d226:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800d228:	2307      	movs	r3, #7
 800d22a:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d22c:	2300      	movs	r3, #0
 800d22e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800d238:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800d240:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800d242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d244:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d246:	fb02 f303 	mul.w	r3, r2, r3
 800d24a:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800d24c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d24e:	3380      	adds	r3, #128	; 0x80
 800d250:	0a1b      	lsrs	r3, r3, #8
 800d252:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800d254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d256:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d258:	fb02 f303 	mul.w	r3, r2, r3
 800d25c:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800d25e:	2300      	movs	r3, #0
 800d260:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d01b      	beq.n	800d2a0 <VL53L0X_calc_dmax+0x98>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	029b      	lsls	r3, r3, #10
 800d26c:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800d272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d274:	4413      	add	r3, r2
 800d276:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800d278:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d280:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800d282:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d284:	4613      	mov	r3, r2
 800d286:	005b      	lsls	r3, r3, #1
 800d288:	4413      	add	r3, r2
 800d28a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800d28c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d28e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d290:	fb02 f303 	mul.w	r3, r2, r3
 800d294:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800d296:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d298:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d29c:	0c1b      	lsrs	r3, r3, #16
 800d29e:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d2a4:	fb02 f303 	mul.w	r3, r2, r3
 800d2a8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800d2aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d2b0:	0c1b      	lsrs	r3, r3, #16
 800d2b2:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800d2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d2b8:	fb02 f303 	mul.w	r3, r2, r3
 800d2bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800d2be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d2c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d2c4:	0c1b      	lsrs	r3, r3, #16
 800d2c6:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800d2c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2ca:	085a      	lsrs	r2, r3, #1
 800d2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ce:	441a      	add	r2, r3
 800d2d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2d6:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800d2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d2dc:	fb02 f303 	mul.w	r3, r2, r3
 800d2e0:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800d2e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d2e8:	d302      	bcc.n	800d2f0 <VL53L0X_calc_dmax+0xe8>
		minSignalNeeded_p3 = 0xfff00000;
 800d2ea:	4b55      	ldr	r3, [pc, #340]	; (800d440 <VL53L0X_calc_dmax+0x238>)
 800d2ec:	663b      	str	r3, [r7, #96]	; 0x60
 800d2ee:	e016      	b.n	800d31e <VL53L0X_calc_dmax+0x116>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800d2f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2f2:	085a      	lsrs	r2, r3, #1
 800d2f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d2f6:	441a      	add	r2, r3
 800d2f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2fe:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800d300:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d302:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d304:	fb02 f303 	mul.w	r3, r2, r3
 800d308:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800d30a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d30c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d310:	0c1b      	lsrs	r3, r3, #16
 800d312:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800d314:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d316:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d318:	fb02 f303 	mul.w	r3, r2, r3
 800d31c:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800d31e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d320:	039b      	lsls	r3, r3, #14
 800d322:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d326:	4a47      	ldr	r2, [pc, #284]	; (800d444 <VL53L0X_calc_dmax+0x23c>)
 800d328:	fba2 2303 	umull	r2, r3, r2, r3
 800d32c:	099b      	lsrs	r3, r3, #6
 800d32e:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800d330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d334:	fb02 f303 	mul.w	r3, r2, r3
 800d338:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800d33a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d33c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d33e:	fb02 f303 	mul.w	r3, r2, r3
 800d342:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800d344:	6a3b      	ldr	r3, [r7, #32]
 800d346:	3308      	adds	r3, #8
 800d348:	091b      	lsrs	r3, r3, #4
 800d34a:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800d34c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d34e:	6a3b      	ldr	r3, [r7, #32]
 800d350:	1ad3      	subs	r3, r2, r3
 800d352:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800d354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d356:	4613      	mov	r3, r2
 800d358:	005b      	lsls	r3, r3, #1
 800d35a:	4413      	add	r3, r2
 800d35c:	011b      	lsls	r3, r3, #4
 800d35e:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800d366:	0b9b      	lsrs	r3, r3, #14
 800d368:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800d36a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d36c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d36e:	4413      	add	r3, r2
 800d370:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800d372:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d374:	085b      	lsrs	r3, r3, #1
 800d376:	69ba      	ldr	r2, [r7, #24]
 800d378:	4413      	add	r3, r2
 800d37a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800d37c:	69ba      	ldr	r2, [r7, #24]
 800d37e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d380:	fbb2 f3f3 	udiv	r3, r2, r3
 800d384:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800d386:	69bb      	ldr	r3, [r7, #24]
 800d388:	039b      	lsls	r3, r3, #14
 800d38a:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	085b      	lsrs	r3, r3, #1
 800d390:	69ba      	ldr	r2, [r7, #24]
 800d392:	4413      	add	r3, r2
 800d394:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800d396:	69ba      	ldr	r2, [r7, #24]
 800d398:	69fb      	ldr	r3, [r7, #28]
 800d39a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d39e:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800d3a0:	69bb      	ldr	r3, [r7, #24]
 800d3a2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d3a4:	fb02 f303 	mul.w	r3, r2, r3
 800d3a8:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800d3aa:	69bb      	ldr	r3, [r7, #24]
 800d3ac:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d3b0:	4a24      	ldr	r2, [pc, #144]	; (800d444 <VL53L0X_calc_dmax+0x23c>)
 800d3b2:	fba2 2303 	umull	r2, r3, r2, r3
 800d3b6:	099b      	lsrs	r3, r3, #6
 800d3b8:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800d3ba:	69bb      	ldr	r3, [r7, #24]
 800d3bc:	011b      	lsls	r3, r3, #4
 800d3be:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800d3c0:	69bb      	ldr	r3, [r7, #24]
 800d3c2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d3c6:	4a1f      	ldr	r2, [pc, #124]	; (800d444 <VL53L0X_calc_dmax+0x23c>)
 800d3c8:	fba2 2303 	umull	r2, r3, r2, r3
 800d3cc:	099b      	lsrs	r3, r3, #6
 800d3ce:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800d3d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3d2:	3380      	adds	r3, #128	; 0x80
 800d3d4:	0a1b      	lsrs	r3, r3, #8
 800d3d6:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d008      	beq.n	800d3f0 <VL53L0X_calc_dmax+0x1e8>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	085a      	lsrs	r2, r3, #1
 800d3e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3e4:	441a      	add	r2, r3
 800d3e6:	697b      	ldr	r3, [r7, #20]
 800d3e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3ec:	65bb      	str	r3, [r7, #88]	; 0x58
 800d3ee:	e001      	b.n	800d3f4 <VL53L0X_calc_dmax+0x1ec>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800d3f4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d3f6:	f7fe f9b5 	bl	800b764 <VL53L0X_isqrt>
 800d3fa:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800d3fc:	69bb      	ldr	r3, [r7, #24]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d008      	beq.n	800d414 <VL53L0X_calc_dmax+0x20c>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800d402:	69bb      	ldr	r3, [r7, #24]
 800d404:	085a      	lsrs	r2, r3, #1
 800d406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d408:	441a      	add	r2, r3
 800d40a:	69bb      	ldr	r3, [r7, #24]
 800d40c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d410:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d412:	e001      	b.n	800d418 <VL53L0X_calc_dmax+0x210>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800d414:	2300      	movs	r3, #0
 800d416:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800d418:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d41a:	f7fe f9a3 	bl	800b764 <VL53L0X_isqrt>
 800d41e:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800d420:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d422:	693a      	ldr	r2, [r7, #16]
 800d424:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800d426:	693a      	ldr	r2, [r7, #16]
 800d428:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d902      	bls.n	800d434 <VL53L0X_calc_dmax+0x22c>
		*pdmax_mm = dmaxAmbient;
 800d42e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d430:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d432:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800d434:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800d438:	4618      	mov	r0, r3
 800d43a:	3768      	adds	r7, #104	; 0x68
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}
 800d440:	fff00000 	.word	0xfff00000
 800d444:	10624dd3 	.word	0x10624dd3

0800d448 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b0b4      	sub	sp, #208	; 0xd0
 800d44c:	af04      	add	r7, sp, #16
 800d44e:	60f8      	str	r0, [r7, #12]
 800d450:	60b9      	str	r1, [r7, #8]
 800d452:	607a      	str	r2, [r7, #4]
 800d454:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800d456:	f44f 7348 	mov.w	r3, #800	; 0x320
 800d45a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800d45e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800d462:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800d466:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800d46a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800d46e:	f241 235c 	movw	r3, #4700	; 0x125c
 800d472:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800d476:	4b9e      	ldr	r3, [pc, #632]	; (800d6f0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800d478:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800d47c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800d480:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800d482:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800d486:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d48a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d48e:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800d490:	4b98      	ldr	r3, [pc, #608]	; (800d6f4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800d492:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800d494:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d498:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800d49a:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800d49e:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800d4a0:	f240 6377 	movw	r3, #1655	; 0x677
 800d4a4:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	6a1b      	ldr	r3, [r3, #32]
 800d4b0:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	691b      	ldr	r3, [r3, #16]
 800d4b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d4ba:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800d4be:	0c1b      	lsrs	r3, r3, #16
 800d4c0:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	68db      	ldr	r3, [r3, #12]
 800d4c6:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800d4c8:	f107 0310 	add.w	r3, r7, #16
 800d4cc:	461a      	mov	r2, r3
 800d4ce:	68b9      	ldr	r1, [r7, #8]
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f7ff fe74 	bl	800d1be <VL53L0X_get_total_signal_rate>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800d4dc:	f107 0314 	add.w	r3, r7, #20
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	68b9      	ldr	r1, [r7, #8]
 800d4e4:	68f8      	ldr	r0, [r7, #12]
 800d4e6:	f7ff fe3b 	bl	800d160 <VL53L0X_get_total_xtalk_rate>
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d4f6:	fb02 f303 	mul.w	r3, r2, r3
 800d4fa:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800d4fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d4fe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d502:	0c1b      	lsrs	r3, r3, #16
 800d504:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800d506:	697b      	ldr	r3, [r7, #20]
 800d508:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d50c:	fb02 f303 	mul.w	r3, r2, r3
 800d510:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800d514:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800d518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d902      	bls.n	800d524 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800d51e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d520:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800d524:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d168      	bne.n	800d5fe <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800d532:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800d53c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800d540:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800d544:	461a      	mov	r2, r3
 800d546:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800d54a:	68f8      	ldr	r0, [r7, #12]
 800d54c:	f7fe feae 	bl	800c2ac <VL53L0X_calc_timeout_mclks>
 800d550:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800d562:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800d566:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800d56a:	461a      	mov	r2, r3
 800d56c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800d570:	68f8      	ldr	r0, [r7, #12]
 800d572:	f7fe fe9b 	bl	800c2ac <VL53L0X_calc_timeout_mclks>
 800d576:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800d578:	2303      	movs	r3, #3
 800d57a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800d57e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800d582:	2b08      	cmp	r3, #8
 800d584:	d102      	bne.n	800d58c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800d586:	2302      	movs	r3, #2
 800d588:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800d58c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d58e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d590:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800d592:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800d596:	fb02 f303 	mul.w	r3, r2, r3
 800d59a:	02db      	lsls	r3, r3, #11
 800d59c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800d5a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d5a4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d5a8:	4a53      	ldr	r2, [pc, #332]	; (800d6f8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d5aa:	fba2 2303 	umull	r2, r3, r2, r3
 800d5ae:	099b      	lsrs	r3, r3, #6
 800d5b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800d5b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d5b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d5ba:	fb02 f303 	mul.w	r3, r2, r3
 800d5be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800d5c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d5c6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d5ca:	4a4b      	ldr	r2, [pc, #300]	; (800d6f8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800d5d0:	099b      	lsrs	r3, r3, #6
 800d5d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	3380      	adds	r3, #128	; 0x80
 800d5da:	0a1b      	lsrs	r3, r3, #8
 800d5dc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800d5de:	693a      	ldr	r2, [r7, #16]
 800d5e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d5e4:	fb02 f303 	mul.w	r3, r2, r3
 800d5e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800d5ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d5f0:	3380      	adds	r3, #128	; 0x80
 800d5f2:	0a1b      	lsrs	r3, r3, #8
 800d5f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800d5f8:	693b      	ldr	r3, [r7, #16]
 800d5fa:	021b      	lsls	r3, r3, #8
 800d5fc:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800d5fe:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800d602:	2b00      	cmp	r3, #0
 800d604:	d002      	beq.n	800d60c <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800d606:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800d60a:	e165      	b.n	800d8d8 <VL53L0X_calc_sigma_estimate+0x490>
	}

	if (peakSignalRate_kcps == 0) {
 800d60c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d10c      	bne.n	800d62c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d618:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d620:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	2200      	movs	r2, #0
 800d628:	601a      	str	r2, [r3, #0]
 800d62a:	e153      	b.n	800d8d4 <VL53L0X_calc_sigma_estimate+0x48c>
	} else {
		if (vcselTotalEventsRtn < 1)
 800d62c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d630:	2b00      	cmp	r3, #0
 800d632:	d102      	bne.n	800d63a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800d634:	2301      	movs	r3, #1
 800d636:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800d63a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d63e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800d640:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d642:	041a      	lsls	r2, r3, #16
 800d644:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d646:	fbb2 f3f3 	udiv	r3, r2, r3
 800d64a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800d64e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d652:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d654:	429a      	cmp	r2, r3
 800d656:	d902      	bls.n	800d65e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800d658:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d65a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800d65e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d662:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800d666:	fb02 f303 	mul.w	r3, r2, r3
 800d66a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800d66e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d672:	4613      	mov	r3, r2
 800d674:	005b      	lsls	r3, r3, #1
 800d676:	4413      	add	r3, r2
 800d678:	009b      	lsls	r3, r3, #2
 800d67a:	4618      	mov	r0, r3
 800d67c:	f7fe f872 	bl	800b764 <VL53L0X_isqrt>
 800d680:	4603      	mov	r3, r0
 800d682:	005b      	lsls	r3, r3, #1
 800d684:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800d686:	68bb      	ldr	r3, [r7, #8]
 800d688:	891b      	ldrh	r3, [r3, #8]
 800d68a:	461a      	mov	r2, r3
 800d68c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d68e:	fb02 f303 	mul.w	r3, r2, r3
 800d692:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800d694:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d696:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800d698:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d69c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800d69e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800d6a0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800d6a4:	4a14      	ldr	r2, [pc, #80]	; (800d6f8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d6a6:	fba2 2303 	umull	r2, r3, r2, r3
 800d6aa:	099b      	lsrs	r3, r3, #6
 800d6ac:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800d6ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d6b0:	041b      	lsls	r3, r3, #16
 800d6b2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d6b6:	4a10      	ldr	r2, [pc, #64]	; (800d6f8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800d6b8:	fba2 2303 	umull	r2, r3, r2, r3
 800d6bc:	099b      	lsrs	r3, r3, #6
 800d6be:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800d6c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6c2:	021b      	lsls	r3, r3, #8
 800d6c4:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800d6c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	bfb8      	it	lt
 800d6d2:	425b      	neglt	r3, r3
 800d6d4:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800d6d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d6d8:	021b      	lsls	r3, r3, #8
 800d6da:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	7e1b      	ldrb	r3, [r3, #24]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d00b      	beq.n	800d6fc <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800d6e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d6e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d6ec:	e035      	b.n	800d75a <VL53L0X_calc_sigma_estimate+0x312>
 800d6ee:	bf00      	nop
 800d6f0:	028f87ae 	.word	0x028f87ae
 800d6f4:	0006999a 	.word	0x0006999a
 800d6f8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800d6fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d6fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d702:	fbb2 f3f3 	udiv	r3, r2, r3
 800d706:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800d70a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d70c:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800d710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d714:	fb02 f303 	mul.w	r3, r2, r3
 800d718:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800d71c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800d720:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d722:	4413      	add	r3, r2
 800d724:	0c1b      	lsrs	r3, r3, #16
 800d726:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800d72a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d72e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800d732:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800d736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d73a:	085b      	lsrs	r3, r3, #1
 800d73c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800d740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d744:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800d748:	fb02 f303 	mul.w	r3, r2, r3
 800d74c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800d750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d754:	0b9b      	lsrs	r3, r3, #14
 800d756:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800d75a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d75e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d760:	fb02 f303 	mul.w	r3, r2, r3
 800d764:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800d766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d768:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d76c:	0c1b      	lsrs	r3, r3, #16
 800d76e:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800d770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d774:	fb02 f303 	mul.w	r3, r2, r3
 800d778:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800d77a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d77e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800d780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d782:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800d786:	0c1b      	lsrs	r3, r3, #16
 800d788:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800d78a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d78c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d78e:	fb02 f303 	mul.w	r3, r2, r3
 800d792:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800d794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d798:	4413      	add	r3, r2
 800d79a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800d79c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d79e:	f7fd ffe1 	bl	800b764 <VL53L0X_isqrt>
 800d7a2:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800d7a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7a6:	041b      	lsls	r3, r3, #16
 800d7a8:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800d7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ac:	3332      	adds	r3, #50	; 0x32
 800d7ae:	4a4c      	ldr	r2, [pc, #304]	; (800d8e0 <VL53L0X_calc_sigma_estimate+0x498>)
 800d7b0:	fba2 2303 	umull	r2, r3, r2, r3
 800d7b4:	095a      	lsrs	r2, r3, #5
 800d7b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d7b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800d7c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d7c4:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800d7c8:	fb02 f303 	mul.w	r3, r2, r3
 800d7cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800d7d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d7d4:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800d7d8:	3308      	adds	r3, #8
 800d7da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800d7de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d7e2:	4a40      	ldr	r2, [pc, #256]	; (800d8e4 <VL53L0X_calc_sigma_estimate+0x49c>)
 800d7e4:	fba2 2303 	umull	r2, r3, r2, r3
 800d7e8:	0b5b      	lsrs	r3, r3, #13
 800d7ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800d7ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d7f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	d902      	bls.n	800d7fe <VL53L0X_calc_sigma_estimate+0x3b6>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800d7f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d7fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800d7fe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800d802:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d806:	4413      	add	r3, r2
 800d808:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800d80c:	4a36      	ldr	r2, [pc, #216]	; (800d8e8 <VL53L0X_calc_sigma_estimate+0x4a0>)
 800d80e:	fba2 2303 	umull	r2, r3, r2, r3
 800d812:	099b      	lsrs	r3, r3, #6
 800d814:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800d816:	6a3b      	ldr	r3, [r7, #32]
 800d818:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800d81a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d81e:	441a      	add	r2, r3
 800d820:	6a3b      	ldr	r3, [r7, #32]
 800d822:	fbb2 f3f3 	udiv	r3, r2, r3
		sigmaEstRef =
 800d826:	4618      	mov	r0, r3
 800d828:	f7fd ff9c 	bl	800b764 <VL53L0X_isqrt>
 800d82c:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800d82e:	69fb      	ldr	r3, [r7, #28]
 800d830:	021b      	lsls	r3, r3, #8
 800d832:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800d834:	69fb      	ldr	r3, [r7, #28]
 800d836:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d83a:	4a2b      	ldr	r2, [pc, #172]	; (800d8e8 <VL53L0X_calc_sigma_estimate+0x4a0>)
 800d83c:	fba2 2303 	umull	r2, r3, r2, r3
 800d840:	099b      	lsrs	r3, r3, #6
 800d842:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800d844:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d848:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d84c:	fb02 f303 	mul.w	r3, r2, r3
 800d850:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800d852:	69fb      	ldr	r3, [r7, #28]
 800d854:	69fa      	ldr	r2, [r7, #28]
 800d856:	fb02 f303 	mul.w	r3, r2, r3
 800d85a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800d85c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d85e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d860:	4413      	add	r3, r2
 800d862:	4618      	mov	r0, r3
 800d864:	f7fd ff7e 	bl	800b764 <VL53L0X_isqrt>
 800d868:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800d86a:	69bb      	ldr	r3, [r7, #24]
 800d86c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d870:	fb02 f303 	mul.w	r3, r2, r3
 800d874:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800d878:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d009      	beq.n	800d892 <VL53L0X_calc_sigma_estimate+0x44a>
 800d87e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d882:	2b00      	cmp	r3, #0
 800d884:	d005      	beq.n	800d892 <VL53L0X_calc_sigma_estimate+0x44a>
 800d886:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800d88a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d88e:	429a      	cmp	r2, r3
 800d890:	d903      	bls.n	800d89a <VL53L0X_calc_sigma_estimate+0x452>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800d892:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d896:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800d8a0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681a      	ldr	r2, [r3, #0]
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800d8ac:	6939      	ldr	r1, [r7, #16]
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	9303      	str	r3, [sp, #12]
 800d8b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d8b6:	9302      	str	r3, [sp, #8]
 800d8b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d8bc:	9301      	str	r3, [sp, #4]
 800d8be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d8c0:	9300      	str	r3, [sp, #0]
 800d8c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d8c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d8c8:	68f8      	ldr	r0, [r7, #12]
 800d8ca:	f7ff fc9d 	bl	800d208 <VL53L0X_calc_dmax>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d8d4:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800d8d8:	4618      	mov	r0, r3
 800d8da:	37c0      	adds	r7, #192	; 0xc0
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}
 800d8e0:	51eb851f 	.word	0x51eb851f
 800d8e4:	d1b71759 	.word	0xd1b71759
 800d8e8:	10624dd3 	.word	0x10624dd3

0800d8ec <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b090      	sub	sp, #64	; 0x40
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	60f8      	str	r0, [r7, #12]
 800d8f4:	607a      	str	r2, [r7, #4]
 800d8f6:	461a      	mov	r2, r3
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	72fb      	strb	r3, [r7, #11]
 800d8fc:	4613      	mov	r3, r2
 800d8fe:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d900:	2300      	movs	r3, #0
 800d902:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800d906:	2300      	movs	r3, #0
 800d908:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800d90c:	2300      	movs	r3, #0
 800d90e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800d912:	2300      	movs	r3, #0
 800d914:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800d918:	2300      	movs	r3, #0
 800d91a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800d91e:	2300      	movs	r3, #0
 800d920:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800d924:	2300      	movs	r3, #0
 800d926:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800d92a:	2300      	movs	r3, #0
 800d92c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800d930:	2300      	movs	r3, #0
 800d932:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800d936:	2300      	movs	r3, #0
 800d938:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800d93a:	2300      	movs	r3, #0
 800d93c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800d93e:	7afb      	ldrb	r3, [r7, #11]
 800d940:	10db      	asrs	r3, r3, #3
 800d942:	b2db      	uxtb	r3, r3
 800d944:	f003 030f 	and.w	r3, r3, #15
 800d948:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800d94c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d950:	2b00      	cmp	r3, #0
 800d952:	d017      	beq.n	800d984 <VL53L0X_get_pal_range_status+0x98>
 800d954:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d958:	2b05      	cmp	r3, #5
 800d95a:	d013      	beq.n	800d984 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800d95c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d960:	2b07      	cmp	r3, #7
 800d962:	d00f      	beq.n	800d984 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800d964:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d968:	2b0c      	cmp	r3, #12
 800d96a:	d00b      	beq.n	800d984 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800d96c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d970:	2b0d      	cmp	r3, #13
 800d972:	d007      	beq.n	800d984 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800d974:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d978:	2b0e      	cmp	r3, #14
 800d97a:	d003      	beq.n	800d984 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800d97c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800d980:	2b0f      	cmp	r3, #15
 800d982:	d103      	bne.n	800d98c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800d984:	2301      	movs	r3, #1
 800d986:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800d98a:	e002      	b.n	800d992 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800d98c:	2300      	movs	r3, #0
 800d98e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800d992:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d996:	2b00      	cmp	r3, #0
 800d998:	d109      	bne.n	800d9ae <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800d99a:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800d99e:	461a      	mov	r2, r3
 800d9a0:	2100      	movs	r1, #0
 800d9a2:	68f8      	ldr	r0, [r7, #12]
 800d9a4:	f7fc f9e2 	bl	8009d6c <VL53L0X_GetLimitCheckEnable>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800d9ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d02e      	beq.n	800da14 <VL53L0X_get_pal_range_status+0x128>
 800d9b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d12a      	bne.n	800da14 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800d9be:	f107 0310 	add.w	r3, r7, #16
 800d9c2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800d9c6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d9c8:	68f8      	ldr	r0, [r7, #12]
 800d9ca:	f7ff fd3d 	bl	800d448 <VL53L0X_calc_sigma_estimate>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800d9d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d103      	bne.n	800d9e4 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800d9dc:	693b      	ldr	r3, [r7, #16]
 800d9de:	b29a      	uxth	r2, r3
 800d9e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d9e2:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800d9e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d113      	bne.n	800da14 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800d9ec:	f107 0320 	add.w	r3, r7, #32
 800d9f0:	461a      	mov	r2, r3
 800d9f2:	2100      	movs	r1, #0
 800d9f4:	68f8      	ldr	r0, [r7, #12]
 800d9f6:	f7fc fa3f 	bl	8009e78 <VL53L0X_GetLimitCheckValue>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800da00:	6a3b      	ldr	r3, [r7, #32]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d006      	beq.n	800da14 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800da06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800da08:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d902      	bls.n	800da14 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800da0e:	2301      	movs	r3, #1
 800da10:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800da14:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d109      	bne.n	800da30 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800da1c:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800da20:	461a      	mov	r2, r3
 800da22:	2102      	movs	r1, #2
 800da24:	68f8      	ldr	r0, [r7, #12]
 800da26:	f7fc f9a1 	bl	8009d6c <VL53L0X_GetLimitCheckEnable>
 800da2a:	4603      	mov	r3, r0
 800da2c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800da30:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800da34:	2b00      	cmp	r3, #0
 800da36:	d044      	beq.n	800dac2 <VL53L0X_get_pal_range_status+0x1d6>
 800da38:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d140      	bne.n	800dac2 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800da40:	f107 031c 	add.w	r3, r7, #28
 800da44:	461a      	mov	r2, r3
 800da46:	2102      	movs	r1, #2
 800da48:	68f8      	ldr	r0, [r7, #12]
 800da4a:	f7fc fa15 	bl	8009e78 <VL53L0X_GetLimitCheckValue>
 800da4e:	4603      	mov	r3, r0
 800da50:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800da54:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d107      	bne.n	800da6c <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800da5c:	2201      	movs	r2, #1
 800da5e:	21ff      	movs	r1, #255	; 0xff
 800da60:	68f8      	ldr	r0, [r7, #12]
 800da62:	f000 f9bb 	bl	800dddc <VL53L0X_WrByte>
 800da66:	4603      	mov	r3, r0
 800da68:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800da6c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800da70:	2b00      	cmp	r3, #0
 800da72:	d109      	bne.n	800da88 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800da74:	f107 0316 	add.w	r3, r7, #22
 800da78:	461a      	mov	r2, r3
 800da7a:	21b6      	movs	r1, #182	; 0xb6
 800da7c:	68f8      	ldr	r0, [r7, #12]
 800da7e:	f000 fa59 	bl	800df34 <VL53L0X_RdWord>
 800da82:	4603      	mov	r3, r0
 800da84:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800da88:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d107      	bne.n	800daa0 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800da90:	2200      	movs	r2, #0
 800da92:	21ff      	movs	r1, #255	; 0xff
 800da94:	68f8      	ldr	r0, [r7, #12]
 800da96:	f000 f9a1 	bl	800dddc <VL53L0X_WrByte>
 800da9a:	4603      	mov	r3, r0
 800da9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800daa0:	8afb      	ldrh	r3, [r7, #22]
 800daa2:	025b      	lsls	r3, r3, #9
 800daa4:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800daaa:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800daae:	69fb      	ldr	r3, [r7, #28]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d006      	beq.n	800dac2 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800dab4:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800dab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dab8:	429a      	cmp	r2, r3
 800daba:	d902      	bls.n	800dac2 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800dabc:	2301      	movs	r3, #1
 800dabe:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800dac2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d109      	bne.n	800dade <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800daca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dace:	461a      	mov	r2, r3
 800dad0:	2103      	movs	r1, #3
 800dad2:	68f8      	ldr	r0, [r7, #12]
 800dad4:	f7fc f94a 	bl	8009d6c <VL53L0X_GetLimitCheckEnable>
 800dad8:	4603      	mov	r3, r0
 800dada:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800dade:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d023      	beq.n	800db2e <VL53L0X_get_pal_range_status+0x242>
 800dae6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800daea:	2b00      	cmp	r3, #0
 800daec:	d11f      	bne.n	800db2e <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800daee:	893b      	ldrh	r3, [r7, #8]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d102      	bne.n	800dafa <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800daf4:	2300      	movs	r3, #0
 800daf6:	637b      	str	r3, [r7, #52]	; 0x34
 800daf8:	e005      	b.n	800db06 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	021a      	lsls	r2, r3, #8
 800dafe:	893b      	ldrh	r3, [r7, #8]
 800db00:	fbb2 f3f3 	udiv	r3, r2, r3
 800db04:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800db06:	f107 0318 	add.w	r3, r7, #24
 800db0a:	461a      	mov	r2, r3
 800db0c:	2103      	movs	r1, #3
 800db0e:	68f8      	ldr	r0, [r7, #12]
 800db10:	f7fc f9b2 	bl	8009e78 <VL53L0X_GetLimitCheckValue>
 800db14:	4603      	mov	r3, r0
 800db16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800db1a:	69bb      	ldr	r3, [r7, #24]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d006      	beq.n	800db2e <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800db20:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800db22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db24:	429a      	cmp	r2, r3
 800db26:	d202      	bcs.n	800db2e <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800db28:	2301      	movs	r3, #1
 800db2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800db2e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800db32:	2b00      	cmp	r3, #0
 800db34:	d14a      	bne.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800db36:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800db3a:	2b01      	cmp	r3, #1
 800db3c:	d103      	bne.n	800db46 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800db3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db40:	22ff      	movs	r2, #255	; 0xff
 800db42:	701a      	strb	r2, [r3, #0]
 800db44:	e042      	b.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800db46:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d007      	beq.n	800db5e <VL53L0X_get_pal_range_status+0x272>
 800db4e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db52:	2b02      	cmp	r3, #2
 800db54:	d003      	beq.n	800db5e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800db56:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db5a:	2b03      	cmp	r3, #3
 800db5c:	d103      	bne.n	800db66 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800db5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db60:	2205      	movs	r2, #5
 800db62:	701a      	strb	r2, [r3, #0]
 800db64:	e032      	b.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800db66:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db6a:	2b06      	cmp	r3, #6
 800db6c:	d003      	beq.n	800db76 <VL53L0X_get_pal_range_status+0x28a>
 800db6e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db72:	2b09      	cmp	r3, #9
 800db74:	d103      	bne.n	800db7e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800db76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db78:	2204      	movs	r2, #4
 800db7a:	701a      	strb	r2, [r3, #0]
 800db7c:	e026      	b.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800db7e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db82:	2b08      	cmp	r3, #8
 800db84:	d007      	beq.n	800db96 <VL53L0X_get_pal_range_status+0x2aa>
 800db86:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800db8a:	2b0a      	cmp	r3, #10
 800db8c:	d003      	beq.n	800db96 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800db8e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800db92:	2b01      	cmp	r3, #1
 800db94:	d103      	bne.n	800db9e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800db96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db98:	2203      	movs	r2, #3
 800db9a:	701a      	strb	r2, [r3, #0]
 800db9c:	e016      	b.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800db9e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800dba2:	2b04      	cmp	r3, #4
 800dba4:	d003      	beq.n	800dbae <VL53L0X_get_pal_range_status+0x2c2>
 800dba6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800dbaa:	2b01      	cmp	r3, #1
 800dbac:	d103      	bne.n	800dbb6 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800dbae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbb0:	2202      	movs	r2, #2
 800dbb2:	701a      	strb	r2, [r3, #0]
 800dbb4:	e00a      	b.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800dbb6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800dbba:	2b01      	cmp	r3, #1
 800dbbc:	d103      	bne.n	800dbc6 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800dbbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbc0:	2201      	movs	r2, #1
 800dbc2:	701a      	strb	r2, [r3, #0]
 800dbc4:	e002      	b.n	800dbcc <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800dbc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbc8:	2200      	movs	r2, #0
 800dbca:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800dbcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d102      	bne.n	800dbda <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800dbd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800dbda:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800dbde:	461a      	mov	r2, r3
 800dbe0:	2101      	movs	r1, #1
 800dbe2:	68f8      	ldr	r0, [r7, #12]
 800dbe4:	f7fc f8c2 	bl	8009d6c <VL53L0X_GetLimitCheckEnable>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800dbee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d14f      	bne.n	800dc96 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800dbf6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d003      	beq.n	800dc06 <VL53L0X_get_pal_range_status+0x31a>
 800dbfe:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800dc02:	2b01      	cmp	r3, #1
 800dc04:	d103      	bne.n	800dc0e <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800dc06:	2301      	movs	r3, #1
 800dc08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dc0c:	e002      	b.n	800dc14 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800dc1a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800dc1e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800dc22:	2b04      	cmp	r3, #4
 800dc24:	d003      	beq.n	800dc2e <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800dc26:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d103      	bne.n	800dc36 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800dc2e:	2301      	movs	r3, #1
 800dc30:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dc34:	e002      	b.n	800dc3c <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800dc36:	2300      	movs	r3, #0
 800dc38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800dc42:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800dc46:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d003      	beq.n	800dc56 <VL53L0X_get_pal_range_status+0x36a>
 800dc4e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800dc52:	2b01      	cmp	r3, #1
 800dc54:	d103      	bne.n	800dc5e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800dc56:	2301      	movs	r3, #1
 800dc58:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dc5c:	e002      	b.n	800dc64 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800dc6a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800dc6e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d003      	beq.n	800dc7e <VL53L0X_get_pal_range_status+0x392>
 800dc76:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	d103      	bne.n	800dc86 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800dc7e:	2301      	movs	r3, #1
 800dc80:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dc84:	e002      	b.n	800dc8c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800dc86:	2300      	movs	r3, #0
 800dc88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800dc92:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800dc96:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	3740      	adds	r7, #64	; 0x40
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}

0800dca2 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800dca2:	b580      	push	{r7, lr}
 800dca4:	b088      	sub	sp, #32
 800dca6:	af02      	add	r7, sp, #8
 800dca8:	60f8      	str	r0, [r7, #12]
 800dcaa:	60b9      	str	r1, [r7, #8]
 800dcac:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	330a      	adds	r3, #10
 800dcb2:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800dcc0:	b299      	uxth	r1, r3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	b29a      	uxth	r2, r3
 800dcc6:	697b      	ldr	r3, [r7, #20]
 800dcc8:	9300      	str	r3, [sp, #0]
 800dcca:	4613      	mov	r3, r2
 800dccc:	68ba      	ldr	r2, [r7, #8]
 800dcce:	f7f6 ff4f 	bl	8004b70 <HAL_I2C_Master_Transmit>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800dcd6:	693b      	ldr	r3, [r7, #16]
}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3718      	adds	r7, #24
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b088      	sub	sp, #32
 800dce4:	af02      	add	r7, sp, #8
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	60b9      	str	r1, [r7, #8]
 800dcea:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	330a      	adds	r3, #10
 800dcf0:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800dcfe:	f043 0301 	orr.w	r3, r3, #1
 800dd02:	b2db      	uxtb	r3, r3
 800dd04:	b299      	uxth	r1, r3
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	b29a      	uxth	r2, r3
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	9300      	str	r3, [sp, #0]
 800dd0e:	4613      	mov	r3, r2
 800dd10:	68ba      	ldr	r2, [r7, #8]
 800dd12:	f7f7 f821 	bl	8004d58 <HAL_I2C_Master_Receive>
 800dd16:	4603      	mov	r3, r0
 800dd18:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800dd1a:	693b      	ldr	r3, [r7, #16]
}
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	3718      	adds	r7, #24
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}

0800dd24 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b086      	sub	sp, #24
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	60f8      	str	r0, [r7, #12]
 800dd2c:	607a      	str	r2, [r7, #4]
 800dd2e:	603b      	str	r3, [r7, #0]
 800dd30:	460b      	mov	r3, r1
 800dd32:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd34:	2300      	movs	r3, #0
 800dd36:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	2b3f      	cmp	r3, #63	; 0x3f
 800dd3c:	d902      	bls.n	800dd44 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800dd3e:	f06f 0303 	mvn.w	r3, #3
 800dd42:	e016      	b.n	800dd72 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800dd44:	4a0d      	ldr	r2, [pc, #52]	; (800dd7c <VL53L0X_WriteMulti+0x58>)
 800dd46:	7afb      	ldrb	r3, [r7, #11]
 800dd48:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800dd4a:	683a      	ldr	r2, [r7, #0]
 800dd4c:	6879      	ldr	r1, [r7, #4]
 800dd4e:	480c      	ldr	r0, [pc, #48]	; (800dd80 <VL53L0X_WriteMulti+0x5c>)
 800dd50:	f000 f9a6 	bl	800e0a0 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	3301      	adds	r3, #1
 800dd58:	461a      	mov	r2, r3
 800dd5a:	4908      	ldr	r1, [pc, #32]	; (800dd7c <VL53L0X_WriteMulti+0x58>)
 800dd5c:	68f8      	ldr	r0, [r7, #12]
 800dd5e:	f7ff ffa0 	bl	800dca2 <_I2CWrite>
 800dd62:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dd64:	693b      	ldr	r3, [r7, #16]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d001      	beq.n	800dd6e <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dd6a:	23ec      	movs	r3, #236	; 0xec
 800dd6c:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800dd6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd72:	4618      	mov	r0, r3
 800dd74:	3718      	adds	r7, #24
 800dd76:	46bd      	mov	sp, r7
 800dd78:	bd80      	pop	{r7, pc}
 800dd7a:	bf00      	nop
 800dd7c:	20000c34 	.word	0x20000c34
 800dd80:	20000c35 	.word	0x20000c35

0800dd84 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b086      	sub	sp, #24
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	60f8      	str	r0, [r7, #12]
 800dd8c:	607a      	str	r2, [r7, #4]
 800dd8e:	603b      	str	r3, [r7, #0]
 800dd90:	460b      	mov	r3, r1
 800dd92:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd94:	2300      	movs	r3, #0
 800dd96:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800dd98:	f107 030b 	add.w	r3, r7, #11
 800dd9c:	2201      	movs	r2, #1
 800dd9e:	4619      	mov	r1, r3
 800dda0:	68f8      	ldr	r0, [r7, #12]
 800dda2:	f7ff ff7e 	bl	800dca2 <_I2CWrite>
 800dda6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dda8:	693b      	ldr	r3, [r7, #16]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d002      	beq.n	800ddb4 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ddae:	23ec      	movs	r3, #236	; 0xec
 800ddb0:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ddb2:	e00c      	b.n	800ddce <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800ddb4:	683a      	ldr	r2, [r7, #0]
 800ddb6:	6879      	ldr	r1, [r7, #4]
 800ddb8:	68f8      	ldr	r0, [r7, #12]
 800ddba:	f7ff ff91 	bl	800dce0 <_I2CRead>
 800ddbe:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ddc0:	693b      	ldr	r3, [r7, #16]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d002      	beq.n	800ddcc <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ddc6:	23ec      	movs	r3, #236	; 0xec
 800ddc8:	75fb      	strb	r3, [r7, #23]
 800ddca:	e000      	b.n	800ddce <VL53L0X_ReadMulti+0x4a>
    }
done:
 800ddcc:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800ddce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	3718      	adds	r7, #24
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	bd80      	pop	{r7, pc}
	...

0800dddc <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b084      	sub	sp, #16
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	460b      	mov	r3, r1
 800dde6:	70fb      	strb	r3, [r7, #3]
 800dde8:	4613      	mov	r3, r2
 800ddea:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ddec:	2300      	movs	r3, #0
 800ddee:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ddf0:	4a0b      	ldr	r2, [pc, #44]	; (800de20 <VL53L0X_WrByte+0x44>)
 800ddf2:	78fb      	ldrb	r3, [r7, #3]
 800ddf4:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800ddf6:	4a0a      	ldr	r2, [pc, #40]	; (800de20 <VL53L0X_WrByte+0x44>)
 800ddf8:	78bb      	ldrb	r3, [r7, #2]
 800ddfa:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ddfc:	2202      	movs	r2, #2
 800ddfe:	4908      	ldr	r1, [pc, #32]	; (800de20 <VL53L0X_WrByte+0x44>)
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f7ff ff4e 	bl	800dca2 <_I2CWrite>
 800de06:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d001      	beq.n	800de12 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800de0e:	23ec      	movs	r3, #236	; 0xec
 800de10:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800de12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800de16:	4618      	mov	r0, r3
 800de18:	3710      	adds	r7, #16
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}
 800de1e:	bf00      	nop
 800de20:	20000c34 	.word	0x20000c34

0800de24 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
 800de2c:	460b      	mov	r3, r1
 800de2e:	70fb      	strb	r3, [r7, #3]
 800de30:	4613      	mov	r3, r2
 800de32:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800de34:	2300      	movs	r3, #0
 800de36:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800de38:	4a0e      	ldr	r2, [pc, #56]	; (800de74 <VL53L0X_WrWord+0x50>)
 800de3a:	78fb      	ldrb	r3, [r7, #3]
 800de3c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800de3e:	883b      	ldrh	r3, [r7, #0]
 800de40:	0a1b      	lsrs	r3, r3, #8
 800de42:	b29b      	uxth	r3, r3
 800de44:	b2da      	uxtb	r2, r3
 800de46:	4b0b      	ldr	r3, [pc, #44]	; (800de74 <VL53L0X_WrWord+0x50>)
 800de48:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800de4a:	883b      	ldrh	r3, [r7, #0]
 800de4c:	b2da      	uxtb	r2, r3
 800de4e:	4b09      	ldr	r3, [pc, #36]	; (800de74 <VL53L0X_WrWord+0x50>)
 800de50:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800de52:	2203      	movs	r2, #3
 800de54:	4907      	ldr	r1, [pc, #28]	; (800de74 <VL53L0X_WrWord+0x50>)
 800de56:	6878      	ldr	r0, [r7, #4]
 800de58:	f7ff ff23 	bl	800dca2 <_I2CWrite>
 800de5c:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d001      	beq.n	800de68 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800de64:	23ec      	movs	r3, #236	; 0xec
 800de66:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800de68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3710      	adds	r7, #16
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}
 800de74:	20000c34 	.word	0x20000c34

0800de78 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800de78:	b580      	push	{r7, lr}
 800de7a:	b084      	sub	sp, #16
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
 800de80:	4608      	mov	r0, r1
 800de82:	4611      	mov	r1, r2
 800de84:	461a      	mov	r2, r3
 800de86:	4603      	mov	r3, r0
 800de88:	70fb      	strb	r3, [r7, #3]
 800de8a:	460b      	mov	r3, r1
 800de8c:	70bb      	strb	r3, [r7, #2]
 800de8e:	4613      	mov	r3, r2
 800de90:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800de92:	2300      	movs	r3, #0
 800de94:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800de96:	f107 020e 	add.w	r2, r7, #14
 800de9a:	78fb      	ldrb	r3, [r7, #3]
 800de9c:	4619      	mov	r1, r3
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 f81e 	bl	800dee0 <VL53L0X_RdByte>
 800dea4:	4603      	mov	r3, r0
 800dea6:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800dea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d110      	bne.n	800ded2 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800deb0:	7bba      	ldrb	r2, [r7, #14]
 800deb2:	78bb      	ldrb	r3, [r7, #2]
 800deb4:	4013      	ands	r3, r2
 800deb6:	b2da      	uxtb	r2, r3
 800deb8:	787b      	ldrb	r3, [r7, #1]
 800deba:	4313      	orrs	r3, r2
 800debc:	b2db      	uxtb	r3, r3
 800debe:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800dec0:	7bba      	ldrb	r2, [r7, #14]
 800dec2:	78fb      	ldrb	r3, [r7, #3]
 800dec4:	4619      	mov	r1, r3
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f7ff ff88 	bl	800dddc <VL53L0X_WrByte>
 800decc:	4603      	mov	r3, r0
 800dece:	73fb      	strb	r3, [r7, #15]
 800ded0:	e000      	b.n	800ded4 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800ded2:	bf00      	nop
done:
    return Status;
 800ded4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ded8:	4618      	mov	r0, r3
 800deda:	3710      	adds	r7, #16
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}

0800dee0 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b086      	sub	sp, #24
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	60f8      	str	r0, [r7, #12]
 800dee8:	460b      	mov	r3, r1
 800deea:	607a      	str	r2, [r7, #4]
 800deec:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800deee:	2300      	movs	r3, #0
 800def0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800def2:	f107 030b 	add.w	r3, r7, #11
 800def6:	2201      	movs	r2, #1
 800def8:	4619      	mov	r1, r3
 800defa:	68f8      	ldr	r0, [r7, #12]
 800defc:	f7ff fed1 	bl	800dca2 <_I2CWrite>
 800df00:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800df02:	693b      	ldr	r3, [r7, #16]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d002      	beq.n	800df0e <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800df08:	23ec      	movs	r3, #236	; 0xec
 800df0a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800df0c:	e00c      	b.n	800df28 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800df0e:	2201      	movs	r2, #1
 800df10:	6879      	ldr	r1, [r7, #4]
 800df12:	68f8      	ldr	r0, [r7, #12]
 800df14:	f7ff fee4 	bl	800dce0 <_I2CRead>
 800df18:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800df1a:	693b      	ldr	r3, [r7, #16]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d002      	beq.n	800df26 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800df20:	23ec      	movs	r3, #236	; 0xec
 800df22:	75fb      	strb	r3, [r7, #23]
 800df24:	e000      	b.n	800df28 <VL53L0X_RdByte+0x48>
    }
done:
 800df26:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800df28:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3718      	adds	r7, #24
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}

0800df34 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800df34:	b580      	push	{r7, lr}
 800df36:	b086      	sub	sp, #24
 800df38:	af00      	add	r7, sp, #0
 800df3a:	60f8      	str	r0, [r7, #12]
 800df3c:	460b      	mov	r3, r1
 800df3e:	607a      	str	r2, [r7, #4]
 800df40:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800df42:	2300      	movs	r3, #0
 800df44:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800df46:	f107 030b 	add.w	r3, r7, #11
 800df4a:	2201      	movs	r2, #1
 800df4c:	4619      	mov	r1, r3
 800df4e:	68f8      	ldr	r0, [r7, #12]
 800df50:	f7ff fea7 	bl	800dca2 <_I2CWrite>
 800df54:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800df56:	693b      	ldr	r3, [r7, #16]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d002      	beq.n	800df62 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800df5c:	23ec      	movs	r3, #236	; 0xec
 800df5e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800df60:	e017      	b.n	800df92 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800df62:	2202      	movs	r2, #2
 800df64:	490e      	ldr	r1, [pc, #56]	; (800dfa0 <VL53L0X_RdWord+0x6c>)
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	f7ff feba 	bl	800dce0 <_I2CRead>
 800df6c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800df6e:	693b      	ldr	r3, [r7, #16]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d002      	beq.n	800df7a <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800df74:	23ec      	movs	r3, #236	; 0xec
 800df76:	75fb      	strb	r3, [r7, #23]
        goto done;
 800df78:	e00b      	b.n	800df92 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800df7a:	4b09      	ldr	r3, [pc, #36]	; (800dfa0 <VL53L0X_RdWord+0x6c>)
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	b29b      	uxth	r3, r3
 800df80:	021b      	lsls	r3, r3, #8
 800df82:	b29a      	uxth	r2, r3
 800df84:	4b06      	ldr	r3, [pc, #24]	; (800dfa0 <VL53L0X_RdWord+0x6c>)
 800df86:	785b      	ldrb	r3, [r3, #1]
 800df88:	b29b      	uxth	r3, r3
 800df8a:	4413      	add	r3, r2
 800df8c:	b29a      	uxth	r2, r3
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800df92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df96:	4618      	mov	r0, r3
 800df98:	3718      	adds	r7, #24
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	bf00      	nop
 800dfa0:	20000c34 	.word	0x20000c34

0800dfa4 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b086      	sub	sp, #24
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	60f8      	str	r0, [r7, #12]
 800dfac:	460b      	mov	r3, r1
 800dfae:	607a      	str	r2, [r7, #4]
 800dfb0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800dfb6:	f107 030b 	add.w	r3, r7, #11
 800dfba:	2201      	movs	r2, #1
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	68f8      	ldr	r0, [r7, #12]
 800dfc0:	f7ff fe6f 	bl	800dca2 <_I2CWrite>
 800dfc4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dfc6:	693b      	ldr	r3, [r7, #16]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d002      	beq.n	800dfd2 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dfcc:	23ec      	movs	r3, #236	; 0xec
 800dfce:	75fb      	strb	r3, [r7, #23]
        goto done;
 800dfd0:	e01b      	b.n	800e00a <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800dfd2:	2204      	movs	r2, #4
 800dfd4:	4910      	ldr	r1, [pc, #64]	; (800e018 <VL53L0X_RdDWord+0x74>)
 800dfd6:	68f8      	ldr	r0, [r7, #12]
 800dfd8:	f7ff fe82 	bl	800dce0 <_I2CRead>
 800dfdc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d002      	beq.n	800dfea <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800dfe4:	23ec      	movs	r3, #236	; 0xec
 800dfe6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800dfe8:	e00f      	b.n	800e00a <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800dfea:	4b0b      	ldr	r3, [pc, #44]	; (800e018 <VL53L0X_RdDWord+0x74>)
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	061a      	lsls	r2, r3, #24
 800dff0:	4b09      	ldr	r3, [pc, #36]	; (800e018 <VL53L0X_RdDWord+0x74>)
 800dff2:	785b      	ldrb	r3, [r3, #1]
 800dff4:	041b      	lsls	r3, r3, #16
 800dff6:	441a      	add	r2, r3
 800dff8:	4b07      	ldr	r3, [pc, #28]	; (800e018 <VL53L0X_RdDWord+0x74>)
 800dffa:	789b      	ldrb	r3, [r3, #2]
 800dffc:	021b      	lsls	r3, r3, #8
 800dffe:	4413      	add	r3, r2
 800e000:	4a05      	ldr	r2, [pc, #20]	; (800e018 <VL53L0X_RdDWord+0x74>)
 800e002:	78d2      	ldrb	r2, [r2, #3]
 800e004:	441a      	add	r2, r3
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800e00a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3718      	adds	r7, #24
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
 800e016:	bf00      	nop
 800e018:	20000c34 	.word	0x20000c34

0800e01c <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b084      	sub	sp, #16
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800e024:	2300      	movs	r3, #0
 800e026:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800e028:	2002      	movs	r0, #2
 800e02a:	f7f4 feb7 	bl	8002d9c <HAL_Delay>
    return status;
 800e02e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e032:	4618      	mov	r0, r3
 800e034:	3710      	adds	r7, #16
 800e036:	46bd      	mov	sp, r7
 800e038:	bd80      	pop	{r7, pc}
	...

0800e03c <__errno>:
 800e03c:	4b01      	ldr	r3, [pc, #4]	; (800e044 <__errno+0x8>)
 800e03e:	6818      	ldr	r0, [r3, #0]
 800e040:	4770      	bx	lr
 800e042:	bf00      	nop
 800e044:	200002d0 	.word	0x200002d0

0800e048 <__libc_init_array>:
 800e048:	b570      	push	{r4, r5, r6, lr}
 800e04a:	4e0d      	ldr	r6, [pc, #52]	; (800e080 <__libc_init_array+0x38>)
 800e04c:	4c0d      	ldr	r4, [pc, #52]	; (800e084 <__libc_init_array+0x3c>)
 800e04e:	1ba4      	subs	r4, r4, r6
 800e050:	10a4      	asrs	r4, r4, #2
 800e052:	2500      	movs	r5, #0
 800e054:	42a5      	cmp	r5, r4
 800e056:	d109      	bne.n	800e06c <__libc_init_array+0x24>
 800e058:	4e0b      	ldr	r6, [pc, #44]	; (800e088 <__libc_init_array+0x40>)
 800e05a:	4c0c      	ldr	r4, [pc, #48]	; (800e08c <__libc_init_array+0x44>)
 800e05c:	f005 ff62 	bl	8013f24 <_init>
 800e060:	1ba4      	subs	r4, r4, r6
 800e062:	10a4      	asrs	r4, r4, #2
 800e064:	2500      	movs	r5, #0
 800e066:	42a5      	cmp	r5, r4
 800e068:	d105      	bne.n	800e076 <__libc_init_array+0x2e>
 800e06a:	bd70      	pop	{r4, r5, r6, pc}
 800e06c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e070:	4798      	blx	r3
 800e072:	3501      	adds	r5, #1
 800e074:	e7ee      	b.n	800e054 <__libc_init_array+0xc>
 800e076:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e07a:	4798      	blx	r3
 800e07c:	3501      	adds	r5, #1
 800e07e:	e7f2      	b.n	800e066 <__libc_init_array+0x1e>
 800e080:	08014538 	.word	0x08014538
 800e084:	08014538 	.word	0x08014538
 800e088:	08014538 	.word	0x08014538
 800e08c:	0801453c 	.word	0x0801453c

0800e090 <malloc>:
 800e090:	4b02      	ldr	r3, [pc, #8]	; (800e09c <malloc+0xc>)
 800e092:	4601      	mov	r1, r0
 800e094:	6818      	ldr	r0, [r3, #0]
 800e096:	f000 b865 	b.w	800e164 <_malloc_r>
 800e09a:	bf00      	nop
 800e09c:	200002d0 	.word	0x200002d0

0800e0a0 <memcpy>:
 800e0a0:	b510      	push	{r4, lr}
 800e0a2:	1e43      	subs	r3, r0, #1
 800e0a4:	440a      	add	r2, r1
 800e0a6:	4291      	cmp	r1, r2
 800e0a8:	d100      	bne.n	800e0ac <memcpy+0xc>
 800e0aa:	bd10      	pop	{r4, pc}
 800e0ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0b4:	e7f7      	b.n	800e0a6 <memcpy+0x6>

0800e0b6 <memset>:
 800e0b6:	4402      	add	r2, r0
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	4293      	cmp	r3, r2
 800e0bc:	d100      	bne.n	800e0c0 <memset+0xa>
 800e0be:	4770      	bx	lr
 800e0c0:	f803 1b01 	strb.w	r1, [r3], #1
 800e0c4:	e7f9      	b.n	800e0ba <memset+0x4>
	...

0800e0c8 <_free_r>:
 800e0c8:	b538      	push	{r3, r4, r5, lr}
 800e0ca:	4605      	mov	r5, r0
 800e0cc:	2900      	cmp	r1, #0
 800e0ce:	d045      	beq.n	800e15c <_free_r+0x94>
 800e0d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0d4:	1f0c      	subs	r4, r1, #4
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	bfb8      	it	lt
 800e0da:	18e4      	addlt	r4, r4, r3
 800e0dc:	f003 f83a 	bl	8011154 <__malloc_lock>
 800e0e0:	4a1f      	ldr	r2, [pc, #124]	; (800e160 <_free_r+0x98>)
 800e0e2:	6813      	ldr	r3, [r2, #0]
 800e0e4:	4610      	mov	r0, r2
 800e0e6:	b933      	cbnz	r3, 800e0f6 <_free_r+0x2e>
 800e0e8:	6063      	str	r3, [r4, #4]
 800e0ea:	6014      	str	r4, [r2, #0]
 800e0ec:	4628      	mov	r0, r5
 800e0ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0f2:	f003 b830 	b.w	8011156 <__malloc_unlock>
 800e0f6:	42a3      	cmp	r3, r4
 800e0f8:	d90c      	bls.n	800e114 <_free_r+0x4c>
 800e0fa:	6821      	ldr	r1, [r4, #0]
 800e0fc:	1862      	adds	r2, r4, r1
 800e0fe:	4293      	cmp	r3, r2
 800e100:	bf04      	itt	eq
 800e102:	681a      	ldreq	r2, [r3, #0]
 800e104:	685b      	ldreq	r3, [r3, #4]
 800e106:	6063      	str	r3, [r4, #4]
 800e108:	bf04      	itt	eq
 800e10a:	1852      	addeq	r2, r2, r1
 800e10c:	6022      	streq	r2, [r4, #0]
 800e10e:	6004      	str	r4, [r0, #0]
 800e110:	e7ec      	b.n	800e0ec <_free_r+0x24>
 800e112:	4613      	mov	r3, r2
 800e114:	685a      	ldr	r2, [r3, #4]
 800e116:	b10a      	cbz	r2, 800e11c <_free_r+0x54>
 800e118:	42a2      	cmp	r2, r4
 800e11a:	d9fa      	bls.n	800e112 <_free_r+0x4a>
 800e11c:	6819      	ldr	r1, [r3, #0]
 800e11e:	1858      	adds	r0, r3, r1
 800e120:	42a0      	cmp	r0, r4
 800e122:	d10b      	bne.n	800e13c <_free_r+0x74>
 800e124:	6820      	ldr	r0, [r4, #0]
 800e126:	4401      	add	r1, r0
 800e128:	1858      	adds	r0, r3, r1
 800e12a:	4282      	cmp	r2, r0
 800e12c:	6019      	str	r1, [r3, #0]
 800e12e:	d1dd      	bne.n	800e0ec <_free_r+0x24>
 800e130:	6810      	ldr	r0, [r2, #0]
 800e132:	6852      	ldr	r2, [r2, #4]
 800e134:	605a      	str	r2, [r3, #4]
 800e136:	4401      	add	r1, r0
 800e138:	6019      	str	r1, [r3, #0]
 800e13a:	e7d7      	b.n	800e0ec <_free_r+0x24>
 800e13c:	d902      	bls.n	800e144 <_free_r+0x7c>
 800e13e:	230c      	movs	r3, #12
 800e140:	602b      	str	r3, [r5, #0]
 800e142:	e7d3      	b.n	800e0ec <_free_r+0x24>
 800e144:	6820      	ldr	r0, [r4, #0]
 800e146:	1821      	adds	r1, r4, r0
 800e148:	428a      	cmp	r2, r1
 800e14a:	bf04      	itt	eq
 800e14c:	6811      	ldreq	r1, [r2, #0]
 800e14e:	6852      	ldreq	r2, [r2, #4]
 800e150:	6062      	str	r2, [r4, #4]
 800e152:	bf04      	itt	eq
 800e154:	1809      	addeq	r1, r1, r0
 800e156:	6021      	streq	r1, [r4, #0]
 800e158:	605c      	str	r4, [r3, #4]
 800e15a:	e7c7      	b.n	800e0ec <_free_r+0x24>
 800e15c:	bd38      	pop	{r3, r4, r5, pc}
 800e15e:	bf00      	nop
 800e160:	200004c4 	.word	0x200004c4

0800e164 <_malloc_r>:
 800e164:	b570      	push	{r4, r5, r6, lr}
 800e166:	1ccd      	adds	r5, r1, #3
 800e168:	f025 0503 	bic.w	r5, r5, #3
 800e16c:	3508      	adds	r5, #8
 800e16e:	2d0c      	cmp	r5, #12
 800e170:	bf38      	it	cc
 800e172:	250c      	movcc	r5, #12
 800e174:	2d00      	cmp	r5, #0
 800e176:	4606      	mov	r6, r0
 800e178:	db01      	blt.n	800e17e <_malloc_r+0x1a>
 800e17a:	42a9      	cmp	r1, r5
 800e17c:	d903      	bls.n	800e186 <_malloc_r+0x22>
 800e17e:	230c      	movs	r3, #12
 800e180:	6033      	str	r3, [r6, #0]
 800e182:	2000      	movs	r0, #0
 800e184:	bd70      	pop	{r4, r5, r6, pc}
 800e186:	f002 ffe5 	bl	8011154 <__malloc_lock>
 800e18a:	4a21      	ldr	r2, [pc, #132]	; (800e210 <_malloc_r+0xac>)
 800e18c:	6814      	ldr	r4, [r2, #0]
 800e18e:	4621      	mov	r1, r4
 800e190:	b991      	cbnz	r1, 800e1b8 <_malloc_r+0x54>
 800e192:	4c20      	ldr	r4, [pc, #128]	; (800e214 <_malloc_r+0xb0>)
 800e194:	6823      	ldr	r3, [r4, #0]
 800e196:	b91b      	cbnz	r3, 800e1a0 <_malloc_r+0x3c>
 800e198:	4630      	mov	r0, r6
 800e19a:	f000 fe93 	bl	800eec4 <_sbrk_r>
 800e19e:	6020      	str	r0, [r4, #0]
 800e1a0:	4629      	mov	r1, r5
 800e1a2:	4630      	mov	r0, r6
 800e1a4:	f000 fe8e 	bl	800eec4 <_sbrk_r>
 800e1a8:	1c43      	adds	r3, r0, #1
 800e1aa:	d124      	bne.n	800e1f6 <_malloc_r+0x92>
 800e1ac:	230c      	movs	r3, #12
 800e1ae:	6033      	str	r3, [r6, #0]
 800e1b0:	4630      	mov	r0, r6
 800e1b2:	f002 ffd0 	bl	8011156 <__malloc_unlock>
 800e1b6:	e7e4      	b.n	800e182 <_malloc_r+0x1e>
 800e1b8:	680b      	ldr	r3, [r1, #0]
 800e1ba:	1b5b      	subs	r3, r3, r5
 800e1bc:	d418      	bmi.n	800e1f0 <_malloc_r+0x8c>
 800e1be:	2b0b      	cmp	r3, #11
 800e1c0:	d90f      	bls.n	800e1e2 <_malloc_r+0x7e>
 800e1c2:	600b      	str	r3, [r1, #0]
 800e1c4:	50cd      	str	r5, [r1, r3]
 800e1c6:	18cc      	adds	r4, r1, r3
 800e1c8:	4630      	mov	r0, r6
 800e1ca:	f002 ffc4 	bl	8011156 <__malloc_unlock>
 800e1ce:	f104 000b 	add.w	r0, r4, #11
 800e1d2:	1d23      	adds	r3, r4, #4
 800e1d4:	f020 0007 	bic.w	r0, r0, #7
 800e1d8:	1ac3      	subs	r3, r0, r3
 800e1da:	d0d3      	beq.n	800e184 <_malloc_r+0x20>
 800e1dc:	425a      	negs	r2, r3
 800e1de:	50e2      	str	r2, [r4, r3]
 800e1e0:	e7d0      	b.n	800e184 <_malloc_r+0x20>
 800e1e2:	428c      	cmp	r4, r1
 800e1e4:	684b      	ldr	r3, [r1, #4]
 800e1e6:	bf16      	itet	ne
 800e1e8:	6063      	strne	r3, [r4, #4]
 800e1ea:	6013      	streq	r3, [r2, #0]
 800e1ec:	460c      	movne	r4, r1
 800e1ee:	e7eb      	b.n	800e1c8 <_malloc_r+0x64>
 800e1f0:	460c      	mov	r4, r1
 800e1f2:	6849      	ldr	r1, [r1, #4]
 800e1f4:	e7cc      	b.n	800e190 <_malloc_r+0x2c>
 800e1f6:	1cc4      	adds	r4, r0, #3
 800e1f8:	f024 0403 	bic.w	r4, r4, #3
 800e1fc:	42a0      	cmp	r0, r4
 800e1fe:	d005      	beq.n	800e20c <_malloc_r+0xa8>
 800e200:	1a21      	subs	r1, r4, r0
 800e202:	4630      	mov	r0, r6
 800e204:	f000 fe5e 	bl	800eec4 <_sbrk_r>
 800e208:	3001      	adds	r0, #1
 800e20a:	d0cf      	beq.n	800e1ac <_malloc_r+0x48>
 800e20c:	6025      	str	r5, [r4, #0]
 800e20e:	e7db      	b.n	800e1c8 <_malloc_r+0x64>
 800e210:	200004c4 	.word	0x200004c4
 800e214:	200004c8 	.word	0x200004c8

0800e218 <__cvt>:
 800e218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e21c:	ec55 4b10 	vmov	r4, r5, d0
 800e220:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e222:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e226:	2d00      	cmp	r5, #0
 800e228:	460e      	mov	r6, r1
 800e22a:	4691      	mov	r9, r2
 800e22c:	4619      	mov	r1, r3
 800e22e:	bfb8      	it	lt
 800e230:	4622      	movlt	r2, r4
 800e232:	462b      	mov	r3, r5
 800e234:	f027 0720 	bic.w	r7, r7, #32
 800e238:	bfbb      	ittet	lt
 800e23a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e23e:	461d      	movlt	r5, r3
 800e240:	2300      	movge	r3, #0
 800e242:	232d      	movlt	r3, #45	; 0x2d
 800e244:	bfb8      	it	lt
 800e246:	4614      	movlt	r4, r2
 800e248:	2f46      	cmp	r7, #70	; 0x46
 800e24a:	700b      	strb	r3, [r1, #0]
 800e24c:	d004      	beq.n	800e258 <__cvt+0x40>
 800e24e:	2f45      	cmp	r7, #69	; 0x45
 800e250:	d100      	bne.n	800e254 <__cvt+0x3c>
 800e252:	3601      	adds	r6, #1
 800e254:	2102      	movs	r1, #2
 800e256:	e000      	b.n	800e25a <__cvt+0x42>
 800e258:	2103      	movs	r1, #3
 800e25a:	ab03      	add	r3, sp, #12
 800e25c:	9301      	str	r3, [sp, #4]
 800e25e:	ab02      	add	r3, sp, #8
 800e260:	9300      	str	r3, [sp, #0]
 800e262:	4632      	mov	r2, r6
 800e264:	4653      	mov	r3, sl
 800e266:	ec45 4b10 	vmov	d0, r4, r5
 800e26a:	f001 fda5 	bl	800fdb8 <_dtoa_r>
 800e26e:	2f47      	cmp	r7, #71	; 0x47
 800e270:	4680      	mov	r8, r0
 800e272:	d102      	bne.n	800e27a <__cvt+0x62>
 800e274:	f019 0f01 	tst.w	r9, #1
 800e278:	d026      	beq.n	800e2c8 <__cvt+0xb0>
 800e27a:	2f46      	cmp	r7, #70	; 0x46
 800e27c:	eb08 0906 	add.w	r9, r8, r6
 800e280:	d111      	bne.n	800e2a6 <__cvt+0x8e>
 800e282:	f898 3000 	ldrb.w	r3, [r8]
 800e286:	2b30      	cmp	r3, #48	; 0x30
 800e288:	d10a      	bne.n	800e2a0 <__cvt+0x88>
 800e28a:	2200      	movs	r2, #0
 800e28c:	2300      	movs	r3, #0
 800e28e:	4620      	mov	r0, r4
 800e290:	4629      	mov	r1, r5
 800e292:	f7f2 fc21 	bl	8000ad8 <__aeabi_dcmpeq>
 800e296:	b918      	cbnz	r0, 800e2a0 <__cvt+0x88>
 800e298:	f1c6 0601 	rsb	r6, r6, #1
 800e29c:	f8ca 6000 	str.w	r6, [sl]
 800e2a0:	f8da 3000 	ldr.w	r3, [sl]
 800e2a4:	4499      	add	r9, r3
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	4620      	mov	r0, r4
 800e2ac:	4629      	mov	r1, r5
 800e2ae:	f7f2 fc13 	bl	8000ad8 <__aeabi_dcmpeq>
 800e2b2:	b938      	cbnz	r0, 800e2c4 <__cvt+0xac>
 800e2b4:	2230      	movs	r2, #48	; 0x30
 800e2b6:	9b03      	ldr	r3, [sp, #12]
 800e2b8:	454b      	cmp	r3, r9
 800e2ba:	d205      	bcs.n	800e2c8 <__cvt+0xb0>
 800e2bc:	1c59      	adds	r1, r3, #1
 800e2be:	9103      	str	r1, [sp, #12]
 800e2c0:	701a      	strb	r2, [r3, #0]
 800e2c2:	e7f8      	b.n	800e2b6 <__cvt+0x9e>
 800e2c4:	f8cd 900c 	str.w	r9, [sp, #12]
 800e2c8:	9b03      	ldr	r3, [sp, #12]
 800e2ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2cc:	eba3 0308 	sub.w	r3, r3, r8
 800e2d0:	4640      	mov	r0, r8
 800e2d2:	6013      	str	r3, [r2, #0]
 800e2d4:	b004      	add	sp, #16
 800e2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e2da <__exponent>:
 800e2da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2dc:	2900      	cmp	r1, #0
 800e2de:	4604      	mov	r4, r0
 800e2e0:	bfba      	itte	lt
 800e2e2:	4249      	neglt	r1, r1
 800e2e4:	232d      	movlt	r3, #45	; 0x2d
 800e2e6:	232b      	movge	r3, #43	; 0x2b
 800e2e8:	2909      	cmp	r1, #9
 800e2ea:	f804 2b02 	strb.w	r2, [r4], #2
 800e2ee:	7043      	strb	r3, [r0, #1]
 800e2f0:	dd20      	ble.n	800e334 <__exponent+0x5a>
 800e2f2:	f10d 0307 	add.w	r3, sp, #7
 800e2f6:	461f      	mov	r7, r3
 800e2f8:	260a      	movs	r6, #10
 800e2fa:	fb91 f5f6 	sdiv	r5, r1, r6
 800e2fe:	fb06 1115 	mls	r1, r6, r5, r1
 800e302:	3130      	adds	r1, #48	; 0x30
 800e304:	2d09      	cmp	r5, #9
 800e306:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e30a:	f103 32ff 	add.w	r2, r3, #4294967295
 800e30e:	4629      	mov	r1, r5
 800e310:	dc09      	bgt.n	800e326 <__exponent+0x4c>
 800e312:	3130      	adds	r1, #48	; 0x30
 800e314:	3b02      	subs	r3, #2
 800e316:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e31a:	42bb      	cmp	r3, r7
 800e31c:	4622      	mov	r2, r4
 800e31e:	d304      	bcc.n	800e32a <__exponent+0x50>
 800e320:	1a10      	subs	r0, r2, r0
 800e322:	b003      	add	sp, #12
 800e324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e326:	4613      	mov	r3, r2
 800e328:	e7e7      	b.n	800e2fa <__exponent+0x20>
 800e32a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e32e:	f804 2b01 	strb.w	r2, [r4], #1
 800e332:	e7f2      	b.n	800e31a <__exponent+0x40>
 800e334:	2330      	movs	r3, #48	; 0x30
 800e336:	4419      	add	r1, r3
 800e338:	7083      	strb	r3, [r0, #2]
 800e33a:	1d02      	adds	r2, r0, #4
 800e33c:	70c1      	strb	r1, [r0, #3]
 800e33e:	e7ef      	b.n	800e320 <__exponent+0x46>

0800e340 <_printf_float>:
 800e340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e344:	b08d      	sub	sp, #52	; 0x34
 800e346:	460c      	mov	r4, r1
 800e348:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e34c:	4616      	mov	r6, r2
 800e34e:	461f      	mov	r7, r3
 800e350:	4605      	mov	r5, r0
 800e352:	f002 fedf 	bl	8011114 <_localeconv_r>
 800e356:	6803      	ldr	r3, [r0, #0]
 800e358:	9304      	str	r3, [sp, #16]
 800e35a:	4618      	mov	r0, r3
 800e35c:	f7f1 ff40 	bl	80001e0 <strlen>
 800e360:	2300      	movs	r3, #0
 800e362:	930a      	str	r3, [sp, #40]	; 0x28
 800e364:	f8d8 3000 	ldr.w	r3, [r8]
 800e368:	9005      	str	r0, [sp, #20]
 800e36a:	3307      	adds	r3, #7
 800e36c:	f023 0307 	bic.w	r3, r3, #7
 800e370:	f103 0208 	add.w	r2, r3, #8
 800e374:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e378:	f8d4 b000 	ldr.w	fp, [r4]
 800e37c:	f8c8 2000 	str.w	r2, [r8]
 800e380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e384:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e388:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e38c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e390:	9307      	str	r3, [sp, #28]
 800e392:	f8cd 8018 	str.w	r8, [sp, #24]
 800e396:	f04f 32ff 	mov.w	r2, #4294967295
 800e39a:	4ba7      	ldr	r3, [pc, #668]	; (800e638 <_printf_float+0x2f8>)
 800e39c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3a0:	f7f2 fbcc 	bl	8000b3c <__aeabi_dcmpun>
 800e3a4:	bb70      	cbnz	r0, 800e404 <_printf_float+0xc4>
 800e3a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e3aa:	4ba3      	ldr	r3, [pc, #652]	; (800e638 <_printf_float+0x2f8>)
 800e3ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3b0:	f7f2 fba6 	bl	8000b00 <__aeabi_dcmple>
 800e3b4:	bb30      	cbnz	r0, 800e404 <_printf_float+0xc4>
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	4640      	mov	r0, r8
 800e3bc:	4649      	mov	r1, r9
 800e3be:	f7f2 fb95 	bl	8000aec <__aeabi_dcmplt>
 800e3c2:	b110      	cbz	r0, 800e3ca <_printf_float+0x8a>
 800e3c4:	232d      	movs	r3, #45	; 0x2d
 800e3c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e3ca:	4a9c      	ldr	r2, [pc, #624]	; (800e63c <_printf_float+0x2fc>)
 800e3cc:	4b9c      	ldr	r3, [pc, #624]	; (800e640 <_printf_float+0x300>)
 800e3ce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e3d2:	bf8c      	ite	hi
 800e3d4:	4690      	movhi	r8, r2
 800e3d6:	4698      	movls	r8, r3
 800e3d8:	2303      	movs	r3, #3
 800e3da:	f02b 0204 	bic.w	r2, fp, #4
 800e3de:	6123      	str	r3, [r4, #16]
 800e3e0:	6022      	str	r2, [r4, #0]
 800e3e2:	f04f 0900 	mov.w	r9, #0
 800e3e6:	9700      	str	r7, [sp, #0]
 800e3e8:	4633      	mov	r3, r6
 800e3ea:	aa0b      	add	r2, sp, #44	; 0x2c
 800e3ec:	4621      	mov	r1, r4
 800e3ee:	4628      	mov	r0, r5
 800e3f0:	f000 f9e6 	bl	800e7c0 <_printf_common>
 800e3f4:	3001      	adds	r0, #1
 800e3f6:	f040 808d 	bne.w	800e514 <_printf_float+0x1d4>
 800e3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e3fe:	b00d      	add	sp, #52	; 0x34
 800e400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e404:	4642      	mov	r2, r8
 800e406:	464b      	mov	r3, r9
 800e408:	4640      	mov	r0, r8
 800e40a:	4649      	mov	r1, r9
 800e40c:	f7f2 fb96 	bl	8000b3c <__aeabi_dcmpun>
 800e410:	b110      	cbz	r0, 800e418 <_printf_float+0xd8>
 800e412:	4a8c      	ldr	r2, [pc, #560]	; (800e644 <_printf_float+0x304>)
 800e414:	4b8c      	ldr	r3, [pc, #560]	; (800e648 <_printf_float+0x308>)
 800e416:	e7da      	b.n	800e3ce <_printf_float+0x8e>
 800e418:	6861      	ldr	r1, [r4, #4]
 800e41a:	1c4b      	adds	r3, r1, #1
 800e41c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800e420:	a80a      	add	r0, sp, #40	; 0x28
 800e422:	d13e      	bne.n	800e4a2 <_printf_float+0x162>
 800e424:	2306      	movs	r3, #6
 800e426:	6063      	str	r3, [r4, #4]
 800e428:	2300      	movs	r3, #0
 800e42a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e42e:	ab09      	add	r3, sp, #36	; 0x24
 800e430:	9300      	str	r3, [sp, #0]
 800e432:	ec49 8b10 	vmov	d0, r8, r9
 800e436:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e43a:	6022      	str	r2, [r4, #0]
 800e43c:	f8cd a004 	str.w	sl, [sp, #4]
 800e440:	6861      	ldr	r1, [r4, #4]
 800e442:	4628      	mov	r0, r5
 800e444:	f7ff fee8 	bl	800e218 <__cvt>
 800e448:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800e44c:	2b47      	cmp	r3, #71	; 0x47
 800e44e:	4680      	mov	r8, r0
 800e450:	d109      	bne.n	800e466 <_printf_float+0x126>
 800e452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e454:	1cd8      	adds	r0, r3, #3
 800e456:	db02      	blt.n	800e45e <_printf_float+0x11e>
 800e458:	6862      	ldr	r2, [r4, #4]
 800e45a:	4293      	cmp	r3, r2
 800e45c:	dd47      	ble.n	800e4ee <_printf_float+0x1ae>
 800e45e:	f1aa 0a02 	sub.w	sl, sl, #2
 800e462:	fa5f fa8a 	uxtb.w	sl, sl
 800e466:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e46a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e46c:	d824      	bhi.n	800e4b8 <_printf_float+0x178>
 800e46e:	3901      	subs	r1, #1
 800e470:	4652      	mov	r2, sl
 800e472:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e476:	9109      	str	r1, [sp, #36]	; 0x24
 800e478:	f7ff ff2f 	bl	800e2da <__exponent>
 800e47c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e47e:	1813      	adds	r3, r2, r0
 800e480:	2a01      	cmp	r2, #1
 800e482:	4681      	mov	r9, r0
 800e484:	6123      	str	r3, [r4, #16]
 800e486:	dc02      	bgt.n	800e48e <_printf_float+0x14e>
 800e488:	6822      	ldr	r2, [r4, #0]
 800e48a:	07d1      	lsls	r1, r2, #31
 800e48c:	d501      	bpl.n	800e492 <_printf_float+0x152>
 800e48e:	3301      	adds	r3, #1
 800e490:	6123      	str	r3, [r4, #16]
 800e492:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e496:	2b00      	cmp	r3, #0
 800e498:	d0a5      	beq.n	800e3e6 <_printf_float+0xa6>
 800e49a:	232d      	movs	r3, #45	; 0x2d
 800e49c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e4a0:	e7a1      	b.n	800e3e6 <_printf_float+0xa6>
 800e4a2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800e4a6:	f000 8177 	beq.w	800e798 <_printf_float+0x458>
 800e4aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e4ae:	d1bb      	bne.n	800e428 <_printf_float+0xe8>
 800e4b0:	2900      	cmp	r1, #0
 800e4b2:	d1b9      	bne.n	800e428 <_printf_float+0xe8>
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	e7b6      	b.n	800e426 <_printf_float+0xe6>
 800e4b8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800e4bc:	d119      	bne.n	800e4f2 <_printf_float+0x1b2>
 800e4be:	2900      	cmp	r1, #0
 800e4c0:	6863      	ldr	r3, [r4, #4]
 800e4c2:	dd0c      	ble.n	800e4de <_printf_float+0x19e>
 800e4c4:	6121      	str	r1, [r4, #16]
 800e4c6:	b913      	cbnz	r3, 800e4ce <_printf_float+0x18e>
 800e4c8:	6822      	ldr	r2, [r4, #0]
 800e4ca:	07d2      	lsls	r2, r2, #31
 800e4cc:	d502      	bpl.n	800e4d4 <_printf_float+0x194>
 800e4ce:	3301      	adds	r3, #1
 800e4d0:	440b      	add	r3, r1
 800e4d2:	6123      	str	r3, [r4, #16]
 800e4d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4d6:	65a3      	str	r3, [r4, #88]	; 0x58
 800e4d8:	f04f 0900 	mov.w	r9, #0
 800e4dc:	e7d9      	b.n	800e492 <_printf_float+0x152>
 800e4de:	b913      	cbnz	r3, 800e4e6 <_printf_float+0x1a6>
 800e4e0:	6822      	ldr	r2, [r4, #0]
 800e4e2:	07d0      	lsls	r0, r2, #31
 800e4e4:	d501      	bpl.n	800e4ea <_printf_float+0x1aa>
 800e4e6:	3302      	adds	r3, #2
 800e4e8:	e7f3      	b.n	800e4d2 <_printf_float+0x192>
 800e4ea:	2301      	movs	r3, #1
 800e4ec:	e7f1      	b.n	800e4d2 <_printf_float+0x192>
 800e4ee:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800e4f2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e4f6:	4293      	cmp	r3, r2
 800e4f8:	db05      	blt.n	800e506 <_printf_float+0x1c6>
 800e4fa:	6822      	ldr	r2, [r4, #0]
 800e4fc:	6123      	str	r3, [r4, #16]
 800e4fe:	07d1      	lsls	r1, r2, #31
 800e500:	d5e8      	bpl.n	800e4d4 <_printf_float+0x194>
 800e502:	3301      	adds	r3, #1
 800e504:	e7e5      	b.n	800e4d2 <_printf_float+0x192>
 800e506:	2b00      	cmp	r3, #0
 800e508:	bfd4      	ite	le
 800e50a:	f1c3 0302 	rsble	r3, r3, #2
 800e50e:	2301      	movgt	r3, #1
 800e510:	4413      	add	r3, r2
 800e512:	e7de      	b.n	800e4d2 <_printf_float+0x192>
 800e514:	6823      	ldr	r3, [r4, #0]
 800e516:	055a      	lsls	r2, r3, #21
 800e518:	d407      	bmi.n	800e52a <_printf_float+0x1ea>
 800e51a:	6923      	ldr	r3, [r4, #16]
 800e51c:	4642      	mov	r2, r8
 800e51e:	4631      	mov	r1, r6
 800e520:	4628      	mov	r0, r5
 800e522:	47b8      	blx	r7
 800e524:	3001      	adds	r0, #1
 800e526:	d12b      	bne.n	800e580 <_printf_float+0x240>
 800e528:	e767      	b.n	800e3fa <_printf_float+0xba>
 800e52a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e52e:	f240 80dc 	bls.w	800e6ea <_printf_float+0x3aa>
 800e532:	2200      	movs	r2, #0
 800e534:	2300      	movs	r3, #0
 800e536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e53a:	f7f2 facd 	bl	8000ad8 <__aeabi_dcmpeq>
 800e53e:	2800      	cmp	r0, #0
 800e540:	d033      	beq.n	800e5aa <_printf_float+0x26a>
 800e542:	2301      	movs	r3, #1
 800e544:	4a41      	ldr	r2, [pc, #260]	; (800e64c <_printf_float+0x30c>)
 800e546:	4631      	mov	r1, r6
 800e548:	4628      	mov	r0, r5
 800e54a:	47b8      	blx	r7
 800e54c:	3001      	adds	r0, #1
 800e54e:	f43f af54 	beq.w	800e3fa <_printf_float+0xba>
 800e552:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e556:	429a      	cmp	r2, r3
 800e558:	db02      	blt.n	800e560 <_printf_float+0x220>
 800e55a:	6823      	ldr	r3, [r4, #0]
 800e55c:	07d8      	lsls	r0, r3, #31
 800e55e:	d50f      	bpl.n	800e580 <_printf_float+0x240>
 800e560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e564:	4631      	mov	r1, r6
 800e566:	4628      	mov	r0, r5
 800e568:	47b8      	blx	r7
 800e56a:	3001      	adds	r0, #1
 800e56c:	f43f af45 	beq.w	800e3fa <_printf_float+0xba>
 800e570:	f04f 0800 	mov.w	r8, #0
 800e574:	f104 091a 	add.w	r9, r4, #26
 800e578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e57a:	3b01      	subs	r3, #1
 800e57c:	4543      	cmp	r3, r8
 800e57e:	dc09      	bgt.n	800e594 <_printf_float+0x254>
 800e580:	6823      	ldr	r3, [r4, #0]
 800e582:	079b      	lsls	r3, r3, #30
 800e584:	f100 8103 	bmi.w	800e78e <_printf_float+0x44e>
 800e588:	68e0      	ldr	r0, [r4, #12]
 800e58a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e58c:	4298      	cmp	r0, r3
 800e58e:	bfb8      	it	lt
 800e590:	4618      	movlt	r0, r3
 800e592:	e734      	b.n	800e3fe <_printf_float+0xbe>
 800e594:	2301      	movs	r3, #1
 800e596:	464a      	mov	r2, r9
 800e598:	4631      	mov	r1, r6
 800e59a:	4628      	mov	r0, r5
 800e59c:	47b8      	blx	r7
 800e59e:	3001      	adds	r0, #1
 800e5a0:	f43f af2b 	beq.w	800e3fa <_printf_float+0xba>
 800e5a4:	f108 0801 	add.w	r8, r8, #1
 800e5a8:	e7e6      	b.n	800e578 <_printf_float+0x238>
 800e5aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	dc2b      	bgt.n	800e608 <_printf_float+0x2c8>
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	4a26      	ldr	r2, [pc, #152]	; (800e64c <_printf_float+0x30c>)
 800e5b4:	4631      	mov	r1, r6
 800e5b6:	4628      	mov	r0, r5
 800e5b8:	47b8      	blx	r7
 800e5ba:	3001      	adds	r0, #1
 800e5bc:	f43f af1d 	beq.w	800e3fa <_printf_float+0xba>
 800e5c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5c2:	b923      	cbnz	r3, 800e5ce <_printf_float+0x28e>
 800e5c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5c6:	b913      	cbnz	r3, 800e5ce <_printf_float+0x28e>
 800e5c8:	6823      	ldr	r3, [r4, #0]
 800e5ca:	07d9      	lsls	r1, r3, #31
 800e5cc:	d5d8      	bpl.n	800e580 <_printf_float+0x240>
 800e5ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5d2:	4631      	mov	r1, r6
 800e5d4:	4628      	mov	r0, r5
 800e5d6:	47b8      	blx	r7
 800e5d8:	3001      	adds	r0, #1
 800e5da:	f43f af0e 	beq.w	800e3fa <_printf_float+0xba>
 800e5de:	f04f 0900 	mov.w	r9, #0
 800e5e2:	f104 0a1a 	add.w	sl, r4, #26
 800e5e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5e8:	425b      	negs	r3, r3
 800e5ea:	454b      	cmp	r3, r9
 800e5ec:	dc01      	bgt.n	800e5f2 <_printf_float+0x2b2>
 800e5ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5f0:	e794      	b.n	800e51c <_printf_float+0x1dc>
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	4652      	mov	r2, sl
 800e5f6:	4631      	mov	r1, r6
 800e5f8:	4628      	mov	r0, r5
 800e5fa:	47b8      	blx	r7
 800e5fc:	3001      	adds	r0, #1
 800e5fe:	f43f aefc 	beq.w	800e3fa <_printf_float+0xba>
 800e602:	f109 0901 	add.w	r9, r9, #1
 800e606:	e7ee      	b.n	800e5e6 <_printf_float+0x2a6>
 800e608:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e60a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e60c:	429a      	cmp	r2, r3
 800e60e:	bfa8      	it	ge
 800e610:	461a      	movge	r2, r3
 800e612:	2a00      	cmp	r2, #0
 800e614:	4691      	mov	r9, r2
 800e616:	dd07      	ble.n	800e628 <_printf_float+0x2e8>
 800e618:	4613      	mov	r3, r2
 800e61a:	4631      	mov	r1, r6
 800e61c:	4642      	mov	r2, r8
 800e61e:	4628      	mov	r0, r5
 800e620:	47b8      	blx	r7
 800e622:	3001      	adds	r0, #1
 800e624:	f43f aee9 	beq.w	800e3fa <_printf_float+0xba>
 800e628:	f104 031a 	add.w	r3, r4, #26
 800e62c:	f04f 0b00 	mov.w	fp, #0
 800e630:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e634:	9306      	str	r3, [sp, #24]
 800e636:	e015      	b.n	800e664 <_printf_float+0x324>
 800e638:	7fefffff 	.word	0x7fefffff
 800e63c:	08013ff0 	.word	0x08013ff0
 800e640:	08013fec 	.word	0x08013fec
 800e644:	08013ff8 	.word	0x08013ff8
 800e648:	08013ff4 	.word	0x08013ff4
 800e64c:	08013ffc 	.word	0x08013ffc
 800e650:	2301      	movs	r3, #1
 800e652:	9a06      	ldr	r2, [sp, #24]
 800e654:	4631      	mov	r1, r6
 800e656:	4628      	mov	r0, r5
 800e658:	47b8      	blx	r7
 800e65a:	3001      	adds	r0, #1
 800e65c:	f43f aecd 	beq.w	800e3fa <_printf_float+0xba>
 800e660:	f10b 0b01 	add.w	fp, fp, #1
 800e664:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e668:	ebaa 0309 	sub.w	r3, sl, r9
 800e66c:	455b      	cmp	r3, fp
 800e66e:	dcef      	bgt.n	800e650 <_printf_float+0x310>
 800e670:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e674:	429a      	cmp	r2, r3
 800e676:	44d0      	add	r8, sl
 800e678:	db15      	blt.n	800e6a6 <_printf_float+0x366>
 800e67a:	6823      	ldr	r3, [r4, #0]
 800e67c:	07da      	lsls	r2, r3, #31
 800e67e:	d412      	bmi.n	800e6a6 <_printf_float+0x366>
 800e680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e682:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e684:	eba3 020a 	sub.w	r2, r3, sl
 800e688:	eba3 0a01 	sub.w	sl, r3, r1
 800e68c:	4592      	cmp	sl, r2
 800e68e:	bfa8      	it	ge
 800e690:	4692      	movge	sl, r2
 800e692:	f1ba 0f00 	cmp.w	sl, #0
 800e696:	dc0e      	bgt.n	800e6b6 <_printf_float+0x376>
 800e698:	f04f 0800 	mov.w	r8, #0
 800e69c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e6a0:	f104 091a 	add.w	r9, r4, #26
 800e6a4:	e019      	b.n	800e6da <_printf_float+0x39a>
 800e6a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6aa:	4631      	mov	r1, r6
 800e6ac:	4628      	mov	r0, r5
 800e6ae:	47b8      	blx	r7
 800e6b0:	3001      	adds	r0, #1
 800e6b2:	d1e5      	bne.n	800e680 <_printf_float+0x340>
 800e6b4:	e6a1      	b.n	800e3fa <_printf_float+0xba>
 800e6b6:	4653      	mov	r3, sl
 800e6b8:	4642      	mov	r2, r8
 800e6ba:	4631      	mov	r1, r6
 800e6bc:	4628      	mov	r0, r5
 800e6be:	47b8      	blx	r7
 800e6c0:	3001      	adds	r0, #1
 800e6c2:	d1e9      	bne.n	800e698 <_printf_float+0x358>
 800e6c4:	e699      	b.n	800e3fa <_printf_float+0xba>
 800e6c6:	2301      	movs	r3, #1
 800e6c8:	464a      	mov	r2, r9
 800e6ca:	4631      	mov	r1, r6
 800e6cc:	4628      	mov	r0, r5
 800e6ce:	47b8      	blx	r7
 800e6d0:	3001      	adds	r0, #1
 800e6d2:	f43f ae92 	beq.w	800e3fa <_printf_float+0xba>
 800e6d6:	f108 0801 	add.w	r8, r8, #1
 800e6da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e6de:	1a9b      	subs	r3, r3, r2
 800e6e0:	eba3 030a 	sub.w	r3, r3, sl
 800e6e4:	4543      	cmp	r3, r8
 800e6e6:	dcee      	bgt.n	800e6c6 <_printf_float+0x386>
 800e6e8:	e74a      	b.n	800e580 <_printf_float+0x240>
 800e6ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e6ec:	2a01      	cmp	r2, #1
 800e6ee:	dc01      	bgt.n	800e6f4 <_printf_float+0x3b4>
 800e6f0:	07db      	lsls	r3, r3, #31
 800e6f2:	d53a      	bpl.n	800e76a <_printf_float+0x42a>
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	4642      	mov	r2, r8
 800e6f8:	4631      	mov	r1, r6
 800e6fa:	4628      	mov	r0, r5
 800e6fc:	47b8      	blx	r7
 800e6fe:	3001      	adds	r0, #1
 800e700:	f43f ae7b 	beq.w	800e3fa <_printf_float+0xba>
 800e704:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e708:	4631      	mov	r1, r6
 800e70a:	4628      	mov	r0, r5
 800e70c:	47b8      	blx	r7
 800e70e:	3001      	adds	r0, #1
 800e710:	f108 0801 	add.w	r8, r8, #1
 800e714:	f43f ae71 	beq.w	800e3fa <_printf_float+0xba>
 800e718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e71a:	2200      	movs	r2, #0
 800e71c:	f103 3aff 	add.w	sl, r3, #4294967295
 800e720:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e724:	2300      	movs	r3, #0
 800e726:	f7f2 f9d7 	bl	8000ad8 <__aeabi_dcmpeq>
 800e72a:	b9c8      	cbnz	r0, 800e760 <_printf_float+0x420>
 800e72c:	4653      	mov	r3, sl
 800e72e:	4642      	mov	r2, r8
 800e730:	4631      	mov	r1, r6
 800e732:	4628      	mov	r0, r5
 800e734:	47b8      	blx	r7
 800e736:	3001      	adds	r0, #1
 800e738:	d10e      	bne.n	800e758 <_printf_float+0x418>
 800e73a:	e65e      	b.n	800e3fa <_printf_float+0xba>
 800e73c:	2301      	movs	r3, #1
 800e73e:	4652      	mov	r2, sl
 800e740:	4631      	mov	r1, r6
 800e742:	4628      	mov	r0, r5
 800e744:	47b8      	blx	r7
 800e746:	3001      	adds	r0, #1
 800e748:	f43f ae57 	beq.w	800e3fa <_printf_float+0xba>
 800e74c:	f108 0801 	add.w	r8, r8, #1
 800e750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e752:	3b01      	subs	r3, #1
 800e754:	4543      	cmp	r3, r8
 800e756:	dcf1      	bgt.n	800e73c <_printf_float+0x3fc>
 800e758:	464b      	mov	r3, r9
 800e75a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e75e:	e6de      	b.n	800e51e <_printf_float+0x1de>
 800e760:	f04f 0800 	mov.w	r8, #0
 800e764:	f104 0a1a 	add.w	sl, r4, #26
 800e768:	e7f2      	b.n	800e750 <_printf_float+0x410>
 800e76a:	2301      	movs	r3, #1
 800e76c:	e7df      	b.n	800e72e <_printf_float+0x3ee>
 800e76e:	2301      	movs	r3, #1
 800e770:	464a      	mov	r2, r9
 800e772:	4631      	mov	r1, r6
 800e774:	4628      	mov	r0, r5
 800e776:	47b8      	blx	r7
 800e778:	3001      	adds	r0, #1
 800e77a:	f43f ae3e 	beq.w	800e3fa <_printf_float+0xba>
 800e77e:	f108 0801 	add.w	r8, r8, #1
 800e782:	68e3      	ldr	r3, [r4, #12]
 800e784:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e786:	1a9b      	subs	r3, r3, r2
 800e788:	4543      	cmp	r3, r8
 800e78a:	dcf0      	bgt.n	800e76e <_printf_float+0x42e>
 800e78c:	e6fc      	b.n	800e588 <_printf_float+0x248>
 800e78e:	f04f 0800 	mov.w	r8, #0
 800e792:	f104 0919 	add.w	r9, r4, #25
 800e796:	e7f4      	b.n	800e782 <_printf_float+0x442>
 800e798:	2900      	cmp	r1, #0
 800e79a:	f43f ae8b 	beq.w	800e4b4 <_printf_float+0x174>
 800e79e:	2300      	movs	r3, #0
 800e7a0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e7a4:	ab09      	add	r3, sp, #36	; 0x24
 800e7a6:	9300      	str	r3, [sp, #0]
 800e7a8:	ec49 8b10 	vmov	d0, r8, r9
 800e7ac:	6022      	str	r2, [r4, #0]
 800e7ae:	f8cd a004 	str.w	sl, [sp, #4]
 800e7b2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e7b6:	4628      	mov	r0, r5
 800e7b8:	f7ff fd2e 	bl	800e218 <__cvt>
 800e7bc:	4680      	mov	r8, r0
 800e7be:	e648      	b.n	800e452 <_printf_float+0x112>

0800e7c0 <_printf_common>:
 800e7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7c4:	4691      	mov	r9, r2
 800e7c6:	461f      	mov	r7, r3
 800e7c8:	688a      	ldr	r2, [r1, #8]
 800e7ca:	690b      	ldr	r3, [r1, #16]
 800e7cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e7d0:	4293      	cmp	r3, r2
 800e7d2:	bfb8      	it	lt
 800e7d4:	4613      	movlt	r3, r2
 800e7d6:	f8c9 3000 	str.w	r3, [r9]
 800e7da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e7de:	4606      	mov	r6, r0
 800e7e0:	460c      	mov	r4, r1
 800e7e2:	b112      	cbz	r2, 800e7ea <_printf_common+0x2a>
 800e7e4:	3301      	adds	r3, #1
 800e7e6:	f8c9 3000 	str.w	r3, [r9]
 800e7ea:	6823      	ldr	r3, [r4, #0]
 800e7ec:	0699      	lsls	r1, r3, #26
 800e7ee:	bf42      	ittt	mi
 800e7f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e7f4:	3302      	addmi	r3, #2
 800e7f6:	f8c9 3000 	strmi.w	r3, [r9]
 800e7fa:	6825      	ldr	r5, [r4, #0]
 800e7fc:	f015 0506 	ands.w	r5, r5, #6
 800e800:	d107      	bne.n	800e812 <_printf_common+0x52>
 800e802:	f104 0a19 	add.w	sl, r4, #25
 800e806:	68e3      	ldr	r3, [r4, #12]
 800e808:	f8d9 2000 	ldr.w	r2, [r9]
 800e80c:	1a9b      	subs	r3, r3, r2
 800e80e:	42ab      	cmp	r3, r5
 800e810:	dc28      	bgt.n	800e864 <_printf_common+0xa4>
 800e812:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e816:	6822      	ldr	r2, [r4, #0]
 800e818:	3300      	adds	r3, #0
 800e81a:	bf18      	it	ne
 800e81c:	2301      	movne	r3, #1
 800e81e:	0692      	lsls	r2, r2, #26
 800e820:	d42d      	bmi.n	800e87e <_printf_common+0xbe>
 800e822:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e826:	4639      	mov	r1, r7
 800e828:	4630      	mov	r0, r6
 800e82a:	47c0      	blx	r8
 800e82c:	3001      	adds	r0, #1
 800e82e:	d020      	beq.n	800e872 <_printf_common+0xb2>
 800e830:	6823      	ldr	r3, [r4, #0]
 800e832:	68e5      	ldr	r5, [r4, #12]
 800e834:	f8d9 2000 	ldr.w	r2, [r9]
 800e838:	f003 0306 	and.w	r3, r3, #6
 800e83c:	2b04      	cmp	r3, #4
 800e83e:	bf08      	it	eq
 800e840:	1aad      	subeq	r5, r5, r2
 800e842:	68a3      	ldr	r3, [r4, #8]
 800e844:	6922      	ldr	r2, [r4, #16]
 800e846:	bf0c      	ite	eq
 800e848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e84c:	2500      	movne	r5, #0
 800e84e:	4293      	cmp	r3, r2
 800e850:	bfc4      	itt	gt
 800e852:	1a9b      	subgt	r3, r3, r2
 800e854:	18ed      	addgt	r5, r5, r3
 800e856:	f04f 0900 	mov.w	r9, #0
 800e85a:	341a      	adds	r4, #26
 800e85c:	454d      	cmp	r5, r9
 800e85e:	d11a      	bne.n	800e896 <_printf_common+0xd6>
 800e860:	2000      	movs	r0, #0
 800e862:	e008      	b.n	800e876 <_printf_common+0xb6>
 800e864:	2301      	movs	r3, #1
 800e866:	4652      	mov	r2, sl
 800e868:	4639      	mov	r1, r7
 800e86a:	4630      	mov	r0, r6
 800e86c:	47c0      	blx	r8
 800e86e:	3001      	adds	r0, #1
 800e870:	d103      	bne.n	800e87a <_printf_common+0xba>
 800e872:	f04f 30ff 	mov.w	r0, #4294967295
 800e876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e87a:	3501      	adds	r5, #1
 800e87c:	e7c3      	b.n	800e806 <_printf_common+0x46>
 800e87e:	18e1      	adds	r1, r4, r3
 800e880:	1c5a      	adds	r2, r3, #1
 800e882:	2030      	movs	r0, #48	; 0x30
 800e884:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e888:	4422      	add	r2, r4
 800e88a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e88e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e892:	3302      	adds	r3, #2
 800e894:	e7c5      	b.n	800e822 <_printf_common+0x62>
 800e896:	2301      	movs	r3, #1
 800e898:	4622      	mov	r2, r4
 800e89a:	4639      	mov	r1, r7
 800e89c:	4630      	mov	r0, r6
 800e89e:	47c0      	blx	r8
 800e8a0:	3001      	adds	r0, #1
 800e8a2:	d0e6      	beq.n	800e872 <_printf_common+0xb2>
 800e8a4:	f109 0901 	add.w	r9, r9, #1
 800e8a8:	e7d8      	b.n	800e85c <_printf_common+0x9c>
	...

0800e8ac <_printf_i>:
 800e8ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e8b4:	460c      	mov	r4, r1
 800e8b6:	7e09      	ldrb	r1, [r1, #24]
 800e8b8:	b085      	sub	sp, #20
 800e8ba:	296e      	cmp	r1, #110	; 0x6e
 800e8bc:	4617      	mov	r7, r2
 800e8be:	4606      	mov	r6, r0
 800e8c0:	4698      	mov	r8, r3
 800e8c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e8c4:	f000 80b3 	beq.w	800ea2e <_printf_i+0x182>
 800e8c8:	d822      	bhi.n	800e910 <_printf_i+0x64>
 800e8ca:	2963      	cmp	r1, #99	; 0x63
 800e8cc:	d036      	beq.n	800e93c <_printf_i+0x90>
 800e8ce:	d80a      	bhi.n	800e8e6 <_printf_i+0x3a>
 800e8d0:	2900      	cmp	r1, #0
 800e8d2:	f000 80b9 	beq.w	800ea48 <_printf_i+0x19c>
 800e8d6:	2958      	cmp	r1, #88	; 0x58
 800e8d8:	f000 8083 	beq.w	800e9e2 <_printf_i+0x136>
 800e8dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e8e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e8e4:	e032      	b.n	800e94c <_printf_i+0xa0>
 800e8e6:	2964      	cmp	r1, #100	; 0x64
 800e8e8:	d001      	beq.n	800e8ee <_printf_i+0x42>
 800e8ea:	2969      	cmp	r1, #105	; 0x69
 800e8ec:	d1f6      	bne.n	800e8dc <_printf_i+0x30>
 800e8ee:	6820      	ldr	r0, [r4, #0]
 800e8f0:	6813      	ldr	r3, [r2, #0]
 800e8f2:	0605      	lsls	r5, r0, #24
 800e8f4:	f103 0104 	add.w	r1, r3, #4
 800e8f8:	d52a      	bpl.n	800e950 <_printf_i+0xa4>
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	6011      	str	r1, [r2, #0]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	da03      	bge.n	800e90a <_printf_i+0x5e>
 800e902:	222d      	movs	r2, #45	; 0x2d
 800e904:	425b      	negs	r3, r3
 800e906:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e90a:	486f      	ldr	r0, [pc, #444]	; (800eac8 <_printf_i+0x21c>)
 800e90c:	220a      	movs	r2, #10
 800e90e:	e039      	b.n	800e984 <_printf_i+0xd8>
 800e910:	2973      	cmp	r1, #115	; 0x73
 800e912:	f000 809d 	beq.w	800ea50 <_printf_i+0x1a4>
 800e916:	d808      	bhi.n	800e92a <_printf_i+0x7e>
 800e918:	296f      	cmp	r1, #111	; 0x6f
 800e91a:	d020      	beq.n	800e95e <_printf_i+0xb2>
 800e91c:	2970      	cmp	r1, #112	; 0x70
 800e91e:	d1dd      	bne.n	800e8dc <_printf_i+0x30>
 800e920:	6823      	ldr	r3, [r4, #0]
 800e922:	f043 0320 	orr.w	r3, r3, #32
 800e926:	6023      	str	r3, [r4, #0]
 800e928:	e003      	b.n	800e932 <_printf_i+0x86>
 800e92a:	2975      	cmp	r1, #117	; 0x75
 800e92c:	d017      	beq.n	800e95e <_printf_i+0xb2>
 800e92e:	2978      	cmp	r1, #120	; 0x78
 800e930:	d1d4      	bne.n	800e8dc <_printf_i+0x30>
 800e932:	2378      	movs	r3, #120	; 0x78
 800e934:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e938:	4864      	ldr	r0, [pc, #400]	; (800eacc <_printf_i+0x220>)
 800e93a:	e055      	b.n	800e9e8 <_printf_i+0x13c>
 800e93c:	6813      	ldr	r3, [r2, #0]
 800e93e:	1d19      	adds	r1, r3, #4
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	6011      	str	r1, [r2, #0]
 800e944:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e948:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e94c:	2301      	movs	r3, #1
 800e94e:	e08c      	b.n	800ea6a <_printf_i+0x1be>
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	6011      	str	r1, [r2, #0]
 800e954:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e958:	bf18      	it	ne
 800e95a:	b21b      	sxthne	r3, r3
 800e95c:	e7cf      	b.n	800e8fe <_printf_i+0x52>
 800e95e:	6813      	ldr	r3, [r2, #0]
 800e960:	6825      	ldr	r5, [r4, #0]
 800e962:	1d18      	adds	r0, r3, #4
 800e964:	6010      	str	r0, [r2, #0]
 800e966:	0628      	lsls	r0, r5, #24
 800e968:	d501      	bpl.n	800e96e <_printf_i+0xc2>
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	e002      	b.n	800e974 <_printf_i+0xc8>
 800e96e:	0668      	lsls	r0, r5, #25
 800e970:	d5fb      	bpl.n	800e96a <_printf_i+0xbe>
 800e972:	881b      	ldrh	r3, [r3, #0]
 800e974:	4854      	ldr	r0, [pc, #336]	; (800eac8 <_printf_i+0x21c>)
 800e976:	296f      	cmp	r1, #111	; 0x6f
 800e978:	bf14      	ite	ne
 800e97a:	220a      	movne	r2, #10
 800e97c:	2208      	moveq	r2, #8
 800e97e:	2100      	movs	r1, #0
 800e980:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e984:	6865      	ldr	r5, [r4, #4]
 800e986:	60a5      	str	r5, [r4, #8]
 800e988:	2d00      	cmp	r5, #0
 800e98a:	f2c0 8095 	blt.w	800eab8 <_printf_i+0x20c>
 800e98e:	6821      	ldr	r1, [r4, #0]
 800e990:	f021 0104 	bic.w	r1, r1, #4
 800e994:	6021      	str	r1, [r4, #0]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d13d      	bne.n	800ea16 <_printf_i+0x16a>
 800e99a:	2d00      	cmp	r5, #0
 800e99c:	f040 808e 	bne.w	800eabc <_printf_i+0x210>
 800e9a0:	4665      	mov	r5, ip
 800e9a2:	2a08      	cmp	r2, #8
 800e9a4:	d10b      	bne.n	800e9be <_printf_i+0x112>
 800e9a6:	6823      	ldr	r3, [r4, #0]
 800e9a8:	07db      	lsls	r3, r3, #31
 800e9aa:	d508      	bpl.n	800e9be <_printf_i+0x112>
 800e9ac:	6923      	ldr	r3, [r4, #16]
 800e9ae:	6862      	ldr	r2, [r4, #4]
 800e9b0:	429a      	cmp	r2, r3
 800e9b2:	bfde      	ittt	le
 800e9b4:	2330      	movle	r3, #48	; 0x30
 800e9b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e9ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e9be:	ebac 0305 	sub.w	r3, ip, r5
 800e9c2:	6123      	str	r3, [r4, #16]
 800e9c4:	f8cd 8000 	str.w	r8, [sp]
 800e9c8:	463b      	mov	r3, r7
 800e9ca:	aa03      	add	r2, sp, #12
 800e9cc:	4621      	mov	r1, r4
 800e9ce:	4630      	mov	r0, r6
 800e9d0:	f7ff fef6 	bl	800e7c0 <_printf_common>
 800e9d4:	3001      	adds	r0, #1
 800e9d6:	d14d      	bne.n	800ea74 <_printf_i+0x1c8>
 800e9d8:	f04f 30ff 	mov.w	r0, #4294967295
 800e9dc:	b005      	add	sp, #20
 800e9de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9e2:	4839      	ldr	r0, [pc, #228]	; (800eac8 <_printf_i+0x21c>)
 800e9e4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e9e8:	6813      	ldr	r3, [r2, #0]
 800e9ea:	6821      	ldr	r1, [r4, #0]
 800e9ec:	1d1d      	adds	r5, r3, #4
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	6015      	str	r5, [r2, #0]
 800e9f2:	060a      	lsls	r2, r1, #24
 800e9f4:	d50b      	bpl.n	800ea0e <_printf_i+0x162>
 800e9f6:	07ca      	lsls	r2, r1, #31
 800e9f8:	bf44      	itt	mi
 800e9fa:	f041 0120 	orrmi.w	r1, r1, #32
 800e9fe:	6021      	strmi	r1, [r4, #0]
 800ea00:	b91b      	cbnz	r3, 800ea0a <_printf_i+0x15e>
 800ea02:	6822      	ldr	r2, [r4, #0]
 800ea04:	f022 0220 	bic.w	r2, r2, #32
 800ea08:	6022      	str	r2, [r4, #0]
 800ea0a:	2210      	movs	r2, #16
 800ea0c:	e7b7      	b.n	800e97e <_printf_i+0xd2>
 800ea0e:	064d      	lsls	r5, r1, #25
 800ea10:	bf48      	it	mi
 800ea12:	b29b      	uxthmi	r3, r3
 800ea14:	e7ef      	b.n	800e9f6 <_printf_i+0x14a>
 800ea16:	4665      	mov	r5, ip
 800ea18:	fbb3 f1f2 	udiv	r1, r3, r2
 800ea1c:	fb02 3311 	mls	r3, r2, r1, r3
 800ea20:	5cc3      	ldrb	r3, [r0, r3]
 800ea22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ea26:	460b      	mov	r3, r1
 800ea28:	2900      	cmp	r1, #0
 800ea2a:	d1f5      	bne.n	800ea18 <_printf_i+0x16c>
 800ea2c:	e7b9      	b.n	800e9a2 <_printf_i+0xf6>
 800ea2e:	6813      	ldr	r3, [r2, #0]
 800ea30:	6825      	ldr	r5, [r4, #0]
 800ea32:	6961      	ldr	r1, [r4, #20]
 800ea34:	1d18      	adds	r0, r3, #4
 800ea36:	6010      	str	r0, [r2, #0]
 800ea38:	0628      	lsls	r0, r5, #24
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	d501      	bpl.n	800ea42 <_printf_i+0x196>
 800ea3e:	6019      	str	r1, [r3, #0]
 800ea40:	e002      	b.n	800ea48 <_printf_i+0x19c>
 800ea42:	066a      	lsls	r2, r5, #25
 800ea44:	d5fb      	bpl.n	800ea3e <_printf_i+0x192>
 800ea46:	8019      	strh	r1, [r3, #0]
 800ea48:	2300      	movs	r3, #0
 800ea4a:	6123      	str	r3, [r4, #16]
 800ea4c:	4665      	mov	r5, ip
 800ea4e:	e7b9      	b.n	800e9c4 <_printf_i+0x118>
 800ea50:	6813      	ldr	r3, [r2, #0]
 800ea52:	1d19      	adds	r1, r3, #4
 800ea54:	6011      	str	r1, [r2, #0]
 800ea56:	681d      	ldr	r5, [r3, #0]
 800ea58:	6862      	ldr	r2, [r4, #4]
 800ea5a:	2100      	movs	r1, #0
 800ea5c:	4628      	mov	r0, r5
 800ea5e:	f7f1 fbc7 	bl	80001f0 <memchr>
 800ea62:	b108      	cbz	r0, 800ea68 <_printf_i+0x1bc>
 800ea64:	1b40      	subs	r0, r0, r5
 800ea66:	6060      	str	r0, [r4, #4]
 800ea68:	6863      	ldr	r3, [r4, #4]
 800ea6a:	6123      	str	r3, [r4, #16]
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea72:	e7a7      	b.n	800e9c4 <_printf_i+0x118>
 800ea74:	6923      	ldr	r3, [r4, #16]
 800ea76:	462a      	mov	r2, r5
 800ea78:	4639      	mov	r1, r7
 800ea7a:	4630      	mov	r0, r6
 800ea7c:	47c0      	blx	r8
 800ea7e:	3001      	adds	r0, #1
 800ea80:	d0aa      	beq.n	800e9d8 <_printf_i+0x12c>
 800ea82:	6823      	ldr	r3, [r4, #0]
 800ea84:	079b      	lsls	r3, r3, #30
 800ea86:	d413      	bmi.n	800eab0 <_printf_i+0x204>
 800ea88:	68e0      	ldr	r0, [r4, #12]
 800ea8a:	9b03      	ldr	r3, [sp, #12]
 800ea8c:	4298      	cmp	r0, r3
 800ea8e:	bfb8      	it	lt
 800ea90:	4618      	movlt	r0, r3
 800ea92:	e7a3      	b.n	800e9dc <_printf_i+0x130>
 800ea94:	2301      	movs	r3, #1
 800ea96:	464a      	mov	r2, r9
 800ea98:	4639      	mov	r1, r7
 800ea9a:	4630      	mov	r0, r6
 800ea9c:	47c0      	blx	r8
 800ea9e:	3001      	adds	r0, #1
 800eaa0:	d09a      	beq.n	800e9d8 <_printf_i+0x12c>
 800eaa2:	3501      	adds	r5, #1
 800eaa4:	68e3      	ldr	r3, [r4, #12]
 800eaa6:	9a03      	ldr	r2, [sp, #12]
 800eaa8:	1a9b      	subs	r3, r3, r2
 800eaaa:	42ab      	cmp	r3, r5
 800eaac:	dcf2      	bgt.n	800ea94 <_printf_i+0x1e8>
 800eaae:	e7eb      	b.n	800ea88 <_printf_i+0x1dc>
 800eab0:	2500      	movs	r5, #0
 800eab2:	f104 0919 	add.w	r9, r4, #25
 800eab6:	e7f5      	b.n	800eaa4 <_printf_i+0x1f8>
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d1ac      	bne.n	800ea16 <_printf_i+0x16a>
 800eabc:	7803      	ldrb	r3, [r0, #0]
 800eabe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eac2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eac6:	e76c      	b.n	800e9a2 <_printf_i+0xf6>
 800eac8:	08013ffe 	.word	0x08013ffe
 800eacc:	0801400f 	.word	0x0801400f

0800ead0 <_scanf_float>:
 800ead0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ead4:	469a      	mov	sl, r3
 800ead6:	688b      	ldr	r3, [r1, #8]
 800ead8:	4616      	mov	r6, r2
 800eada:	1e5a      	subs	r2, r3, #1
 800eadc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800eae0:	b087      	sub	sp, #28
 800eae2:	bf83      	ittte	hi
 800eae4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800eae8:	189b      	addhi	r3, r3, r2
 800eaea:	9301      	strhi	r3, [sp, #4]
 800eaec:	2300      	movls	r3, #0
 800eaee:	bf86      	itte	hi
 800eaf0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800eaf4:	608b      	strhi	r3, [r1, #8]
 800eaf6:	9301      	strls	r3, [sp, #4]
 800eaf8:	680b      	ldr	r3, [r1, #0]
 800eafa:	4688      	mov	r8, r1
 800eafc:	f04f 0b00 	mov.w	fp, #0
 800eb00:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800eb04:	f848 3b1c 	str.w	r3, [r8], #28
 800eb08:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800eb0c:	4607      	mov	r7, r0
 800eb0e:	460c      	mov	r4, r1
 800eb10:	4645      	mov	r5, r8
 800eb12:	465a      	mov	r2, fp
 800eb14:	46d9      	mov	r9, fp
 800eb16:	f8cd b008 	str.w	fp, [sp, #8]
 800eb1a:	68a1      	ldr	r1, [r4, #8]
 800eb1c:	b181      	cbz	r1, 800eb40 <_scanf_float+0x70>
 800eb1e:	6833      	ldr	r3, [r6, #0]
 800eb20:	781b      	ldrb	r3, [r3, #0]
 800eb22:	2b49      	cmp	r3, #73	; 0x49
 800eb24:	d071      	beq.n	800ec0a <_scanf_float+0x13a>
 800eb26:	d84d      	bhi.n	800ebc4 <_scanf_float+0xf4>
 800eb28:	2b39      	cmp	r3, #57	; 0x39
 800eb2a:	d840      	bhi.n	800ebae <_scanf_float+0xde>
 800eb2c:	2b31      	cmp	r3, #49	; 0x31
 800eb2e:	f080 8088 	bcs.w	800ec42 <_scanf_float+0x172>
 800eb32:	2b2d      	cmp	r3, #45	; 0x2d
 800eb34:	f000 8090 	beq.w	800ec58 <_scanf_float+0x188>
 800eb38:	d815      	bhi.n	800eb66 <_scanf_float+0x96>
 800eb3a:	2b2b      	cmp	r3, #43	; 0x2b
 800eb3c:	f000 808c 	beq.w	800ec58 <_scanf_float+0x188>
 800eb40:	f1b9 0f00 	cmp.w	r9, #0
 800eb44:	d003      	beq.n	800eb4e <_scanf_float+0x7e>
 800eb46:	6823      	ldr	r3, [r4, #0]
 800eb48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800eb4c:	6023      	str	r3, [r4, #0]
 800eb4e:	3a01      	subs	r2, #1
 800eb50:	2a01      	cmp	r2, #1
 800eb52:	f200 80ea 	bhi.w	800ed2a <_scanf_float+0x25a>
 800eb56:	4545      	cmp	r5, r8
 800eb58:	f200 80dc 	bhi.w	800ed14 <_scanf_float+0x244>
 800eb5c:	2601      	movs	r6, #1
 800eb5e:	4630      	mov	r0, r6
 800eb60:	b007      	add	sp, #28
 800eb62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb66:	2b2e      	cmp	r3, #46	; 0x2e
 800eb68:	f000 809f 	beq.w	800ecaa <_scanf_float+0x1da>
 800eb6c:	2b30      	cmp	r3, #48	; 0x30
 800eb6e:	d1e7      	bne.n	800eb40 <_scanf_float+0x70>
 800eb70:	6820      	ldr	r0, [r4, #0]
 800eb72:	f410 7f80 	tst.w	r0, #256	; 0x100
 800eb76:	d064      	beq.n	800ec42 <_scanf_float+0x172>
 800eb78:	9b01      	ldr	r3, [sp, #4]
 800eb7a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800eb7e:	6020      	str	r0, [r4, #0]
 800eb80:	f109 0901 	add.w	r9, r9, #1
 800eb84:	b11b      	cbz	r3, 800eb8e <_scanf_float+0xbe>
 800eb86:	3b01      	subs	r3, #1
 800eb88:	3101      	adds	r1, #1
 800eb8a:	9301      	str	r3, [sp, #4]
 800eb8c:	60a1      	str	r1, [r4, #8]
 800eb8e:	68a3      	ldr	r3, [r4, #8]
 800eb90:	3b01      	subs	r3, #1
 800eb92:	60a3      	str	r3, [r4, #8]
 800eb94:	6923      	ldr	r3, [r4, #16]
 800eb96:	3301      	adds	r3, #1
 800eb98:	6123      	str	r3, [r4, #16]
 800eb9a:	6873      	ldr	r3, [r6, #4]
 800eb9c:	3b01      	subs	r3, #1
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	6073      	str	r3, [r6, #4]
 800eba2:	f340 80ac 	ble.w	800ecfe <_scanf_float+0x22e>
 800eba6:	6833      	ldr	r3, [r6, #0]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	6033      	str	r3, [r6, #0]
 800ebac:	e7b5      	b.n	800eb1a <_scanf_float+0x4a>
 800ebae:	2b45      	cmp	r3, #69	; 0x45
 800ebb0:	f000 8085 	beq.w	800ecbe <_scanf_float+0x1ee>
 800ebb4:	2b46      	cmp	r3, #70	; 0x46
 800ebb6:	d06a      	beq.n	800ec8e <_scanf_float+0x1be>
 800ebb8:	2b41      	cmp	r3, #65	; 0x41
 800ebba:	d1c1      	bne.n	800eb40 <_scanf_float+0x70>
 800ebbc:	2a01      	cmp	r2, #1
 800ebbe:	d1bf      	bne.n	800eb40 <_scanf_float+0x70>
 800ebc0:	2202      	movs	r2, #2
 800ebc2:	e046      	b.n	800ec52 <_scanf_float+0x182>
 800ebc4:	2b65      	cmp	r3, #101	; 0x65
 800ebc6:	d07a      	beq.n	800ecbe <_scanf_float+0x1ee>
 800ebc8:	d818      	bhi.n	800ebfc <_scanf_float+0x12c>
 800ebca:	2b54      	cmp	r3, #84	; 0x54
 800ebcc:	d066      	beq.n	800ec9c <_scanf_float+0x1cc>
 800ebce:	d811      	bhi.n	800ebf4 <_scanf_float+0x124>
 800ebd0:	2b4e      	cmp	r3, #78	; 0x4e
 800ebd2:	d1b5      	bne.n	800eb40 <_scanf_float+0x70>
 800ebd4:	2a00      	cmp	r2, #0
 800ebd6:	d146      	bne.n	800ec66 <_scanf_float+0x196>
 800ebd8:	f1b9 0f00 	cmp.w	r9, #0
 800ebdc:	d145      	bne.n	800ec6a <_scanf_float+0x19a>
 800ebde:	6821      	ldr	r1, [r4, #0]
 800ebe0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ebe4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ebe8:	d13f      	bne.n	800ec6a <_scanf_float+0x19a>
 800ebea:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ebee:	6021      	str	r1, [r4, #0]
 800ebf0:	2201      	movs	r2, #1
 800ebf2:	e02e      	b.n	800ec52 <_scanf_float+0x182>
 800ebf4:	2b59      	cmp	r3, #89	; 0x59
 800ebf6:	d01e      	beq.n	800ec36 <_scanf_float+0x166>
 800ebf8:	2b61      	cmp	r3, #97	; 0x61
 800ebfa:	e7de      	b.n	800ebba <_scanf_float+0xea>
 800ebfc:	2b6e      	cmp	r3, #110	; 0x6e
 800ebfe:	d0e9      	beq.n	800ebd4 <_scanf_float+0x104>
 800ec00:	d815      	bhi.n	800ec2e <_scanf_float+0x15e>
 800ec02:	2b66      	cmp	r3, #102	; 0x66
 800ec04:	d043      	beq.n	800ec8e <_scanf_float+0x1be>
 800ec06:	2b69      	cmp	r3, #105	; 0x69
 800ec08:	d19a      	bne.n	800eb40 <_scanf_float+0x70>
 800ec0a:	f1bb 0f00 	cmp.w	fp, #0
 800ec0e:	d138      	bne.n	800ec82 <_scanf_float+0x1b2>
 800ec10:	f1b9 0f00 	cmp.w	r9, #0
 800ec14:	d197      	bne.n	800eb46 <_scanf_float+0x76>
 800ec16:	6821      	ldr	r1, [r4, #0]
 800ec18:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ec1c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ec20:	d195      	bne.n	800eb4e <_scanf_float+0x7e>
 800ec22:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ec26:	6021      	str	r1, [r4, #0]
 800ec28:	f04f 0b01 	mov.w	fp, #1
 800ec2c:	e011      	b.n	800ec52 <_scanf_float+0x182>
 800ec2e:	2b74      	cmp	r3, #116	; 0x74
 800ec30:	d034      	beq.n	800ec9c <_scanf_float+0x1cc>
 800ec32:	2b79      	cmp	r3, #121	; 0x79
 800ec34:	d184      	bne.n	800eb40 <_scanf_float+0x70>
 800ec36:	f1bb 0f07 	cmp.w	fp, #7
 800ec3a:	d181      	bne.n	800eb40 <_scanf_float+0x70>
 800ec3c:	f04f 0b08 	mov.w	fp, #8
 800ec40:	e007      	b.n	800ec52 <_scanf_float+0x182>
 800ec42:	eb12 0f0b 	cmn.w	r2, fp
 800ec46:	f47f af7b 	bne.w	800eb40 <_scanf_float+0x70>
 800ec4a:	6821      	ldr	r1, [r4, #0]
 800ec4c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800ec50:	6021      	str	r1, [r4, #0]
 800ec52:	702b      	strb	r3, [r5, #0]
 800ec54:	3501      	adds	r5, #1
 800ec56:	e79a      	b.n	800eb8e <_scanf_float+0xbe>
 800ec58:	6821      	ldr	r1, [r4, #0]
 800ec5a:	0608      	lsls	r0, r1, #24
 800ec5c:	f57f af70 	bpl.w	800eb40 <_scanf_float+0x70>
 800ec60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ec64:	e7f4      	b.n	800ec50 <_scanf_float+0x180>
 800ec66:	2a02      	cmp	r2, #2
 800ec68:	d047      	beq.n	800ecfa <_scanf_float+0x22a>
 800ec6a:	f1bb 0f01 	cmp.w	fp, #1
 800ec6e:	d003      	beq.n	800ec78 <_scanf_float+0x1a8>
 800ec70:	f1bb 0f04 	cmp.w	fp, #4
 800ec74:	f47f af64 	bne.w	800eb40 <_scanf_float+0x70>
 800ec78:	f10b 0b01 	add.w	fp, fp, #1
 800ec7c:	fa5f fb8b 	uxtb.w	fp, fp
 800ec80:	e7e7      	b.n	800ec52 <_scanf_float+0x182>
 800ec82:	f1bb 0f03 	cmp.w	fp, #3
 800ec86:	d0f7      	beq.n	800ec78 <_scanf_float+0x1a8>
 800ec88:	f1bb 0f05 	cmp.w	fp, #5
 800ec8c:	e7f2      	b.n	800ec74 <_scanf_float+0x1a4>
 800ec8e:	f1bb 0f02 	cmp.w	fp, #2
 800ec92:	f47f af55 	bne.w	800eb40 <_scanf_float+0x70>
 800ec96:	f04f 0b03 	mov.w	fp, #3
 800ec9a:	e7da      	b.n	800ec52 <_scanf_float+0x182>
 800ec9c:	f1bb 0f06 	cmp.w	fp, #6
 800eca0:	f47f af4e 	bne.w	800eb40 <_scanf_float+0x70>
 800eca4:	f04f 0b07 	mov.w	fp, #7
 800eca8:	e7d3      	b.n	800ec52 <_scanf_float+0x182>
 800ecaa:	6821      	ldr	r1, [r4, #0]
 800ecac:	0588      	lsls	r0, r1, #22
 800ecae:	f57f af47 	bpl.w	800eb40 <_scanf_float+0x70>
 800ecb2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800ecb6:	6021      	str	r1, [r4, #0]
 800ecb8:	f8cd 9008 	str.w	r9, [sp, #8]
 800ecbc:	e7c9      	b.n	800ec52 <_scanf_float+0x182>
 800ecbe:	6821      	ldr	r1, [r4, #0]
 800ecc0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800ecc4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800ecc8:	d006      	beq.n	800ecd8 <_scanf_float+0x208>
 800ecca:	0548      	lsls	r0, r1, #21
 800eccc:	f57f af38 	bpl.w	800eb40 <_scanf_float+0x70>
 800ecd0:	f1b9 0f00 	cmp.w	r9, #0
 800ecd4:	f43f af3b 	beq.w	800eb4e <_scanf_float+0x7e>
 800ecd8:	0588      	lsls	r0, r1, #22
 800ecda:	bf58      	it	pl
 800ecdc:	9802      	ldrpl	r0, [sp, #8]
 800ecde:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ece2:	bf58      	it	pl
 800ece4:	eba9 0000 	subpl.w	r0, r9, r0
 800ece8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ecec:	bf58      	it	pl
 800ecee:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ecf2:	6021      	str	r1, [r4, #0]
 800ecf4:	f04f 0900 	mov.w	r9, #0
 800ecf8:	e7ab      	b.n	800ec52 <_scanf_float+0x182>
 800ecfa:	2203      	movs	r2, #3
 800ecfc:	e7a9      	b.n	800ec52 <_scanf_float+0x182>
 800ecfe:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ed02:	9205      	str	r2, [sp, #20]
 800ed04:	4631      	mov	r1, r6
 800ed06:	4638      	mov	r0, r7
 800ed08:	4798      	blx	r3
 800ed0a:	9a05      	ldr	r2, [sp, #20]
 800ed0c:	2800      	cmp	r0, #0
 800ed0e:	f43f af04 	beq.w	800eb1a <_scanf_float+0x4a>
 800ed12:	e715      	b.n	800eb40 <_scanf_float+0x70>
 800ed14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ed18:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ed1c:	4632      	mov	r2, r6
 800ed1e:	4638      	mov	r0, r7
 800ed20:	4798      	blx	r3
 800ed22:	6923      	ldr	r3, [r4, #16]
 800ed24:	3b01      	subs	r3, #1
 800ed26:	6123      	str	r3, [r4, #16]
 800ed28:	e715      	b.n	800eb56 <_scanf_float+0x86>
 800ed2a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ed2e:	2b06      	cmp	r3, #6
 800ed30:	d80a      	bhi.n	800ed48 <_scanf_float+0x278>
 800ed32:	f1bb 0f02 	cmp.w	fp, #2
 800ed36:	d968      	bls.n	800ee0a <_scanf_float+0x33a>
 800ed38:	f1ab 0b03 	sub.w	fp, fp, #3
 800ed3c:	fa5f fb8b 	uxtb.w	fp, fp
 800ed40:	eba5 0b0b 	sub.w	fp, r5, fp
 800ed44:	455d      	cmp	r5, fp
 800ed46:	d14b      	bne.n	800ede0 <_scanf_float+0x310>
 800ed48:	6823      	ldr	r3, [r4, #0]
 800ed4a:	05da      	lsls	r2, r3, #23
 800ed4c:	d51f      	bpl.n	800ed8e <_scanf_float+0x2be>
 800ed4e:	055b      	lsls	r3, r3, #21
 800ed50:	d468      	bmi.n	800ee24 <_scanf_float+0x354>
 800ed52:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ed56:	6923      	ldr	r3, [r4, #16]
 800ed58:	2965      	cmp	r1, #101	; 0x65
 800ed5a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ed5e:	f105 3bff 	add.w	fp, r5, #4294967295
 800ed62:	6123      	str	r3, [r4, #16]
 800ed64:	d00d      	beq.n	800ed82 <_scanf_float+0x2b2>
 800ed66:	2945      	cmp	r1, #69	; 0x45
 800ed68:	d00b      	beq.n	800ed82 <_scanf_float+0x2b2>
 800ed6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ed6e:	4632      	mov	r2, r6
 800ed70:	4638      	mov	r0, r7
 800ed72:	4798      	blx	r3
 800ed74:	6923      	ldr	r3, [r4, #16]
 800ed76:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ed7a:	3b01      	subs	r3, #1
 800ed7c:	f1a5 0b02 	sub.w	fp, r5, #2
 800ed80:	6123      	str	r3, [r4, #16]
 800ed82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ed86:	4632      	mov	r2, r6
 800ed88:	4638      	mov	r0, r7
 800ed8a:	4798      	blx	r3
 800ed8c:	465d      	mov	r5, fp
 800ed8e:	6826      	ldr	r6, [r4, #0]
 800ed90:	f016 0610 	ands.w	r6, r6, #16
 800ed94:	d17a      	bne.n	800ee8c <_scanf_float+0x3bc>
 800ed96:	702e      	strb	r6, [r5, #0]
 800ed98:	6823      	ldr	r3, [r4, #0]
 800ed9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ed9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eda2:	d142      	bne.n	800ee2a <_scanf_float+0x35a>
 800eda4:	9b02      	ldr	r3, [sp, #8]
 800eda6:	eba9 0303 	sub.w	r3, r9, r3
 800edaa:	425a      	negs	r2, r3
 800edac:	2b00      	cmp	r3, #0
 800edae:	d149      	bne.n	800ee44 <_scanf_float+0x374>
 800edb0:	2200      	movs	r2, #0
 800edb2:	4641      	mov	r1, r8
 800edb4:	4638      	mov	r0, r7
 800edb6:	f000 fed3 	bl	800fb60 <_strtod_r>
 800edba:	6825      	ldr	r5, [r4, #0]
 800edbc:	f8da 3000 	ldr.w	r3, [sl]
 800edc0:	f015 0f02 	tst.w	r5, #2
 800edc4:	f103 0204 	add.w	r2, r3, #4
 800edc8:	ec59 8b10 	vmov	r8, r9, d0
 800edcc:	f8ca 2000 	str.w	r2, [sl]
 800edd0:	d043      	beq.n	800ee5a <_scanf_float+0x38a>
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	e9c3 8900 	strd	r8, r9, [r3]
 800edd8:	68e3      	ldr	r3, [r4, #12]
 800edda:	3301      	adds	r3, #1
 800eddc:	60e3      	str	r3, [r4, #12]
 800edde:	e6be      	b.n	800eb5e <_scanf_float+0x8e>
 800ede0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ede4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ede8:	4632      	mov	r2, r6
 800edea:	4638      	mov	r0, r7
 800edec:	4798      	blx	r3
 800edee:	6923      	ldr	r3, [r4, #16]
 800edf0:	3b01      	subs	r3, #1
 800edf2:	6123      	str	r3, [r4, #16]
 800edf4:	e7a6      	b.n	800ed44 <_scanf_float+0x274>
 800edf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800edfa:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800edfe:	4632      	mov	r2, r6
 800ee00:	4638      	mov	r0, r7
 800ee02:	4798      	blx	r3
 800ee04:	6923      	ldr	r3, [r4, #16]
 800ee06:	3b01      	subs	r3, #1
 800ee08:	6123      	str	r3, [r4, #16]
 800ee0a:	4545      	cmp	r5, r8
 800ee0c:	d8f3      	bhi.n	800edf6 <_scanf_float+0x326>
 800ee0e:	e6a5      	b.n	800eb5c <_scanf_float+0x8c>
 800ee10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ee14:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ee18:	4632      	mov	r2, r6
 800ee1a:	4638      	mov	r0, r7
 800ee1c:	4798      	blx	r3
 800ee1e:	6923      	ldr	r3, [r4, #16]
 800ee20:	3b01      	subs	r3, #1
 800ee22:	6123      	str	r3, [r4, #16]
 800ee24:	4545      	cmp	r5, r8
 800ee26:	d8f3      	bhi.n	800ee10 <_scanf_float+0x340>
 800ee28:	e698      	b.n	800eb5c <_scanf_float+0x8c>
 800ee2a:	9b03      	ldr	r3, [sp, #12]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d0bf      	beq.n	800edb0 <_scanf_float+0x2e0>
 800ee30:	9904      	ldr	r1, [sp, #16]
 800ee32:	230a      	movs	r3, #10
 800ee34:	4632      	mov	r2, r6
 800ee36:	3101      	adds	r1, #1
 800ee38:	4638      	mov	r0, r7
 800ee3a:	f000 ff1d 	bl	800fc78 <_strtol_r>
 800ee3e:	9b03      	ldr	r3, [sp, #12]
 800ee40:	9d04      	ldr	r5, [sp, #16]
 800ee42:	1ac2      	subs	r2, r0, r3
 800ee44:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800ee48:	429d      	cmp	r5, r3
 800ee4a:	bf28      	it	cs
 800ee4c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800ee50:	490f      	ldr	r1, [pc, #60]	; (800ee90 <_scanf_float+0x3c0>)
 800ee52:	4628      	mov	r0, r5
 800ee54:	f000 f84c 	bl	800eef0 <siprintf>
 800ee58:	e7aa      	b.n	800edb0 <_scanf_float+0x2e0>
 800ee5a:	f015 0504 	ands.w	r5, r5, #4
 800ee5e:	d1b8      	bne.n	800edd2 <_scanf_float+0x302>
 800ee60:	681f      	ldr	r7, [r3, #0]
 800ee62:	ee10 2a10 	vmov	r2, s0
 800ee66:	464b      	mov	r3, r9
 800ee68:	ee10 0a10 	vmov	r0, s0
 800ee6c:	4649      	mov	r1, r9
 800ee6e:	f7f1 fe65 	bl	8000b3c <__aeabi_dcmpun>
 800ee72:	b128      	cbz	r0, 800ee80 <_scanf_float+0x3b0>
 800ee74:	4628      	mov	r0, r5
 800ee76:	f000 f835 	bl	800eee4 <nanf>
 800ee7a:	ed87 0a00 	vstr	s0, [r7]
 800ee7e:	e7ab      	b.n	800edd8 <_scanf_float+0x308>
 800ee80:	4640      	mov	r0, r8
 800ee82:	4649      	mov	r1, r9
 800ee84:	f7f1 feb8 	bl	8000bf8 <__aeabi_d2f>
 800ee88:	6038      	str	r0, [r7, #0]
 800ee8a:	e7a5      	b.n	800edd8 <_scanf_float+0x308>
 800ee8c:	2600      	movs	r6, #0
 800ee8e:	e666      	b.n	800eb5e <_scanf_float+0x8e>
 800ee90:	08014020 	.word	0x08014020

0800ee94 <iprintf>:
 800ee94:	b40f      	push	{r0, r1, r2, r3}
 800ee96:	4b0a      	ldr	r3, [pc, #40]	; (800eec0 <iprintf+0x2c>)
 800ee98:	b513      	push	{r0, r1, r4, lr}
 800ee9a:	681c      	ldr	r4, [r3, #0]
 800ee9c:	b124      	cbz	r4, 800eea8 <iprintf+0x14>
 800ee9e:	69a3      	ldr	r3, [r4, #24]
 800eea0:	b913      	cbnz	r3, 800eea8 <iprintf+0x14>
 800eea2:	4620      	mov	r0, r4
 800eea4:	f001 fd80 	bl	80109a8 <__sinit>
 800eea8:	ab05      	add	r3, sp, #20
 800eeaa:	9a04      	ldr	r2, [sp, #16]
 800eeac:	68a1      	ldr	r1, [r4, #8]
 800eeae:	9301      	str	r3, [sp, #4]
 800eeb0:	4620      	mov	r0, r4
 800eeb2:	f002 fedb 	bl	8011c6c <_vfiprintf_r>
 800eeb6:	b002      	add	sp, #8
 800eeb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eebc:	b004      	add	sp, #16
 800eebe:	4770      	bx	lr
 800eec0:	200002d0 	.word	0x200002d0

0800eec4 <_sbrk_r>:
 800eec4:	b538      	push	{r3, r4, r5, lr}
 800eec6:	4c06      	ldr	r4, [pc, #24]	; (800eee0 <_sbrk_r+0x1c>)
 800eec8:	2300      	movs	r3, #0
 800eeca:	4605      	mov	r5, r0
 800eecc:	4608      	mov	r0, r1
 800eece:	6023      	str	r3, [r4, #0]
 800eed0:	f7f3 f9d0 	bl	8002274 <_sbrk>
 800eed4:	1c43      	adds	r3, r0, #1
 800eed6:	d102      	bne.n	800eede <_sbrk_r+0x1a>
 800eed8:	6823      	ldr	r3, [r4, #0]
 800eeda:	b103      	cbz	r3, 800eede <_sbrk_r+0x1a>
 800eedc:	602b      	str	r3, [r5, #0]
 800eede:	bd38      	pop	{r3, r4, r5, pc}
 800eee0:	20000c74 	.word	0x20000c74

0800eee4 <nanf>:
 800eee4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800eeec <nanf+0x8>
 800eee8:	4770      	bx	lr
 800eeea:	bf00      	nop
 800eeec:	7fc00000 	.word	0x7fc00000

0800eef0 <siprintf>:
 800eef0:	b40e      	push	{r1, r2, r3}
 800eef2:	b500      	push	{lr}
 800eef4:	b09c      	sub	sp, #112	; 0x70
 800eef6:	ab1d      	add	r3, sp, #116	; 0x74
 800eef8:	9002      	str	r0, [sp, #8]
 800eefa:	9006      	str	r0, [sp, #24]
 800eefc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ef00:	4809      	ldr	r0, [pc, #36]	; (800ef28 <siprintf+0x38>)
 800ef02:	9107      	str	r1, [sp, #28]
 800ef04:	9104      	str	r1, [sp, #16]
 800ef06:	4909      	ldr	r1, [pc, #36]	; (800ef2c <siprintf+0x3c>)
 800ef08:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef0c:	9105      	str	r1, [sp, #20]
 800ef0e:	6800      	ldr	r0, [r0, #0]
 800ef10:	9301      	str	r3, [sp, #4]
 800ef12:	a902      	add	r1, sp, #8
 800ef14:	f002 fd88 	bl	8011a28 <_svfiprintf_r>
 800ef18:	9b02      	ldr	r3, [sp, #8]
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	701a      	strb	r2, [r3, #0]
 800ef1e:	b01c      	add	sp, #112	; 0x70
 800ef20:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef24:	b003      	add	sp, #12
 800ef26:	4770      	bx	lr
 800ef28:	200002d0 	.word	0x200002d0
 800ef2c:	ffff0208 	.word	0xffff0208

0800ef30 <strcpy>:
 800ef30:	4603      	mov	r3, r0
 800ef32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef36:	f803 2b01 	strb.w	r2, [r3], #1
 800ef3a:	2a00      	cmp	r2, #0
 800ef3c:	d1f9      	bne.n	800ef32 <strcpy+0x2>
 800ef3e:	4770      	bx	lr

0800ef40 <sulp>:
 800ef40:	b570      	push	{r4, r5, r6, lr}
 800ef42:	4604      	mov	r4, r0
 800ef44:	460d      	mov	r5, r1
 800ef46:	ec45 4b10 	vmov	d0, r4, r5
 800ef4a:	4616      	mov	r6, r2
 800ef4c:	f002 fbd0 	bl	80116f0 <__ulp>
 800ef50:	ec51 0b10 	vmov	r0, r1, d0
 800ef54:	b17e      	cbz	r6, 800ef76 <sulp+0x36>
 800ef56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ef5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	dd09      	ble.n	800ef76 <sulp+0x36>
 800ef62:	051b      	lsls	r3, r3, #20
 800ef64:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ef68:	2400      	movs	r4, #0
 800ef6a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ef6e:	4622      	mov	r2, r4
 800ef70:	462b      	mov	r3, r5
 800ef72:	f7f1 fb49 	bl	8000608 <__aeabi_dmul>
 800ef76:	bd70      	pop	{r4, r5, r6, pc}

0800ef78 <_strtod_l>:
 800ef78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef7c:	461f      	mov	r7, r3
 800ef7e:	b0a1      	sub	sp, #132	; 0x84
 800ef80:	2300      	movs	r3, #0
 800ef82:	4681      	mov	r9, r0
 800ef84:	4638      	mov	r0, r7
 800ef86:	460e      	mov	r6, r1
 800ef88:	9217      	str	r2, [sp, #92]	; 0x5c
 800ef8a:	931c      	str	r3, [sp, #112]	; 0x70
 800ef8c:	f002 f8bf 	bl	801110e <__localeconv_l>
 800ef90:	4680      	mov	r8, r0
 800ef92:	6800      	ldr	r0, [r0, #0]
 800ef94:	f7f1 f924 	bl	80001e0 <strlen>
 800ef98:	f04f 0a00 	mov.w	sl, #0
 800ef9c:	4604      	mov	r4, r0
 800ef9e:	f04f 0b00 	mov.w	fp, #0
 800efa2:	961b      	str	r6, [sp, #108]	; 0x6c
 800efa4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800efa6:	781a      	ldrb	r2, [r3, #0]
 800efa8:	2a0d      	cmp	r2, #13
 800efaa:	d832      	bhi.n	800f012 <_strtod_l+0x9a>
 800efac:	2a09      	cmp	r2, #9
 800efae:	d236      	bcs.n	800f01e <_strtod_l+0xa6>
 800efb0:	2a00      	cmp	r2, #0
 800efb2:	d03e      	beq.n	800f032 <_strtod_l+0xba>
 800efb4:	2300      	movs	r3, #0
 800efb6:	930d      	str	r3, [sp, #52]	; 0x34
 800efb8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800efba:	782b      	ldrb	r3, [r5, #0]
 800efbc:	2b30      	cmp	r3, #48	; 0x30
 800efbe:	f040 80ac 	bne.w	800f11a <_strtod_l+0x1a2>
 800efc2:	786b      	ldrb	r3, [r5, #1]
 800efc4:	2b58      	cmp	r3, #88	; 0x58
 800efc6:	d001      	beq.n	800efcc <_strtod_l+0x54>
 800efc8:	2b78      	cmp	r3, #120	; 0x78
 800efca:	d167      	bne.n	800f09c <_strtod_l+0x124>
 800efcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800efce:	9301      	str	r3, [sp, #4]
 800efd0:	ab1c      	add	r3, sp, #112	; 0x70
 800efd2:	9300      	str	r3, [sp, #0]
 800efd4:	9702      	str	r7, [sp, #8]
 800efd6:	ab1d      	add	r3, sp, #116	; 0x74
 800efd8:	4a88      	ldr	r2, [pc, #544]	; (800f1fc <_strtod_l+0x284>)
 800efda:	a91b      	add	r1, sp, #108	; 0x6c
 800efdc:	4648      	mov	r0, r9
 800efde:	f001 fdbc 	bl	8010b5a <__gethex>
 800efe2:	f010 0407 	ands.w	r4, r0, #7
 800efe6:	4606      	mov	r6, r0
 800efe8:	d005      	beq.n	800eff6 <_strtod_l+0x7e>
 800efea:	2c06      	cmp	r4, #6
 800efec:	d12b      	bne.n	800f046 <_strtod_l+0xce>
 800efee:	3501      	adds	r5, #1
 800eff0:	2300      	movs	r3, #0
 800eff2:	951b      	str	r5, [sp, #108]	; 0x6c
 800eff4:	930d      	str	r3, [sp, #52]	; 0x34
 800eff6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eff8:	2b00      	cmp	r3, #0
 800effa:	f040 859a 	bne.w	800fb32 <_strtod_l+0xbba>
 800effe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f000:	b1e3      	cbz	r3, 800f03c <_strtod_l+0xc4>
 800f002:	4652      	mov	r2, sl
 800f004:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f008:	ec43 2b10 	vmov	d0, r2, r3
 800f00c:	b021      	add	sp, #132	; 0x84
 800f00e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f012:	2a2b      	cmp	r2, #43	; 0x2b
 800f014:	d015      	beq.n	800f042 <_strtod_l+0xca>
 800f016:	2a2d      	cmp	r2, #45	; 0x2d
 800f018:	d004      	beq.n	800f024 <_strtod_l+0xac>
 800f01a:	2a20      	cmp	r2, #32
 800f01c:	d1ca      	bne.n	800efb4 <_strtod_l+0x3c>
 800f01e:	3301      	adds	r3, #1
 800f020:	931b      	str	r3, [sp, #108]	; 0x6c
 800f022:	e7bf      	b.n	800efa4 <_strtod_l+0x2c>
 800f024:	2201      	movs	r2, #1
 800f026:	920d      	str	r2, [sp, #52]	; 0x34
 800f028:	1c5a      	adds	r2, r3, #1
 800f02a:	921b      	str	r2, [sp, #108]	; 0x6c
 800f02c:	785b      	ldrb	r3, [r3, #1]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d1c2      	bne.n	800efb8 <_strtod_l+0x40>
 800f032:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f034:	961b      	str	r6, [sp, #108]	; 0x6c
 800f036:	2b00      	cmp	r3, #0
 800f038:	f040 8579 	bne.w	800fb2e <_strtod_l+0xbb6>
 800f03c:	4652      	mov	r2, sl
 800f03e:	465b      	mov	r3, fp
 800f040:	e7e2      	b.n	800f008 <_strtod_l+0x90>
 800f042:	2200      	movs	r2, #0
 800f044:	e7ef      	b.n	800f026 <_strtod_l+0xae>
 800f046:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f048:	b13a      	cbz	r2, 800f05a <_strtod_l+0xe2>
 800f04a:	2135      	movs	r1, #53	; 0x35
 800f04c:	a81e      	add	r0, sp, #120	; 0x78
 800f04e:	f002 fc47 	bl	80118e0 <__copybits>
 800f052:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f054:	4648      	mov	r0, r9
 800f056:	f002 f8b3 	bl	80111c0 <_Bfree>
 800f05a:	3c01      	subs	r4, #1
 800f05c:	2c04      	cmp	r4, #4
 800f05e:	d806      	bhi.n	800f06e <_strtod_l+0xf6>
 800f060:	e8df f004 	tbb	[pc, r4]
 800f064:	1714030a 	.word	0x1714030a
 800f068:	0a          	.byte	0x0a
 800f069:	00          	.byte	0x00
 800f06a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800f06e:	0730      	lsls	r0, r6, #28
 800f070:	d5c1      	bpl.n	800eff6 <_strtod_l+0x7e>
 800f072:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f076:	e7be      	b.n	800eff6 <_strtod_l+0x7e>
 800f078:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800f07c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f07e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f082:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f086:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f08a:	e7f0      	b.n	800f06e <_strtod_l+0xf6>
 800f08c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800f200 <_strtod_l+0x288>
 800f090:	e7ed      	b.n	800f06e <_strtod_l+0xf6>
 800f092:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f096:	f04f 3aff 	mov.w	sl, #4294967295
 800f09a:	e7e8      	b.n	800f06e <_strtod_l+0xf6>
 800f09c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f09e:	1c5a      	adds	r2, r3, #1
 800f0a0:	921b      	str	r2, [sp, #108]	; 0x6c
 800f0a2:	785b      	ldrb	r3, [r3, #1]
 800f0a4:	2b30      	cmp	r3, #48	; 0x30
 800f0a6:	d0f9      	beq.n	800f09c <_strtod_l+0x124>
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d0a4      	beq.n	800eff6 <_strtod_l+0x7e>
 800f0ac:	2301      	movs	r3, #1
 800f0ae:	2500      	movs	r5, #0
 800f0b0:	9306      	str	r3, [sp, #24]
 800f0b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f0b4:	9308      	str	r3, [sp, #32]
 800f0b6:	9507      	str	r5, [sp, #28]
 800f0b8:	9505      	str	r5, [sp, #20]
 800f0ba:	220a      	movs	r2, #10
 800f0bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800f0be:	7807      	ldrb	r7, [r0, #0]
 800f0c0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800f0c4:	b2d9      	uxtb	r1, r3
 800f0c6:	2909      	cmp	r1, #9
 800f0c8:	d929      	bls.n	800f11e <_strtod_l+0x1a6>
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	f8d8 1000 	ldr.w	r1, [r8]
 800f0d0:	f002 ff25 	bl	8011f1e <strncmp>
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	d031      	beq.n	800f13c <_strtod_l+0x1c4>
 800f0d8:	2000      	movs	r0, #0
 800f0da:	9c05      	ldr	r4, [sp, #20]
 800f0dc:	9004      	str	r0, [sp, #16]
 800f0de:	463b      	mov	r3, r7
 800f0e0:	4602      	mov	r2, r0
 800f0e2:	2b65      	cmp	r3, #101	; 0x65
 800f0e4:	d001      	beq.n	800f0ea <_strtod_l+0x172>
 800f0e6:	2b45      	cmp	r3, #69	; 0x45
 800f0e8:	d114      	bne.n	800f114 <_strtod_l+0x19c>
 800f0ea:	b924      	cbnz	r4, 800f0f6 <_strtod_l+0x17e>
 800f0ec:	b910      	cbnz	r0, 800f0f4 <_strtod_l+0x17c>
 800f0ee:	9b06      	ldr	r3, [sp, #24]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d09e      	beq.n	800f032 <_strtod_l+0xba>
 800f0f4:	2400      	movs	r4, #0
 800f0f6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800f0f8:	1c73      	adds	r3, r6, #1
 800f0fa:	931b      	str	r3, [sp, #108]	; 0x6c
 800f0fc:	7873      	ldrb	r3, [r6, #1]
 800f0fe:	2b2b      	cmp	r3, #43	; 0x2b
 800f100:	d078      	beq.n	800f1f4 <_strtod_l+0x27c>
 800f102:	2b2d      	cmp	r3, #45	; 0x2d
 800f104:	d070      	beq.n	800f1e8 <_strtod_l+0x270>
 800f106:	f04f 0c00 	mov.w	ip, #0
 800f10a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800f10e:	2f09      	cmp	r7, #9
 800f110:	d97c      	bls.n	800f20c <_strtod_l+0x294>
 800f112:	961b      	str	r6, [sp, #108]	; 0x6c
 800f114:	f04f 0e00 	mov.w	lr, #0
 800f118:	e09a      	b.n	800f250 <_strtod_l+0x2d8>
 800f11a:	2300      	movs	r3, #0
 800f11c:	e7c7      	b.n	800f0ae <_strtod_l+0x136>
 800f11e:	9905      	ldr	r1, [sp, #20]
 800f120:	2908      	cmp	r1, #8
 800f122:	bfdd      	ittte	le
 800f124:	9907      	ldrle	r1, [sp, #28]
 800f126:	fb02 3301 	mlale	r3, r2, r1, r3
 800f12a:	9307      	strle	r3, [sp, #28]
 800f12c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800f130:	9b05      	ldr	r3, [sp, #20]
 800f132:	3001      	adds	r0, #1
 800f134:	3301      	adds	r3, #1
 800f136:	9305      	str	r3, [sp, #20]
 800f138:	901b      	str	r0, [sp, #108]	; 0x6c
 800f13a:	e7bf      	b.n	800f0bc <_strtod_l+0x144>
 800f13c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f13e:	191a      	adds	r2, r3, r4
 800f140:	921b      	str	r2, [sp, #108]	; 0x6c
 800f142:	9a05      	ldr	r2, [sp, #20]
 800f144:	5d1b      	ldrb	r3, [r3, r4]
 800f146:	2a00      	cmp	r2, #0
 800f148:	d037      	beq.n	800f1ba <_strtod_l+0x242>
 800f14a:	9c05      	ldr	r4, [sp, #20]
 800f14c:	4602      	mov	r2, r0
 800f14e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f152:	2909      	cmp	r1, #9
 800f154:	d913      	bls.n	800f17e <_strtod_l+0x206>
 800f156:	2101      	movs	r1, #1
 800f158:	9104      	str	r1, [sp, #16]
 800f15a:	e7c2      	b.n	800f0e2 <_strtod_l+0x16a>
 800f15c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f15e:	1c5a      	adds	r2, r3, #1
 800f160:	921b      	str	r2, [sp, #108]	; 0x6c
 800f162:	785b      	ldrb	r3, [r3, #1]
 800f164:	3001      	adds	r0, #1
 800f166:	2b30      	cmp	r3, #48	; 0x30
 800f168:	d0f8      	beq.n	800f15c <_strtod_l+0x1e4>
 800f16a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800f16e:	2a08      	cmp	r2, #8
 800f170:	f200 84e4 	bhi.w	800fb3c <_strtod_l+0xbc4>
 800f174:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f176:	9208      	str	r2, [sp, #32]
 800f178:	4602      	mov	r2, r0
 800f17a:	2000      	movs	r0, #0
 800f17c:	4604      	mov	r4, r0
 800f17e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800f182:	f100 0101 	add.w	r1, r0, #1
 800f186:	d012      	beq.n	800f1ae <_strtod_l+0x236>
 800f188:	440a      	add	r2, r1
 800f18a:	eb00 0c04 	add.w	ip, r0, r4
 800f18e:	4621      	mov	r1, r4
 800f190:	270a      	movs	r7, #10
 800f192:	458c      	cmp	ip, r1
 800f194:	d113      	bne.n	800f1be <_strtod_l+0x246>
 800f196:	1821      	adds	r1, r4, r0
 800f198:	2908      	cmp	r1, #8
 800f19a:	f104 0401 	add.w	r4, r4, #1
 800f19e:	4404      	add	r4, r0
 800f1a0:	dc19      	bgt.n	800f1d6 <_strtod_l+0x25e>
 800f1a2:	9b07      	ldr	r3, [sp, #28]
 800f1a4:	210a      	movs	r1, #10
 800f1a6:	fb01 e303 	mla	r3, r1, r3, lr
 800f1aa:	9307      	str	r3, [sp, #28]
 800f1ac:	2100      	movs	r1, #0
 800f1ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f1b0:	1c58      	adds	r0, r3, #1
 800f1b2:	901b      	str	r0, [sp, #108]	; 0x6c
 800f1b4:	785b      	ldrb	r3, [r3, #1]
 800f1b6:	4608      	mov	r0, r1
 800f1b8:	e7c9      	b.n	800f14e <_strtod_l+0x1d6>
 800f1ba:	9805      	ldr	r0, [sp, #20]
 800f1bc:	e7d3      	b.n	800f166 <_strtod_l+0x1ee>
 800f1be:	2908      	cmp	r1, #8
 800f1c0:	f101 0101 	add.w	r1, r1, #1
 800f1c4:	dc03      	bgt.n	800f1ce <_strtod_l+0x256>
 800f1c6:	9b07      	ldr	r3, [sp, #28]
 800f1c8:	437b      	muls	r3, r7
 800f1ca:	9307      	str	r3, [sp, #28]
 800f1cc:	e7e1      	b.n	800f192 <_strtod_l+0x21a>
 800f1ce:	2910      	cmp	r1, #16
 800f1d0:	bfd8      	it	le
 800f1d2:	437d      	mulle	r5, r7
 800f1d4:	e7dd      	b.n	800f192 <_strtod_l+0x21a>
 800f1d6:	2c10      	cmp	r4, #16
 800f1d8:	bfdc      	itt	le
 800f1da:	210a      	movle	r1, #10
 800f1dc:	fb01 e505 	mlale	r5, r1, r5, lr
 800f1e0:	e7e4      	b.n	800f1ac <_strtod_l+0x234>
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	9304      	str	r3, [sp, #16]
 800f1e6:	e781      	b.n	800f0ec <_strtod_l+0x174>
 800f1e8:	f04f 0c01 	mov.w	ip, #1
 800f1ec:	1cb3      	adds	r3, r6, #2
 800f1ee:	931b      	str	r3, [sp, #108]	; 0x6c
 800f1f0:	78b3      	ldrb	r3, [r6, #2]
 800f1f2:	e78a      	b.n	800f10a <_strtod_l+0x192>
 800f1f4:	f04f 0c00 	mov.w	ip, #0
 800f1f8:	e7f8      	b.n	800f1ec <_strtod_l+0x274>
 800f1fa:	bf00      	nop
 800f1fc:	08014028 	.word	0x08014028
 800f200:	7ff00000 	.word	0x7ff00000
 800f204:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f206:	1c5f      	adds	r7, r3, #1
 800f208:	971b      	str	r7, [sp, #108]	; 0x6c
 800f20a:	785b      	ldrb	r3, [r3, #1]
 800f20c:	2b30      	cmp	r3, #48	; 0x30
 800f20e:	d0f9      	beq.n	800f204 <_strtod_l+0x28c>
 800f210:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800f214:	2f08      	cmp	r7, #8
 800f216:	f63f af7d 	bhi.w	800f114 <_strtod_l+0x19c>
 800f21a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f21e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f220:	930a      	str	r3, [sp, #40]	; 0x28
 800f222:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f224:	1c5f      	adds	r7, r3, #1
 800f226:	971b      	str	r7, [sp, #108]	; 0x6c
 800f228:	785b      	ldrb	r3, [r3, #1]
 800f22a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800f22e:	f1b8 0f09 	cmp.w	r8, #9
 800f232:	d937      	bls.n	800f2a4 <_strtod_l+0x32c>
 800f234:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f236:	1a7f      	subs	r7, r7, r1
 800f238:	2f08      	cmp	r7, #8
 800f23a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800f23e:	dc37      	bgt.n	800f2b0 <_strtod_l+0x338>
 800f240:	45be      	cmp	lr, r7
 800f242:	bfa8      	it	ge
 800f244:	46be      	movge	lr, r7
 800f246:	f1bc 0f00 	cmp.w	ip, #0
 800f24a:	d001      	beq.n	800f250 <_strtod_l+0x2d8>
 800f24c:	f1ce 0e00 	rsb	lr, lr, #0
 800f250:	2c00      	cmp	r4, #0
 800f252:	d151      	bne.n	800f2f8 <_strtod_l+0x380>
 800f254:	2800      	cmp	r0, #0
 800f256:	f47f aece 	bne.w	800eff6 <_strtod_l+0x7e>
 800f25a:	9a06      	ldr	r2, [sp, #24]
 800f25c:	2a00      	cmp	r2, #0
 800f25e:	f47f aeca 	bne.w	800eff6 <_strtod_l+0x7e>
 800f262:	9a04      	ldr	r2, [sp, #16]
 800f264:	2a00      	cmp	r2, #0
 800f266:	f47f aee4 	bne.w	800f032 <_strtod_l+0xba>
 800f26a:	2b4e      	cmp	r3, #78	; 0x4e
 800f26c:	d027      	beq.n	800f2be <_strtod_l+0x346>
 800f26e:	dc21      	bgt.n	800f2b4 <_strtod_l+0x33c>
 800f270:	2b49      	cmp	r3, #73	; 0x49
 800f272:	f47f aede 	bne.w	800f032 <_strtod_l+0xba>
 800f276:	49a0      	ldr	r1, [pc, #640]	; (800f4f8 <_strtod_l+0x580>)
 800f278:	a81b      	add	r0, sp, #108	; 0x6c
 800f27a:	f001 fea1 	bl	8010fc0 <__match>
 800f27e:	2800      	cmp	r0, #0
 800f280:	f43f aed7 	beq.w	800f032 <_strtod_l+0xba>
 800f284:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f286:	499d      	ldr	r1, [pc, #628]	; (800f4fc <_strtod_l+0x584>)
 800f288:	3b01      	subs	r3, #1
 800f28a:	a81b      	add	r0, sp, #108	; 0x6c
 800f28c:	931b      	str	r3, [sp, #108]	; 0x6c
 800f28e:	f001 fe97 	bl	8010fc0 <__match>
 800f292:	b910      	cbnz	r0, 800f29a <_strtod_l+0x322>
 800f294:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f296:	3301      	adds	r3, #1
 800f298:	931b      	str	r3, [sp, #108]	; 0x6c
 800f29a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800f510 <_strtod_l+0x598>
 800f29e:	f04f 0a00 	mov.w	sl, #0
 800f2a2:	e6a8      	b.n	800eff6 <_strtod_l+0x7e>
 800f2a4:	210a      	movs	r1, #10
 800f2a6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800f2aa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f2ae:	e7b8      	b.n	800f222 <_strtod_l+0x2aa>
 800f2b0:	46be      	mov	lr, r7
 800f2b2:	e7c8      	b.n	800f246 <_strtod_l+0x2ce>
 800f2b4:	2b69      	cmp	r3, #105	; 0x69
 800f2b6:	d0de      	beq.n	800f276 <_strtod_l+0x2fe>
 800f2b8:	2b6e      	cmp	r3, #110	; 0x6e
 800f2ba:	f47f aeba 	bne.w	800f032 <_strtod_l+0xba>
 800f2be:	4990      	ldr	r1, [pc, #576]	; (800f500 <_strtod_l+0x588>)
 800f2c0:	a81b      	add	r0, sp, #108	; 0x6c
 800f2c2:	f001 fe7d 	bl	8010fc0 <__match>
 800f2c6:	2800      	cmp	r0, #0
 800f2c8:	f43f aeb3 	beq.w	800f032 <_strtod_l+0xba>
 800f2cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f2ce:	781b      	ldrb	r3, [r3, #0]
 800f2d0:	2b28      	cmp	r3, #40	; 0x28
 800f2d2:	d10e      	bne.n	800f2f2 <_strtod_l+0x37a>
 800f2d4:	aa1e      	add	r2, sp, #120	; 0x78
 800f2d6:	498b      	ldr	r1, [pc, #556]	; (800f504 <_strtod_l+0x58c>)
 800f2d8:	a81b      	add	r0, sp, #108	; 0x6c
 800f2da:	f001 fe85 	bl	8010fe8 <__hexnan>
 800f2de:	2805      	cmp	r0, #5
 800f2e0:	d107      	bne.n	800f2f2 <_strtod_l+0x37a>
 800f2e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f2e4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800f2e8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f2ec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f2f0:	e681      	b.n	800eff6 <_strtod_l+0x7e>
 800f2f2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800f518 <_strtod_l+0x5a0>
 800f2f6:	e7d2      	b.n	800f29e <_strtod_l+0x326>
 800f2f8:	ebae 0302 	sub.w	r3, lr, r2
 800f2fc:	9306      	str	r3, [sp, #24]
 800f2fe:	9b05      	ldr	r3, [sp, #20]
 800f300:	9807      	ldr	r0, [sp, #28]
 800f302:	2b00      	cmp	r3, #0
 800f304:	bf08      	it	eq
 800f306:	4623      	moveq	r3, r4
 800f308:	2c10      	cmp	r4, #16
 800f30a:	9305      	str	r3, [sp, #20]
 800f30c:	46a0      	mov	r8, r4
 800f30e:	bfa8      	it	ge
 800f310:	f04f 0810 	movge.w	r8, #16
 800f314:	f7f1 f8fe 	bl	8000514 <__aeabi_ui2d>
 800f318:	2c09      	cmp	r4, #9
 800f31a:	4682      	mov	sl, r0
 800f31c:	468b      	mov	fp, r1
 800f31e:	dc13      	bgt.n	800f348 <_strtod_l+0x3d0>
 800f320:	9b06      	ldr	r3, [sp, #24]
 800f322:	2b00      	cmp	r3, #0
 800f324:	f43f ae67 	beq.w	800eff6 <_strtod_l+0x7e>
 800f328:	9b06      	ldr	r3, [sp, #24]
 800f32a:	dd7a      	ble.n	800f422 <_strtod_l+0x4aa>
 800f32c:	2b16      	cmp	r3, #22
 800f32e:	dc61      	bgt.n	800f3f4 <_strtod_l+0x47c>
 800f330:	4a75      	ldr	r2, [pc, #468]	; (800f508 <_strtod_l+0x590>)
 800f332:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800f336:	e9de 0100 	ldrd	r0, r1, [lr]
 800f33a:	4652      	mov	r2, sl
 800f33c:	465b      	mov	r3, fp
 800f33e:	f7f1 f963 	bl	8000608 <__aeabi_dmul>
 800f342:	4682      	mov	sl, r0
 800f344:	468b      	mov	fp, r1
 800f346:	e656      	b.n	800eff6 <_strtod_l+0x7e>
 800f348:	4b6f      	ldr	r3, [pc, #444]	; (800f508 <_strtod_l+0x590>)
 800f34a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f34e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f352:	f7f1 f959 	bl	8000608 <__aeabi_dmul>
 800f356:	4606      	mov	r6, r0
 800f358:	4628      	mov	r0, r5
 800f35a:	460f      	mov	r7, r1
 800f35c:	f7f1 f8da 	bl	8000514 <__aeabi_ui2d>
 800f360:	4602      	mov	r2, r0
 800f362:	460b      	mov	r3, r1
 800f364:	4630      	mov	r0, r6
 800f366:	4639      	mov	r1, r7
 800f368:	f7f0 ff98 	bl	800029c <__adddf3>
 800f36c:	2c0f      	cmp	r4, #15
 800f36e:	4682      	mov	sl, r0
 800f370:	468b      	mov	fp, r1
 800f372:	ddd5      	ble.n	800f320 <_strtod_l+0x3a8>
 800f374:	9b06      	ldr	r3, [sp, #24]
 800f376:	eba4 0808 	sub.w	r8, r4, r8
 800f37a:	4498      	add	r8, r3
 800f37c:	f1b8 0f00 	cmp.w	r8, #0
 800f380:	f340 8096 	ble.w	800f4b0 <_strtod_l+0x538>
 800f384:	f018 030f 	ands.w	r3, r8, #15
 800f388:	d00a      	beq.n	800f3a0 <_strtod_l+0x428>
 800f38a:	495f      	ldr	r1, [pc, #380]	; (800f508 <_strtod_l+0x590>)
 800f38c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f390:	4652      	mov	r2, sl
 800f392:	465b      	mov	r3, fp
 800f394:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f398:	f7f1 f936 	bl	8000608 <__aeabi_dmul>
 800f39c:	4682      	mov	sl, r0
 800f39e:	468b      	mov	fp, r1
 800f3a0:	f038 080f 	bics.w	r8, r8, #15
 800f3a4:	d073      	beq.n	800f48e <_strtod_l+0x516>
 800f3a6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f3aa:	dd47      	ble.n	800f43c <_strtod_l+0x4c4>
 800f3ac:	2400      	movs	r4, #0
 800f3ae:	46a0      	mov	r8, r4
 800f3b0:	9407      	str	r4, [sp, #28]
 800f3b2:	9405      	str	r4, [sp, #20]
 800f3b4:	2322      	movs	r3, #34	; 0x22
 800f3b6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800f510 <_strtod_l+0x598>
 800f3ba:	f8c9 3000 	str.w	r3, [r9]
 800f3be:	f04f 0a00 	mov.w	sl, #0
 800f3c2:	9b07      	ldr	r3, [sp, #28]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	f43f ae16 	beq.w	800eff6 <_strtod_l+0x7e>
 800f3ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f3cc:	4648      	mov	r0, r9
 800f3ce:	f001 fef7 	bl	80111c0 <_Bfree>
 800f3d2:	9905      	ldr	r1, [sp, #20]
 800f3d4:	4648      	mov	r0, r9
 800f3d6:	f001 fef3 	bl	80111c0 <_Bfree>
 800f3da:	4641      	mov	r1, r8
 800f3dc:	4648      	mov	r0, r9
 800f3de:	f001 feef 	bl	80111c0 <_Bfree>
 800f3e2:	9907      	ldr	r1, [sp, #28]
 800f3e4:	4648      	mov	r0, r9
 800f3e6:	f001 feeb 	bl	80111c0 <_Bfree>
 800f3ea:	4621      	mov	r1, r4
 800f3ec:	4648      	mov	r0, r9
 800f3ee:	f001 fee7 	bl	80111c0 <_Bfree>
 800f3f2:	e600      	b.n	800eff6 <_strtod_l+0x7e>
 800f3f4:	9a06      	ldr	r2, [sp, #24]
 800f3f6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800f3fa:	4293      	cmp	r3, r2
 800f3fc:	dbba      	blt.n	800f374 <_strtod_l+0x3fc>
 800f3fe:	4d42      	ldr	r5, [pc, #264]	; (800f508 <_strtod_l+0x590>)
 800f400:	f1c4 040f 	rsb	r4, r4, #15
 800f404:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800f408:	4652      	mov	r2, sl
 800f40a:	465b      	mov	r3, fp
 800f40c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f410:	f7f1 f8fa 	bl	8000608 <__aeabi_dmul>
 800f414:	9b06      	ldr	r3, [sp, #24]
 800f416:	1b1c      	subs	r4, r3, r4
 800f418:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800f41c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f420:	e78d      	b.n	800f33e <_strtod_l+0x3c6>
 800f422:	f113 0f16 	cmn.w	r3, #22
 800f426:	dba5      	blt.n	800f374 <_strtod_l+0x3fc>
 800f428:	4a37      	ldr	r2, [pc, #220]	; (800f508 <_strtod_l+0x590>)
 800f42a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800f42e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800f432:	4650      	mov	r0, sl
 800f434:	4659      	mov	r1, fp
 800f436:	f7f1 fa11 	bl	800085c <__aeabi_ddiv>
 800f43a:	e782      	b.n	800f342 <_strtod_l+0x3ca>
 800f43c:	2300      	movs	r3, #0
 800f43e:	4e33      	ldr	r6, [pc, #204]	; (800f50c <_strtod_l+0x594>)
 800f440:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f444:	4650      	mov	r0, sl
 800f446:	4659      	mov	r1, fp
 800f448:	461d      	mov	r5, r3
 800f44a:	f1b8 0f01 	cmp.w	r8, #1
 800f44e:	dc21      	bgt.n	800f494 <_strtod_l+0x51c>
 800f450:	b10b      	cbz	r3, 800f456 <_strtod_l+0x4de>
 800f452:	4682      	mov	sl, r0
 800f454:	468b      	mov	fp, r1
 800f456:	4b2d      	ldr	r3, [pc, #180]	; (800f50c <_strtod_l+0x594>)
 800f458:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f45c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f460:	4652      	mov	r2, sl
 800f462:	465b      	mov	r3, fp
 800f464:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f468:	f7f1 f8ce 	bl	8000608 <__aeabi_dmul>
 800f46c:	4b28      	ldr	r3, [pc, #160]	; (800f510 <_strtod_l+0x598>)
 800f46e:	460a      	mov	r2, r1
 800f470:	400b      	ands	r3, r1
 800f472:	4928      	ldr	r1, [pc, #160]	; (800f514 <_strtod_l+0x59c>)
 800f474:	428b      	cmp	r3, r1
 800f476:	4682      	mov	sl, r0
 800f478:	d898      	bhi.n	800f3ac <_strtod_l+0x434>
 800f47a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f47e:	428b      	cmp	r3, r1
 800f480:	bf86      	itte	hi
 800f482:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800f51c <_strtod_l+0x5a4>
 800f486:	f04f 3aff 	movhi.w	sl, #4294967295
 800f48a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f48e:	2300      	movs	r3, #0
 800f490:	9304      	str	r3, [sp, #16]
 800f492:	e077      	b.n	800f584 <_strtod_l+0x60c>
 800f494:	f018 0f01 	tst.w	r8, #1
 800f498:	d006      	beq.n	800f4a8 <_strtod_l+0x530>
 800f49a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800f49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a2:	f7f1 f8b1 	bl	8000608 <__aeabi_dmul>
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	3501      	adds	r5, #1
 800f4aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f4ae:	e7cc      	b.n	800f44a <_strtod_l+0x4d2>
 800f4b0:	d0ed      	beq.n	800f48e <_strtod_l+0x516>
 800f4b2:	f1c8 0800 	rsb	r8, r8, #0
 800f4b6:	f018 020f 	ands.w	r2, r8, #15
 800f4ba:	d00a      	beq.n	800f4d2 <_strtod_l+0x55a>
 800f4bc:	4b12      	ldr	r3, [pc, #72]	; (800f508 <_strtod_l+0x590>)
 800f4be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f4c2:	4650      	mov	r0, sl
 800f4c4:	4659      	mov	r1, fp
 800f4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ca:	f7f1 f9c7 	bl	800085c <__aeabi_ddiv>
 800f4ce:	4682      	mov	sl, r0
 800f4d0:	468b      	mov	fp, r1
 800f4d2:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f4d6:	d0da      	beq.n	800f48e <_strtod_l+0x516>
 800f4d8:	f1b8 0f1f 	cmp.w	r8, #31
 800f4dc:	dd20      	ble.n	800f520 <_strtod_l+0x5a8>
 800f4de:	2400      	movs	r4, #0
 800f4e0:	46a0      	mov	r8, r4
 800f4e2:	9407      	str	r4, [sp, #28]
 800f4e4:	9405      	str	r4, [sp, #20]
 800f4e6:	2322      	movs	r3, #34	; 0x22
 800f4e8:	f04f 0a00 	mov.w	sl, #0
 800f4ec:	f04f 0b00 	mov.w	fp, #0
 800f4f0:	f8c9 3000 	str.w	r3, [r9]
 800f4f4:	e765      	b.n	800f3c2 <_strtod_l+0x44a>
 800f4f6:	bf00      	nop
 800f4f8:	08013ff1 	.word	0x08013ff1
 800f4fc:	0801407b 	.word	0x0801407b
 800f500:	08013ff9 	.word	0x08013ff9
 800f504:	0801403c 	.word	0x0801403c
 800f508:	08014120 	.word	0x08014120
 800f50c:	080140f8 	.word	0x080140f8
 800f510:	7ff00000 	.word	0x7ff00000
 800f514:	7ca00000 	.word	0x7ca00000
 800f518:	fff80000 	.word	0xfff80000
 800f51c:	7fefffff 	.word	0x7fefffff
 800f520:	f018 0310 	ands.w	r3, r8, #16
 800f524:	bf18      	it	ne
 800f526:	236a      	movne	r3, #106	; 0x6a
 800f528:	4da0      	ldr	r5, [pc, #640]	; (800f7ac <_strtod_l+0x834>)
 800f52a:	9304      	str	r3, [sp, #16]
 800f52c:	4650      	mov	r0, sl
 800f52e:	4659      	mov	r1, fp
 800f530:	2300      	movs	r3, #0
 800f532:	f1b8 0f00 	cmp.w	r8, #0
 800f536:	f300 810a 	bgt.w	800f74e <_strtod_l+0x7d6>
 800f53a:	b10b      	cbz	r3, 800f540 <_strtod_l+0x5c8>
 800f53c:	4682      	mov	sl, r0
 800f53e:	468b      	mov	fp, r1
 800f540:	9b04      	ldr	r3, [sp, #16]
 800f542:	b1bb      	cbz	r3, 800f574 <_strtod_l+0x5fc>
 800f544:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f548:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	4659      	mov	r1, fp
 800f550:	dd10      	ble.n	800f574 <_strtod_l+0x5fc>
 800f552:	2b1f      	cmp	r3, #31
 800f554:	f340 8107 	ble.w	800f766 <_strtod_l+0x7ee>
 800f558:	2b34      	cmp	r3, #52	; 0x34
 800f55a:	bfde      	ittt	le
 800f55c:	3b20      	suble	r3, #32
 800f55e:	f04f 32ff 	movle.w	r2, #4294967295
 800f562:	fa02 f303 	lslle.w	r3, r2, r3
 800f566:	f04f 0a00 	mov.w	sl, #0
 800f56a:	bfcc      	ite	gt
 800f56c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f570:	ea03 0b01 	andle.w	fp, r3, r1
 800f574:	2200      	movs	r2, #0
 800f576:	2300      	movs	r3, #0
 800f578:	4650      	mov	r0, sl
 800f57a:	4659      	mov	r1, fp
 800f57c:	f7f1 faac 	bl	8000ad8 <__aeabi_dcmpeq>
 800f580:	2800      	cmp	r0, #0
 800f582:	d1ac      	bne.n	800f4de <_strtod_l+0x566>
 800f584:	9b07      	ldr	r3, [sp, #28]
 800f586:	9300      	str	r3, [sp, #0]
 800f588:	9a05      	ldr	r2, [sp, #20]
 800f58a:	9908      	ldr	r1, [sp, #32]
 800f58c:	4623      	mov	r3, r4
 800f58e:	4648      	mov	r0, r9
 800f590:	f001 fe68 	bl	8011264 <__s2b>
 800f594:	9007      	str	r0, [sp, #28]
 800f596:	2800      	cmp	r0, #0
 800f598:	f43f af08 	beq.w	800f3ac <_strtod_l+0x434>
 800f59c:	9a06      	ldr	r2, [sp, #24]
 800f59e:	9b06      	ldr	r3, [sp, #24]
 800f5a0:	2a00      	cmp	r2, #0
 800f5a2:	f1c3 0300 	rsb	r3, r3, #0
 800f5a6:	bfa8      	it	ge
 800f5a8:	2300      	movge	r3, #0
 800f5aa:	930e      	str	r3, [sp, #56]	; 0x38
 800f5ac:	2400      	movs	r4, #0
 800f5ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f5b2:	9316      	str	r3, [sp, #88]	; 0x58
 800f5b4:	46a0      	mov	r8, r4
 800f5b6:	9b07      	ldr	r3, [sp, #28]
 800f5b8:	4648      	mov	r0, r9
 800f5ba:	6859      	ldr	r1, [r3, #4]
 800f5bc:	f001 fdcc 	bl	8011158 <_Balloc>
 800f5c0:	9005      	str	r0, [sp, #20]
 800f5c2:	2800      	cmp	r0, #0
 800f5c4:	f43f aef6 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f5c8:	9b07      	ldr	r3, [sp, #28]
 800f5ca:	691a      	ldr	r2, [r3, #16]
 800f5cc:	3202      	adds	r2, #2
 800f5ce:	f103 010c 	add.w	r1, r3, #12
 800f5d2:	0092      	lsls	r2, r2, #2
 800f5d4:	300c      	adds	r0, #12
 800f5d6:	f7fe fd63 	bl	800e0a0 <memcpy>
 800f5da:	aa1e      	add	r2, sp, #120	; 0x78
 800f5dc:	a91d      	add	r1, sp, #116	; 0x74
 800f5de:	ec4b ab10 	vmov	d0, sl, fp
 800f5e2:	4648      	mov	r0, r9
 800f5e4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f5e8:	f002 f8f8 	bl	80117dc <__d2b>
 800f5ec:	901c      	str	r0, [sp, #112]	; 0x70
 800f5ee:	2800      	cmp	r0, #0
 800f5f0:	f43f aee0 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f5f4:	2101      	movs	r1, #1
 800f5f6:	4648      	mov	r0, r9
 800f5f8:	f001 fec0 	bl	801137c <__i2b>
 800f5fc:	4680      	mov	r8, r0
 800f5fe:	2800      	cmp	r0, #0
 800f600:	f43f aed8 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f604:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f606:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f608:	2e00      	cmp	r6, #0
 800f60a:	bfab      	itete	ge
 800f60c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f60e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800f610:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800f612:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800f614:	bfac      	ite	ge
 800f616:	18f7      	addge	r7, r6, r3
 800f618:	1b9d      	sublt	r5, r3, r6
 800f61a:	9b04      	ldr	r3, [sp, #16]
 800f61c:	1af6      	subs	r6, r6, r3
 800f61e:	4416      	add	r6, r2
 800f620:	4b63      	ldr	r3, [pc, #396]	; (800f7b0 <_strtod_l+0x838>)
 800f622:	3e01      	subs	r6, #1
 800f624:	429e      	cmp	r6, r3
 800f626:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f62a:	f280 80af 	bge.w	800f78c <_strtod_l+0x814>
 800f62e:	1b9b      	subs	r3, r3, r6
 800f630:	2b1f      	cmp	r3, #31
 800f632:	eba2 0203 	sub.w	r2, r2, r3
 800f636:	f04f 0101 	mov.w	r1, #1
 800f63a:	f300 809b 	bgt.w	800f774 <_strtod_l+0x7fc>
 800f63e:	fa01 f303 	lsl.w	r3, r1, r3
 800f642:	930f      	str	r3, [sp, #60]	; 0x3c
 800f644:	2300      	movs	r3, #0
 800f646:	930a      	str	r3, [sp, #40]	; 0x28
 800f648:	18be      	adds	r6, r7, r2
 800f64a:	9b04      	ldr	r3, [sp, #16]
 800f64c:	42b7      	cmp	r7, r6
 800f64e:	4415      	add	r5, r2
 800f650:	441d      	add	r5, r3
 800f652:	463b      	mov	r3, r7
 800f654:	bfa8      	it	ge
 800f656:	4633      	movge	r3, r6
 800f658:	42ab      	cmp	r3, r5
 800f65a:	bfa8      	it	ge
 800f65c:	462b      	movge	r3, r5
 800f65e:	2b00      	cmp	r3, #0
 800f660:	bfc2      	ittt	gt
 800f662:	1af6      	subgt	r6, r6, r3
 800f664:	1aed      	subgt	r5, r5, r3
 800f666:	1aff      	subgt	r7, r7, r3
 800f668:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f66a:	b1bb      	cbz	r3, 800f69c <_strtod_l+0x724>
 800f66c:	4641      	mov	r1, r8
 800f66e:	461a      	mov	r2, r3
 800f670:	4648      	mov	r0, r9
 800f672:	f001 ff23 	bl	80114bc <__pow5mult>
 800f676:	4680      	mov	r8, r0
 800f678:	2800      	cmp	r0, #0
 800f67a:	f43f ae9b 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f67e:	4601      	mov	r1, r0
 800f680:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f682:	4648      	mov	r0, r9
 800f684:	f001 fe83 	bl	801138e <__multiply>
 800f688:	900c      	str	r0, [sp, #48]	; 0x30
 800f68a:	2800      	cmp	r0, #0
 800f68c:	f43f ae92 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f690:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f692:	4648      	mov	r0, r9
 800f694:	f001 fd94 	bl	80111c0 <_Bfree>
 800f698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f69a:	931c      	str	r3, [sp, #112]	; 0x70
 800f69c:	2e00      	cmp	r6, #0
 800f69e:	dc7a      	bgt.n	800f796 <_strtod_l+0x81e>
 800f6a0:	9b06      	ldr	r3, [sp, #24]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	dd08      	ble.n	800f6b8 <_strtod_l+0x740>
 800f6a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f6a8:	9905      	ldr	r1, [sp, #20]
 800f6aa:	4648      	mov	r0, r9
 800f6ac:	f001 ff06 	bl	80114bc <__pow5mult>
 800f6b0:	9005      	str	r0, [sp, #20]
 800f6b2:	2800      	cmp	r0, #0
 800f6b4:	f43f ae7e 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f6b8:	2d00      	cmp	r5, #0
 800f6ba:	dd08      	ble.n	800f6ce <_strtod_l+0x756>
 800f6bc:	462a      	mov	r2, r5
 800f6be:	9905      	ldr	r1, [sp, #20]
 800f6c0:	4648      	mov	r0, r9
 800f6c2:	f001 ff49 	bl	8011558 <__lshift>
 800f6c6:	9005      	str	r0, [sp, #20]
 800f6c8:	2800      	cmp	r0, #0
 800f6ca:	f43f ae73 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f6ce:	2f00      	cmp	r7, #0
 800f6d0:	dd08      	ble.n	800f6e4 <_strtod_l+0x76c>
 800f6d2:	4641      	mov	r1, r8
 800f6d4:	463a      	mov	r2, r7
 800f6d6:	4648      	mov	r0, r9
 800f6d8:	f001 ff3e 	bl	8011558 <__lshift>
 800f6dc:	4680      	mov	r8, r0
 800f6de:	2800      	cmp	r0, #0
 800f6e0:	f43f ae68 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f6e4:	9a05      	ldr	r2, [sp, #20]
 800f6e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f6e8:	4648      	mov	r0, r9
 800f6ea:	f001 ffa3 	bl	8011634 <__mdiff>
 800f6ee:	4604      	mov	r4, r0
 800f6f0:	2800      	cmp	r0, #0
 800f6f2:	f43f ae5f 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f6f6:	68c3      	ldr	r3, [r0, #12]
 800f6f8:	930c      	str	r3, [sp, #48]	; 0x30
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	60c3      	str	r3, [r0, #12]
 800f6fe:	4641      	mov	r1, r8
 800f700:	f001 ff7e 	bl	8011600 <__mcmp>
 800f704:	2800      	cmp	r0, #0
 800f706:	da55      	bge.n	800f7b4 <_strtod_l+0x83c>
 800f708:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f70a:	b9e3      	cbnz	r3, 800f746 <_strtod_l+0x7ce>
 800f70c:	f1ba 0f00 	cmp.w	sl, #0
 800f710:	d119      	bne.n	800f746 <_strtod_l+0x7ce>
 800f712:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f716:	b9b3      	cbnz	r3, 800f746 <_strtod_l+0x7ce>
 800f718:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f71c:	0d1b      	lsrs	r3, r3, #20
 800f71e:	051b      	lsls	r3, r3, #20
 800f720:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f724:	d90f      	bls.n	800f746 <_strtod_l+0x7ce>
 800f726:	6963      	ldr	r3, [r4, #20]
 800f728:	b913      	cbnz	r3, 800f730 <_strtod_l+0x7b8>
 800f72a:	6923      	ldr	r3, [r4, #16]
 800f72c:	2b01      	cmp	r3, #1
 800f72e:	dd0a      	ble.n	800f746 <_strtod_l+0x7ce>
 800f730:	4621      	mov	r1, r4
 800f732:	2201      	movs	r2, #1
 800f734:	4648      	mov	r0, r9
 800f736:	f001 ff0f 	bl	8011558 <__lshift>
 800f73a:	4641      	mov	r1, r8
 800f73c:	4604      	mov	r4, r0
 800f73e:	f001 ff5f 	bl	8011600 <__mcmp>
 800f742:	2800      	cmp	r0, #0
 800f744:	dc67      	bgt.n	800f816 <_strtod_l+0x89e>
 800f746:	9b04      	ldr	r3, [sp, #16]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d171      	bne.n	800f830 <_strtod_l+0x8b8>
 800f74c:	e63d      	b.n	800f3ca <_strtod_l+0x452>
 800f74e:	f018 0f01 	tst.w	r8, #1
 800f752:	d004      	beq.n	800f75e <_strtod_l+0x7e6>
 800f754:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f758:	f7f0 ff56 	bl	8000608 <__aeabi_dmul>
 800f75c:	2301      	movs	r3, #1
 800f75e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f762:	3508      	adds	r5, #8
 800f764:	e6e5      	b.n	800f532 <_strtod_l+0x5ba>
 800f766:	f04f 32ff 	mov.w	r2, #4294967295
 800f76a:	fa02 f303 	lsl.w	r3, r2, r3
 800f76e:	ea03 0a0a 	and.w	sl, r3, sl
 800f772:	e6ff      	b.n	800f574 <_strtod_l+0x5fc>
 800f774:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f778:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f77c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f780:	36e2      	adds	r6, #226	; 0xe2
 800f782:	fa01 f306 	lsl.w	r3, r1, r6
 800f786:	930a      	str	r3, [sp, #40]	; 0x28
 800f788:	910f      	str	r1, [sp, #60]	; 0x3c
 800f78a:	e75d      	b.n	800f648 <_strtod_l+0x6d0>
 800f78c:	2300      	movs	r3, #0
 800f78e:	930a      	str	r3, [sp, #40]	; 0x28
 800f790:	2301      	movs	r3, #1
 800f792:	930f      	str	r3, [sp, #60]	; 0x3c
 800f794:	e758      	b.n	800f648 <_strtod_l+0x6d0>
 800f796:	4632      	mov	r2, r6
 800f798:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f79a:	4648      	mov	r0, r9
 800f79c:	f001 fedc 	bl	8011558 <__lshift>
 800f7a0:	901c      	str	r0, [sp, #112]	; 0x70
 800f7a2:	2800      	cmp	r0, #0
 800f7a4:	f47f af7c 	bne.w	800f6a0 <_strtod_l+0x728>
 800f7a8:	e604      	b.n	800f3b4 <_strtod_l+0x43c>
 800f7aa:	bf00      	nop
 800f7ac:	08014050 	.word	0x08014050
 800f7b0:	fffffc02 	.word	0xfffffc02
 800f7b4:	465d      	mov	r5, fp
 800f7b6:	f040 8086 	bne.w	800f8c6 <_strtod_l+0x94e>
 800f7ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f7c0:	b32a      	cbz	r2, 800f80e <_strtod_l+0x896>
 800f7c2:	4aaf      	ldr	r2, [pc, #700]	; (800fa80 <_strtod_l+0xb08>)
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d153      	bne.n	800f870 <_strtod_l+0x8f8>
 800f7c8:	9b04      	ldr	r3, [sp, #16]
 800f7ca:	4650      	mov	r0, sl
 800f7cc:	b1d3      	cbz	r3, 800f804 <_strtod_l+0x88c>
 800f7ce:	4aad      	ldr	r2, [pc, #692]	; (800fa84 <_strtod_l+0xb0c>)
 800f7d0:	402a      	ands	r2, r5
 800f7d2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f7d6:	f04f 31ff 	mov.w	r1, #4294967295
 800f7da:	d816      	bhi.n	800f80a <_strtod_l+0x892>
 800f7dc:	0d12      	lsrs	r2, r2, #20
 800f7de:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f7e2:	fa01 f303 	lsl.w	r3, r1, r3
 800f7e6:	4298      	cmp	r0, r3
 800f7e8:	d142      	bne.n	800f870 <_strtod_l+0x8f8>
 800f7ea:	4ba7      	ldr	r3, [pc, #668]	; (800fa88 <_strtod_l+0xb10>)
 800f7ec:	429d      	cmp	r5, r3
 800f7ee:	d102      	bne.n	800f7f6 <_strtod_l+0x87e>
 800f7f0:	3001      	adds	r0, #1
 800f7f2:	f43f addf 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f7f6:	4ba3      	ldr	r3, [pc, #652]	; (800fa84 <_strtod_l+0xb0c>)
 800f7f8:	402b      	ands	r3, r5
 800f7fa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f7fe:	f04f 0a00 	mov.w	sl, #0
 800f802:	e7a0      	b.n	800f746 <_strtod_l+0x7ce>
 800f804:	f04f 33ff 	mov.w	r3, #4294967295
 800f808:	e7ed      	b.n	800f7e6 <_strtod_l+0x86e>
 800f80a:	460b      	mov	r3, r1
 800f80c:	e7eb      	b.n	800f7e6 <_strtod_l+0x86e>
 800f80e:	bb7b      	cbnz	r3, 800f870 <_strtod_l+0x8f8>
 800f810:	f1ba 0f00 	cmp.w	sl, #0
 800f814:	d12c      	bne.n	800f870 <_strtod_l+0x8f8>
 800f816:	9904      	ldr	r1, [sp, #16]
 800f818:	4a9a      	ldr	r2, [pc, #616]	; (800fa84 <_strtod_l+0xb0c>)
 800f81a:	465b      	mov	r3, fp
 800f81c:	b1f1      	cbz	r1, 800f85c <_strtod_l+0x8e4>
 800f81e:	ea02 010b 	and.w	r1, r2, fp
 800f822:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f826:	dc19      	bgt.n	800f85c <_strtod_l+0x8e4>
 800f828:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f82c:	f77f ae5b 	ble.w	800f4e6 <_strtod_l+0x56e>
 800f830:	4a96      	ldr	r2, [pc, #600]	; (800fa8c <_strtod_l+0xb14>)
 800f832:	2300      	movs	r3, #0
 800f834:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800f838:	4650      	mov	r0, sl
 800f83a:	4659      	mov	r1, fp
 800f83c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f840:	f7f0 fee2 	bl	8000608 <__aeabi_dmul>
 800f844:	4682      	mov	sl, r0
 800f846:	468b      	mov	fp, r1
 800f848:	2900      	cmp	r1, #0
 800f84a:	f47f adbe 	bne.w	800f3ca <_strtod_l+0x452>
 800f84e:	2800      	cmp	r0, #0
 800f850:	f47f adbb 	bne.w	800f3ca <_strtod_l+0x452>
 800f854:	2322      	movs	r3, #34	; 0x22
 800f856:	f8c9 3000 	str.w	r3, [r9]
 800f85a:	e5b6      	b.n	800f3ca <_strtod_l+0x452>
 800f85c:	4013      	ands	r3, r2
 800f85e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f862:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f866:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f86a:	f04f 3aff 	mov.w	sl, #4294967295
 800f86e:	e76a      	b.n	800f746 <_strtod_l+0x7ce>
 800f870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f872:	b193      	cbz	r3, 800f89a <_strtod_l+0x922>
 800f874:	422b      	tst	r3, r5
 800f876:	f43f af66 	beq.w	800f746 <_strtod_l+0x7ce>
 800f87a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f87c:	9a04      	ldr	r2, [sp, #16]
 800f87e:	4650      	mov	r0, sl
 800f880:	4659      	mov	r1, fp
 800f882:	b173      	cbz	r3, 800f8a2 <_strtod_l+0x92a>
 800f884:	f7ff fb5c 	bl	800ef40 <sulp>
 800f888:	4602      	mov	r2, r0
 800f88a:	460b      	mov	r3, r1
 800f88c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f890:	f7f0 fd04 	bl	800029c <__adddf3>
 800f894:	4682      	mov	sl, r0
 800f896:	468b      	mov	fp, r1
 800f898:	e755      	b.n	800f746 <_strtod_l+0x7ce>
 800f89a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f89c:	ea13 0f0a 	tst.w	r3, sl
 800f8a0:	e7e9      	b.n	800f876 <_strtod_l+0x8fe>
 800f8a2:	f7ff fb4d 	bl	800ef40 <sulp>
 800f8a6:	4602      	mov	r2, r0
 800f8a8:	460b      	mov	r3, r1
 800f8aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f8ae:	f7f0 fcf3 	bl	8000298 <__aeabi_dsub>
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	4682      	mov	sl, r0
 800f8b8:	468b      	mov	fp, r1
 800f8ba:	f7f1 f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	f47f ae11 	bne.w	800f4e6 <_strtod_l+0x56e>
 800f8c4:	e73f      	b.n	800f746 <_strtod_l+0x7ce>
 800f8c6:	4641      	mov	r1, r8
 800f8c8:	4620      	mov	r0, r4
 800f8ca:	f001 ffd6 	bl	801187a <__ratio>
 800f8ce:	ec57 6b10 	vmov	r6, r7, d0
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f8d8:	ee10 0a10 	vmov	r0, s0
 800f8dc:	4639      	mov	r1, r7
 800f8de:	f7f1 f90f 	bl	8000b00 <__aeabi_dcmple>
 800f8e2:	2800      	cmp	r0, #0
 800f8e4:	d077      	beq.n	800f9d6 <_strtod_l+0xa5e>
 800f8e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d04a      	beq.n	800f982 <_strtod_l+0xa0a>
 800f8ec:	4b68      	ldr	r3, [pc, #416]	; (800fa90 <_strtod_l+0xb18>)
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f8f4:	4f66      	ldr	r7, [pc, #408]	; (800fa90 <_strtod_l+0xb18>)
 800f8f6:	2600      	movs	r6, #0
 800f8f8:	4b62      	ldr	r3, [pc, #392]	; (800fa84 <_strtod_l+0xb0c>)
 800f8fa:	402b      	ands	r3, r5
 800f8fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800f8fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f900:	4b64      	ldr	r3, [pc, #400]	; (800fa94 <_strtod_l+0xb1c>)
 800f902:	429a      	cmp	r2, r3
 800f904:	f040 80ce 	bne.w	800faa4 <_strtod_l+0xb2c>
 800f908:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f90c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f910:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800f914:	ec4b ab10 	vmov	d0, sl, fp
 800f918:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800f91c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f920:	f001 fee6 	bl	80116f0 <__ulp>
 800f924:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f928:	ec53 2b10 	vmov	r2, r3, d0
 800f92c:	f7f0 fe6c 	bl	8000608 <__aeabi_dmul>
 800f930:	4652      	mov	r2, sl
 800f932:	465b      	mov	r3, fp
 800f934:	f7f0 fcb2 	bl	800029c <__adddf3>
 800f938:	460b      	mov	r3, r1
 800f93a:	4952      	ldr	r1, [pc, #328]	; (800fa84 <_strtod_l+0xb0c>)
 800f93c:	4a56      	ldr	r2, [pc, #344]	; (800fa98 <_strtod_l+0xb20>)
 800f93e:	4019      	ands	r1, r3
 800f940:	4291      	cmp	r1, r2
 800f942:	4682      	mov	sl, r0
 800f944:	d95b      	bls.n	800f9fe <_strtod_l+0xa86>
 800f946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f948:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f94c:	4293      	cmp	r3, r2
 800f94e:	d103      	bne.n	800f958 <_strtod_l+0x9e0>
 800f950:	9b08      	ldr	r3, [sp, #32]
 800f952:	3301      	adds	r3, #1
 800f954:	f43f ad2e 	beq.w	800f3b4 <_strtod_l+0x43c>
 800f958:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800fa88 <_strtod_l+0xb10>
 800f95c:	f04f 3aff 	mov.w	sl, #4294967295
 800f960:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f962:	4648      	mov	r0, r9
 800f964:	f001 fc2c 	bl	80111c0 <_Bfree>
 800f968:	9905      	ldr	r1, [sp, #20]
 800f96a:	4648      	mov	r0, r9
 800f96c:	f001 fc28 	bl	80111c0 <_Bfree>
 800f970:	4641      	mov	r1, r8
 800f972:	4648      	mov	r0, r9
 800f974:	f001 fc24 	bl	80111c0 <_Bfree>
 800f978:	4621      	mov	r1, r4
 800f97a:	4648      	mov	r0, r9
 800f97c:	f001 fc20 	bl	80111c0 <_Bfree>
 800f980:	e619      	b.n	800f5b6 <_strtod_l+0x63e>
 800f982:	f1ba 0f00 	cmp.w	sl, #0
 800f986:	d11a      	bne.n	800f9be <_strtod_l+0xa46>
 800f988:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f98c:	b9eb      	cbnz	r3, 800f9ca <_strtod_l+0xa52>
 800f98e:	2200      	movs	r2, #0
 800f990:	4b3f      	ldr	r3, [pc, #252]	; (800fa90 <_strtod_l+0xb18>)
 800f992:	4630      	mov	r0, r6
 800f994:	4639      	mov	r1, r7
 800f996:	f7f1 f8a9 	bl	8000aec <__aeabi_dcmplt>
 800f99a:	b9c8      	cbnz	r0, 800f9d0 <_strtod_l+0xa58>
 800f99c:	4630      	mov	r0, r6
 800f99e:	4639      	mov	r1, r7
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	4b3e      	ldr	r3, [pc, #248]	; (800fa9c <_strtod_l+0xb24>)
 800f9a4:	f7f0 fe30 	bl	8000608 <__aeabi_dmul>
 800f9a8:	4606      	mov	r6, r0
 800f9aa:	460f      	mov	r7, r1
 800f9ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800f9b0:	9618      	str	r6, [sp, #96]	; 0x60
 800f9b2:	9319      	str	r3, [sp, #100]	; 0x64
 800f9b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800f9b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f9bc:	e79c      	b.n	800f8f8 <_strtod_l+0x980>
 800f9be:	f1ba 0f01 	cmp.w	sl, #1
 800f9c2:	d102      	bne.n	800f9ca <_strtod_l+0xa52>
 800f9c4:	2d00      	cmp	r5, #0
 800f9c6:	f43f ad8e 	beq.w	800f4e6 <_strtod_l+0x56e>
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	4b34      	ldr	r3, [pc, #208]	; (800faa0 <_strtod_l+0xb28>)
 800f9ce:	e78f      	b.n	800f8f0 <_strtod_l+0x978>
 800f9d0:	2600      	movs	r6, #0
 800f9d2:	4f32      	ldr	r7, [pc, #200]	; (800fa9c <_strtod_l+0xb24>)
 800f9d4:	e7ea      	b.n	800f9ac <_strtod_l+0xa34>
 800f9d6:	4b31      	ldr	r3, [pc, #196]	; (800fa9c <_strtod_l+0xb24>)
 800f9d8:	4630      	mov	r0, r6
 800f9da:	4639      	mov	r1, r7
 800f9dc:	2200      	movs	r2, #0
 800f9de:	f7f0 fe13 	bl	8000608 <__aeabi_dmul>
 800f9e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f9e4:	4606      	mov	r6, r0
 800f9e6:	460f      	mov	r7, r1
 800f9e8:	b933      	cbnz	r3, 800f9f8 <_strtod_l+0xa80>
 800f9ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f9ee:	9010      	str	r0, [sp, #64]	; 0x40
 800f9f0:	9311      	str	r3, [sp, #68]	; 0x44
 800f9f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f9f6:	e7df      	b.n	800f9b8 <_strtod_l+0xa40>
 800f9f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800f9fc:	e7f9      	b.n	800f9f2 <_strtod_l+0xa7a>
 800f9fe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800fa02:	9b04      	ldr	r3, [sp, #16]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d1ab      	bne.n	800f960 <_strtod_l+0x9e8>
 800fa08:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fa0c:	0d1b      	lsrs	r3, r3, #20
 800fa0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fa10:	051b      	lsls	r3, r3, #20
 800fa12:	429a      	cmp	r2, r3
 800fa14:	465d      	mov	r5, fp
 800fa16:	d1a3      	bne.n	800f960 <_strtod_l+0x9e8>
 800fa18:	4639      	mov	r1, r7
 800fa1a:	4630      	mov	r0, r6
 800fa1c:	f7f1 f8a4 	bl	8000b68 <__aeabi_d2iz>
 800fa20:	f7f0 fd88 	bl	8000534 <__aeabi_i2d>
 800fa24:	460b      	mov	r3, r1
 800fa26:	4602      	mov	r2, r0
 800fa28:	4639      	mov	r1, r7
 800fa2a:	4630      	mov	r0, r6
 800fa2c:	f7f0 fc34 	bl	8000298 <__aeabi_dsub>
 800fa30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa32:	4606      	mov	r6, r0
 800fa34:	460f      	mov	r7, r1
 800fa36:	b933      	cbnz	r3, 800fa46 <_strtod_l+0xace>
 800fa38:	f1ba 0f00 	cmp.w	sl, #0
 800fa3c:	d103      	bne.n	800fa46 <_strtod_l+0xace>
 800fa3e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800fa42:	2d00      	cmp	r5, #0
 800fa44:	d06d      	beq.n	800fb22 <_strtod_l+0xbaa>
 800fa46:	a30a      	add	r3, pc, #40	; (adr r3, 800fa70 <_strtod_l+0xaf8>)
 800fa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa4c:	4630      	mov	r0, r6
 800fa4e:	4639      	mov	r1, r7
 800fa50:	f7f1 f84c 	bl	8000aec <__aeabi_dcmplt>
 800fa54:	2800      	cmp	r0, #0
 800fa56:	f47f acb8 	bne.w	800f3ca <_strtod_l+0x452>
 800fa5a:	a307      	add	r3, pc, #28	; (adr r3, 800fa78 <_strtod_l+0xb00>)
 800fa5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa60:	4630      	mov	r0, r6
 800fa62:	4639      	mov	r1, r7
 800fa64:	f7f1 f860 	bl	8000b28 <__aeabi_dcmpgt>
 800fa68:	2800      	cmp	r0, #0
 800fa6a:	f43f af79 	beq.w	800f960 <_strtod_l+0x9e8>
 800fa6e:	e4ac      	b.n	800f3ca <_strtod_l+0x452>
 800fa70:	94a03595 	.word	0x94a03595
 800fa74:	3fdfffff 	.word	0x3fdfffff
 800fa78:	35afe535 	.word	0x35afe535
 800fa7c:	3fe00000 	.word	0x3fe00000
 800fa80:	000fffff 	.word	0x000fffff
 800fa84:	7ff00000 	.word	0x7ff00000
 800fa88:	7fefffff 	.word	0x7fefffff
 800fa8c:	39500000 	.word	0x39500000
 800fa90:	3ff00000 	.word	0x3ff00000
 800fa94:	7fe00000 	.word	0x7fe00000
 800fa98:	7c9fffff 	.word	0x7c9fffff
 800fa9c:	3fe00000 	.word	0x3fe00000
 800faa0:	bff00000 	.word	0xbff00000
 800faa4:	9b04      	ldr	r3, [sp, #16]
 800faa6:	b333      	cbz	r3, 800faf6 <_strtod_l+0xb7e>
 800faa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800faaa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800faae:	d822      	bhi.n	800faf6 <_strtod_l+0xb7e>
 800fab0:	a327      	add	r3, pc, #156	; (adr r3, 800fb50 <_strtod_l+0xbd8>)
 800fab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab6:	4630      	mov	r0, r6
 800fab8:	4639      	mov	r1, r7
 800faba:	f7f1 f821 	bl	8000b00 <__aeabi_dcmple>
 800fabe:	b1a0      	cbz	r0, 800faea <_strtod_l+0xb72>
 800fac0:	4639      	mov	r1, r7
 800fac2:	4630      	mov	r0, r6
 800fac4:	f7f1 f878 	bl	8000bb8 <__aeabi_d2uiz>
 800fac8:	2800      	cmp	r0, #0
 800faca:	bf08      	it	eq
 800facc:	2001      	moveq	r0, #1
 800face:	f7f0 fd21 	bl	8000514 <__aeabi_ui2d>
 800fad2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fad4:	4606      	mov	r6, r0
 800fad6:	460f      	mov	r7, r1
 800fad8:	bb03      	cbnz	r3, 800fb1c <_strtod_l+0xba4>
 800fada:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fade:	9012      	str	r0, [sp, #72]	; 0x48
 800fae0:	9313      	str	r3, [sp, #76]	; 0x4c
 800fae2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800fae6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800faea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800faec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800faee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800faf2:	1a9b      	subs	r3, r3, r2
 800faf4:	930b      	str	r3, [sp, #44]	; 0x2c
 800faf6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800fafa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800fafe:	f001 fdf7 	bl	80116f0 <__ulp>
 800fb02:	4650      	mov	r0, sl
 800fb04:	ec53 2b10 	vmov	r2, r3, d0
 800fb08:	4659      	mov	r1, fp
 800fb0a:	f7f0 fd7d 	bl	8000608 <__aeabi_dmul>
 800fb0e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fb12:	f7f0 fbc3 	bl	800029c <__adddf3>
 800fb16:	4682      	mov	sl, r0
 800fb18:	468b      	mov	fp, r1
 800fb1a:	e772      	b.n	800fa02 <_strtod_l+0xa8a>
 800fb1c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800fb20:	e7df      	b.n	800fae2 <_strtod_l+0xb6a>
 800fb22:	a30d      	add	r3, pc, #52	; (adr r3, 800fb58 <_strtod_l+0xbe0>)
 800fb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb28:	f7f0 ffe0 	bl	8000aec <__aeabi_dcmplt>
 800fb2c:	e79c      	b.n	800fa68 <_strtod_l+0xaf0>
 800fb2e:	2300      	movs	r3, #0
 800fb30:	930d      	str	r3, [sp, #52]	; 0x34
 800fb32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fb34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fb36:	6013      	str	r3, [r2, #0]
 800fb38:	f7ff ba61 	b.w	800effe <_strtod_l+0x86>
 800fb3c:	2b65      	cmp	r3, #101	; 0x65
 800fb3e:	f04f 0200 	mov.w	r2, #0
 800fb42:	f43f ab4e 	beq.w	800f1e2 <_strtod_l+0x26a>
 800fb46:	2101      	movs	r1, #1
 800fb48:	4614      	mov	r4, r2
 800fb4a:	9104      	str	r1, [sp, #16]
 800fb4c:	f7ff bacb 	b.w	800f0e6 <_strtod_l+0x16e>
 800fb50:	ffc00000 	.word	0xffc00000
 800fb54:	41dfffff 	.word	0x41dfffff
 800fb58:	94a03595 	.word	0x94a03595
 800fb5c:	3fcfffff 	.word	0x3fcfffff

0800fb60 <_strtod_r>:
 800fb60:	4b05      	ldr	r3, [pc, #20]	; (800fb78 <_strtod_r+0x18>)
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	b410      	push	{r4}
 800fb66:	6a1b      	ldr	r3, [r3, #32]
 800fb68:	4c04      	ldr	r4, [pc, #16]	; (800fb7c <_strtod_r+0x1c>)
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	bf08      	it	eq
 800fb6e:	4623      	moveq	r3, r4
 800fb70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb74:	f7ff ba00 	b.w	800ef78 <_strtod_l>
 800fb78:	200002d0 	.word	0x200002d0
 800fb7c:	20000334 	.word	0x20000334

0800fb80 <_strtol_l.isra.0>:
 800fb80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb84:	4680      	mov	r8, r0
 800fb86:	4689      	mov	r9, r1
 800fb88:	4692      	mov	sl, r2
 800fb8a:	461e      	mov	r6, r3
 800fb8c:	460f      	mov	r7, r1
 800fb8e:	463d      	mov	r5, r7
 800fb90:	9808      	ldr	r0, [sp, #32]
 800fb92:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fb96:	f001 fab7 	bl	8011108 <__locale_ctype_ptr_l>
 800fb9a:	4420      	add	r0, r4
 800fb9c:	7843      	ldrb	r3, [r0, #1]
 800fb9e:	f013 0308 	ands.w	r3, r3, #8
 800fba2:	d132      	bne.n	800fc0a <_strtol_l.isra.0+0x8a>
 800fba4:	2c2d      	cmp	r4, #45	; 0x2d
 800fba6:	d132      	bne.n	800fc0e <_strtol_l.isra.0+0x8e>
 800fba8:	787c      	ldrb	r4, [r7, #1]
 800fbaa:	1cbd      	adds	r5, r7, #2
 800fbac:	2201      	movs	r2, #1
 800fbae:	2e00      	cmp	r6, #0
 800fbb0:	d05d      	beq.n	800fc6e <_strtol_l.isra.0+0xee>
 800fbb2:	2e10      	cmp	r6, #16
 800fbb4:	d109      	bne.n	800fbca <_strtol_l.isra.0+0x4a>
 800fbb6:	2c30      	cmp	r4, #48	; 0x30
 800fbb8:	d107      	bne.n	800fbca <_strtol_l.isra.0+0x4a>
 800fbba:	782b      	ldrb	r3, [r5, #0]
 800fbbc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fbc0:	2b58      	cmp	r3, #88	; 0x58
 800fbc2:	d14f      	bne.n	800fc64 <_strtol_l.isra.0+0xe4>
 800fbc4:	786c      	ldrb	r4, [r5, #1]
 800fbc6:	2610      	movs	r6, #16
 800fbc8:	3502      	adds	r5, #2
 800fbca:	2a00      	cmp	r2, #0
 800fbcc:	bf14      	ite	ne
 800fbce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800fbd2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800fbd6:	2700      	movs	r7, #0
 800fbd8:	fbb1 fcf6 	udiv	ip, r1, r6
 800fbdc:	4638      	mov	r0, r7
 800fbde:	fb06 1e1c 	mls	lr, r6, ip, r1
 800fbe2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800fbe6:	2b09      	cmp	r3, #9
 800fbe8:	d817      	bhi.n	800fc1a <_strtol_l.isra.0+0x9a>
 800fbea:	461c      	mov	r4, r3
 800fbec:	42a6      	cmp	r6, r4
 800fbee:	dd23      	ble.n	800fc38 <_strtol_l.isra.0+0xb8>
 800fbf0:	1c7b      	adds	r3, r7, #1
 800fbf2:	d007      	beq.n	800fc04 <_strtol_l.isra.0+0x84>
 800fbf4:	4584      	cmp	ip, r0
 800fbf6:	d31c      	bcc.n	800fc32 <_strtol_l.isra.0+0xb2>
 800fbf8:	d101      	bne.n	800fbfe <_strtol_l.isra.0+0x7e>
 800fbfa:	45a6      	cmp	lr, r4
 800fbfc:	db19      	blt.n	800fc32 <_strtol_l.isra.0+0xb2>
 800fbfe:	fb00 4006 	mla	r0, r0, r6, r4
 800fc02:	2701      	movs	r7, #1
 800fc04:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc08:	e7eb      	b.n	800fbe2 <_strtol_l.isra.0+0x62>
 800fc0a:	462f      	mov	r7, r5
 800fc0c:	e7bf      	b.n	800fb8e <_strtol_l.isra.0+0xe>
 800fc0e:	2c2b      	cmp	r4, #43	; 0x2b
 800fc10:	bf04      	itt	eq
 800fc12:	1cbd      	addeq	r5, r7, #2
 800fc14:	787c      	ldrbeq	r4, [r7, #1]
 800fc16:	461a      	mov	r2, r3
 800fc18:	e7c9      	b.n	800fbae <_strtol_l.isra.0+0x2e>
 800fc1a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800fc1e:	2b19      	cmp	r3, #25
 800fc20:	d801      	bhi.n	800fc26 <_strtol_l.isra.0+0xa6>
 800fc22:	3c37      	subs	r4, #55	; 0x37
 800fc24:	e7e2      	b.n	800fbec <_strtol_l.isra.0+0x6c>
 800fc26:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800fc2a:	2b19      	cmp	r3, #25
 800fc2c:	d804      	bhi.n	800fc38 <_strtol_l.isra.0+0xb8>
 800fc2e:	3c57      	subs	r4, #87	; 0x57
 800fc30:	e7dc      	b.n	800fbec <_strtol_l.isra.0+0x6c>
 800fc32:	f04f 37ff 	mov.w	r7, #4294967295
 800fc36:	e7e5      	b.n	800fc04 <_strtol_l.isra.0+0x84>
 800fc38:	1c7b      	adds	r3, r7, #1
 800fc3a:	d108      	bne.n	800fc4e <_strtol_l.isra.0+0xce>
 800fc3c:	2322      	movs	r3, #34	; 0x22
 800fc3e:	f8c8 3000 	str.w	r3, [r8]
 800fc42:	4608      	mov	r0, r1
 800fc44:	f1ba 0f00 	cmp.w	sl, #0
 800fc48:	d107      	bne.n	800fc5a <_strtol_l.isra.0+0xda>
 800fc4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc4e:	b102      	cbz	r2, 800fc52 <_strtol_l.isra.0+0xd2>
 800fc50:	4240      	negs	r0, r0
 800fc52:	f1ba 0f00 	cmp.w	sl, #0
 800fc56:	d0f8      	beq.n	800fc4a <_strtol_l.isra.0+0xca>
 800fc58:	b10f      	cbz	r7, 800fc5e <_strtol_l.isra.0+0xde>
 800fc5a:	f105 39ff 	add.w	r9, r5, #4294967295
 800fc5e:	f8ca 9000 	str.w	r9, [sl]
 800fc62:	e7f2      	b.n	800fc4a <_strtol_l.isra.0+0xca>
 800fc64:	2430      	movs	r4, #48	; 0x30
 800fc66:	2e00      	cmp	r6, #0
 800fc68:	d1af      	bne.n	800fbca <_strtol_l.isra.0+0x4a>
 800fc6a:	2608      	movs	r6, #8
 800fc6c:	e7ad      	b.n	800fbca <_strtol_l.isra.0+0x4a>
 800fc6e:	2c30      	cmp	r4, #48	; 0x30
 800fc70:	d0a3      	beq.n	800fbba <_strtol_l.isra.0+0x3a>
 800fc72:	260a      	movs	r6, #10
 800fc74:	e7a9      	b.n	800fbca <_strtol_l.isra.0+0x4a>
	...

0800fc78 <_strtol_r>:
 800fc78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc7a:	4c06      	ldr	r4, [pc, #24]	; (800fc94 <_strtol_r+0x1c>)
 800fc7c:	4d06      	ldr	r5, [pc, #24]	; (800fc98 <_strtol_r+0x20>)
 800fc7e:	6824      	ldr	r4, [r4, #0]
 800fc80:	6a24      	ldr	r4, [r4, #32]
 800fc82:	2c00      	cmp	r4, #0
 800fc84:	bf08      	it	eq
 800fc86:	462c      	moveq	r4, r5
 800fc88:	9400      	str	r4, [sp, #0]
 800fc8a:	f7ff ff79 	bl	800fb80 <_strtol_l.isra.0>
 800fc8e:	b003      	add	sp, #12
 800fc90:	bd30      	pop	{r4, r5, pc}
 800fc92:	bf00      	nop
 800fc94:	200002d0 	.word	0x200002d0
 800fc98:	20000334 	.word	0x20000334

0800fc9c <quorem>:
 800fc9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fca0:	6903      	ldr	r3, [r0, #16]
 800fca2:	690c      	ldr	r4, [r1, #16]
 800fca4:	42a3      	cmp	r3, r4
 800fca6:	4680      	mov	r8, r0
 800fca8:	f2c0 8082 	blt.w	800fdb0 <quorem+0x114>
 800fcac:	3c01      	subs	r4, #1
 800fcae:	f101 0714 	add.w	r7, r1, #20
 800fcb2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800fcb6:	f100 0614 	add.w	r6, r0, #20
 800fcba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800fcbe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800fcc2:	eb06 030c 	add.w	r3, r6, ip
 800fcc6:	3501      	adds	r5, #1
 800fcc8:	eb07 090c 	add.w	r9, r7, ip
 800fccc:	9301      	str	r3, [sp, #4]
 800fcce:	fbb0 f5f5 	udiv	r5, r0, r5
 800fcd2:	b395      	cbz	r5, 800fd3a <quorem+0x9e>
 800fcd4:	f04f 0a00 	mov.w	sl, #0
 800fcd8:	4638      	mov	r0, r7
 800fcda:	46b6      	mov	lr, r6
 800fcdc:	46d3      	mov	fp, sl
 800fcde:	f850 2b04 	ldr.w	r2, [r0], #4
 800fce2:	b293      	uxth	r3, r2
 800fce4:	fb05 a303 	mla	r3, r5, r3, sl
 800fce8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fcec:	b29b      	uxth	r3, r3
 800fcee:	ebab 0303 	sub.w	r3, fp, r3
 800fcf2:	0c12      	lsrs	r2, r2, #16
 800fcf4:	f8de b000 	ldr.w	fp, [lr]
 800fcf8:	fb05 a202 	mla	r2, r5, r2, sl
 800fcfc:	fa13 f38b 	uxtah	r3, r3, fp
 800fd00:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800fd04:	fa1f fb82 	uxth.w	fp, r2
 800fd08:	f8de 2000 	ldr.w	r2, [lr]
 800fd0c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800fd10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fd14:	b29b      	uxth	r3, r3
 800fd16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fd1a:	4581      	cmp	r9, r0
 800fd1c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800fd20:	f84e 3b04 	str.w	r3, [lr], #4
 800fd24:	d2db      	bcs.n	800fcde <quorem+0x42>
 800fd26:	f856 300c 	ldr.w	r3, [r6, ip]
 800fd2a:	b933      	cbnz	r3, 800fd3a <quorem+0x9e>
 800fd2c:	9b01      	ldr	r3, [sp, #4]
 800fd2e:	3b04      	subs	r3, #4
 800fd30:	429e      	cmp	r6, r3
 800fd32:	461a      	mov	r2, r3
 800fd34:	d330      	bcc.n	800fd98 <quorem+0xfc>
 800fd36:	f8c8 4010 	str.w	r4, [r8, #16]
 800fd3a:	4640      	mov	r0, r8
 800fd3c:	f001 fc60 	bl	8011600 <__mcmp>
 800fd40:	2800      	cmp	r0, #0
 800fd42:	db25      	blt.n	800fd90 <quorem+0xf4>
 800fd44:	3501      	adds	r5, #1
 800fd46:	4630      	mov	r0, r6
 800fd48:	f04f 0c00 	mov.w	ip, #0
 800fd4c:	f857 2b04 	ldr.w	r2, [r7], #4
 800fd50:	f8d0 e000 	ldr.w	lr, [r0]
 800fd54:	b293      	uxth	r3, r2
 800fd56:	ebac 0303 	sub.w	r3, ip, r3
 800fd5a:	0c12      	lsrs	r2, r2, #16
 800fd5c:	fa13 f38e 	uxtah	r3, r3, lr
 800fd60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fd64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fd68:	b29b      	uxth	r3, r3
 800fd6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fd6e:	45b9      	cmp	r9, r7
 800fd70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fd74:	f840 3b04 	str.w	r3, [r0], #4
 800fd78:	d2e8      	bcs.n	800fd4c <quorem+0xb0>
 800fd7a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800fd7e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800fd82:	b92a      	cbnz	r2, 800fd90 <quorem+0xf4>
 800fd84:	3b04      	subs	r3, #4
 800fd86:	429e      	cmp	r6, r3
 800fd88:	461a      	mov	r2, r3
 800fd8a:	d30b      	bcc.n	800fda4 <quorem+0x108>
 800fd8c:	f8c8 4010 	str.w	r4, [r8, #16]
 800fd90:	4628      	mov	r0, r5
 800fd92:	b003      	add	sp, #12
 800fd94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd98:	6812      	ldr	r2, [r2, #0]
 800fd9a:	3b04      	subs	r3, #4
 800fd9c:	2a00      	cmp	r2, #0
 800fd9e:	d1ca      	bne.n	800fd36 <quorem+0x9a>
 800fda0:	3c01      	subs	r4, #1
 800fda2:	e7c5      	b.n	800fd30 <quorem+0x94>
 800fda4:	6812      	ldr	r2, [r2, #0]
 800fda6:	3b04      	subs	r3, #4
 800fda8:	2a00      	cmp	r2, #0
 800fdaa:	d1ef      	bne.n	800fd8c <quorem+0xf0>
 800fdac:	3c01      	subs	r4, #1
 800fdae:	e7ea      	b.n	800fd86 <quorem+0xea>
 800fdb0:	2000      	movs	r0, #0
 800fdb2:	e7ee      	b.n	800fd92 <quorem+0xf6>
 800fdb4:	0000      	movs	r0, r0
	...

0800fdb8 <_dtoa_r>:
 800fdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdbc:	ec57 6b10 	vmov	r6, r7, d0
 800fdc0:	b097      	sub	sp, #92	; 0x5c
 800fdc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fdc4:	9106      	str	r1, [sp, #24]
 800fdc6:	4604      	mov	r4, r0
 800fdc8:	920b      	str	r2, [sp, #44]	; 0x2c
 800fdca:	9312      	str	r3, [sp, #72]	; 0x48
 800fdcc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fdd0:	e9cd 6700 	strd	r6, r7, [sp]
 800fdd4:	b93d      	cbnz	r5, 800fde6 <_dtoa_r+0x2e>
 800fdd6:	2010      	movs	r0, #16
 800fdd8:	f7fe f95a 	bl	800e090 <malloc>
 800fddc:	6260      	str	r0, [r4, #36]	; 0x24
 800fdde:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fde2:	6005      	str	r5, [r0, #0]
 800fde4:	60c5      	str	r5, [r0, #12]
 800fde6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fde8:	6819      	ldr	r1, [r3, #0]
 800fdea:	b151      	cbz	r1, 800fe02 <_dtoa_r+0x4a>
 800fdec:	685a      	ldr	r2, [r3, #4]
 800fdee:	604a      	str	r2, [r1, #4]
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	4093      	lsls	r3, r2
 800fdf4:	608b      	str	r3, [r1, #8]
 800fdf6:	4620      	mov	r0, r4
 800fdf8:	f001 f9e2 	bl	80111c0 <_Bfree>
 800fdfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fdfe:	2200      	movs	r2, #0
 800fe00:	601a      	str	r2, [r3, #0]
 800fe02:	1e3b      	subs	r3, r7, #0
 800fe04:	bfbb      	ittet	lt
 800fe06:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fe0a:	9301      	strlt	r3, [sp, #4]
 800fe0c:	2300      	movge	r3, #0
 800fe0e:	2201      	movlt	r2, #1
 800fe10:	bfac      	ite	ge
 800fe12:	f8c8 3000 	strge.w	r3, [r8]
 800fe16:	f8c8 2000 	strlt.w	r2, [r8]
 800fe1a:	4baf      	ldr	r3, [pc, #700]	; (80100d8 <_dtoa_r+0x320>)
 800fe1c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fe20:	ea33 0308 	bics.w	r3, r3, r8
 800fe24:	d114      	bne.n	800fe50 <_dtoa_r+0x98>
 800fe26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fe28:	f242 730f 	movw	r3, #9999	; 0x270f
 800fe2c:	6013      	str	r3, [r2, #0]
 800fe2e:	9b00      	ldr	r3, [sp, #0]
 800fe30:	b923      	cbnz	r3, 800fe3c <_dtoa_r+0x84>
 800fe32:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800fe36:	2800      	cmp	r0, #0
 800fe38:	f000 8542 	beq.w	80108c0 <_dtoa_r+0xb08>
 800fe3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe3e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80100ec <_dtoa_r+0x334>
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	f000 8544 	beq.w	80108d0 <_dtoa_r+0xb18>
 800fe48:	f10b 0303 	add.w	r3, fp, #3
 800fe4c:	f000 bd3e 	b.w	80108cc <_dtoa_r+0xb14>
 800fe50:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fe54:	2200      	movs	r2, #0
 800fe56:	2300      	movs	r3, #0
 800fe58:	4630      	mov	r0, r6
 800fe5a:	4639      	mov	r1, r7
 800fe5c:	f7f0 fe3c 	bl	8000ad8 <__aeabi_dcmpeq>
 800fe60:	4681      	mov	r9, r0
 800fe62:	b168      	cbz	r0, 800fe80 <_dtoa_r+0xc8>
 800fe64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fe66:	2301      	movs	r3, #1
 800fe68:	6013      	str	r3, [r2, #0]
 800fe6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	f000 8524 	beq.w	80108ba <_dtoa_r+0xb02>
 800fe72:	4b9a      	ldr	r3, [pc, #616]	; (80100dc <_dtoa_r+0x324>)
 800fe74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fe76:	f103 3bff 	add.w	fp, r3, #4294967295
 800fe7a:	6013      	str	r3, [r2, #0]
 800fe7c:	f000 bd28 	b.w	80108d0 <_dtoa_r+0xb18>
 800fe80:	aa14      	add	r2, sp, #80	; 0x50
 800fe82:	a915      	add	r1, sp, #84	; 0x54
 800fe84:	ec47 6b10 	vmov	d0, r6, r7
 800fe88:	4620      	mov	r0, r4
 800fe8a:	f001 fca7 	bl	80117dc <__d2b>
 800fe8e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fe92:	9004      	str	r0, [sp, #16]
 800fe94:	2d00      	cmp	r5, #0
 800fe96:	d07c      	beq.n	800ff92 <_dtoa_r+0x1da>
 800fe98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fe9c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800fea0:	46b2      	mov	sl, r6
 800fea2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800fea6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800feaa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800feae:	2200      	movs	r2, #0
 800feb0:	4b8b      	ldr	r3, [pc, #556]	; (80100e0 <_dtoa_r+0x328>)
 800feb2:	4650      	mov	r0, sl
 800feb4:	4659      	mov	r1, fp
 800feb6:	f7f0 f9ef 	bl	8000298 <__aeabi_dsub>
 800feba:	a381      	add	r3, pc, #516	; (adr r3, 80100c0 <_dtoa_r+0x308>)
 800febc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fec0:	f7f0 fba2 	bl	8000608 <__aeabi_dmul>
 800fec4:	a380      	add	r3, pc, #512	; (adr r3, 80100c8 <_dtoa_r+0x310>)
 800fec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feca:	f7f0 f9e7 	bl	800029c <__adddf3>
 800fece:	4606      	mov	r6, r0
 800fed0:	4628      	mov	r0, r5
 800fed2:	460f      	mov	r7, r1
 800fed4:	f7f0 fb2e 	bl	8000534 <__aeabi_i2d>
 800fed8:	a37d      	add	r3, pc, #500	; (adr r3, 80100d0 <_dtoa_r+0x318>)
 800feda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fede:	f7f0 fb93 	bl	8000608 <__aeabi_dmul>
 800fee2:	4602      	mov	r2, r0
 800fee4:	460b      	mov	r3, r1
 800fee6:	4630      	mov	r0, r6
 800fee8:	4639      	mov	r1, r7
 800feea:	f7f0 f9d7 	bl	800029c <__adddf3>
 800feee:	4606      	mov	r6, r0
 800fef0:	460f      	mov	r7, r1
 800fef2:	f7f0 fe39 	bl	8000b68 <__aeabi_d2iz>
 800fef6:	2200      	movs	r2, #0
 800fef8:	4682      	mov	sl, r0
 800fefa:	2300      	movs	r3, #0
 800fefc:	4630      	mov	r0, r6
 800fefe:	4639      	mov	r1, r7
 800ff00:	f7f0 fdf4 	bl	8000aec <__aeabi_dcmplt>
 800ff04:	b148      	cbz	r0, 800ff1a <_dtoa_r+0x162>
 800ff06:	4650      	mov	r0, sl
 800ff08:	f7f0 fb14 	bl	8000534 <__aeabi_i2d>
 800ff0c:	4632      	mov	r2, r6
 800ff0e:	463b      	mov	r3, r7
 800ff10:	f7f0 fde2 	bl	8000ad8 <__aeabi_dcmpeq>
 800ff14:	b908      	cbnz	r0, 800ff1a <_dtoa_r+0x162>
 800ff16:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff1a:	f1ba 0f16 	cmp.w	sl, #22
 800ff1e:	d859      	bhi.n	800ffd4 <_dtoa_r+0x21c>
 800ff20:	4970      	ldr	r1, [pc, #448]	; (80100e4 <_dtoa_r+0x32c>)
 800ff22:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ff26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff2e:	f7f0 fdfb 	bl	8000b28 <__aeabi_dcmpgt>
 800ff32:	2800      	cmp	r0, #0
 800ff34:	d050      	beq.n	800ffd8 <_dtoa_r+0x220>
 800ff36:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ff40:	1b5d      	subs	r5, r3, r5
 800ff42:	f1b5 0801 	subs.w	r8, r5, #1
 800ff46:	bf49      	itett	mi
 800ff48:	f1c5 0301 	rsbmi	r3, r5, #1
 800ff4c:	2300      	movpl	r3, #0
 800ff4e:	9305      	strmi	r3, [sp, #20]
 800ff50:	f04f 0800 	movmi.w	r8, #0
 800ff54:	bf58      	it	pl
 800ff56:	9305      	strpl	r3, [sp, #20]
 800ff58:	f1ba 0f00 	cmp.w	sl, #0
 800ff5c:	db3e      	blt.n	800ffdc <_dtoa_r+0x224>
 800ff5e:	2300      	movs	r3, #0
 800ff60:	44d0      	add	r8, sl
 800ff62:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ff66:	9307      	str	r3, [sp, #28]
 800ff68:	9b06      	ldr	r3, [sp, #24]
 800ff6a:	2b09      	cmp	r3, #9
 800ff6c:	f200 8090 	bhi.w	8010090 <_dtoa_r+0x2d8>
 800ff70:	2b05      	cmp	r3, #5
 800ff72:	bfc4      	itt	gt
 800ff74:	3b04      	subgt	r3, #4
 800ff76:	9306      	strgt	r3, [sp, #24]
 800ff78:	9b06      	ldr	r3, [sp, #24]
 800ff7a:	f1a3 0302 	sub.w	r3, r3, #2
 800ff7e:	bfcc      	ite	gt
 800ff80:	2500      	movgt	r5, #0
 800ff82:	2501      	movle	r5, #1
 800ff84:	2b03      	cmp	r3, #3
 800ff86:	f200 808f 	bhi.w	80100a8 <_dtoa_r+0x2f0>
 800ff8a:	e8df f003 	tbb	[pc, r3]
 800ff8e:	7f7d      	.short	0x7f7d
 800ff90:	7131      	.short	0x7131
 800ff92:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ff96:	441d      	add	r5, r3
 800ff98:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ff9c:	2820      	cmp	r0, #32
 800ff9e:	dd13      	ble.n	800ffc8 <_dtoa_r+0x210>
 800ffa0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ffa4:	9b00      	ldr	r3, [sp, #0]
 800ffa6:	fa08 f800 	lsl.w	r8, r8, r0
 800ffaa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ffae:	fa23 f000 	lsr.w	r0, r3, r0
 800ffb2:	ea48 0000 	orr.w	r0, r8, r0
 800ffb6:	f7f0 faad 	bl	8000514 <__aeabi_ui2d>
 800ffba:	2301      	movs	r3, #1
 800ffbc:	4682      	mov	sl, r0
 800ffbe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ffc2:	3d01      	subs	r5, #1
 800ffc4:	9313      	str	r3, [sp, #76]	; 0x4c
 800ffc6:	e772      	b.n	800feae <_dtoa_r+0xf6>
 800ffc8:	9b00      	ldr	r3, [sp, #0]
 800ffca:	f1c0 0020 	rsb	r0, r0, #32
 800ffce:	fa03 f000 	lsl.w	r0, r3, r0
 800ffd2:	e7f0      	b.n	800ffb6 <_dtoa_r+0x1fe>
 800ffd4:	2301      	movs	r3, #1
 800ffd6:	e7b1      	b.n	800ff3c <_dtoa_r+0x184>
 800ffd8:	900f      	str	r0, [sp, #60]	; 0x3c
 800ffda:	e7b0      	b.n	800ff3e <_dtoa_r+0x186>
 800ffdc:	9b05      	ldr	r3, [sp, #20]
 800ffde:	eba3 030a 	sub.w	r3, r3, sl
 800ffe2:	9305      	str	r3, [sp, #20]
 800ffe4:	f1ca 0300 	rsb	r3, sl, #0
 800ffe8:	9307      	str	r3, [sp, #28]
 800ffea:	2300      	movs	r3, #0
 800ffec:	930e      	str	r3, [sp, #56]	; 0x38
 800ffee:	e7bb      	b.n	800ff68 <_dtoa_r+0x1b0>
 800fff0:	2301      	movs	r3, #1
 800fff2:	930a      	str	r3, [sp, #40]	; 0x28
 800fff4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	dd59      	ble.n	80100ae <_dtoa_r+0x2f6>
 800fffa:	9302      	str	r3, [sp, #8]
 800fffc:	4699      	mov	r9, r3
 800fffe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010000:	2200      	movs	r2, #0
 8010002:	6072      	str	r2, [r6, #4]
 8010004:	2204      	movs	r2, #4
 8010006:	f102 0014 	add.w	r0, r2, #20
 801000a:	4298      	cmp	r0, r3
 801000c:	6871      	ldr	r1, [r6, #4]
 801000e:	d953      	bls.n	80100b8 <_dtoa_r+0x300>
 8010010:	4620      	mov	r0, r4
 8010012:	f001 f8a1 	bl	8011158 <_Balloc>
 8010016:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010018:	6030      	str	r0, [r6, #0]
 801001a:	f1b9 0f0e 	cmp.w	r9, #14
 801001e:	f8d3 b000 	ldr.w	fp, [r3]
 8010022:	f200 80e6 	bhi.w	80101f2 <_dtoa_r+0x43a>
 8010026:	2d00      	cmp	r5, #0
 8010028:	f000 80e3 	beq.w	80101f2 <_dtoa_r+0x43a>
 801002c:	ed9d 7b00 	vldr	d7, [sp]
 8010030:	f1ba 0f00 	cmp.w	sl, #0
 8010034:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8010038:	dd74      	ble.n	8010124 <_dtoa_r+0x36c>
 801003a:	4a2a      	ldr	r2, [pc, #168]	; (80100e4 <_dtoa_r+0x32c>)
 801003c:	f00a 030f 	and.w	r3, sl, #15
 8010040:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010044:	ed93 7b00 	vldr	d7, [r3]
 8010048:	ea4f 162a 	mov.w	r6, sl, asr #4
 801004c:	06f0      	lsls	r0, r6, #27
 801004e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8010052:	d565      	bpl.n	8010120 <_dtoa_r+0x368>
 8010054:	4b24      	ldr	r3, [pc, #144]	; (80100e8 <_dtoa_r+0x330>)
 8010056:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801005a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801005e:	f7f0 fbfd 	bl	800085c <__aeabi_ddiv>
 8010062:	e9cd 0100 	strd	r0, r1, [sp]
 8010066:	f006 060f 	and.w	r6, r6, #15
 801006a:	2503      	movs	r5, #3
 801006c:	4f1e      	ldr	r7, [pc, #120]	; (80100e8 <_dtoa_r+0x330>)
 801006e:	e04c      	b.n	801010a <_dtoa_r+0x352>
 8010070:	2301      	movs	r3, #1
 8010072:	930a      	str	r3, [sp, #40]	; 0x28
 8010074:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010076:	4453      	add	r3, sl
 8010078:	f103 0901 	add.w	r9, r3, #1
 801007c:	9302      	str	r3, [sp, #8]
 801007e:	464b      	mov	r3, r9
 8010080:	2b01      	cmp	r3, #1
 8010082:	bfb8      	it	lt
 8010084:	2301      	movlt	r3, #1
 8010086:	e7ba      	b.n	800fffe <_dtoa_r+0x246>
 8010088:	2300      	movs	r3, #0
 801008a:	e7b2      	b.n	800fff2 <_dtoa_r+0x23a>
 801008c:	2300      	movs	r3, #0
 801008e:	e7f0      	b.n	8010072 <_dtoa_r+0x2ba>
 8010090:	2501      	movs	r5, #1
 8010092:	2300      	movs	r3, #0
 8010094:	9306      	str	r3, [sp, #24]
 8010096:	950a      	str	r5, [sp, #40]	; 0x28
 8010098:	f04f 33ff 	mov.w	r3, #4294967295
 801009c:	9302      	str	r3, [sp, #8]
 801009e:	4699      	mov	r9, r3
 80100a0:	2200      	movs	r2, #0
 80100a2:	2312      	movs	r3, #18
 80100a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80100a6:	e7aa      	b.n	800fffe <_dtoa_r+0x246>
 80100a8:	2301      	movs	r3, #1
 80100aa:	930a      	str	r3, [sp, #40]	; 0x28
 80100ac:	e7f4      	b.n	8010098 <_dtoa_r+0x2e0>
 80100ae:	2301      	movs	r3, #1
 80100b0:	9302      	str	r3, [sp, #8]
 80100b2:	4699      	mov	r9, r3
 80100b4:	461a      	mov	r2, r3
 80100b6:	e7f5      	b.n	80100a4 <_dtoa_r+0x2ec>
 80100b8:	3101      	adds	r1, #1
 80100ba:	6071      	str	r1, [r6, #4]
 80100bc:	0052      	lsls	r2, r2, #1
 80100be:	e7a2      	b.n	8010006 <_dtoa_r+0x24e>
 80100c0:	636f4361 	.word	0x636f4361
 80100c4:	3fd287a7 	.word	0x3fd287a7
 80100c8:	8b60c8b3 	.word	0x8b60c8b3
 80100cc:	3fc68a28 	.word	0x3fc68a28
 80100d0:	509f79fb 	.word	0x509f79fb
 80100d4:	3fd34413 	.word	0x3fd34413
 80100d8:	7ff00000 	.word	0x7ff00000
 80100dc:	08013ffd 	.word	0x08013ffd
 80100e0:	3ff80000 	.word	0x3ff80000
 80100e4:	08014120 	.word	0x08014120
 80100e8:	080140f8 	.word	0x080140f8
 80100ec:	08014081 	.word	0x08014081
 80100f0:	07f1      	lsls	r1, r6, #31
 80100f2:	d508      	bpl.n	8010106 <_dtoa_r+0x34e>
 80100f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80100f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80100fc:	f7f0 fa84 	bl	8000608 <__aeabi_dmul>
 8010100:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010104:	3501      	adds	r5, #1
 8010106:	1076      	asrs	r6, r6, #1
 8010108:	3708      	adds	r7, #8
 801010a:	2e00      	cmp	r6, #0
 801010c:	d1f0      	bne.n	80100f0 <_dtoa_r+0x338>
 801010e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010112:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010116:	f7f0 fba1 	bl	800085c <__aeabi_ddiv>
 801011a:	e9cd 0100 	strd	r0, r1, [sp]
 801011e:	e01a      	b.n	8010156 <_dtoa_r+0x39e>
 8010120:	2502      	movs	r5, #2
 8010122:	e7a3      	b.n	801006c <_dtoa_r+0x2b4>
 8010124:	f000 80a0 	beq.w	8010268 <_dtoa_r+0x4b0>
 8010128:	f1ca 0600 	rsb	r6, sl, #0
 801012c:	4b9f      	ldr	r3, [pc, #636]	; (80103ac <_dtoa_r+0x5f4>)
 801012e:	4fa0      	ldr	r7, [pc, #640]	; (80103b0 <_dtoa_r+0x5f8>)
 8010130:	f006 020f 	and.w	r2, r6, #15
 8010134:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010140:	f7f0 fa62 	bl	8000608 <__aeabi_dmul>
 8010144:	e9cd 0100 	strd	r0, r1, [sp]
 8010148:	1136      	asrs	r6, r6, #4
 801014a:	2300      	movs	r3, #0
 801014c:	2502      	movs	r5, #2
 801014e:	2e00      	cmp	r6, #0
 8010150:	d17f      	bne.n	8010252 <_dtoa_r+0x49a>
 8010152:	2b00      	cmp	r3, #0
 8010154:	d1e1      	bne.n	801011a <_dtoa_r+0x362>
 8010156:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010158:	2b00      	cmp	r3, #0
 801015a:	f000 8087 	beq.w	801026c <_dtoa_r+0x4b4>
 801015e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010162:	2200      	movs	r2, #0
 8010164:	4b93      	ldr	r3, [pc, #588]	; (80103b4 <_dtoa_r+0x5fc>)
 8010166:	4630      	mov	r0, r6
 8010168:	4639      	mov	r1, r7
 801016a:	f7f0 fcbf 	bl	8000aec <__aeabi_dcmplt>
 801016e:	2800      	cmp	r0, #0
 8010170:	d07c      	beq.n	801026c <_dtoa_r+0x4b4>
 8010172:	f1b9 0f00 	cmp.w	r9, #0
 8010176:	d079      	beq.n	801026c <_dtoa_r+0x4b4>
 8010178:	9b02      	ldr	r3, [sp, #8]
 801017a:	2b00      	cmp	r3, #0
 801017c:	dd35      	ble.n	80101ea <_dtoa_r+0x432>
 801017e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010182:	9308      	str	r3, [sp, #32]
 8010184:	4639      	mov	r1, r7
 8010186:	2200      	movs	r2, #0
 8010188:	4b8b      	ldr	r3, [pc, #556]	; (80103b8 <_dtoa_r+0x600>)
 801018a:	4630      	mov	r0, r6
 801018c:	f7f0 fa3c 	bl	8000608 <__aeabi_dmul>
 8010190:	e9cd 0100 	strd	r0, r1, [sp]
 8010194:	9f02      	ldr	r7, [sp, #8]
 8010196:	3501      	adds	r5, #1
 8010198:	4628      	mov	r0, r5
 801019a:	f7f0 f9cb 	bl	8000534 <__aeabi_i2d>
 801019e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101a2:	f7f0 fa31 	bl	8000608 <__aeabi_dmul>
 80101a6:	2200      	movs	r2, #0
 80101a8:	4b84      	ldr	r3, [pc, #528]	; (80103bc <_dtoa_r+0x604>)
 80101aa:	f7f0 f877 	bl	800029c <__adddf3>
 80101ae:	4605      	mov	r5, r0
 80101b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80101b4:	2f00      	cmp	r7, #0
 80101b6:	d15d      	bne.n	8010274 <_dtoa_r+0x4bc>
 80101b8:	2200      	movs	r2, #0
 80101ba:	4b81      	ldr	r3, [pc, #516]	; (80103c0 <_dtoa_r+0x608>)
 80101bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101c0:	f7f0 f86a 	bl	8000298 <__aeabi_dsub>
 80101c4:	462a      	mov	r2, r5
 80101c6:	4633      	mov	r3, r6
 80101c8:	e9cd 0100 	strd	r0, r1, [sp]
 80101cc:	f7f0 fcac 	bl	8000b28 <__aeabi_dcmpgt>
 80101d0:	2800      	cmp	r0, #0
 80101d2:	f040 8288 	bne.w	80106e6 <_dtoa_r+0x92e>
 80101d6:	462a      	mov	r2, r5
 80101d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80101dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101e0:	f7f0 fc84 	bl	8000aec <__aeabi_dcmplt>
 80101e4:	2800      	cmp	r0, #0
 80101e6:	f040 827c 	bne.w	80106e2 <_dtoa_r+0x92a>
 80101ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80101ee:	e9cd 2300 	strd	r2, r3, [sp]
 80101f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	f2c0 8150 	blt.w	801049a <_dtoa_r+0x6e2>
 80101fa:	f1ba 0f0e 	cmp.w	sl, #14
 80101fe:	f300 814c 	bgt.w	801049a <_dtoa_r+0x6e2>
 8010202:	4b6a      	ldr	r3, [pc, #424]	; (80103ac <_dtoa_r+0x5f4>)
 8010204:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010208:	ed93 7b00 	vldr	d7, [r3]
 801020c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801020e:	2b00      	cmp	r3, #0
 8010210:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010214:	f280 80d8 	bge.w	80103c8 <_dtoa_r+0x610>
 8010218:	f1b9 0f00 	cmp.w	r9, #0
 801021c:	f300 80d4 	bgt.w	80103c8 <_dtoa_r+0x610>
 8010220:	f040 825e 	bne.w	80106e0 <_dtoa_r+0x928>
 8010224:	2200      	movs	r2, #0
 8010226:	4b66      	ldr	r3, [pc, #408]	; (80103c0 <_dtoa_r+0x608>)
 8010228:	ec51 0b17 	vmov	r0, r1, d7
 801022c:	f7f0 f9ec 	bl	8000608 <__aeabi_dmul>
 8010230:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010234:	f7f0 fc6e 	bl	8000b14 <__aeabi_dcmpge>
 8010238:	464f      	mov	r7, r9
 801023a:	464e      	mov	r6, r9
 801023c:	2800      	cmp	r0, #0
 801023e:	f040 8234 	bne.w	80106aa <_dtoa_r+0x8f2>
 8010242:	2331      	movs	r3, #49	; 0x31
 8010244:	f10b 0501 	add.w	r5, fp, #1
 8010248:	f88b 3000 	strb.w	r3, [fp]
 801024c:	f10a 0a01 	add.w	sl, sl, #1
 8010250:	e22f      	b.n	80106b2 <_dtoa_r+0x8fa>
 8010252:	07f2      	lsls	r2, r6, #31
 8010254:	d505      	bpl.n	8010262 <_dtoa_r+0x4aa>
 8010256:	e9d7 2300 	ldrd	r2, r3, [r7]
 801025a:	f7f0 f9d5 	bl	8000608 <__aeabi_dmul>
 801025e:	3501      	adds	r5, #1
 8010260:	2301      	movs	r3, #1
 8010262:	1076      	asrs	r6, r6, #1
 8010264:	3708      	adds	r7, #8
 8010266:	e772      	b.n	801014e <_dtoa_r+0x396>
 8010268:	2502      	movs	r5, #2
 801026a:	e774      	b.n	8010156 <_dtoa_r+0x39e>
 801026c:	f8cd a020 	str.w	sl, [sp, #32]
 8010270:	464f      	mov	r7, r9
 8010272:	e791      	b.n	8010198 <_dtoa_r+0x3e0>
 8010274:	4b4d      	ldr	r3, [pc, #308]	; (80103ac <_dtoa_r+0x5f4>)
 8010276:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801027a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801027e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010280:	2b00      	cmp	r3, #0
 8010282:	d047      	beq.n	8010314 <_dtoa_r+0x55c>
 8010284:	4602      	mov	r2, r0
 8010286:	460b      	mov	r3, r1
 8010288:	2000      	movs	r0, #0
 801028a:	494e      	ldr	r1, [pc, #312]	; (80103c4 <_dtoa_r+0x60c>)
 801028c:	f7f0 fae6 	bl	800085c <__aeabi_ddiv>
 8010290:	462a      	mov	r2, r5
 8010292:	4633      	mov	r3, r6
 8010294:	f7f0 f800 	bl	8000298 <__aeabi_dsub>
 8010298:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801029c:	465d      	mov	r5, fp
 801029e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80102a2:	f7f0 fc61 	bl	8000b68 <__aeabi_d2iz>
 80102a6:	4606      	mov	r6, r0
 80102a8:	f7f0 f944 	bl	8000534 <__aeabi_i2d>
 80102ac:	4602      	mov	r2, r0
 80102ae:	460b      	mov	r3, r1
 80102b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80102b4:	f7ef fff0 	bl	8000298 <__aeabi_dsub>
 80102b8:	3630      	adds	r6, #48	; 0x30
 80102ba:	f805 6b01 	strb.w	r6, [r5], #1
 80102be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80102c2:	e9cd 0100 	strd	r0, r1, [sp]
 80102c6:	f7f0 fc11 	bl	8000aec <__aeabi_dcmplt>
 80102ca:	2800      	cmp	r0, #0
 80102cc:	d163      	bne.n	8010396 <_dtoa_r+0x5de>
 80102ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80102d2:	2000      	movs	r0, #0
 80102d4:	4937      	ldr	r1, [pc, #220]	; (80103b4 <_dtoa_r+0x5fc>)
 80102d6:	f7ef ffdf 	bl	8000298 <__aeabi_dsub>
 80102da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80102de:	f7f0 fc05 	bl	8000aec <__aeabi_dcmplt>
 80102e2:	2800      	cmp	r0, #0
 80102e4:	f040 80b7 	bne.w	8010456 <_dtoa_r+0x69e>
 80102e8:	eba5 030b 	sub.w	r3, r5, fp
 80102ec:	429f      	cmp	r7, r3
 80102ee:	f77f af7c 	ble.w	80101ea <_dtoa_r+0x432>
 80102f2:	2200      	movs	r2, #0
 80102f4:	4b30      	ldr	r3, [pc, #192]	; (80103b8 <_dtoa_r+0x600>)
 80102f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80102fa:	f7f0 f985 	bl	8000608 <__aeabi_dmul>
 80102fe:	2200      	movs	r2, #0
 8010300:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010304:	4b2c      	ldr	r3, [pc, #176]	; (80103b8 <_dtoa_r+0x600>)
 8010306:	e9dd 0100 	ldrd	r0, r1, [sp]
 801030a:	f7f0 f97d 	bl	8000608 <__aeabi_dmul>
 801030e:	e9cd 0100 	strd	r0, r1, [sp]
 8010312:	e7c4      	b.n	801029e <_dtoa_r+0x4e6>
 8010314:	462a      	mov	r2, r5
 8010316:	4633      	mov	r3, r6
 8010318:	f7f0 f976 	bl	8000608 <__aeabi_dmul>
 801031c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010320:	eb0b 0507 	add.w	r5, fp, r7
 8010324:	465e      	mov	r6, fp
 8010326:	e9dd 0100 	ldrd	r0, r1, [sp]
 801032a:	f7f0 fc1d 	bl	8000b68 <__aeabi_d2iz>
 801032e:	4607      	mov	r7, r0
 8010330:	f7f0 f900 	bl	8000534 <__aeabi_i2d>
 8010334:	3730      	adds	r7, #48	; 0x30
 8010336:	4602      	mov	r2, r0
 8010338:	460b      	mov	r3, r1
 801033a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801033e:	f7ef ffab 	bl	8000298 <__aeabi_dsub>
 8010342:	f806 7b01 	strb.w	r7, [r6], #1
 8010346:	42ae      	cmp	r6, r5
 8010348:	e9cd 0100 	strd	r0, r1, [sp]
 801034c:	f04f 0200 	mov.w	r2, #0
 8010350:	d126      	bne.n	80103a0 <_dtoa_r+0x5e8>
 8010352:	4b1c      	ldr	r3, [pc, #112]	; (80103c4 <_dtoa_r+0x60c>)
 8010354:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010358:	f7ef ffa0 	bl	800029c <__adddf3>
 801035c:	4602      	mov	r2, r0
 801035e:	460b      	mov	r3, r1
 8010360:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010364:	f7f0 fbe0 	bl	8000b28 <__aeabi_dcmpgt>
 8010368:	2800      	cmp	r0, #0
 801036a:	d174      	bne.n	8010456 <_dtoa_r+0x69e>
 801036c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010370:	2000      	movs	r0, #0
 8010372:	4914      	ldr	r1, [pc, #80]	; (80103c4 <_dtoa_r+0x60c>)
 8010374:	f7ef ff90 	bl	8000298 <__aeabi_dsub>
 8010378:	4602      	mov	r2, r0
 801037a:	460b      	mov	r3, r1
 801037c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010380:	f7f0 fbb4 	bl	8000aec <__aeabi_dcmplt>
 8010384:	2800      	cmp	r0, #0
 8010386:	f43f af30 	beq.w	80101ea <_dtoa_r+0x432>
 801038a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801038e:	2b30      	cmp	r3, #48	; 0x30
 8010390:	f105 32ff 	add.w	r2, r5, #4294967295
 8010394:	d002      	beq.n	801039c <_dtoa_r+0x5e4>
 8010396:	f8dd a020 	ldr.w	sl, [sp, #32]
 801039a:	e04a      	b.n	8010432 <_dtoa_r+0x67a>
 801039c:	4615      	mov	r5, r2
 801039e:	e7f4      	b.n	801038a <_dtoa_r+0x5d2>
 80103a0:	4b05      	ldr	r3, [pc, #20]	; (80103b8 <_dtoa_r+0x600>)
 80103a2:	f7f0 f931 	bl	8000608 <__aeabi_dmul>
 80103a6:	e9cd 0100 	strd	r0, r1, [sp]
 80103aa:	e7bc      	b.n	8010326 <_dtoa_r+0x56e>
 80103ac:	08014120 	.word	0x08014120
 80103b0:	080140f8 	.word	0x080140f8
 80103b4:	3ff00000 	.word	0x3ff00000
 80103b8:	40240000 	.word	0x40240000
 80103bc:	401c0000 	.word	0x401c0000
 80103c0:	40140000 	.word	0x40140000
 80103c4:	3fe00000 	.word	0x3fe00000
 80103c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80103cc:	465d      	mov	r5, fp
 80103ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80103d2:	4630      	mov	r0, r6
 80103d4:	4639      	mov	r1, r7
 80103d6:	f7f0 fa41 	bl	800085c <__aeabi_ddiv>
 80103da:	f7f0 fbc5 	bl	8000b68 <__aeabi_d2iz>
 80103de:	4680      	mov	r8, r0
 80103e0:	f7f0 f8a8 	bl	8000534 <__aeabi_i2d>
 80103e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80103e8:	f7f0 f90e 	bl	8000608 <__aeabi_dmul>
 80103ec:	4602      	mov	r2, r0
 80103ee:	460b      	mov	r3, r1
 80103f0:	4630      	mov	r0, r6
 80103f2:	4639      	mov	r1, r7
 80103f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80103f8:	f7ef ff4e 	bl	8000298 <__aeabi_dsub>
 80103fc:	f805 6b01 	strb.w	r6, [r5], #1
 8010400:	eba5 060b 	sub.w	r6, r5, fp
 8010404:	45b1      	cmp	r9, r6
 8010406:	4602      	mov	r2, r0
 8010408:	460b      	mov	r3, r1
 801040a:	d139      	bne.n	8010480 <_dtoa_r+0x6c8>
 801040c:	f7ef ff46 	bl	800029c <__adddf3>
 8010410:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010414:	4606      	mov	r6, r0
 8010416:	460f      	mov	r7, r1
 8010418:	f7f0 fb86 	bl	8000b28 <__aeabi_dcmpgt>
 801041c:	b9c8      	cbnz	r0, 8010452 <_dtoa_r+0x69a>
 801041e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010422:	4630      	mov	r0, r6
 8010424:	4639      	mov	r1, r7
 8010426:	f7f0 fb57 	bl	8000ad8 <__aeabi_dcmpeq>
 801042a:	b110      	cbz	r0, 8010432 <_dtoa_r+0x67a>
 801042c:	f018 0f01 	tst.w	r8, #1
 8010430:	d10f      	bne.n	8010452 <_dtoa_r+0x69a>
 8010432:	9904      	ldr	r1, [sp, #16]
 8010434:	4620      	mov	r0, r4
 8010436:	f000 fec3 	bl	80111c0 <_Bfree>
 801043a:	2300      	movs	r3, #0
 801043c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801043e:	702b      	strb	r3, [r5, #0]
 8010440:	f10a 0301 	add.w	r3, sl, #1
 8010444:	6013      	str	r3, [r2, #0]
 8010446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010448:	2b00      	cmp	r3, #0
 801044a:	f000 8241 	beq.w	80108d0 <_dtoa_r+0xb18>
 801044e:	601d      	str	r5, [r3, #0]
 8010450:	e23e      	b.n	80108d0 <_dtoa_r+0xb18>
 8010452:	f8cd a020 	str.w	sl, [sp, #32]
 8010456:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801045a:	2a39      	cmp	r2, #57	; 0x39
 801045c:	f105 33ff 	add.w	r3, r5, #4294967295
 8010460:	d108      	bne.n	8010474 <_dtoa_r+0x6bc>
 8010462:	459b      	cmp	fp, r3
 8010464:	d10a      	bne.n	801047c <_dtoa_r+0x6c4>
 8010466:	9b08      	ldr	r3, [sp, #32]
 8010468:	3301      	adds	r3, #1
 801046a:	9308      	str	r3, [sp, #32]
 801046c:	2330      	movs	r3, #48	; 0x30
 801046e:	f88b 3000 	strb.w	r3, [fp]
 8010472:	465b      	mov	r3, fp
 8010474:	781a      	ldrb	r2, [r3, #0]
 8010476:	3201      	adds	r2, #1
 8010478:	701a      	strb	r2, [r3, #0]
 801047a:	e78c      	b.n	8010396 <_dtoa_r+0x5de>
 801047c:	461d      	mov	r5, r3
 801047e:	e7ea      	b.n	8010456 <_dtoa_r+0x69e>
 8010480:	2200      	movs	r2, #0
 8010482:	4b9b      	ldr	r3, [pc, #620]	; (80106f0 <_dtoa_r+0x938>)
 8010484:	f7f0 f8c0 	bl	8000608 <__aeabi_dmul>
 8010488:	2200      	movs	r2, #0
 801048a:	2300      	movs	r3, #0
 801048c:	4606      	mov	r6, r0
 801048e:	460f      	mov	r7, r1
 8010490:	f7f0 fb22 	bl	8000ad8 <__aeabi_dcmpeq>
 8010494:	2800      	cmp	r0, #0
 8010496:	d09a      	beq.n	80103ce <_dtoa_r+0x616>
 8010498:	e7cb      	b.n	8010432 <_dtoa_r+0x67a>
 801049a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801049c:	2a00      	cmp	r2, #0
 801049e:	f000 808b 	beq.w	80105b8 <_dtoa_r+0x800>
 80104a2:	9a06      	ldr	r2, [sp, #24]
 80104a4:	2a01      	cmp	r2, #1
 80104a6:	dc6e      	bgt.n	8010586 <_dtoa_r+0x7ce>
 80104a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80104aa:	2a00      	cmp	r2, #0
 80104ac:	d067      	beq.n	801057e <_dtoa_r+0x7c6>
 80104ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80104b2:	9f07      	ldr	r7, [sp, #28]
 80104b4:	9d05      	ldr	r5, [sp, #20]
 80104b6:	9a05      	ldr	r2, [sp, #20]
 80104b8:	2101      	movs	r1, #1
 80104ba:	441a      	add	r2, r3
 80104bc:	4620      	mov	r0, r4
 80104be:	9205      	str	r2, [sp, #20]
 80104c0:	4498      	add	r8, r3
 80104c2:	f000 ff5b 	bl	801137c <__i2b>
 80104c6:	4606      	mov	r6, r0
 80104c8:	2d00      	cmp	r5, #0
 80104ca:	dd0c      	ble.n	80104e6 <_dtoa_r+0x72e>
 80104cc:	f1b8 0f00 	cmp.w	r8, #0
 80104d0:	dd09      	ble.n	80104e6 <_dtoa_r+0x72e>
 80104d2:	4545      	cmp	r5, r8
 80104d4:	9a05      	ldr	r2, [sp, #20]
 80104d6:	462b      	mov	r3, r5
 80104d8:	bfa8      	it	ge
 80104da:	4643      	movge	r3, r8
 80104dc:	1ad2      	subs	r2, r2, r3
 80104de:	9205      	str	r2, [sp, #20]
 80104e0:	1aed      	subs	r5, r5, r3
 80104e2:	eba8 0803 	sub.w	r8, r8, r3
 80104e6:	9b07      	ldr	r3, [sp, #28]
 80104e8:	b1eb      	cbz	r3, 8010526 <_dtoa_r+0x76e>
 80104ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d067      	beq.n	80105c0 <_dtoa_r+0x808>
 80104f0:	b18f      	cbz	r7, 8010516 <_dtoa_r+0x75e>
 80104f2:	4631      	mov	r1, r6
 80104f4:	463a      	mov	r2, r7
 80104f6:	4620      	mov	r0, r4
 80104f8:	f000 ffe0 	bl	80114bc <__pow5mult>
 80104fc:	9a04      	ldr	r2, [sp, #16]
 80104fe:	4601      	mov	r1, r0
 8010500:	4606      	mov	r6, r0
 8010502:	4620      	mov	r0, r4
 8010504:	f000 ff43 	bl	801138e <__multiply>
 8010508:	9904      	ldr	r1, [sp, #16]
 801050a:	9008      	str	r0, [sp, #32]
 801050c:	4620      	mov	r0, r4
 801050e:	f000 fe57 	bl	80111c0 <_Bfree>
 8010512:	9b08      	ldr	r3, [sp, #32]
 8010514:	9304      	str	r3, [sp, #16]
 8010516:	9b07      	ldr	r3, [sp, #28]
 8010518:	1bda      	subs	r2, r3, r7
 801051a:	d004      	beq.n	8010526 <_dtoa_r+0x76e>
 801051c:	9904      	ldr	r1, [sp, #16]
 801051e:	4620      	mov	r0, r4
 8010520:	f000 ffcc 	bl	80114bc <__pow5mult>
 8010524:	9004      	str	r0, [sp, #16]
 8010526:	2101      	movs	r1, #1
 8010528:	4620      	mov	r0, r4
 801052a:	f000 ff27 	bl	801137c <__i2b>
 801052e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010530:	4607      	mov	r7, r0
 8010532:	2b00      	cmp	r3, #0
 8010534:	f000 81d0 	beq.w	80108d8 <_dtoa_r+0xb20>
 8010538:	461a      	mov	r2, r3
 801053a:	4601      	mov	r1, r0
 801053c:	4620      	mov	r0, r4
 801053e:	f000 ffbd 	bl	80114bc <__pow5mult>
 8010542:	9b06      	ldr	r3, [sp, #24]
 8010544:	2b01      	cmp	r3, #1
 8010546:	4607      	mov	r7, r0
 8010548:	dc40      	bgt.n	80105cc <_dtoa_r+0x814>
 801054a:	9b00      	ldr	r3, [sp, #0]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d139      	bne.n	80105c4 <_dtoa_r+0x80c>
 8010550:	9b01      	ldr	r3, [sp, #4]
 8010552:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010556:	2b00      	cmp	r3, #0
 8010558:	d136      	bne.n	80105c8 <_dtoa_r+0x810>
 801055a:	9b01      	ldr	r3, [sp, #4]
 801055c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010560:	0d1b      	lsrs	r3, r3, #20
 8010562:	051b      	lsls	r3, r3, #20
 8010564:	b12b      	cbz	r3, 8010572 <_dtoa_r+0x7ba>
 8010566:	9b05      	ldr	r3, [sp, #20]
 8010568:	3301      	adds	r3, #1
 801056a:	9305      	str	r3, [sp, #20]
 801056c:	f108 0801 	add.w	r8, r8, #1
 8010570:	2301      	movs	r3, #1
 8010572:	9307      	str	r3, [sp, #28]
 8010574:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010576:	2b00      	cmp	r3, #0
 8010578:	d12a      	bne.n	80105d0 <_dtoa_r+0x818>
 801057a:	2001      	movs	r0, #1
 801057c:	e030      	b.n	80105e0 <_dtoa_r+0x828>
 801057e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010580:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010584:	e795      	b.n	80104b2 <_dtoa_r+0x6fa>
 8010586:	9b07      	ldr	r3, [sp, #28]
 8010588:	f109 37ff 	add.w	r7, r9, #4294967295
 801058c:	42bb      	cmp	r3, r7
 801058e:	bfbf      	itttt	lt
 8010590:	9b07      	ldrlt	r3, [sp, #28]
 8010592:	9707      	strlt	r7, [sp, #28]
 8010594:	1afa      	sublt	r2, r7, r3
 8010596:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010598:	bfbb      	ittet	lt
 801059a:	189b      	addlt	r3, r3, r2
 801059c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801059e:	1bdf      	subge	r7, r3, r7
 80105a0:	2700      	movlt	r7, #0
 80105a2:	f1b9 0f00 	cmp.w	r9, #0
 80105a6:	bfb5      	itete	lt
 80105a8:	9b05      	ldrlt	r3, [sp, #20]
 80105aa:	9d05      	ldrge	r5, [sp, #20]
 80105ac:	eba3 0509 	sublt.w	r5, r3, r9
 80105b0:	464b      	movge	r3, r9
 80105b2:	bfb8      	it	lt
 80105b4:	2300      	movlt	r3, #0
 80105b6:	e77e      	b.n	80104b6 <_dtoa_r+0x6fe>
 80105b8:	9f07      	ldr	r7, [sp, #28]
 80105ba:	9d05      	ldr	r5, [sp, #20]
 80105bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80105be:	e783      	b.n	80104c8 <_dtoa_r+0x710>
 80105c0:	9a07      	ldr	r2, [sp, #28]
 80105c2:	e7ab      	b.n	801051c <_dtoa_r+0x764>
 80105c4:	2300      	movs	r3, #0
 80105c6:	e7d4      	b.n	8010572 <_dtoa_r+0x7ba>
 80105c8:	9b00      	ldr	r3, [sp, #0]
 80105ca:	e7d2      	b.n	8010572 <_dtoa_r+0x7ba>
 80105cc:	2300      	movs	r3, #0
 80105ce:	9307      	str	r3, [sp, #28]
 80105d0:	693b      	ldr	r3, [r7, #16]
 80105d2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80105d6:	6918      	ldr	r0, [r3, #16]
 80105d8:	f000 fe82 	bl	80112e0 <__hi0bits>
 80105dc:	f1c0 0020 	rsb	r0, r0, #32
 80105e0:	4440      	add	r0, r8
 80105e2:	f010 001f 	ands.w	r0, r0, #31
 80105e6:	d047      	beq.n	8010678 <_dtoa_r+0x8c0>
 80105e8:	f1c0 0320 	rsb	r3, r0, #32
 80105ec:	2b04      	cmp	r3, #4
 80105ee:	dd3b      	ble.n	8010668 <_dtoa_r+0x8b0>
 80105f0:	9b05      	ldr	r3, [sp, #20]
 80105f2:	f1c0 001c 	rsb	r0, r0, #28
 80105f6:	4403      	add	r3, r0
 80105f8:	9305      	str	r3, [sp, #20]
 80105fa:	4405      	add	r5, r0
 80105fc:	4480      	add	r8, r0
 80105fe:	9b05      	ldr	r3, [sp, #20]
 8010600:	2b00      	cmp	r3, #0
 8010602:	dd05      	ble.n	8010610 <_dtoa_r+0x858>
 8010604:	461a      	mov	r2, r3
 8010606:	9904      	ldr	r1, [sp, #16]
 8010608:	4620      	mov	r0, r4
 801060a:	f000 ffa5 	bl	8011558 <__lshift>
 801060e:	9004      	str	r0, [sp, #16]
 8010610:	f1b8 0f00 	cmp.w	r8, #0
 8010614:	dd05      	ble.n	8010622 <_dtoa_r+0x86a>
 8010616:	4639      	mov	r1, r7
 8010618:	4642      	mov	r2, r8
 801061a:	4620      	mov	r0, r4
 801061c:	f000 ff9c 	bl	8011558 <__lshift>
 8010620:	4607      	mov	r7, r0
 8010622:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010624:	b353      	cbz	r3, 801067c <_dtoa_r+0x8c4>
 8010626:	4639      	mov	r1, r7
 8010628:	9804      	ldr	r0, [sp, #16]
 801062a:	f000 ffe9 	bl	8011600 <__mcmp>
 801062e:	2800      	cmp	r0, #0
 8010630:	da24      	bge.n	801067c <_dtoa_r+0x8c4>
 8010632:	2300      	movs	r3, #0
 8010634:	220a      	movs	r2, #10
 8010636:	9904      	ldr	r1, [sp, #16]
 8010638:	4620      	mov	r0, r4
 801063a:	f000 fdd8 	bl	80111ee <__multadd>
 801063e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010640:	9004      	str	r0, [sp, #16]
 8010642:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010646:	2b00      	cmp	r3, #0
 8010648:	f000 814d 	beq.w	80108e6 <_dtoa_r+0xb2e>
 801064c:	2300      	movs	r3, #0
 801064e:	4631      	mov	r1, r6
 8010650:	220a      	movs	r2, #10
 8010652:	4620      	mov	r0, r4
 8010654:	f000 fdcb 	bl	80111ee <__multadd>
 8010658:	9b02      	ldr	r3, [sp, #8]
 801065a:	2b00      	cmp	r3, #0
 801065c:	4606      	mov	r6, r0
 801065e:	dc4f      	bgt.n	8010700 <_dtoa_r+0x948>
 8010660:	9b06      	ldr	r3, [sp, #24]
 8010662:	2b02      	cmp	r3, #2
 8010664:	dd4c      	ble.n	8010700 <_dtoa_r+0x948>
 8010666:	e011      	b.n	801068c <_dtoa_r+0x8d4>
 8010668:	d0c9      	beq.n	80105fe <_dtoa_r+0x846>
 801066a:	9a05      	ldr	r2, [sp, #20]
 801066c:	331c      	adds	r3, #28
 801066e:	441a      	add	r2, r3
 8010670:	9205      	str	r2, [sp, #20]
 8010672:	441d      	add	r5, r3
 8010674:	4498      	add	r8, r3
 8010676:	e7c2      	b.n	80105fe <_dtoa_r+0x846>
 8010678:	4603      	mov	r3, r0
 801067a:	e7f6      	b.n	801066a <_dtoa_r+0x8b2>
 801067c:	f1b9 0f00 	cmp.w	r9, #0
 8010680:	dc38      	bgt.n	80106f4 <_dtoa_r+0x93c>
 8010682:	9b06      	ldr	r3, [sp, #24]
 8010684:	2b02      	cmp	r3, #2
 8010686:	dd35      	ble.n	80106f4 <_dtoa_r+0x93c>
 8010688:	f8cd 9008 	str.w	r9, [sp, #8]
 801068c:	9b02      	ldr	r3, [sp, #8]
 801068e:	b963      	cbnz	r3, 80106aa <_dtoa_r+0x8f2>
 8010690:	4639      	mov	r1, r7
 8010692:	2205      	movs	r2, #5
 8010694:	4620      	mov	r0, r4
 8010696:	f000 fdaa 	bl	80111ee <__multadd>
 801069a:	4601      	mov	r1, r0
 801069c:	4607      	mov	r7, r0
 801069e:	9804      	ldr	r0, [sp, #16]
 80106a0:	f000 ffae 	bl	8011600 <__mcmp>
 80106a4:	2800      	cmp	r0, #0
 80106a6:	f73f adcc 	bgt.w	8010242 <_dtoa_r+0x48a>
 80106aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80106ac:	465d      	mov	r5, fp
 80106ae:	ea6f 0a03 	mvn.w	sl, r3
 80106b2:	f04f 0900 	mov.w	r9, #0
 80106b6:	4639      	mov	r1, r7
 80106b8:	4620      	mov	r0, r4
 80106ba:	f000 fd81 	bl	80111c0 <_Bfree>
 80106be:	2e00      	cmp	r6, #0
 80106c0:	f43f aeb7 	beq.w	8010432 <_dtoa_r+0x67a>
 80106c4:	f1b9 0f00 	cmp.w	r9, #0
 80106c8:	d005      	beq.n	80106d6 <_dtoa_r+0x91e>
 80106ca:	45b1      	cmp	r9, r6
 80106cc:	d003      	beq.n	80106d6 <_dtoa_r+0x91e>
 80106ce:	4649      	mov	r1, r9
 80106d0:	4620      	mov	r0, r4
 80106d2:	f000 fd75 	bl	80111c0 <_Bfree>
 80106d6:	4631      	mov	r1, r6
 80106d8:	4620      	mov	r0, r4
 80106da:	f000 fd71 	bl	80111c0 <_Bfree>
 80106de:	e6a8      	b.n	8010432 <_dtoa_r+0x67a>
 80106e0:	2700      	movs	r7, #0
 80106e2:	463e      	mov	r6, r7
 80106e4:	e7e1      	b.n	80106aa <_dtoa_r+0x8f2>
 80106e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80106ea:	463e      	mov	r6, r7
 80106ec:	e5a9      	b.n	8010242 <_dtoa_r+0x48a>
 80106ee:	bf00      	nop
 80106f0:	40240000 	.word	0x40240000
 80106f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106f6:	f8cd 9008 	str.w	r9, [sp, #8]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	f000 80fa 	beq.w	80108f4 <_dtoa_r+0xb3c>
 8010700:	2d00      	cmp	r5, #0
 8010702:	dd05      	ble.n	8010710 <_dtoa_r+0x958>
 8010704:	4631      	mov	r1, r6
 8010706:	462a      	mov	r2, r5
 8010708:	4620      	mov	r0, r4
 801070a:	f000 ff25 	bl	8011558 <__lshift>
 801070e:	4606      	mov	r6, r0
 8010710:	9b07      	ldr	r3, [sp, #28]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d04c      	beq.n	80107b0 <_dtoa_r+0x9f8>
 8010716:	6871      	ldr	r1, [r6, #4]
 8010718:	4620      	mov	r0, r4
 801071a:	f000 fd1d 	bl	8011158 <_Balloc>
 801071e:	6932      	ldr	r2, [r6, #16]
 8010720:	3202      	adds	r2, #2
 8010722:	4605      	mov	r5, r0
 8010724:	0092      	lsls	r2, r2, #2
 8010726:	f106 010c 	add.w	r1, r6, #12
 801072a:	300c      	adds	r0, #12
 801072c:	f7fd fcb8 	bl	800e0a0 <memcpy>
 8010730:	2201      	movs	r2, #1
 8010732:	4629      	mov	r1, r5
 8010734:	4620      	mov	r0, r4
 8010736:	f000 ff0f 	bl	8011558 <__lshift>
 801073a:	9b00      	ldr	r3, [sp, #0]
 801073c:	f8cd b014 	str.w	fp, [sp, #20]
 8010740:	f003 0301 	and.w	r3, r3, #1
 8010744:	46b1      	mov	r9, r6
 8010746:	9307      	str	r3, [sp, #28]
 8010748:	4606      	mov	r6, r0
 801074a:	4639      	mov	r1, r7
 801074c:	9804      	ldr	r0, [sp, #16]
 801074e:	f7ff faa5 	bl	800fc9c <quorem>
 8010752:	4649      	mov	r1, r9
 8010754:	4605      	mov	r5, r0
 8010756:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801075a:	9804      	ldr	r0, [sp, #16]
 801075c:	f000 ff50 	bl	8011600 <__mcmp>
 8010760:	4632      	mov	r2, r6
 8010762:	9000      	str	r0, [sp, #0]
 8010764:	4639      	mov	r1, r7
 8010766:	4620      	mov	r0, r4
 8010768:	f000 ff64 	bl	8011634 <__mdiff>
 801076c:	68c3      	ldr	r3, [r0, #12]
 801076e:	4602      	mov	r2, r0
 8010770:	bb03      	cbnz	r3, 80107b4 <_dtoa_r+0x9fc>
 8010772:	4601      	mov	r1, r0
 8010774:	9008      	str	r0, [sp, #32]
 8010776:	9804      	ldr	r0, [sp, #16]
 8010778:	f000 ff42 	bl	8011600 <__mcmp>
 801077c:	9a08      	ldr	r2, [sp, #32]
 801077e:	4603      	mov	r3, r0
 8010780:	4611      	mov	r1, r2
 8010782:	4620      	mov	r0, r4
 8010784:	9308      	str	r3, [sp, #32]
 8010786:	f000 fd1b 	bl	80111c0 <_Bfree>
 801078a:	9b08      	ldr	r3, [sp, #32]
 801078c:	b9a3      	cbnz	r3, 80107b8 <_dtoa_r+0xa00>
 801078e:	9a06      	ldr	r2, [sp, #24]
 8010790:	b992      	cbnz	r2, 80107b8 <_dtoa_r+0xa00>
 8010792:	9a07      	ldr	r2, [sp, #28]
 8010794:	b982      	cbnz	r2, 80107b8 <_dtoa_r+0xa00>
 8010796:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801079a:	d029      	beq.n	80107f0 <_dtoa_r+0xa38>
 801079c:	9b00      	ldr	r3, [sp, #0]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	dd01      	ble.n	80107a6 <_dtoa_r+0x9ee>
 80107a2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80107a6:	9b05      	ldr	r3, [sp, #20]
 80107a8:	1c5d      	adds	r5, r3, #1
 80107aa:	f883 8000 	strb.w	r8, [r3]
 80107ae:	e782      	b.n	80106b6 <_dtoa_r+0x8fe>
 80107b0:	4630      	mov	r0, r6
 80107b2:	e7c2      	b.n	801073a <_dtoa_r+0x982>
 80107b4:	2301      	movs	r3, #1
 80107b6:	e7e3      	b.n	8010780 <_dtoa_r+0x9c8>
 80107b8:	9a00      	ldr	r2, [sp, #0]
 80107ba:	2a00      	cmp	r2, #0
 80107bc:	db04      	blt.n	80107c8 <_dtoa_r+0xa10>
 80107be:	d125      	bne.n	801080c <_dtoa_r+0xa54>
 80107c0:	9a06      	ldr	r2, [sp, #24]
 80107c2:	bb1a      	cbnz	r2, 801080c <_dtoa_r+0xa54>
 80107c4:	9a07      	ldr	r2, [sp, #28]
 80107c6:	bb0a      	cbnz	r2, 801080c <_dtoa_r+0xa54>
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	ddec      	ble.n	80107a6 <_dtoa_r+0x9ee>
 80107cc:	2201      	movs	r2, #1
 80107ce:	9904      	ldr	r1, [sp, #16]
 80107d0:	4620      	mov	r0, r4
 80107d2:	f000 fec1 	bl	8011558 <__lshift>
 80107d6:	4639      	mov	r1, r7
 80107d8:	9004      	str	r0, [sp, #16]
 80107da:	f000 ff11 	bl	8011600 <__mcmp>
 80107de:	2800      	cmp	r0, #0
 80107e0:	dc03      	bgt.n	80107ea <_dtoa_r+0xa32>
 80107e2:	d1e0      	bne.n	80107a6 <_dtoa_r+0x9ee>
 80107e4:	f018 0f01 	tst.w	r8, #1
 80107e8:	d0dd      	beq.n	80107a6 <_dtoa_r+0x9ee>
 80107ea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80107ee:	d1d8      	bne.n	80107a2 <_dtoa_r+0x9ea>
 80107f0:	9b05      	ldr	r3, [sp, #20]
 80107f2:	9a05      	ldr	r2, [sp, #20]
 80107f4:	1c5d      	adds	r5, r3, #1
 80107f6:	2339      	movs	r3, #57	; 0x39
 80107f8:	7013      	strb	r3, [r2, #0]
 80107fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80107fe:	2b39      	cmp	r3, #57	; 0x39
 8010800:	f105 32ff 	add.w	r2, r5, #4294967295
 8010804:	d04f      	beq.n	80108a6 <_dtoa_r+0xaee>
 8010806:	3301      	adds	r3, #1
 8010808:	7013      	strb	r3, [r2, #0]
 801080a:	e754      	b.n	80106b6 <_dtoa_r+0x8fe>
 801080c:	9a05      	ldr	r2, [sp, #20]
 801080e:	2b00      	cmp	r3, #0
 8010810:	f102 0501 	add.w	r5, r2, #1
 8010814:	dd06      	ble.n	8010824 <_dtoa_r+0xa6c>
 8010816:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801081a:	d0e9      	beq.n	80107f0 <_dtoa_r+0xa38>
 801081c:	f108 0801 	add.w	r8, r8, #1
 8010820:	9b05      	ldr	r3, [sp, #20]
 8010822:	e7c2      	b.n	80107aa <_dtoa_r+0x9f2>
 8010824:	9a02      	ldr	r2, [sp, #8]
 8010826:	f805 8c01 	strb.w	r8, [r5, #-1]
 801082a:	eba5 030b 	sub.w	r3, r5, fp
 801082e:	4293      	cmp	r3, r2
 8010830:	d021      	beq.n	8010876 <_dtoa_r+0xabe>
 8010832:	2300      	movs	r3, #0
 8010834:	220a      	movs	r2, #10
 8010836:	9904      	ldr	r1, [sp, #16]
 8010838:	4620      	mov	r0, r4
 801083a:	f000 fcd8 	bl	80111ee <__multadd>
 801083e:	45b1      	cmp	r9, r6
 8010840:	9004      	str	r0, [sp, #16]
 8010842:	f04f 0300 	mov.w	r3, #0
 8010846:	f04f 020a 	mov.w	r2, #10
 801084a:	4649      	mov	r1, r9
 801084c:	4620      	mov	r0, r4
 801084e:	d105      	bne.n	801085c <_dtoa_r+0xaa4>
 8010850:	f000 fccd 	bl	80111ee <__multadd>
 8010854:	4681      	mov	r9, r0
 8010856:	4606      	mov	r6, r0
 8010858:	9505      	str	r5, [sp, #20]
 801085a:	e776      	b.n	801074a <_dtoa_r+0x992>
 801085c:	f000 fcc7 	bl	80111ee <__multadd>
 8010860:	4631      	mov	r1, r6
 8010862:	4681      	mov	r9, r0
 8010864:	2300      	movs	r3, #0
 8010866:	220a      	movs	r2, #10
 8010868:	4620      	mov	r0, r4
 801086a:	f000 fcc0 	bl	80111ee <__multadd>
 801086e:	4606      	mov	r6, r0
 8010870:	e7f2      	b.n	8010858 <_dtoa_r+0xaa0>
 8010872:	f04f 0900 	mov.w	r9, #0
 8010876:	2201      	movs	r2, #1
 8010878:	9904      	ldr	r1, [sp, #16]
 801087a:	4620      	mov	r0, r4
 801087c:	f000 fe6c 	bl	8011558 <__lshift>
 8010880:	4639      	mov	r1, r7
 8010882:	9004      	str	r0, [sp, #16]
 8010884:	f000 febc 	bl	8011600 <__mcmp>
 8010888:	2800      	cmp	r0, #0
 801088a:	dcb6      	bgt.n	80107fa <_dtoa_r+0xa42>
 801088c:	d102      	bne.n	8010894 <_dtoa_r+0xadc>
 801088e:	f018 0f01 	tst.w	r8, #1
 8010892:	d1b2      	bne.n	80107fa <_dtoa_r+0xa42>
 8010894:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010898:	2b30      	cmp	r3, #48	; 0x30
 801089a:	f105 32ff 	add.w	r2, r5, #4294967295
 801089e:	f47f af0a 	bne.w	80106b6 <_dtoa_r+0x8fe>
 80108a2:	4615      	mov	r5, r2
 80108a4:	e7f6      	b.n	8010894 <_dtoa_r+0xadc>
 80108a6:	4593      	cmp	fp, r2
 80108a8:	d105      	bne.n	80108b6 <_dtoa_r+0xafe>
 80108aa:	2331      	movs	r3, #49	; 0x31
 80108ac:	f10a 0a01 	add.w	sl, sl, #1
 80108b0:	f88b 3000 	strb.w	r3, [fp]
 80108b4:	e6ff      	b.n	80106b6 <_dtoa_r+0x8fe>
 80108b6:	4615      	mov	r5, r2
 80108b8:	e79f      	b.n	80107fa <_dtoa_r+0xa42>
 80108ba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010920 <_dtoa_r+0xb68>
 80108be:	e007      	b.n	80108d0 <_dtoa_r+0xb18>
 80108c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80108c2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8010924 <_dtoa_r+0xb6c>
 80108c6:	b11b      	cbz	r3, 80108d0 <_dtoa_r+0xb18>
 80108c8:	f10b 0308 	add.w	r3, fp, #8
 80108cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80108ce:	6013      	str	r3, [r2, #0]
 80108d0:	4658      	mov	r0, fp
 80108d2:	b017      	add	sp, #92	; 0x5c
 80108d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108d8:	9b06      	ldr	r3, [sp, #24]
 80108da:	2b01      	cmp	r3, #1
 80108dc:	f77f ae35 	ble.w	801054a <_dtoa_r+0x792>
 80108e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80108e2:	9307      	str	r3, [sp, #28]
 80108e4:	e649      	b.n	801057a <_dtoa_r+0x7c2>
 80108e6:	9b02      	ldr	r3, [sp, #8]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	dc03      	bgt.n	80108f4 <_dtoa_r+0xb3c>
 80108ec:	9b06      	ldr	r3, [sp, #24]
 80108ee:	2b02      	cmp	r3, #2
 80108f0:	f73f aecc 	bgt.w	801068c <_dtoa_r+0x8d4>
 80108f4:	465d      	mov	r5, fp
 80108f6:	4639      	mov	r1, r7
 80108f8:	9804      	ldr	r0, [sp, #16]
 80108fa:	f7ff f9cf 	bl	800fc9c <quorem>
 80108fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010902:	f805 8b01 	strb.w	r8, [r5], #1
 8010906:	9a02      	ldr	r2, [sp, #8]
 8010908:	eba5 030b 	sub.w	r3, r5, fp
 801090c:	429a      	cmp	r2, r3
 801090e:	ddb0      	ble.n	8010872 <_dtoa_r+0xaba>
 8010910:	2300      	movs	r3, #0
 8010912:	220a      	movs	r2, #10
 8010914:	9904      	ldr	r1, [sp, #16]
 8010916:	4620      	mov	r0, r4
 8010918:	f000 fc69 	bl	80111ee <__multadd>
 801091c:	9004      	str	r0, [sp, #16]
 801091e:	e7ea      	b.n	80108f6 <_dtoa_r+0xb3e>
 8010920:	08013ffc 	.word	0x08013ffc
 8010924:	08014078 	.word	0x08014078

08010928 <std>:
 8010928:	2300      	movs	r3, #0
 801092a:	b510      	push	{r4, lr}
 801092c:	4604      	mov	r4, r0
 801092e:	e9c0 3300 	strd	r3, r3, [r0]
 8010932:	6083      	str	r3, [r0, #8]
 8010934:	8181      	strh	r1, [r0, #12]
 8010936:	6643      	str	r3, [r0, #100]	; 0x64
 8010938:	81c2      	strh	r2, [r0, #14]
 801093a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801093e:	6183      	str	r3, [r0, #24]
 8010940:	4619      	mov	r1, r3
 8010942:	2208      	movs	r2, #8
 8010944:	305c      	adds	r0, #92	; 0x5c
 8010946:	f7fd fbb6 	bl	800e0b6 <memset>
 801094a:	4b05      	ldr	r3, [pc, #20]	; (8010960 <std+0x38>)
 801094c:	6263      	str	r3, [r4, #36]	; 0x24
 801094e:	4b05      	ldr	r3, [pc, #20]	; (8010964 <std+0x3c>)
 8010950:	62a3      	str	r3, [r4, #40]	; 0x28
 8010952:	4b05      	ldr	r3, [pc, #20]	; (8010968 <std+0x40>)
 8010954:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010956:	4b05      	ldr	r3, [pc, #20]	; (801096c <std+0x44>)
 8010958:	6224      	str	r4, [r4, #32]
 801095a:	6323      	str	r3, [r4, #48]	; 0x30
 801095c:	bd10      	pop	{r4, pc}
 801095e:	bf00      	nop
 8010960:	08011e99 	.word	0x08011e99
 8010964:	08011ebb 	.word	0x08011ebb
 8010968:	08011ef3 	.word	0x08011ef3
 801096c:	08011f17 	.word	0x08011f17

08010970 <_cleanup_r>:
 8010970:	4901      	ldr	r1, [pc, #4]	; (8010978 <_cleanup_r+0x8>)
 8010972:	f000 b885 	b.w	8010a80 <_fwalk_reent>
 8010976:	bf00      	nop
 8010978:	08012231 	.word	0x08012231

0801097c <__sfmoreglue>:
 801097c:	b570      	push	{r4, r5, r6, lr}
 801097e:	1e4a      	subs	r2, r1, #1
 8010980:	2568      	movs	r5, #104	; 0x68
 8010982:	4355      	muls	r5, r2
 8010984:	460e      	mov	r6, r1
 8010986:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801098a:	f7fd fbeb 	bl	800e164 <_malloc_r>
 801098e:	4604      	mov	r4, r0
 8010990:	b140      	cbz	r0, 80109a4 <__sfmoreglue+0x28>
 8010992:	2100      	movs	r1, #0
 8010994:	e9c0 1600 	strd	r1, r6, [r0]
 8010998:	300c      	adds	r0, #12
 801099a:	60a0      	str	r0, [r4, #8]
 801099c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80109a0:	f7fd fb89 	bl	800e0b6 <memset>
 80109a4:	4620      	mov	r0, r4
 80109a6:	bd70      	pop	{r4, r5, r6, pc}

080109a8 <__sinit>:
 80109a8:	6983      	ldr	r3, [r0, #24]
 80109aa:	b510      	push	{r4, lr}
 80109ac:	4604      	mov	r4, r0
 80109ae:	bb33      	cbnz	r3, 80109fe <__sinit+0x56>
 80109b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80109b4:	6503      	str	r3, [r0, #80]	; 0x50
 80109b6:	4b12      	ldr	r3, [pc, #72]	; (8010a00 <__sinit+0x58>)
 80109b8:	4a12      	ldr	r2, [pc, #72]	; (8010a04 <__sinit+0x5c>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	6282      	str	r2, [r0, #40]	; 0x28
 80109be:	4298      	cmp	r0, r3
 80109c0:	bf04      	itt	eq
 80109c2:	2301      	moveq	r3, #1
 80109c4:	6183      	streq	r3, [r0, #24]
 80109c6:	f000 f81f 	bl	8010a08 <__sfp>
 80109ca:	6060      	str	r0, [r4, #4]
 80109cc:	4620      	mov	r0, r4
 80109ce:	f000 f81b 	bl	8010a08 <__sfp>
 80109d2:	60a0      	str	r0, [r4, #8]
 80109d4:	4620      	mov	r0, r4
 80109d6:	f000 f817 	bl	8010a08 <__sfp>
 80109da:	2200      	movs	r2, #0
 80109dc:	60e0      	str	r0, [r4, #12]
 80109de:	2104      	movs	r1, #4
 80109e0:	6860      	ldr	r0, [r4, #4]
 80109e2:	f7ff ffa1 	bl	8010928 <std>
 80109e6:	2201      	movs	r2, #1
 80109e8:	2109      	movs	r1, #9
 80109ea:	68a0      	ldr	r0, [r4, #8]
 80109ec:	f7ff ff9c 	bl	8010928 <std>
 80109f0:	2202      	movs	r2, #2
 80109f2:	2112      	movs	r1, #18
 80109f4:	68e0      	ldr	r0, [r4, #12]
 80109f6:	f7ff ff97 	bl	8010928 <std>
 80109fa:	2301      	movs	r3, #1
 80109fc:	61a3      	str	r3, [r4, #24]
 80109fe:	bd10      	pop	{r4, pc}
 8010a00:	08013fe8 	.word	0x08013fe8
 8010a04:	08010971 	.word	0x08010971

08010a08 <__sfp>:
 8010a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a0a:	4b1b      	ldr	r3, [pc, #108]	; (8010a78 <__sfp+0x70>)
 8010a0c:	681e      	ldr	r6, [r3, #0]
 8010a0e:	69b3      	ldr	r3, [r6, #24]
 8010a10:	4607      	mov	r7, r0
 8010a12:	b913      	cbnz	r3, 8010a1a <__sfp+0x12>
 8010a14:	4630      	mov	r0, r6
 8010a16:	f7ff ffc7 	bl	80109a8 <__sinit>
 8010a1a:	3648      	adds	r6, #72	; 0x48
 8010a1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010a20:	3b01      	subs	r3, #1
 8010a22:	d503      	bpl.n	8010a2c <__sfp+0x24>
 8010a24:	6833      	ldr	r3, [r6, #0]
 8010a26:	b133      	cbz	r3, 8010a36 <__sfp+0x2e>
 8010a28:	6836      	ldr	r6, [r6, #0]
 8010a2a:	e7f7      	b.n	8010a1c <__sfp+0x14>
 8010a2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010a30:	b16d      	cbz	r5, 8010a4e <__sfp+0x46>
 8010a32:	3468      	adds	r4, #104	; 0x68
 8010a34:	e7f4      	b.n	8010a20 <__sfp+0x18>
 8010a36:	2104      	movs	r1, #4
 8010a38:	4638      	mov	r0, r7
 8010a3a:	f7ff ff9f 	bl	801097c <__sfmoreglue>
 8010a3e:	6030      	str	r0, [r6, #0]
 8010a40:	2800      	cmp	r0, #0
 8010a42:	d1f1      	bne.n	8010a28 <__sfp+0x20>
 8010a44:	230c      	movs	r3, #12
 8010a46:	603b      	str	r3, [r7, #0]
 8010a48:	4604      	mov	r4, r0
 8010a4a:	4620      	mov	r0, r4
 8010a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a4e:	4b0b      	ldr	r3, [pc, #44]	; (8010a7c <__sfp+0x74>)
 8010a50:	6665      	str	r5, [r4, #100]	; 0x64
 8010a52:	e9c4 5500 	strd	r5, r5, [r4]
 8010a56:	60a5      	str	r5, [r4, #8]
 8010a58:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010a5c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010a60:	2208      	movs	r2, #8
 8010a62:	4629      	mov	r1, r5
 8010a64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010a68:	f7fd fb25 	bl	800e0b6 <memset>
 8010a6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010a70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010a74:	e7e9      	b.n	8010a4a <__sfp+0x42>
 8010a76:	bf00      	nop
 8010a78:	08013fe8 	.word	0x08013fe8
 8010a7c:	ffff0001 	.word	0xffff0001

08010a80 <_fwalk_reent>:
 8010a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a84:	4680      	mov	r8, r0
 8010a86:	4689      	mov	r9, r1
 8010a88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010a8c:	2600      	movs	r6, #0
 8010a8e:	b914      	cbnz	r4, 8010a96 <_fwalk_reent+0x16>
 8010a90:	4630      	mov	r0, r6
 8010a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a96:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010a9a:	3f01      	subs	r7, #1
 8010a9c:	d501      	bpl.n	8010aa2 <_fwalk_reent+0x22>
 8010a9e:	6824      	ldr	r4, [r4, #0]
 8010aa0:	e7f5      	b.n	8010a8e <_fwalk_reent+0xe>
 8010aa2:	89ab      	ldrh	r3, [r5, #12]
 8010aa4:	2b01      	cmp	r3, #1
 8010aa6:	d907      	bls.n	8010ab8 <_fwalk_reent+0x38>
 8010aa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010aac:	3301      	adds	r3, #1
 8010aae:	d003      	beq.n	8010ab8 <_fwalk_reent+0x38>
 8010ab0:	4629      	mov	r1, r5
 8010ab2:	4640      	mov	r0, r8
 8010ab4:	47c8      	blx	r9
 8010ab6:	4306      	orrs	r6, r0
 8010ab8:	3568      	adds	r5, #104	; 0x68
 8010aba:	e7ee      	b.n	8010a9a <_fwalk_reent+0x1a>

08010abc <rshift>:
 8010abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010abe:	6906      	ldr	r6, [r0, #16]
 8010ac0:	114b      	asrs	r3, r1, #5
 8010ac2:	429e      	cmp	r6, r3
 8010ac4:	f100 0414 	add.w	r4, r0, #20
 8010ac8:	dd30      	ble.n	8010b2c <rshift+0x70>
 8010aca:	f011 011f 	ands.w	r1, r1, #31
 8010ace:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8010ad2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8010ad6:	d108      	bne.n	8010aea <rshift+0x2e>
 8010ad8:	4621      	mov	r1, r4
 8010ada:	42b2      	cmp	r2, r6
 8010adc:	460b      	mov	r3, r1
 8010ade:	d211      	bcs.n	8010b04 <rshift+0x48>
 8010ae0:	f852 3b04 	ldr.w	r3, [r2], #4
 8010ae4:	f841 3b04 	str.w	r3, [r1], #4
 8010ae8:	e7f7      	b.n	8010ada <rshift+0x1e>
 8010aea:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8010aee:	f1c1 0c20 	rsb	ip, r1, #32
 8010af2:	40cd      	lsrs	r5, r1
 8010af4:	3204      	adds	r2, #4
 8010af6:	4623      	mov	r3, r4
 8010af8:	42b2      	cmp	r2, r6
 8010afa:	4617      	mov	r7, r2
 8010afc:	d30c      	bcc.n	8010b18 <rshift+0x5c>
 8010afe:	601d      	str	r5, [r3, #0]
 8010b00:	b105      	cbz	r5, 8010b04 <rshift+0x48>
 8010b02:	3304      	adds	r3, #4
 8010b04:	1b1a      	subs	r2, r3, r4
 8010b06:	42a3      	cmp	r3, r4
 8010b08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010b0c:	bf08      	it	eq
 8010b0e:	2300      	moveq	r3, #0
 8010b10:	6102      	str	r2, [r0, #16]
 8010b12:	bf08      	it	eq
 8010b14:	6143      	streq	r3, [r0, #20]
 8010b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b18:	683f      	ldr	r7, [r7, #0]
 8010b1a:	fa07 f70c 	lsl.w	r7, r7, ip
 8010b1e:	433d      	orrs	r5, r7
 8010b20:	f843 5b04 	str.w	r5, [r3], #4
 8010b24:	f852 5b04 	ldr.w	r5, [r2], #4
 8010b28:	40cd      	lsrs	r5, r1
 8010b2a:	e7e5      	b.n	8010af8 <rshift+0x3c>
 8010b2c:	4623      	mov	r3, r4
 8010b2e:	e7e9      	b.n	8010b04 <rshift+0x48>

08010b30 <__hexdig_fun>:
 8010b30:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010b34:	2b09      	cmp	r3, #9
 8010b36:	d802      	bhi.n	8010b3e <__hexdig_fun+0xe>
 8010b38:	3820      	subs	r0, #32
 8010b3a:	b2c0      	uxtb	r0, r0
 8010b3c:	4770      	bx	lr
 8010b3e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010b42:	2b05      	cmp	r3, #5
 8010b44:	d801      	bhi.n	8010b4a <__hexdig_fun+0x1a>
 8010b46:	3847      	subs	r0, #71	; 0x47
 8010b48:	e7f7      	b.n	8010b3a <__hexdig_fun+0xa>
 8010b4a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010b4e:	2b05      	cmp	r3, #5
 8010b50:	d801      	bhi.n	8010b56 <__hexdig_fun+0x26>
 8010b52:	3827      	subs	r0, #39	; 0x27
 8010b54:	e7f1      	b.n	8010b3a <__hexdig_fun+0xa>
 8010b56:	2000      	movs	r0, #0
 8010b58:	4770      	bx	lr

08010b5a <__gethex>:
 8010b5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b5e:	b08b      	sub	sp, #44	; 0x2c
 8010b60:	468a      	mov	sl, r1
 8010b62:	9002      	str	r0, [sp, #8]
 8010b64:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010b66:	9306      	str	r3, [sp, #24]
 8010b68:	4690      	mov	r8, r2
 8010b6a:	f000 fad0 	bl	801110e <__localeconv_l>
 8010b6e:	6803      	ldr	r3, [r0, #0]
 8010b70:	9303      	str	r3, [sp, #12]
 8010b72:	4618      	mov	r0, r3
 8010b74:	f7ef fb34 	bl	80001e0 <strlen>
 8010b78:	9b03      	ldr	r3, [sp, #12]
 8010b7a:	9001      	str	r0, [sp, #4]
 8010b7c:	4403      	add	r3, r0
 8010b7e:	f04f 0b00 	mov.w	fp, #0
 8010b82:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010b86:	9307      	str	r3, [sp, #28]
 8010b88:	f8da 3000 	ldr.w	r3, [sl]
 8010b8c:	3302      	adds	r3, #2
 8010b8e:	461f      	mov	r7, r3
 8010b90:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010b94:	2830      	cmp	r0, #48	; 0x30
 8010b96:	d06c      	beq.n	8010c72 <__gethex+0x118>
 8010b98:	f7ff ffca 	bl	8010b30 <__hexdig_fun>
 8010b9c:	4604      	mov	r4, r0
 8010b9e:	2800      	cmp	r0, #0
 8010ba0:	d16a      	bne.n	8010c78 <__gethex+0x11e>
 8010ba2:	9a01      	ldr	r2, [sp, #4]
 8010ba4:	9903      	ldr	r1, [sp, #12]
 8010ba6:	4638      	mov	r0, r7
 8010ba8:	f001 f9b9 	bl	8011f1e <strncmp>
 8010bac:	2800      	cmp	r0, #0
 8010bae:	d166      	bne.n	8010c7e <__gethex+0x124>
 8010bb0:	9b01      	ldr	r3, [sp, #4]
 8010bb2:	5cf8      	ldrb	r0, [r7, r3]
 8010bb4:	18fe      	adds	r6, r7, r3
 8010bb6:	f7ff ffbb 	bl	8010b30 <__hexdig_fun>
 8010bba:	2800      	cmp	r0, #0
 8010bbc:	d062      	beq.n	8010c84 <__gethex+0x12a>
 8010bbe:	4633      	mov	r3, r6
 8010bc0:	7818      	ldrb	r0, [r3, #0]
 8010bc2:	2830      	cmp	r0, #48	; 0x30
 8010bc4:	461f      	mov	r7, r3
 8010bc6:	f103 0301 	add.w	r3, r3, #1
 8010bca:	d0f9      	beq.n	8010bc0 <__gethex+0x66>
 8010bcc:	f7ff ffb0 	bl	8010b30 <__hexdig_fun>
 8010bd0:	fab0 f580 	clz	r5, r0
 8010bd4:	096d      	lsrs	r5, r5, #5
 8010bd6:	4634      	mov	r4, r6
 8010bd8:	f04f 0b01 	mov.w	fp, #1
 8010bdc:	463a      	mov	r2, r7
 8010bde:	4616      	mov	r6, r2
 8010be0:	3201      	adds	r2, #1
 8010be2:	7830      	ldrb	r0, [r6, #0]
 8010be4:	f7ff ffa4 	bl	8010b30 <__hexdig_fun>
 8010be8:	2800      	cmp	r0, #0
 8010bea:	d1f8      	bne.n	8010bde <__gethex+0x84>
 8010bec:	9a01      	ldr	r2, [sp, #4]
 8010bee:	9903      	ldr	r1, [sp, #12]
 8010bf0:	4630      	mov	r0, r6
 8010bf2:	f001 f994 	bl	8011f1e <strncmp>
 8010bf6:	b950      	cbnz	r0, 8010c0e <__gethex+0xb4>
 8010bf8:	b954      	cbnz	r4, 8010c10 <__gethex+0xb6>
 8010bfa:	9b01      	ldr	r3, [sp, #4]
 8010bfc:	18f4      	adds	r4, r6, r3
 8010bfe:	4622      	mov	r2, r4
 8010c00:	4616      	mov	r6, r2
 8010c02:	3201      	adds	r2, #1
 8010c04:	7830      	ldrb	r0, [r6, #0]
 8010c06:	f7ff ff93 	bl	8010b30 <__hexdig_fun>
 8010c0a:	2800      	cmp	r0, #0
 8010c0c:	d1f8      	bne.n	8010c00 <__gethex+0xa6>
 8010c0e:	b10c      	cbz	r4, 8010c14 <__gethex+0xba>
 8010c10:	1ba4      	subs	r4, r4, r6
 8010c12:	00a4      	lsls	r4, r4, #2
 8010c14:	7833      	ldrb	r3, [r6, #0]
 8010c16:	2b50      	cmp	r3, #80	; 0x50
 8010c18:	d001      	beq.n	8010c1e <__gethex+0xc4>
 8010c1a:	2b70      	cmp	r3, #112	; 0x70
 8010c1c:	d140      	bne.n	8010ca0 <__gethex+0x146>
 8010c1e:	7873      	ldrb	r3, [r6, #1]
 8010c20:	2b2b      	cmp	r3, #43	; 0x2b
 8010c22:	d031      	beq.n	8010c88 <__gethex+0x12e>
 8010c24:	2b2d      	cmp	r3, #45	; 0x2d
 8010c26:	d033      	beq.n	8010c90 <__gethex+0x136>
 8010c28:	1c71      	adds	r1, r6, #1
 8010c2a:	f04f 0900 	mov.w	r9, #0
 8010c2e:	7808      	ldrb	r0, [r1, #0]
 8010c30:	f7ff ff7e 	bl	8010b30 <__hexdig_fun>
 8010c34:	1e43      	subs	r3, r0, #1
 8010c36:	b2db      	uxtb	r3, r3
 8010c38:	2b18      	cmp	r3, #24
 8010c3a:	d831      	bhi.n	8010ca0 <__gethex+0x146>
 8010c3c:	f1a0 0210 	sub.w	r2, r0, #16
 8010c40:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010c44:	f7ff ff74 	bl	8010b30 <__hexdig_fun>
 8010c48:	1e43      	subs	r3, r0, #1
 8010c4a:	b2db      	uxtb	r3, r3
 8010c4c:	2b18      	cmp	r3, #24
 8010c4e:	d922      	bls.n	8010c96 <__gethex+0x13c>
 8010c50:	f1b9 0f00 	cmp.w	r9, #0
 8010c54:	d000      	beq.n	8010c58 <__gethex+0xfe>
 8010c56:	4252      	negs	r2, r2
 8010c58:	4414      	add	r4, r2
 8010c5a:	f8ca 1000 	str.w	r1, [sl]
 8010c5e:	b30d      	cbz	r5, 8010ca4 <__gethex+0x14a>
 8010c60:	f1bb 0f00 	cmp.w	fp, #0
 8010c64:	bf0c      	ite	eq
 8010c66:	2706      	moveq	r7, #6
 8010c68:	2700      	movne	r7, #0
 8010c6a:	4638      	mov	r0, r7
 8010c6c:	b00b      	add	sp, #44	; 0x2c
 8010c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c72:	f10b 0b01 	add.w	fp, fp, #1
 8010c76:	e78a      	b.n	8010b8e <__gethex+0x34>
 8010c78:	2500      	movs	r5, #0
 8010c7a:	462c      	mov	r4, r5
 8010c7c:	e7ae      	b.n	8010bdc <__gethex+0x82>
 8010c7e:	463e      	mov	r6, r7
 8010c80:	2501      	movs	r5, #1
 8010c82:	e7c7      	b.n	8010c14 <__gethex+0xba>
 8010c84:	4604      	mov	r4, r0
 8010c86:	e7fb      	b.n	8010c80 <__gethex+0x126>
 8010c88:	f04f 0900 	mov.w	r9, #0
 8010c8c:	1cb1      	adds	r1, r6, #2
 8010c8e:	e7ce      	b.n	8010c2e <__gethex+0xd4>
 8010c90:	f04f 0901 	mov.w	r9, #1
 8010c94:	e7fa      	b.n	8010c8c <__gethex+0x132>
 8010c96:	230a      	movs	r3, #10
 8010c98:	fb03 0202 	mla	r2, r3, r2, r0
 8010c9c:	3a10      	subs	r2, #16
 8010c9e:	e7cf      	b.n	8010c40 <__gethex+0xe6>
 8010ca0:	4631      	mov	r1, r6
 8010ca2:	e7da      	b.n	8010c5a <__gethex+0x100>
 8010ca4:	1bf3      	subs	r3, r6, r7
 8010ca6:	3b01      	subs	r3, #1
 8010ca8:	4629      	mov	r1, r5
 8010caa:	2b07      	cmp	r3, #7
 8010cac:	dc49      	bgt.n	8010d42 <__gethex+0x1e8>
 8010cae:	9802      	ldr	r0, [sp, #8]
 8010cb0:	f000 fa52 	bl	8011158 <_Balloc>
 8010cb4:	9b01      	ldr	r3, [sp, #4]
 8010cb6:	f100 0914 	add.w	r9, r0, #20
 8010cba:	f04f 0b00 	mov.w	fp, #0
 8010cbe:	f1c3 0301 	rsb	r3, r3, #1
 8010cc2:	4605      	mov	r5, r0
 8010cc4:	f8cd 9010 	str.w	r9, [sp, #16]
 8010cc8:	46da      	mov	sl, fp
 8010cca:	9308      	str	r3, [sp, #32]
 8010ccc:	42b7      	cmp	r7, r6
 8010cce:	d33b      	bcc.n	8010d48 <__gethex+0x1ee>
 8010cd0:	9804      	ldr	r0, [sp, #16]
 8010cd2:	f840 ab04 	str.w	sl, [r0], #4
 8010cd6:	eba0 0009 	sub.w	r0, r0, r9
 8010cda:	1080      	asrs	r0, r0, #2
 8010cdc:	6128      	str	r0, [r5, #16]
 8010cde:	0147      	lsls	r7, r0, #5
 8010ce0:	4650      	mov	r0, sl
 8010ce2:	f000 fafd 	bl	80112e0 <__hi0bits>
 8010ce6:	f8d8 6000 	ldr.w	r6, [r8]
 8010cea:	1a3f      	subs	r7, r7, r0
 8010cec:	42b7      	cmp	r7, r6
 8010cee:	dd64      	ble.n	8010dba <__gethex+0x260>
 8010cf0:	1bbf      	subs	r7, r7, r6
 8010cf2:	4639      	mov	r1, r7
 8010cf4:	4628      	mov	r0, r5
 8010cf6:	f000 fe0d 	bl	8011914 <__any_on>
 8010cfa:	4682      	mov	sl, r0
 8010cfc:	b178      	cbz	r0, 8010d1e <__gethex+0x1c4>
 8010cfe:	1e7b      	subs	r3, r7, #1
 8010d00:	1159      	asrs	r1, r3, #5
 8010d02:	f003 021f 	and.w	r2, r3, #31
 8010d06:	f04f 0a01 	mov.w	sl, #1
 8010d0a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010d0e:	fa0a f202 	lsl.w	r2, sl, r2
 8010d12:	420a      	tst	r2, r1
 8010d14:	d003      	beq.n	8010d1e <__gethex+0x1c4>
 8010d16:	4553      	cmp	r3, sl
 8010d18:	dc46      	bgt.n	8010da8 <__gethex+0x24e>
 8010d1a:	f04f 0a02 	mov.w	sl, #2
 8010d1e:	4639      	mov	r1, r7
 8010d20:	4628      	mov	r0, r5
 8010d22:	f7ff fecb 	bl	8010abc <rshift>
 8010d26:	443c      	add	r4, r7
 8010d28:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010d2c:	42a3      	cmp	r3, r4
 8010d2e:	da52      	bge.n	8010dd6 <__gethex+0x27c>
 8010d30:	4629      	mov	r1, r5
 8010d32:	9802      	ldr	r0, [sp, #8]
 8010d34:	f000 fa44 	bl	80111c0 <_Bfree>
 8010d38:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	6013      	str	r3, [r2, #0]
 8010d3e:	27a3      	movs	r7, #163	; 0xa3
 8010d40:	e793      	b.n	8010c6a <__gethex+0x110>
 8010d42:	3101      	adds	r1, #1
 8010d44:	105b      	asrs	r3, r3, #1
 8010d46:	e7b0      	b.n	8010caa <__gethex+0x150>
 8010d48:	1e73      	subs	r3, r6, #1
 8010d4a:	9305      	str	r3, [sp, #20]
 8010d4c:	9a07      	ldr	r2, [sp, #28]
 8010d4e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010d52:	4293      	cmp	r3, r2
 8010d54:	d018      	beq.n	8010d88 <__gethex+0x22e>
 8010d56:	f1bb 0f20 	cmp.w	fp, #32
 8010d5a:	d107      	bne.n	8010d6c <__gethex+0x212>
 8010d5c:	9b04      	ldr	r3, [sp, #16]
 8010d5e:	f8c3 a000 	str.w	sl, [r3]
 8010d62:	3304      	adds	r3, #4
 8010d64:	f04f 0a00 	mov.w	sl, #0
 8010d68:	9304      	str	r3, [sp, #16]
 8010d6a:	46d3      	mov	fp, sl
 8010d6c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010d70:	f7ff fede 	bl	8010b30 <__hexdig_fun>
 8010d74:	f000 000f 	and.w	r0, r0, #15
 8010d78:	fa00 f00b 	lsl.w	r0, r0, fp
 8010d7c:	ea4a 0a00 	orr.w	sl, sl, r0
 8010d80:	f10b 0b04 	add.w	fp, fp, #4
 8010d84:	9b05      	ldr	r3, [sp, #20]
 8010d86:	e00d      	b.n	8010da4 <__gethex+0x24a>
 8010d88:	9b05      	ldr	r3, [sp, #20]
 8010d8a:	9a08      	ldr	r2, [sp, #32]
 8010d8c:	4413      	add	r3, r2
 8010d8e:	42bb      	cmp	r3, r7
 8010d90:	d3e1      	bcc.n	8010d56 <__gethex+0x1fc>
 8010d92:	4618      	mov	r0, r3
 8010d94:	9a01      	ldr	r2, [sp, #4]
 8010d96:	9903      	ldr	r1, [sp, #12]
 8010d98:	9309      	str	r3, [sp, #36]	; 0x24
 8010d9a:	f001 f8c0 	bl	8011f1e <strncmp>
 8010d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010da0:	2800      	cmp	r0, #0
 8010da2:	d1d8      	bne.n	8010d56 <__gethex+0x1fc>
 8010da4:	461e      	mov	r6, r3
 8010da6:	e791      	b.n	8010ccc <__gethex+0x172>
 8010da8:	1eb9      	subs	r1, r7, #2
 8010daa:	4628      	mov	r0, r5
 8010dac:	f000 fdb2 	bl	8011914 <__any_on>
 8010db0:	2800      	cmp	r0, #0
 8010db2:	d0b2      	beq.n	8010d1a <__gethex+0x1c0>
 8010db4:	f04f 0a03 	mov.w	sl, #3
 8010db8:	e7b1      	b.n	8010d1e <__gethex+0x1c4>
 8010dba:	da09      	bge.n	8010dd0 <__gethex+0x276>
 8010dbc:	1bf7      	subs	r7, r6, r7
 8010dbe:	4629      	mov	r1, r5
 8010dc0:	463a      	mov	r2, r7
 8010dc2:	9802      	ldr	r0, [sp, #8]
 8010dc4:	f000 fbc8 	bl	8011558 <__lshift>
 8010dc8:	1be4      	subs	r4, r4, r7
 8010dca:	4605      	mov	r5, r0
 8010dcc:	f100 0914 	add.w	r9, r0, #20
 8010dd0:	f04f 0a00 	mov.w	sl, #0
 8010dd4:	e7a8      	b.n	8010d28 <__gethex+0x1ce>
 8010dd6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010dda:	42a0      	cmp	r0, r4
 8010ddc:	dd6a      	ble.n	8010eb4 <__gethex+0x35a>
 8010dde:	1b04      	subs	r4, r0, r4
 8010de0:	42a6      	cmp	r6, r4
 8010de2:	dc2e      	bgt.n	8010e42 <__gethex+0x2e8>
 8010de4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010de8:	2b02      	cmp	r3, #2
 8010dea:	d022      	beq.n	8010e32 <__gethex+0x2d8>
 8010dec:	2b03      	cmp	r3, #3
 8010dee:	d024      	beq.n	8010e3a <__gethex+0x2e0>
 8010df0:	2b01      	cmp	r3, #1
 8010df2:	d115      	bne.n	8010e20 <__gethex+0x2c6>
 8010df4:	42a6      	cmp	r6, r4
 8010df6:	d113      	bne.n	8010e20 <__gethex+0x2c6>
 8010df8:	2e01      	cmp	r6, #1
 8010dfa:	dc0b      	bgt.n	8010e14 <__gethex+0x2ba>
 8010dfc:	9a06      	ldr	r2, [sp, #24]
 8010dfe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010e02:	6013      	str	r3, [r2, #0]
 8010e04:	2301      	movs	r3, #1
 8010e06:	612b      	str	r3, [r5, #16]
 8010e08:	f8c9 3000 	str.w	r3, [r9]
 8010e0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010e0e:	2762      	movs	r7, #98	; 0x62
 8010e10:	601d      	str	r5, [r3, #0]
 8010e12:	e72a      	b.n	8010c6a <__gethex+0x110>
 8010e14:	1e71      	subs	r1, r6, #1
 8010e16:	4628      	mov	r0, r5
 8010e18:	f000 fd7c 	bl	8011914 <__any_on>
 8010e1c:	2800      	cmp	r0, #0
 8010e1e:	d1ed      	bne.n	8010dfc <__gethex+0x2a2>
 8010e20:	4629      	mov	r1, r5
 8010e22:	9802      	ldr	r0, [sp, #8]
 8010e24:	f000 f9cc 	bl	80111c0 <_Bfree>
 8010e28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	6013      	str	r3, [r2, #0]
 8010e2e:	2750      	movs	r7, #80	; 0x50
 8010e30:	e71b      	b.n	8010c6a <__gethex+0x110>
 8010e32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d0e1      	beq.n	8010dfc <__gethex+0x2a2>
 8010e38:	e7f2      	b.n	8010e20 <__gethex+0x2c6>
 8010e3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d1dd      	bne.n	8010dfc <__gethex+0x2a2>
 8010e40:	e7ee      	b.n	8010e20 <__gethex+0x2c6>
 8010e42:	1e67      	subs	r7, r4, #1
 8010e44:	f1ba 0f00 	cmp.w	sl, #0
 8010e48:	d131      	bne.n	8010eae <__gethex+0x354>
 8010e4a:	b127      	cbz	r7, 8010e56 <__gethex+0x2fc>
 8010e4c:	4639      	mov	r1, r7
 8010e4e:	4628      	mov	r0, r5
 8010e50:	f000 fd60 	bl	8011914 <__any_on>
 8010e54:	4682      	mov	sl, r0
 8010e56:	117a      	asrs	r2, r7, #5
 8010e58:	2301      	movs	r3, #1
 8010e5a:	f007 071f 	and.w	r7, r7, #31
 8010e5e:	fa03 f707 	lsl.w	r7, r3, r7
 8010e62:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8010e66:	4621      	mov	r1, r4
 8010e68:	421f      	tst	r7, r3
 8010e6a:	4628      	mov	r0, r5
 8010e6c:	bf18      	it	ne
 8010e6e:	f04a 0a02 	orrne.w	sl, sl, #2
 8010e72:	1b36      	subs	r6, r6, r4
 8010e74:	f7ff fe22 	bl	8010abc <rshift>
 8010e78:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010e7c:	2702      	movs	r7, #2
 8010e7e:	f1ba 0f00 	cmp.w	sl, #0
 8010e82:	d048      	beq.n	8010f16 <__gethex+0x3bc>
 8010e84:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010e88:	2b02      	cmp	r3, #2
 8010e8a:	d015      	beq.n	8010eb8 <__gethex+0x35e>
 8010e8c:	2b03      	cmp	r3, #3
 8010e8e:	d017      	beq.n	8010ec0 <__gethex+0x366>
 8010e90:	2b01      	cmp	r3, #1
 8010e92:	d109      	bne.n	8010ea8 <__gethex+0x34e>
 8010e94:	f01a 0f02 	tst.w	sl, #2
 8010e98:	d006      	beq.n	8010ea8 <__gethex+0x34e>
 8010e9a:	f8d9 3000 	ldr.w	r3, [r9]
 8010e9e:	ea4a 0a03 	orr.w	sl, sl, r3
 8010ea2:	f01a 0f01 	tst.w	sl, #1
 8010ea6:	d10e      	bne.n	8010ec6 <__gethex+0x36c>
 8010ea8:	f047 0710 	orr.w	r7, r7, #16
 8010eac:	e033      	b.n	8010f16 <__gethex+0x3bc>
 8010eae:	f04f 0a01 	mov.w	sl, #1
 8010eb2:	e7d0      	b.n	8010e56 <__gethex+0x2fc>
 8010eb4:	2701      	movs	r7, #1
 8010eb6:	e7e2      	b.n	8010e7e <__gethex+0x324>
 8010eb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010eba:	f1c3 0301 	rsb	r3, r3, #1
 8010ebe:	9315      	str	r3, [sp, #84]	; 0x54
 8010ec0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d0f0      	beq.n	8010ea8 <__gethex+0x34e>
 8010ec6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8010eca:	f105 0314 	add.w	r3, r5, #20
 8010ece:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8010ed2:	eb03 010a 	add.w	r1, r3, sl
 8010ed6:	f04f 0c00 	mov.w	ip, #0
 8010eda:	4618      	mov	r0, r3
 8010edc:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ee0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010ee4:	d01c      	beq.n	8010f20 <__gethex+0x3c6>
 8010ee6:	3201      	adds	r2, #1
 8010ee8:	6002      	str	r2, [r0, #0]
 8010eea:	2f02      	cmp	r7, #2
 8010eec:	f105 0314 	add.w	r3, r5, #20
 8010ef0:	d138      	bne.n	8010f64 <__gethex+0x40a>
 8010ef2:	f8d8 2000 	ldr.w	r2, [r8]
 8010ef6:	3a01      	subs	r2, #1
 8010ef8:	42b2      	cmp	r2, r6
 8010efa:	d10a      	bne.n	8010f12 <__gethex+0x3b8>
 8010efc:	1171      	asrs	r1, r6, #5
 8010efe:	2201      	movs	r2, #1
 8010f00:	f006 061f 	and.w	r6, r6, #31
 8010f04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010f08:	fa02 f606 	lsl.w	r6, r2, r6
 8010f0c:	421e      	tst	r6, r3
 8010f0e:	bf18      	it	ne
 8010f10:	4617      	movne	r7, r2
 8010f12:	f047 0720 	orr.w	r7, r7, #32
 8010f16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010f18:	601d      	str	r5, [r3, #0]
 8010f1a:	9b06      	ldr	r3, [sp, #24]
 8010f1c:	601c      	str	r4, [r3, #0]
 8010f1e:	e6a4      	b.n	8010c6a <__gethex+0x110>
 8010f20:	4299      	cmp	r1, r3
 8010f22:	f843 cc04 	str.w	ip, [r3, #-4]
 8010f26:	d8d8      	bhi.n	8010eda <__gethex+0x380>
 8010f28:	68ab      	ldr	r3, [r5, #8]
 8010f2a:	4599      	cmp	r9, r3
 8010f2c:	db12      	blt.n	8010f54 <__gethex+0x3fa>
 8010f2e:	6869      	ldr	r1, [r5, #4]
 8010f30:	9802      	ldr	r0, [sp, #8]
 8010f32:	3101      	adds	r1, #1
 8010f34:	f000 f910 	bl	8011158 <_Balloc>
 8010f38:	692a      	ldr	r2, [r5, #16]
 8010f3a:	3202      	adds	r2, #2
 8010f3c:	f105 010c 	add.w	r1, r5, #12
 8010f40:	4683      	mov	fp, r0
 8010f42:	0092      	lsls	r2, r2, #2
 8010f44:	300c      	adds	r0, #12
 8010f46:	f7fd f8ab 	bl	800e0a0 <memcpy>
 8010f4a:	4629      	mov	r1, r5
 8010f4c:	9802      	ldr	r0, [sp, #8]
 8010f4e:	f000 f937 	bl	80111c0 <_Bfree>
 8010f52:	465d      	mov	r5, fp
 8010f54:	692b      	ldr	r3, [r5, #16]
 8010f56:	1c5a      	adds	r2, r3, #1
 8010f58:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010f5c:	612a      	str	r2, [r5, #16]
 8010f5e:	2201      	movs	r2, #1
 8010f60:	615a      	str	r2, [r3, #20]
 8010f62:	e7c2      	b.n	8010eea <__gethex+0x390>
 8010f64:	692a      	ldr	r2, [r5, #16]
 8010f66:	454a      	cmp	r2, r9
 8010f68:	dd0b      	ble.n	8010f82 <__gethex+0x428>
 8010f6a:	2101      	movs	r1, #1
 8010f6c:	4628      	mov	r0, r5
 8010f6e:	f7ff fda5 	bl	8010abc <rshift>
 8010f72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010f76:	3401      	adds	r4, #1
 8010f78:	42a3      	cmp	r3, r4
 8010f7a:	f6ff aed9 	blt.w	8010d30 <__gethex+0x1d6>
 8010f7e:	2701      	movs	r7, #1
 8010f80:	e7c7      	b.n	8010f12 <__gethex+0x3b8>
 8010f82:	f016 061f 	ands.w	r6, r6, #31
 8010f86:	d0fa      	beq.n	8010f7e <__gethex+0x424>
 8010f88:	449a      	add	sl, r3
 8010f8a:	f1c6 0620 	rsb	r6, r6, #32
 8010f8e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010f92:	f000 f9a5 	bl	80112e0 <__hi0bits>
 8010f96:	42b0      	cmp	r0, r6
 8010f98:	dbe7      	blt.n	8010f6a <__gethex+0x410>
 8010f9a:	e7f0      	b.n	8010f7e <__gethex+0x424>

08010f9c <L_shift>:
 8010f9c:	f1c2 0208 	rsb	r2, r2, #8
 8010fa0:	0092      	lsls	r2, r2, #2
 8010fa2:	b570      	push	{r4, r5, r6, lr}
 8010fa4:	f1c2 0620 	rsb	r6, r2, #32
 8010fa8:	6843      	ldr	r3, [r0, #4]
 8010faa:	6804      	ldr	r4, [r0, #0]
 8010fac:	fa03 f506 	lsl.w	r5, r3, r6
 8010fb0:	432c      	orrs	r4, r5
 8010fb2:	40d3      	lsrs	r3, r2
 8010fb4:	6004      	str	r4, [r0, #0]
 8010fb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8010fba:	4288      	cmp	r0, r1
 8010fbc:	d3f4      	bcc.n	8010fa8 <L_shift+0xc>
 8010fbe:	bd70      	pop	{r4, r5, r6, pc}

08010fc0 <__match>:
 8010fc0:	b530      	push	{r4, r5, lr}
 8010fc2:	6803      	ldr	r3, [r0, #0]
 8010fc4:	3301      	adds	r3, #1
 8010fc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010fca:	b914      	cbnz	r4, 8010fd2 <__match+0x12>
 8010fcc:	6003      	str	r3, [r0, #0]
 8010fce:	2001      	movs	r0, #1
 8010fd0:	bd30      	pop	{r4, r5, pc}
 8010fd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fd6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010fda:	2d19      	cmp	r5, #25
 8010fdc:	bf98      	it	ls
 8010fde:	3220      	addls	r2, #32
 8010fe0:	42a2      	cmp	r2, r4
 8010fe2:	d0f0      	beq.n	8010fc6 <__match+0x6>
 8010fe4:	2000      	movs	r0, #0
 8010fe6:	e7f3      	b.n	8010fd0 <__match+0x10>

08010fe8 <__hexnan>:
 8010fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fec:	680b      	ldr	r3, [r1, #0]
 8010fee:	6801      	ldr	r1, [r0, #0]
 8010ff0:	115f      	asrs	r7, r3, #5
 8010ff2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8010ff6:	f013 031f 	ands.w	r3, r3, #31
 8010ffa:	b087      	sub	sp, #28
 8010ffc:	bf18      	it	ne
 8010ffe:	3704      	addne	r7, #4
 8011000:	2500      	movs	r5, #0
 8011002:	1f3e      	subs	r6, r7, #4
 8011004:	4682      	mov	sl, r0
 8011006:	4690      	mov	r8, r2
 8011008:	9301      	str	r3, [sp, #4]
 801100a:	f847 5c04 	str.w	r5, [r7, #-4]
 801100e:	46b1      	mov	r9, r6
 8011010:	4634      	mov	r4, r6
 8011012:	9502      	str	r5, [sp, #8]
 8011014:	46ab      	mov	fp, r5
 8011016:	784a      	ldrb	r2, [r1, #1]
 8011018:	1c4b      	adds	r3, r1, #1
 801101a:	9303      	str	r3, [sp, #12]
 801101c:	b342      	cbz	r2, 8011070 <__hexnan+0x88>
 801101e:	4610      	mov	r0, r2
 8011020:	9105      	str	r1, [sp, #20]
 8011022:	9204      	str	r2, [sp, #16]
 8011024:	f7ff fd84 	bl	8010b30 <__hexdig_fun>
 8011028:	2800      	cmp	r0, #0
 801102a:	d143      	bne.n	80110b4 <__hexnan+0xcc>
 801102c:	9a04      	ldr	r2, [sp, #16]
 801102e:	9905      	ldr	r1, [sp, #20]
 8011030:	2a20      	cmp	r2, #32
 8011032:	d818      	bhi.n	8011066 <__hexnan+0x7e>
 8011034:	9b02      	ldr	r3, [sp, #8]
 8011036:	459b      	cmp	fp, r3
 8011038:	dd13      	ble.n	8011062 <__hexnan+0x7a>
 801103a:	454c      	cmp	r4, r9
 801103c:	d206      	bcs.n	801104c <__hexnan+0x64>
 801103e:	2d07      	cmp	r5, #7
 8011040:	dc04      	bgt.n	801104c <__hexnan+0x64>
 8011042:	462a      	mov	r2, r5
 8011044:	4649      	mov	r1, r9
 8011046:	4620      	mov	r0, r4
 8011048:	f7ff ffa8 	bl	8010f9c <L_shift>
 801104c:	4544      	cmp	r4, r8
 801104e:	d944      	bls.n	80110da <__hexnan+0xf2>
 8011050:	2300      	movs	r3, #0
 8011052:	f1a4 0904 	sub.w	r9, r4, #4
 8011056:	f844 3c04 	str.w	r3, [r4, #-4]
 801105a:	f8cd b008 	str.w	fp, [sp, #8]
 801105e:	464c      	mov	r4, r9
 8011060:	461d      	mov	r5, r3
 8011062:	9903      	ldr	r1, [sp, #12]
 8011064:	e7d7      	b.n	8011016 <__hexnan+0x2e>
 8011066:	2a29      	cmp	r2, #41	; 0x29
 8011068:	d14a      	bne.n	8011100 <__hexnan+0x118>
 801106a:	3102      	adds	r1, #2
 801106c:	f8ca 1000 	str.w	r1, [sl]
 8011070:	f1bb 0f00 	cmp.w	fp, #0
 8011074:	d044      	beq.n	8011100 <__hexnan+0x118>
 8011076:	454c      	cmp	r4, r9
 8011078:	d206      	bcs.n	8011088 <__hexnan+0xa0>
 801107a:	2d07      	cmp	r5, #7
 801107c:	dc04      	bgt.n	8011088 <__hexnan+0xa0>
 801107e:	462a      	mov	r2, r5
 8011080:	4649      	mov	r1, r9
 8011082:	4620      	mov	r0, r4
 8011084:	f7ff ff8a 	bl	8010f9c <L_shift>
 8011088:	4544      	cmp	r4, r8
 801108a:	d928      	bls.n	80110de <__hexnan+0xf6>
 801108c:	4643      	mov	r3, r8
 801108e:	f854 2b04 	ldr.w	r2, [r4], #4
 8011092:	f843 2b04 	str.w	r2, [r3], #4
 8011096:	42a6      	cmp	r6, r4
 8011098:	d2f9      	bcs.n	801108e <__hexnan+0xa6>
 801109a:	2200      	movs	r2, #0
 801109c:	f843 2b04 	str.w	r2, [r3], #4
 80110a0:	429e      	cmp	r6, r3
 80110a2:	d2fb      	bcs.n	801109c <__hexnan+0xb4>
 80110a4:	6833      	ldr	r3, [r6, #0]
 80110a6:	b91b      	cbnz	r3, 80110b0 <__hexnan+0xc8>
 80110a8:	4546      	cmp	r6, r8
 80110aa:	d127      	bne.n	80110fc <__hexnan+0x114>
 80110ac:	2301      	movs	r3, #1
 80110ae:	6033      	str	r3, [r6, #0]
 80110b0:	2005      	movs	r0, #5
 80110b2:	e026      	b.n	8011102 <__hexnan+0x11a>
 80110b4:	3501      	adds	r5, #1
 80110b6:	2d08      	cmp	r5, #8
 80110b8:	f10b 0b01 	add.w	fp, fp, #1
 80110bc:	dd06      	ble.n	80110cc <__hexnan+0xe4>
 80110be:	4544      	cmp	r4, r8
 80110c0:	d9cf      	bls.n	8011062 <__hexnan+0x7a>
 80110c2:	2300      	movs	r3, #0
 80110c4:	f844 3c04 	str.w	r3, [r4, #-4]
 80110c8:	2501      	movs	r5, #1
 80110ca:	3c04      	subs	r4, #4
 80110cc:	6822      	ldr	r2, [r4, #0]
 80110ce:	f000 000f 	and.w	r0, r0, #15
 80110d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80110d6:	6020      	str	r0, [r4, #0]
 80110d8:	e7c3      	b.n	8011062 <__hexnan+0x7a>
 80110da:	2508      	movs	r5, #8
 80110dc:	e7c1      	b.n	8011062 <__hexnan+0x7a>
 80110de:	9b01      	ldr	r3, [sp, #4]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d0df      	beq.n	80110a4 <__hexnan+0xbc>
 80110e4:	f04f 32ff 	mov.w	r2, #4294967295
 80110e8:	f1c3 0320 	rsb	r3, r3, #32
 80110ec:	fa22 f303 	lsr.w	r3, r2, r3
 80110f0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80110f4:	401a      	ands	r2, r3
 80110f6:	f847 2c04 	str.w	r2, [r7, #-4]
 80110fa:	e7d3      	b.n	80110a4 <__hexnan+0xbc>
 80110fc:	3e04      	subs	r6, #4
 80110fe:	e7d1      	b.n	80110a4 <__hexnan+0xbc>
 8011100:	2004      	movs	r0, #4
 8011102:	b007      	add	sp, #28
 8011104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011108 <__locale_ctype_ptr_l>:
 8011108:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801110c:	4770      	bx	lr

0801110e <__localeconv_l>:
 801110e:	30f0      	adds	r0, #240	; 0xf0
 8011110:	4770      	bx	lr
	...

08011114 <_localeconv_r>:
 8011114:	4b04      	ldr	r3, [pc, #16]	; (8011128 <_localeconv_r+0x14>)
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	6a18      	ldr	r0, [r3, #32]
 801111a:	4b04      	ldr	r3, [pc, #16]	; (801112c <_localeconv_r+0x18>)
 801111c:	2800      	cmp	r0, #0
 801111e:	bf08      	it	eq
 8011120:	4618      	moveq	r0, r3
 8011122:	30f0      	adds	r0, #240	; 0xf0
 8011124:	4770      	bx	lr
 8011126:	bf00      	nop
 8011128:	200002d0 	.word	0x200002d0
 801112c:	20000334 	.word	0x20000334

08011130 <__ascii_mbtowc>:
 8011130:	b082      	sub	sp, #8
 8011132:	b901      	cbnz	r1, 8011136 <__ascii_mbtowc+0x6>
 8011134:	a901      	add	r1, sp, #4
 8011136:	b142      	cbz	r2, 801114a <__ascii_mbtowc+0x1a>
 8011138:	b14b      	cbz	r3, 801114e <__ascii_mbtowc+0x1e>
 801113a:	7813      	ldrb	r3, [r2, #0]
 801113c:	600b      	str	r3, [r1, #0]
 801113e:	7812      	ldrb	r2, [r2, #0]
 8011140:	1c10      	adds	r0, r2, #0
 8011142:	bf18      	it	ne
 8011144:	2001      	movne	r0, #1
 8011146:	b002      	add	sp, #8
 8011148:	4770      	bx	lr
 801114a:	4610      	mov	r0, r2
 801114c:	e7fb      	b.n	8011146 <__ascii_mbtowc+0x16>
 801114e:	f06f 0001 	mvn.w	r0, #1
 8011152:	e7f8      	b.n	8011146 <__ascii_mbtowc+0x16>

08011154 <__malloc_lock>:
 8011154:	4770      	bx	lr

08011156 <__malloc_unlock>:
 8011156:	4770      	bx	lr

08011158 <_Balloc>:
 8011158:	b570      	push	{r4, r5, r6, lr}
 801115a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801115c:	4604      	mov	r4, r0
 801115e:	460e      	mov	r6, r1
 8011160:	b93d      	cbnz	r5, 8011172 <_Balloc+0x1a>
 8011162:	2010      	movs	r0, #16
 8011164:	f7fc ff94 	bl	800e090 <malloc>
 8011168:	6260      	str	r0, [r4, #36]	; 0x24
 801116a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801116e:	6005      	str	r5, [r0, #0]
 8011170:	60c5      	str	r5, [r0, #12]
 8011172:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011174:	68eb      	ldr	r3, [r5, #12]
 8011176:	b183      	cbz	r3, 801119a <_Balloc+0x42>
 8011178:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801117a:	68db      	ldr	r3, [r3, #12]
 801117c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011180:	b9b8      	cbnz	r0, 80111b2 <_Balloc+0x5a>
 8011182:	2101      	movs	r1, #1
 8011184:	fa01 f506 	lsl.w	r5, r1, r6
 8011188:	1d6a      	adds	r2, r5, #5
 801118a:	0092      	lsls	r2, r2, #2
 801118c:	4620      	mov	r0, r4
 801118e:	f000 fbe2 	bl	8011956 <_calloc_r>
 8011192:	b160      	cbz	r0, 80111ae <_Balloc+0x56>
 8011194:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8011198:	e00e      	b.n	80111b8 <_Balloc+0x60>
 801119a:	2221      	movs	r2, #33	; 0x21
 801119c:	2104      	movs	r1, #4
 801119e:	4620      	mov	r0, r4
 80111a0:	f000 fbd9 	bl	8011956 <_calloc_r>
 80111a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111a6:	60e8      	str	r0, [r5, #12]
 80111a8:	68db      	ldr	r3, [r3, #12]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d1e4      	bne.n	8011178 <_Balloc+0x20>
 80111ae:	2000      	movs	r0, #0
 80111b0:	bd70      	pop	{r4, r5, r6, pc}
 80111b2:	6802      	ldr	r2, [r0, #0]
 80111b4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80111b8:	2300      	movs	r3, #0
 80111ba:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80111be:	e7f7      	b.n	80111b0 <_Balloc+0x58>

080111c0 <_Bfree>:
 80111c0:	b570      	push	{r4, r5, r6, lr}
 80111c2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80111c4:	4606      	mov	r6, r0
 80111c6:	460d      	mov	r5, r1
 80111c8:	b93c      	cbnz	r4, 80111da <_Bfree+0x1a>
 80111ca:	2010      	movs	r0, #16
 80111cc:	f7fc ff60 	bl	800e090 <malloc>
 80111d0:	6270      	str	r0, [r6, #36]	; 0x24
 80111d2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80111d6:	6004      	str	r4, [r0, #0]
 80111d8:	60c4      	str	r4, [r0, #12]
 80111da:	b13d      	cbz	r5, 80111ec <_Bfree+0x2c>
 80111dc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80111de:	686a      	ldr	r2, [r5, #4]
 80111e0:	68db      	ldr	r3, [r3, #12]
 80111e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80111e6:	6029      	str	r1, [r5, #0]
 80111e8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80111ec:	bd70      	pop	{r4, r5, r6, pc}

080111ee <__multadd>:
 80111ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111f2:	690d      	ldr	r5, [r1, #16]
 80111f4:	461f      	mov	r7, r3
 80111f6:	4606      	mov	r6, r0
 80111f8:	460c      	mov	r4, r1
 80111fa:	f101 0c14 	add.w	ip, r1, #20
 80111fe:	2300      	movs	r3, #0
 8011200:	f8dc 0000 	ldr.w	r0, [ip]
 8011204:	b281      	uxth	r1, r0
 8011206:	fb02 7101 	mla	r1, r2, r1, r7
 801120a:	0c0f      	lsrs	r7, r1, #16
 801120c:	0c00      	lsrs	r0, r0, #16
 801120e:	fb02 7000 	mla	r0, r2, r0, r7
 8011212:	b289      	uxth	r1, r1
 8011214:	3301      	adds	r3, #1
 8011216:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801121a:	429d      	cmp	r5, r3
 801121c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011220:	f84c 1b04 	str.w	r1, [ip], #4
 8011224:	dcec      	bgt.n	8011200 <__multadd+0x12>
 8011226:	b1d7      	cbz	r7, 801125e <__multadd+0x70>
 8011228:	68a3      	ldr	r3, [r4, #8]
 801122a:	42ab      	cmp	r3, r5
 801122c:	dc12      	bgt.n	8011254 <__multadd+0x66>
 801122e:	6861      	ldr	r1, [r4, #4]
 8011230:	4630      	mov	r0, r6
 8011232:	3101      	adds	r1, #1
 8011234:	f7ff ff90 	bl	8011158 <_Balloc>
 8011238:	6922      	ldr	r2, [r4, #16]
 801123a:	3202      	adds	r2, #2
 801123c:	f104 010c 	add.w	r1, r4, #12
 8011240:	4680      	mov	r8, r0
 8011242:	0092      	lsls	r2, r2, #2
 8011244:	300c      	adds	r0, #12
 8011246:	f7fc ff2b 	bl	800e0a0 <memcpy>
 801124a:	4621      	mov	r1, r4
 801124c:	4630      	mov	r0, r6
 801124e:	f7ff ffb7 	bl	80111c0 <_Bfree>
 8011252:	4644      	mov	r4, r8
 8011254:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011258:	3501      	adds	r5, #1
 801125a:	615f      	str	r7, [r3, #20]
 801125c:	6125      	str	r5, [r4, #16]
 801125e:	4620      	mov	r0, r4
 8011260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011264 <__s2b>:
 8011264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011268:	460c      	mov	r4, r1
 801126a:	4615      	mov	r5, r2
 801126c:	461f      	mov	r7, r3
 801126e:	2209      	movs	r2, #9
 8011270:	3308      	adds	r3, #8
 8011272:	4606      	mov	r6, r0
 8011274:	fb93 f3f2 	sdiv	r3, r3, r2
 8011278:	2100      	movs	r1, #0
 801127a:	2201      	movs	r2, #1
 801127c:	429a      	cmp	r2, r3
 801127e:	db20      	blt.n	80112c2 <__s2b+0x5e>
 8011280:	4630      	mov	r0, r6
 8011282:	f7ff ff69 	bl	8011158 <_Balloc>
 8011286:	9b08      	ldr	r3, [sp, #32]
 8011288:	6143      	str	r3, [r0, #20]
 801128a:	2d09      	cmp	r5, #9
 801128c:	f04f 0301 	mov.w	r3, #1
 8011290:	6103      	str	r3, [r0, #16]
 8011292:	dd19      	ble.n	80112c8 <__s2b+0x64>
 8011294:	f104 0809 	add.w	r8, r4, #9
 8011298:	46c1      	mov	r9, r8
 801129a:	442c      	add	r4, r5
 801129c:	f819 3b01 	ldrb.w	r3, [r9], #1
 80112a0:	4601      	mov	r1, r0
 80112a2:	3b30      	subs	r3, #48	; 0x30
 80112a4:	220a      	movs	r2, #10
 80112a6:	4630      	mov	r0, r6
 80112a8:	f7ff ffa1 	bl	80111ee <__multadd>
 80112ac:	45a1      	cmp	r9, r4
 80112ae:	d1f5      	bne.n	801129c <__s2b+0x38>
 80112b0:	eb08 0405 	add.w	r4, r8, r5
 80112b4:	3c08      	subs	r4, #8
 80112b6:	1b2d      	subs	r5, r5, r4
 80112b8:	1963      	adds	r3, r4, r5
 80112ba:	42bb      	cmp	r3, r7
 80112bc:	db07      	blt.n	80112ce <__s2b+0x6a>
 80112be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112c2:	0052      	lsls	r2, r2, #1
 80112c4:	3101      	adds	r1, #1
 80112c6:	e7d9      	b.n	801127c <__s2b+0x18>
 80112c8:	340a      	adds	r4, #10
 80112ca:	2509      	movs	r5, #9
 80112cc:	e7f3      	b.n	80112b6 <__s2b+0x52>
 80112ce:	f814 3b01 	ldrb.w	r3, [r4], #1
 80112d2:	4601      	mov	r1, r0
 80112d4:	3b30      	subs	r3, #48	; 0x30
 80112d6:	220a      	movs	r2, #10
 80112d8:	4630      	mov	r0, r6
 80112da:	f7ff ff88 	bl	80111ee <__multadd>
 80112de:	e7eb      	b.n	80112b8 <__s2b+0x54>

080112e0 <__hi0bits>:
 80112e0:	0c02      	lsrs	r2, r0, #16
 80112e2:	0412      	lsls	r2, r2, #16
 80112e4:	4603      	mov	r3, r0
 80112e6:	b9b2      	cbnz	r2, 8011316 <__hi0bits+0x36>
 80112e8:	0403      	lsls	r3, r0, #16
 80112ea:	2010      	movs	r0, #16
 80112ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80112f0:	bf04      	itt	eq
 80112f2:	021b      	lsleq	r3, r3, #8
 80112f4:	3008      	addeq	r0, #8
 80112f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80112fa:	bf04      	itt	eq
 80112fc:	011b      	lsleq	r3, r3, #4
 80112fe:	3004      	addeq	r0, #4
 8011300:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011304:	bf04      	itt	eq
 8011306:	009b      	lsleq	r3, r3, #2
 8011308:	3002      	addeq	r0, #2
 801130a:	2b00      	cmp	r3, #0
 801130c:	db06      	blt.n	801131c <__hi0bits+0x3c>
 801130e:	005b      	lsls	r3, r3, #1
 8011310:	d503      	bpl.n	801131a <__hi0bits+0x3a>
 8011312:	3001      	adds	r0, #1
 8011314:	4770      	bx	lr
 8011316:	2000      	movs	r0, #0
 8011318:	e7e8      	b.n	80112ec <__hi0bits+0xc>
 801131a:	2020      	movs	r0, #32
 801131c:	4770      	bx	lr

0801131e <__lo0bits>:
 801131e:	6803      	ldr	r3, [r0, #0]
 8011320:	f013 0207 	ands.w	r2, r3, #7
 8011324:	4601      	mov	r1, r0
 8011326:	d00b      	beq.n	8011340 <__lo0bits+0x22>
 8011328:	07da      	lsls	r2, r3, #31
 801132a:	d423      	bmi.n	8011374 <__lo0bits+0x56>
 801132c:	0798      	lsls	r0, r3, #30
 801132e:	bf49      	itett	mi
 8011330:	085b      	lsrmi	r3, r3, #1
 8011332:	089b      	lsrpl	r3, r3, #2
 8011334:	2001      	movmi	r0, #1
 8011336:	600b      	strmi	r3, [r1, #0]
 8011338:	bf5c      	itt	pl
 801133a:	600b      	strpl	r3, [r1, #0]
 801133c:	2002      	movpl	r0, #2
 801133e:	4770      	bx	lr
 8011340:	b298      	uxth	r0, r3
 8011342:	b9a8      	cbnz	r0, 8011370 <__lo0bits+0x52>
 8011344:	0c1b      	lsrs	r3, r3, #16
 8011346:	2010      	movs	r0, #16
 8011348:	f013 0fff 	tst.w	r3, #255	; 0xff
 801134c:	bf04      	itt	eq
 801134e:	0a1b      	lsreq	r3, r3, #8
 8011350:	3008      	addeq	r0, #8
 8011352:	071a      	lsls	r2, r3, #28
 8011354:	bf04      	itt	eq
 8011356:	091b      	lsreq	r3, r3, #4
 8011358:	3004      	addeq	r0, #4
 801135a:	079a      	lsls	r2, r3, #30
 801135c:	bf04      	itt	eq
 801135e:	089b      	lsreq	r3, r3, #2
 8011360:	3002      	addeq	r0, #2
 8011362:	07da      	lsls	r2, r3, #31
 8011364:	d402      	bmi.n	801136c <__lo0bits+0x4e>
 8011366:	085b      	lsrs	r3, r3, #1
 8011368:	d006      	beq.n	8011378 <__lo0bits+0x5a>
 801136a:	3001      	adds	r0, #1
 801136c:	600b      	str	r3, [r1, #0]
 801136e:	4770      	bx	lr
 8011370:	4610      	mov	r0, r2
 8011372:	e7e9      	b.n	8011348 <__lo0bits+0x2a>
 8011374:	2000      	movs	r0, #0
 8011376:	4770      	bx	lr
 8011378:	2020      	movs	r0, #32
 801137a:	4770      	bx	lr

0801137c <__i2b>:
 801137c:	b510      	push	{r4, lr}
 801137e:	460c      	mov	r4, r1
 8011380:	2101      	movs	r1, #1
 8011382:	f7ff fee9 	bl	8011158 <_Balloc>
 8011386:	2201      	movs	r2, #1
 8011388:	6144      	str	r4, [r0, #20]
 801138a:	6102      	str	r2, [r0, #16]
 801138c:	bd10      	pop	{r4, pc}

0801138e <__multiply>:
 801138e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011392:	4614      	mov	r4, r2
 8011394:	690a      	ldr	r2, [r1, #16]
 8011396:	6923      	ldr	r3, [r4, #16]
 8011398:	429a      	cmp	r2, r3
 801139a:	bfb8      	it	lt
 801139c:	460b      	movlt	r3, r1
 801139e:	4688      	mov	r8, r1
 80113a0:	bfbc      	itt	lt
 80113a2:	46a0      	movlt	r8, r4
 80113a4:	461c      	movlt	r4, r3
 80113a6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80113aa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80113ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80113b2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80113b6:	eb07 0609 	add.w	r6, r7, r9
 80113ba:	42b3      	cmp	r3, r6
 80113bc:	bfb8      	it	lt
 80113be:	3101      	addlt	r1, #1
 80113c0:	f7ff feca 	bl	8011158 <_Balloc>
 80113c4:	f100 0514 	add.w	r5, r0, #20
 80113c8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80113cc:	462b      	mov	r3, r5
 80113ce:	2200      	movs	r2, #0
 80113d0:	4573      	cmp	r3, lr
 80113d2:	d316      	bcc.n	8011402 <__multiply+0x74>
 80113d4:	f104 0214 	add.w	r2, r4, #20
 80113d8:	f108 0114 	add.w	r1, r8, #20
 80113dc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80113e0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80113e4:	9300      	str	r3, [sp, #0]
 80113e6:	9b00      	ldr	r3, [sp, #0]
 80113e8:	9201      	str	r2, [sp, #4]
 80113ea:	4293      	cmp	r3, r2
 80113ec:	d80c      	bhi.n	8011408 <__multiply+0x7a>
 80113ee:	2e00      	cmp	r6, #0
 80113f0:	dd03      	ble.n	80113fa <__multiply+0x6c>
 80113f2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d05d      	beq.n	80114b6 <__multiply+0x128>
 80113fa:	6106      	str	r6, [r0, #16]
 80113fc:	b003      	add	sp, #12
 80113fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011402:	f843 2b04 	str.w	r2, [r3], #4
 8011406:	e7e3      	b.n	80113d0 <__multiply+0x42>
 8011408:	f8b2 b000 	ldrh.w	fp, [r2]
 801140c:	f1bb 0f00 	cmp.w	fp, #0
 8011410:	d023      	beq.n	801145a <__multiply+0xcc>
 8011412:	4689      	mov	r9, r1
 8011414:	46ac      	mov	ip, r5
 8011416:	f04f 0800 	mov.w	r8, #0
 801141a:	f859 4b04 	ldr.w	r4, [r9], #4
 801141e:	f8dc a000 	ldr.w	sl, [ip]
 8011422:	b2a3      	uxth	r3, r4
 8011424:	fa1f fa8a 	uxth.w	sl, sl
 8011428:	fb0b a303 	mla	r3, fp, r3, sl
 801142c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011430:	f8dc 4000 	ldr.w	r4, [ip]
 8011434:	4443      	add	r3, r8
 8011436:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801143a:	fb0b 840a 	mla	r4, fp, sl, r8
 801143e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8011442:	46e2      	mov	sl, ip
 8011444:	b29b      	uxth	r3, r3
 8011446:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801144a:	454f      	cmp	r7, r9
 801144c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011450:	f84a 3b04 	str.w	r3, [sl], #4
 8011454:	d82b      	bhi.n	80114ae <__multiply+0x120>
 8011456:	f8cc 8004 	str.w	r8, [ip, #4]
 801145a:	9b01      	ldr	r3, [sp, #4]
 801145c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8011460:	3204      	adds	r2, #4
 8011462:	f1ba 0f00 	cmp.w	sl, #0
 8011466:	d020      	beq.n	80114aa <__multiply+0x11c>
 8011468:	682b      	ldr	r3, [r5, #0]
 801146a:	4689      	mov	r9, r1
 801146c:	46a8      	mov	r8, r5
 801146e:	f04f 0b00 	mov.w	fp, #0
 8011472:	f8b9 c000 	ldrh.w	ip, [r9]
 8011476:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801147a:	fb0a 440c 	mla	r4, sl, ip, r4
 801147e:	445c      	add	r4, fp
 8011480:	46c4      	mov	ip, r8
 8011482:	b29b      	uxth	r3, r3
 8011484:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011488:	f84c 3b04 	str.w	r3, [ip], #4
 801148c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011490:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8011494:	0c1b      	lsrs	r3, r3, #16
 8011496:	fb0a b303 	mla	r3, sl, r3, fp
 801149a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801149e:	454f      	cmp	r7, r9
 80114a0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80114a4:	d805      	bhi.n	80114b2 <__multiply+0x124>
 80114a6:	f8c8 3004 	str.w	r3, [r8, #4]
 80114aa:	3504      	adds	r5, #4
 80114ac:	e79b      	b.n	80113e6 <__multiply+0x58>
 80114ae:	46d4      	mov	ip, sl
 80114b0:	e7b3      	b.n	801141a <__multiply+0x8c>
 80114b2:	46e0      	mov	r8, ip
 80114b4:	e7dd      	b.n	8011472 <__multiply+0xe4>
 80114b6:	3e01      	subs	r6, #1
 80114b8:	e799      	b.n	80113ee <__multiply+0x60>
	...

080114bc <__pow5mult>:
 80114bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114c0:	4615      	mov	r5, r2
 80114c2:	f012 0203 	ands.w	r2, r2, #3
 80114c6:	4606      	mov	r6, r0
 80114c8:	460f      	mov	r7, r1
 80114ca:	d007      	beq.n	80114dc <__pow5mult+0x20>
 80114cc:	3a01      	subs	r2, #1
 80114ce:	4c21      	ldr	r4, [pc, #132]	; (8011554 <__pow5mult+0x98>)
 80114d0:	2300      	movs	r3, #0
 80114d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80114d6:	f7ff fe8a 	bl	80111ee <__multadd>
 80114da:	4607      	mov	r7, r0
 80114dc:	10ad      	asrs	r5, r5, #2
 80114de:	d035      	beq.n	801154c <__pow5mult+0x90>
 80114e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80114e2:	b93c      	cbnz	r4, 80114f4 <__pow5mult+0x38>
 80114e4:	2010      	movs	r0, #16
 80114e6:	f7fc fdd3 	bl	800e090 <malloc>
 80114ea:	6270      	str	r0, [r6, #36]	; 0x24
 80114ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80114f0:	6004      	str	r4, [r0, #0]
 80114f2:	60c4      	str	r4, [r0, #12]
 80114f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80114f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80114fc:	b94c      	cbnz	r4, 8011512 <__pow5mult+0x56>
 80114fe:	f240 2171 	movw	r1, #625	; 0x271
 8011502:	4630      	mov	r0, r6
 8011504:	f7ff ff3a 	bl	801137c <__i2b>
 8011508:	2300      	movs	r3, #0
 801150a:	f8c8 0008 	str.w	r0, [r8, #8]
 801150e:	4604      	mov	r4, r0
 8011510:	6003      	str	r3, [r0, #0]
 8011512:	f04f 0800 	mov.w	r8, #0
 8011516:	07eb      	lsls	r3, r5, #31
 8011518:	d50a      	bpl.n	8011530 <__pow5mult+0x74>
 801151a:	4639      	mov	r1, r7
 801151c:	4622      	mov	r2, r4
 801151e:	4630      	mov	r0, r6
 8011520:	f7ff ff35 	bl	801138e <__multiply>
 8011524:	4639      	mov	r1, r7
 8011526:	4681      	mov	r9, r0
 8011528:	4630      	mov	r0, r6
 801152a:	f7ff fe49 	bl	80111c0 <_Bfree>
 801152e:	464f      	mov	r7, r9
 8011530:	106d      	asrs	r5, r5, #1
 8011532:	d00b      	beq.n	801154c <__pow5mult+0x90>
 8011534:	6820      	ldr	r0, [r4, #0]
 8011536:	b938      	cbnz	r0, 8011548 <__pow5mult+0x8c>
 8011538:	4622      	mov	r2, r4
 801153a:	4621      	mov	r1, r4
 801153c:	4630      	mov	r0, r6
 801153e:	f7ff ff26 	bl	801138e <__multiply>
 8011542:	6020      	str	r0, [r4, #0]
 8011544:	f8c0 8000 	str.w	r8, [r0]
 8011548:	4604      	mov	r4, r0
 801154a:	e7e4      	b.n	8011516 <__pow5mult+0x5a>
 801154c:	4638      	mov	r0, r7
 801154e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011552:	bf00      	nop
 8011554:	080141e8 	.word	0x080141e8

08011558 <__lshift>:
 8011558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801155c:	460c      	mov	r4, r1
 801155e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011562:	6923      	ldr	r3, [r4, #16]
 8011564:	6849      	ldr	r1, [r1, #4]
 8011566:	eb0a 0903 	add.w	r9, sl, r3
 801156a:	68a3      	ldr	r3, [r4, #8]
 801156c:	4607      	mov	r7, r0
 801156e:	4616      	mov	r6, r2
 8011570:	f109 0501 	add.w	r5, r9, #1
 8011574:	42ab      	cmp	r3, r5
 8011576:	db32      	blt.n	80115de <__lshift+0x86>
 8011578:	4638      	mov	r0, r7
 801157a:	f7ff fded 	bl	8011158 <_Balloc>
 801157e:	2300      	movs	r3, #0
 8011580:	4680      	mov	r8, r0
 8011582:	f100 0114 	add.w	r1, r0, #20
 8011586:	461a      	mov	r2, r3
 8011588:	4553      	cmp	r3, sl
 801158a:	db2b      	blt.n	80115e4 <__lshift+0x8c>
 801158c:	6920      	ldr	r0, [r4, #16]
 801158e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011592:	f104 0314 	add.w	r3, r4, #20
 8011596:	f016 021f 	ands.w	r2, r6, #31
 801159a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801159e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80115a2:	d025      	beq.n	80115f0 <__lshift+0x98>
 80115a4:	f1c2 0e20 	rsb	lr, r2, #32
 80115a8:	2000      	movs	r0, #0
 80115aa:	681e      	ldr	r6, [r3, #0]
 80115ac:	468a      	mov	sl, r1
 80115ae:	4096      	lsls	r6, r2
 80115b0:	4330      	orrs	r0, r6
 80115b2:	f84a 0b04 	str.w	r0, [sl], #4
 80115b6:	f853 0b04 	ldr.w	r0, [r3], #4
 80115ba:	459c      	cmp	ip, r3
 80115bc:	fa20 f00e 	lsr.w	r0, r0, lr
 80115c0:	d814      	bhi.n	80115ec <__lshift+0x94>
 80115c2:	6048      	str	r0, [r1, #4]
 80115c4:	b108      	cbz	r0, 80115ca <__lshift+0x72>
 80115c6:	f109 0502 	add.w	r5, r9, #2
 80115ca:	3d01      	subs	r5, #1
 80115cc:	4638      	mov	r0, r7
 80115ce:	f8c8 5010 	str.w	r5, [r8, #16]
 80115d2:	4621      	mov	r1, r4
 80115d4:	f7ff fdf4 	bl	80111c0 <_Bfree>
 80115d8:	4640      	mov	r0, r8
 80115da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115de:	3101      	adds	r1, #1
 80115e0:	005b      	lsls	r3, r3, #1
 80115e2:	e7c7      	b.n	8011574 <__lshift+0x1c>
 80115e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80115e8:	3301      	adds	r3, #1
 80115ea:	e7cd      	b.n	8011588 <__lshift+0x30>
 80115ec:	4651      	mov	r1, sl
 80115ee:	e7dc      	b.n	80115aa <__lshift+0x52>
 80115f0:	3904      	subs	r1, #4
 80115f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80115f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80115fa:	459c      	cmp	ip, r3
 80115fc:	d8f9      	bhi.n	80115f2 <__lshift+0x9a>
 80115fe:	e7e4      	b.n	80115ca <__lshift+0x72>

08011600 <__mcmp>:
 8011600:	6903      	ldr	r3, [r0, #16]
 8011602:	690a      	ldr	r2, [r1, #16]
 8011604:	1a9b      	subs	r3, r3, r2
 8011606:	b530      	push	{r4, r5, lr}
 8011608:	d10c      	bne.n	8011624 <__mcmp+0x24>
 801160a:	0092      	lsls	r2, r2, #2
 801160c:	3014      	adds	r0, #20
 801160e:	3114      	adds	r1, #20
 8011610:	1884      	adds	r4, r0, r2
 8011612:	4411      	add	r1, r2
 8011614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801161c:	4295      	cmp	r5, r2
 801161e:	d003      	beq.n	8011628 <__mcmp+0x28>
 8011620:	d305      	bcc.n	801162e <__mcmp+0x2e>
 8011622:	2301      	movs	r3, #1
 8011624:	4618      	mov	r0, r3
 8011626:	bd30      	pop	{r4, r5, pc}
 8011628:	42a0      	cmp	r0, r4
 801162a:	d3f3      	bcc.n	8011614 <__mcmp+0x14>
 801162c:	e7fa      	b.n	8011624 <__mcmp+0x24>
 801162e:	f04f 33ff 	mov.w	r3, #4294967295
 8011632:	e7f7      	b.n	8011624 <__mcmp+0x24>

08011634 <__mdiff>:
 8011634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011638:	460d      	mov	r5, r1
 801163a:	4607      	mov	r7, r0
 801163c:	4611      	mov	r1, r2
 801163e:	4628      	mov	r0, r5
 8011640:	4614      	mov	r4, r2
 8011642:	f7ff ffdd 	bl	8011600 <__mcmp>
 8011646:	1e06      	subs	r6, r0, #0
 8011648:	d108      	bne.n	801165c <__mdiff+0x28>
 801164a:	4631      	mov	r1, r6
 801164c:	4638      	mov	r0, r7
 801164e:	f7ff fd83 	bl	8011158 <_Balloc>
 8011652:	2301      	movs	r3, #1
 8011654:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801165c:	bfa4      	itt	ge
 801165e:	4623      	movge	r3, r4
 8011660:	462c      	movge	r4, r5
 8011662:	4638      	mov	r0, r7
 8011664:	6861      	ldr	r1, [r4, #4]
 8011666:	bfa6      	itte	ge
 8011668:	461d      	movge	r5, r3
 801166a:	2600      	movge	r6, #0
 801166c:	2601      	movlt	r6, #1
 801166e:	f7ff fd73 	bl	8011158 <_Balloc>
 8011672:	692b      	ldr	r3, [r5, #16]
 8011674:	60c6      	str	r6, [r0, #12]
 8011676:	6926      	ldr	r6, [r4, #16]
 8011678:	f105 0914 	add.w	r9, r5, #20
 801167c:	f104 0214 	add.w	r2, r4, #20
 8011680:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011684:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011688:	f100 0514 	add.w	r5, r0, #20
 801168c:	f04f 0e00 	mov.w	lr, #0
 8011690:	f852 ab04 	ldr.w	sl, [r2], #4
 8011694:	f859 4b04 	ldr.w	r4, [r9], #4
 8011698:	fa1e f18a 	uxtah	r1, lr, sl
 801169c:	b2a3      	uxth	r3, r4
 801169e:	1ac9      	subs	r1, r1, r3
 80116a0:	0c23      	lsrs	r3, r4, #16
 80116a2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80116a6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80116aa:	b289      	uxth	r1, r1
 80116ac:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80116b0:	45c8      	cmp	r8, r9
 80116b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80116b6:	4694      	mov	ip, r2
 80116b8:	f845 3b04 	str.w	r3, [r5], #4
 80116bc:	d8e8      	bhi.n	8011690 <__mdiff+0x5c>
 80116be:	45bc      	cmp	ip, r7
 80116c0:	d304      	bcc.n	80116cc <__mdiff+0x98>
 80116c2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80116c6:	b183      	cbz	r3, 80116ea <__mdiff+0xb6>
 80116c8:	6106      	str	r6, [r0, #16]
 80116ca:	e7c5      	b.n	8011658 <__mdiff+0x24>
 80116cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80116d0:	fa1e f381 	uxtah	r3, lr, r1
 80116d4:	141a      	asrs	r2, r3, #16
 80116d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80116da:	b29b      	uxth	r3, r3
 80116dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80116e0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80116e4:	f845 3b04 	str.w	r3, [r5], #4
 80116e8:	e7e9      	b.n	80116be <__mdiff+0x8a>
 80116ea:	3e01      	subs	r6, #1
 80116ec:	e7e9      	b.n	80116c2 <__mdiff+0x8e>
	...

080116f0 <__ulp>:
 80116f0:	4b12      	ldr	r3, [pc, #72]	; (801173c <__ulp+0x4c>)
 80116f2:	ee10 2a90 	vmov	r2, s1
 80116f6:	401a      	ands	r2, r3
 80116f8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	dd04      	ble.n	801170a <__ulp+0x1a>
 8011700:	2000      	movs	r0, #0
 8011702:	4619      	mov	r1, r3
 8011704:	ec41 0b10 	vmov	d0, r0, r1
 8011708:	4770      	bx	lr
 801170a:	425b      	negs	r3, r3
 801170c:	151b      	asrs	r3, r3, #20
 801170e:	2b13      	cmp	r3, #19
 8011710:	f04f 0000 	mov.w	r0, #0
 8011714:	f04f 0100 	mov.w	r1, #0
 8011718:	dc04      	bgt.n	8011724 <__ulp+0x34>
 801171a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801171e:	fa42 f103 	asr.w	r1, r2, r3
 8011722:	e7ef      	b.n	8011704 <__ulp+0x14>
 8011724:	3b14      	subs	r3, #20
 8011726:	2b1e      	cmp	r3, #30
 8011728:	f04f 0201 	mov.w	r2, #1
 801172c:	bfda      	itte	le
 801172e:	f1c3 031f 	rsble	r3, r3, #31
 8011732:	fa02 f303 	lslle.w	r3, r2, r3
 8011736:	4613      	movgt	r3, r2
 8011738:	4618      	mov	r0, r3
 801173a:	e7e3      	b.n	8011704 <__ulp+0x14>
 801173c:	7ff00000 	.word	0x7ff00000

08011740 <__b2d>:
 8011740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011742:	6905      	ldr	r5, [r0, #16]
 8011744:	f100 0714 	add.w	r7, r0, #20
 8011748:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801174c:	1f2e      	subs	r6, r5, #4
 801174e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011752:	4620      	mov	r0, r4
 8011754:	f7ff fdc4 	bl	80112e0 <__hi0bits>
 8011758:	f1c0 0320 	rsb	r3, r0, #32
 801175c:	280a      	cmp	r0, #10
 801175e:	600b      	str	r3, [r1, #0]
 8011760:	f8df c074 	ldr.w	ip, [pc, #116]	; 80117d8 <__b2d+0x98>
 8011764:	dc14      	bgt.n	8011790 <__b2d+0x50>
 8011766:	f1c0 0e0b 	rsb	lr, r0, #11
 801176a:	fa24 f10e 	lsr.w	r1, r4, lr
 801176e:	42b7      	cmp	r7, r6
 8011770:	ea41 030c 	orr.w	r3, r1, ip
 8011774:	bf34      	ite	cc
 8011776:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801177a:	2100      	movcs	r1, #0
 801177c:	3015      	adds	r0, #21
 801177e:	fa04 f000 	lsl.w	r0, r4, r0
 8011782:	fa21 f10e 	lsr.w	r1, r1, lr
 8011786:	ea40 0201 	orr.w	r2, r0, r1
 801178a:	ec43 2b10 	vmov	d0, r2, r3
 801178e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011790:	42b7      	cmp	r7, r6
 8011792:	bf3a      	itte	cc
 8011794:	f1a5 0608 	subcc.w	r6, r5, #8
 8011798:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801179c:	2100      	movcs	r1, #0
 801179e:	380b      	subs	r0, #11
 80117a0:	d015      	beq.n	80117ce <__b2d+0x8e>
 80117a2:	4084      	lsls	r4, r0
 80117a4:	f1c0 0520 	rsb	r5, r0, #32
 80117a8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80117ac:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80117b0:	42be      	cmp	r6, r7
 80117b2:	fa21 fc05 	lsr.w	ip, r1, r5
 80117b6:	ea44 030c 	orr.w	r3, r4, ip
 80117ba:	bf8c      	ite	hi
 80117bc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80117c0:	2400      	movls	r4, #0
 80117c2:	fa01 f000 	lsl.w	r0, r1, r0
 80117c6:	40ec      	lsrs	r4, r5
 80117c8:	ea40 0204 	orr.w	r2, r0, r4
 80117cc:	e7dd      	b.n	801178a <__b2d+0x4a>
 80117ce:	ea44 030c 	orr.w	r3, r4, ip
 80117d2:	460a      	mov	r2, r1
 80117d4:	e7d9      	b.n	801178a <__b2d+0x4a>
 80117d6:	bf00      	nop
 80117d8:	3ff00000 	.word	0x3ff00000

080117dc <__d2b>:
 80117dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80117e0:	460e      	mov	r6, r1
 80117e2:	2101      	movs	r1, #1
 80117e4:	ec59 8b10 	vmov	r8, r9, d0
 80117e8:	4615      	mov	r5, r2
 80117ea:	f7ff fcb5 	bl	8011158 <_Balloc>
 80117ee:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80117f2:	4607      	mov	r7, r0
 80117f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80117f8:	bb34      	cbnz	r4, 8011848 <__d2b+0x6c>
 80117fa:	9301      	str	r3, [sp, #4]
 80117fc:	f1b8 0300 	subs.w	r3, r8, #0
 8011800:	d027      	beq.n	8011852 <__d2b+0x76>
 8011802:	a802      	add	r0, sp, #8
 8011804:	f840 3d08 	str.w	r3, [r0, #-8]!
 8011808:	f7ff fd89 	bl	801131e <__lo0bits>
 801180c:	9900      	ldr	r1, [sp, #0]
 801180e:	b1f0      	cbz	r0, 801184e <__d2b+0x72>
 8011810:	9a01      	ldr	r2, [sp, #4]
 8011812:	f1c0 0320 	rsb	r3, r0, #32
 8011816:	fa02 f303 	lsl.w	r3, r2, r3
 801181a:	430b      	orrs	r3, r1
 801181c:	40c2      	lsrs	r2, r0
 801181e:	617b      	str	r3, [r7, #20]
 8011820:	9201      	str	r2, [sp, #4]
 8011822:	9b01      	ldr	r3, [sp, #4]
 8011824:	61bb      	str	r3, [r7, #24]
 8011826:	2b00      	cmp	r3, #0
 8011828:	bf14      	ite	ne
 801182a:	2102      	movne	r1, #2
 801182c:	2101      	moveq	r1, #1
 801182e:	6139      	str	r1, [r7, #16]
 8011830:	b1c4      	cbz	r4, 8011864 <__d2b+0x88>
 8011832:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011836:	4404      	add	r4, r0
 8011838:	6034      	str	r4, [r6, #0]
 801183a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801183e:	6028      	str	r0, [r5, #0]
 8011840:	4638      	mov	r0, r7
 8011842:	b003      	add	sp, #12
 8011844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011848:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801184c:	e7d5      	b.n	80117fa <__d2b+0x1e>
 801184e:	6179      	str	r1, [r7, #20]
 8011850:	e7e7      	b.n	8011822 <__d2b+0x46>
 8011852:	a801      	add	r0, sp, #4
 8011854:	f7ff fd63 	bl	801131e <__lo0bits>
 8011858:	9b01      	ldr	r3, [sp, #4]
 801185a:	617b      	str	r3, [r7, #20]
 801185c:	2101      	movs	r1, #1
 801185e:	6139      	str	r1, [r7, #16]
 8011860:	3020      	adds	r0, #32
 8011862:	e7e5      	b.n	8011830 <__d2b+0x54>
 8011864:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011868:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801186c:	6030      	str	r0, [r6, #0]
 801186e:	6918      	ldr	r0, [r3, #16]
 8011870:	f7ff fd36 	bl	80112e0 <__hi0bits>
 8011874:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011878:	e7e1      	b.n	801183e <__d2b+0x62>

0801187a <__ratio>:
 801187a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801187e:	4688      	mov	r8, r1
 8011880:	4669      	mov	r1, sp
 8011882:	4681      	mov	r9, r0
 8011884:	f7ff ff5c 	bl	8011740 <__b2d>
 8011888:	a901      	add	r1, sp, #4
 801188a:	4640      	mov	r0, r8
 801188c:	ec57 6b10 	vmov	r6, r7, d0
 8011890:	f7ff ff56 	bl	8011740 <__b2d>
 8011894:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011898:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801189c:	eba3 0c02 	sub.w	ip, r3, r2
 80118a0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80118a4:	1a9b      	subs	r3, r3, r2
 80118a6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80118aa:	ec5b ab10 	vmov	sl, fp, d0
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	bfce      	itee	gt
 80118b2:	463a      	movgt	r2, r7
 80118b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80118b8:	465a      	movle	r2, fp
 80118ba:	4659      	mov	r1, fp
 80118bc:	463d      	mov	r5, r7
 80118be:	bfd4      	ite	le
 80118c0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80118c4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80118c8:	4630      	mov	r0, r6
 80118ca:	ee10 2a10 	vmov	r2, s0
 80118ce:	460b      	mov	r3, r1
 80118d0:	4629      	mov	r1, r5
 80118d2:	f7ee ffc3 	bl	800085c <__aeabi_ddiv>
 80118d6:	ec41 0b10 	vmov	d0, r0, r1
 80118da:	b003      	add	sp, #12
 80118dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080118e0 <__copybits>:
 80118e0:	3901      	subs	r1, #1
 80118e2:	b510      	push	{r4, lr}
 80118e4:	1149      	asrs	r1, r1, #5
 80118e6:	6914      	ldr	r4, [r2, #16]
 80118e8:	3101      	adds	r1, #1
 80118ea:	f102 0314 	add.w	r3, r2, #20
 80118ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80118f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80118f6:	42a3      	cmp	r3, r4
 80118f8:	4602      	mov	r2, r0
 80118fa:	d303      	bcc.n	8011904 <__copybits+0x24>
 80118fc:	2300      	movs	r3, #0
 80118fe:	428a      	cmp	r2, r1
 8011900:	d305      	bcc.n	801190e <__copybits+0x2e>
 8011902:	bd10      	pop	{r4, pc}
 8011904:	f853 2b04 	ldr.w	r2, [r3], #4
 8011908:	f840 2b04 	str.w	r2, [r0], #4
 801190c:	e7f3      	b.n	80118f6 <__copybits+0x16>
 801190e:	f842 3b04 	str.w	r3, [r2], #4
 8011912:	e7f4      	b.n	80118fe <__copybits+0x1e>

08011914 <__any_on>:
 8011914:	f100 0214 	add.w	r2, r0, #20
 8011918:	6900      	ldr	r0, [r0, #16]
 801191a:	114b      	asrs	r3, r1, #5
 801191c:	4298      	cmp	r0, r3
 801191e:	b510      	push	{r4, lr}
 8011920:	db11      	blt.n	8011946 <__any_on+0x32>
 8011922:	dd0a      	ble.n	801193a <__any_on+0x26>
 8011924:	f011 011f 	ands.w	r1, r1, #31
 8011928:	d007      	beq.n	801193a <__any_on+0x26>
 801192a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801192e:	fa24 f001 	lsr.w	r0, r4, r1
 8011932:	fa00 f101 	lsl.w	r1, r0, r1
 8011936:	428c      	cmp	r4, r1
 8011938:	d10b      	bne.n	8011952 <__any_on+0x3e>
 801193a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801193e:	4293      	cmp	r3, r2
 8011940:	d803      	bhi.n	801194a <__any_on+0x36>
 8011942:	2000      	movs	r0, #0
 8011944:	bd10      	pop	{r4, pc}
 8011946:	4603      	mov	r3, r0
 8011948:	e7f7      	b.n	801193a <__any_on+0x26>
 801194a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801194e:	2900      	cmp	r1, #0
 8011950:	d0f5      	beq.n	801193e <__any_on+0x2a>
 8011952:	2001      	movs	r0, #1
 8011954:	e7f6      	b.n	8011944 <__any_on+0x30>

08011956 <_calloc_r>:
 8011956:	b538      	push	{r3, r4, r5, lr}
 8011958:	fb02 f401 	mul.w	r4, r2, r1
 801195c:	4621      	mov	r1, r4
 801195e:	f7fc fc01 	bl	800e164 <_malloc_r>
 8011962:	4605      	mov	r5, r0
 8011964:	b118      	cbz	r0, 801196e <_calloc_r+0x18>
 8011966:	4622      	mov	r2, r4
 8011968:	2100      	movs	r1, #0
 801196a:	f7fc fba4 	bl	800e0b6 <memset>
 801196e:	4628      	mov	r0, r5
 8011970:	bd38      	pop	{r3, r4, r5, pc}

08011972 <__ssputs_r>:
 8011972:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011976:	688e      	ldr	r6, [r1, #8]
 8011978:	429e      	cmp	r6, r3
 801197a:	4682      	mov	sl, r0
 801197c:	460c      	mov	r4, r1
 801197e:	4690      	mov	r8, r2
 8011980:	4699      	mov	r9, r3
 8011982:	d837      	bhi.n	80119f4 <__ssputs_r+0x82>
 8011984:	898a      	ldrh	r2, [r1, #12]
 8011986:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801198a:	d031      	beq.n	80119f0 <__ssputs_r+0x7e>
 801198c:	6825      	ldr	r5, [r4, #0]
 801198e:	6909      	ldr	r1, [r1, #16]
 8011990:	1a6f      	subs	r7, r5, r1
 8011992:	6965      	ldr	r5, [r4, #20]
 8011994:	2302      	movs	r3, #2
 8011996:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801199a:	fb95 f5f3 	sdiv	r5, r5, r3
 801199e:	f109 0301 	add.w	r3, r9, #1
 80119a2:	443b      	add	r3, r7
 80119a4:	429d      	cmp	r5, r3
 80119a6:	bf38      	it	cc
 80119a8:	461d      	movcc	r5, r3
 80119aa:	0553      	lsls	r3, r2, #21
 80119ac:	d530      	bpl.n	8011a10 <__ssputs_r+0x9e>
 80119ae:	4629      	mov	r1, r5
 80119b0:	f7fc fbd8 	bl	800e164 <_malloc_r>
 80119b4:	4606      	mov	r6, r0
 80119b6:	b950      	cbnz	r0, 80119ce <__ssputs_r+0x5c>
 80119b8:	230c      	movs	r3, #12
 80119ba:	f8ca 3000 	str.w	r3, [sl]
 80119be:	89a3      	ldrh	r3, [r4, #12]
 80119c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119c4:	81a3      	strh	r3, [r4, #12]
 80119c6:	f04f 30ff 	mov.w	r0, #4294967295
 80119ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119ce:	463a      	mov	r2, r7
 80119d0:	6921      	ldr	r1, [r4, #16]
 80119d2:	f7fc fb65 	bl	800e0a0 <memcpy>
 80119d6:	89a3      	ldrh	r3, [r4, #12]
 80119d8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80119dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80119e0:	81a3      	strh	r3, [r4, #12]
 80119e2:	6126      	str	r6, [r4, #16]
 80119e4:	6165      	str	r5, [r4, #20]
 80119e6:	443e      	add	r6, r7
 80119e8:	1bed      	subs	r5, r5, r7
 80119ea:	6026      	str	r6, [r4, #0]
 80119ec:	60a5      	str	r5, [r4, #8]
 80119ee:	464e      	mov	r6, r9
 80119f0:	454e      	cmp	r6, r9
 80119f2:	d900      	bls.n	80119f6 <__ssputs_r+0x84>
 80119f4:	464e      	mov	r6, r9
 80119f6:	4632      	mov	r2, r6
 80119f8:	4641      	mov	r1, r8
 80119fa:	6820      	ldr	r0, [r4, #0]
 80119fc:	f000 fcb8 	bl	8012370 <memmove>
 8011a00:	68a3      	ldr	r3, [r4, #8]
 8011a02:	1b9b      	subs	r3, r3, r6
 8011a04:	60a3      	str	r3, [r4, #8]
 8011a06:	6823      	ldr	r3, [r4, #0]
 8011a08:	441e      	add	r6, r3
 8011a0a:	6026      	str	r6, [r4, #0]
 8011a0c:	2000      	movs	r0, #0
 8011a0e:	e7dc      	b.n	80119ca <__ssputs_r+0x58>
 8011a10:	462a      	mov	r2, r5
 8011a12:	f000 fcc6 	bl	80123a2 <_realloc_r>
 8011a16:	4606      	mov	r6, r0
 8011a18:	2800      	cmp	r0, #0
 8011a1a:	d1e2      	bne.n	80119e2 <__ssputs_r+0x70>
 8011a1c:	6921      	ldr	r1, [r4, #16]
 8011a1e:	4650      	mov	r0, sl
 8011a20:	f7fc fb52 	bl	800e0c8 <_free_r>
 8011a24:	e7c8      	b.n	80119b8 <__ssputs_r+0x46>
	...

08011a28 <_svfiprintf_r>:
 8011a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a2c:	461d      	mov	r5, r3
 8011a2e:	898b      	ldrh	r3, [r1, #12]
 8011a30:	061f      	lsls	r7, r3, #24
 8011a32:	b09d      	sub	sp, #116	; 0x74
 8011a34:	4680      	mov	r8, r0
 8011a36:	460c      	mov	r4, r1
 8011a38:	4616      	mov	r6, r2
 8011a3a:	d50f      	bpl.n	8011a5c <_svfiprintf_r+0x34>
 8011a3c:	690b      	ldr	r3, [r1, #16]
 8011a3e:	b96b      	cbnz	r3, 8011a5c <_svfiprintf_r+0x34>
 8011a40:	2140      	movs	r1, #64	; 0x40
 8011a42:	f7fc fb8f 	bl	800e164 <_malloc_r>
 8011a46:	6020      	str	r0, [r4, #0]
 8011a48:	6120      	str	r0, [r4, #16]
 8011a4a:	b928      	cbnz	r0, 8011a58 <_svfiprintf_r+0x30>
 8011a4c:	230c      	movs	r3, #12
 8011a4e:	f8c8 3000 	str.w	r3, [r8]
 8011a52:	f04f 30ff 	mov.w	r0, #4294967295
 8011a56:	e0c8      	b.n	8011bea <_svfiprintf_r+0x1c2>
 8011a58:	2340      	movs	r3, #64	; 0x40
 8011a5a:	6163      	str	r3, [r4, #20]
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	9309      	str	r3, [sp, #36]	; 0x24
 8011a60:	2320      	movs	r3, #32
 8011a62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011a66:	2330      	movs	r3, #48	; 0x30
 8011a68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011a6c:	9503      	str	r5, [sp, #12]
 8011a6e:	f04f 0b01 	mov.w	fp, #1
 8011a72:	4637      	mov	r7, r6
 8011a74:	463d      	mov	r5, r7
 8011a76:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011a7a:	b10b      	cbz	r3, 8011a80 <_svfiprintf_r+0x58>
 8011a7c:	2b25      	cmp	r3, #37	; 0x25
 8011a7e:	d13e      	bne.n	8011afe <_svfiprintf_r+0xd6>
 8011a80:	ebb7 0a06 	subs.w	sl, r7, r6
 8011a84:	d00b      	beq.n	8011a9e <_svfiprintf_r+0x76>
 8011a86:	4653      	mov	r3, sl
 8011a88:	4632      	mov	r2, r6
 8011a8a:	4621      	mov	r1, r4
 8011a8c:	4640      	mov	r0, r8
 8011a8e:	f7ff ff70 	bl	8011972 <__ssputs_r>
 8011a92:	3001      	adds	r0, #1
 8011a94:	f000 80a4 	beq.w	8011be0 <_svfiprintf_r+0x1b8>
 8011a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a9a:	4453      	add	r3, sl
 8011a9c:	9309      	str	r3, [sp, #36]	; 0x24
 8011a9e:	783b      	ldrb	r3, [r7, #0]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	f000 809d 	beq.w	8011be0 <_svfiprintf_r+0x1b8>
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8011aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ab0:	9304      	str	r3, [sp, #16]
 8011ab2:	9307      	str	r3, [sp, #28]
 8011ab4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011ab8:	931a      	str	r3, [sp, #104]	; 0x68
 8011aba:	462f      	mov	r7, r5
 8011abc:	2205      	movs	r2, #5
 8011abe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011ac2:	4850      	ldr	r0, [pc, #320]	; (8011c04 <_svfiprintf_r+0x1dc>)
 8011ac4:	f7ee fb94 	bl	80001f0 <memchr>
 8011ac8:	9b04      	ldr	r3, [sp, #16]
 8011aca:	b9d0      	cbnz	r0, 8011b02 <_svfiprintf_r+0xda>
 8011acc:	06d9      	lsls	r1, r3, #27
 8011ace:	bf44      	itt	mi
 8011ad0:	2220      	movmi	r2, #32
 8011ad2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011ad6:	071a      	lsls	r2, r3, #28
 8011ad8:	bf44      	itt	mi
 8011ada:	222b      	movmi	r2, #43	; 0x2b
 8011adc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011ae0:	782a      	ldrb	r2, [r5, #0]
 8011ae2:	2a2a      	cmp	r2, #42	; 0x2a
 8011ae4:	d015      	beq.n	8011b12 <_svfiprintf_r+0xea>
 8011ae6:	9a07      	ldr	r2, [sp, #28]
 8011ae8:	462f      	mov	r7, r5
 8011aea:	2000      	movs	r0, #0
 8011aec:	250a      	movs	r5, #10
 8011aee:	4639      	mov	r1, r7
 8011af0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011af4:	3b30      	subs	r3, #48	; 0x30
 8011af6:	2b09      	cmp	r3, #9
 8011af8:	d94d      	bls.n	8011b96 <_svfiprintf_r+0x16e>
 8011afa:	b1b8      	cbz	r0, 8011b2c <_svfiprintf_r+0x104>
 8011afc:	e00f      	b.n	8011b1e <_svfiprintf_r+0xf6>
 8011afe:	462f      	mov	r7, r5
 8011b00:	e7b8      	b.n	8011a74 <_svfiprintf_r+0x4c>
 8011b02:	4a40      	ldr	r2, [pc, #256]	; (8011c04 <_svfiprintf_r+0x1dc>)
 8011b04:	1a80      	subs	r0, r0, r2
 8011b06:	fa0b f000 	lsl.w	r0, fp, r0
 8011b0a:	4318      	orrs	r0, r3
 8011b0c:	9004      	str	r0, [sp, #16]
 8011b0e:	463d      	mov	r5, r7
 8011b10:	e7d3      	b.n	8011aba <_svfiprintf_r+0x92>
 8011b12:	9a03      	ldr	r2, [sp, #12]
 8011b14:	1d11      	adds	r1, r2, #4
 8011b16:	6812      	ldr	r2, [r2, #0]
 8011b18:	9103      	str	r1, [sp, #12]
 8011b1a:	2a00      	cmp	r2, #0
 8011b1c:	db01      	blt.n	8011b22 <_svfiprintf_r+0xfa>
 8011b1e:	9207      	str	r2, [sp, #28]
 8011b20:	e004      	b.n	8011b2c <_svfiprintf_r+0x104>
 8011b22:	4252      	negs	r2, r2
 8011b24:	f043 0302 	orr.w	r3, r3, #2
 8011b28:	9207      	str	r2, [sp, #28]
 8011b2a:	9304      	str	r3, [sp, #16]
 8011b2c:	783b      	ldrb	r3, [r7, #0]
 8011b2e:	2b2e      	cmp	r3, #46	; 0x2e
 8011b30:	d10c      	bne.n	8011b4c <_svfiprintf_r+0x124>
 8011b32:	787b      	ldrb	r3, [r7, #1]
 8011b34:	2b2a      	cmp	r3, #42	; 0x2a
 8011b36:	d133      	bne.n	8011ba0 <_svfiprintf_r+0x178>
 8011b38:	9b03      	ldr	r3, [sp, #12]
 8011b3a:	1d1a      	adds	r2, r3, #4
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	9203      	str	r2, [sp, #12]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	bfb8      	it	lt
 8011b44:	f04f 33ff 	movlt.w	r3, #4294967295
 8011b48:	3702      	adds	r7, #2
 8011b4a:	9305      	str	r3, [sp, #20]
 8011b4c:	4d2e      	ldr	r5, [pc, #184]	; (8011c08 <_svfiprintf_r+0x1e0>)
 8011b4e:	7839      	ldrb	r1, [r7, #0]
 8011b50:	2203      	movs	r2, #3
 8011b52:	4628      	mov	r0, r5
 8011b54:	f7ee fb4c 	bl	80001f0 <memchr>
 8011b58:	b138      	cbz	r0, 8011b6a <_svfiprintf_r+0x142>
 8011b5a:	2340      	movs	r3, #64	; 0x40
 8011b5c:	1b40      	subs	r0, r0, r5
 8011b5e:	fa03 f000 	lsl.w	r0, r3, r0
 8011b62:	9b04      	ldr	r3, [sp, #16]
 8011b64:	4303      	orrs	r3, r0
 8011b66:	3701      	adds	r7, #1
 8011b68:	9304      	str	r3, [sp, #16]
 8011b6a:	7839      	ldrb	r1, [r7, #0]
 8011b6c:	4827      	ldr	r0, [pc, #156]	; (8011c0c <_svfiprintf_r+0x1e4>)
 8011b6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011b72:	2206      	movs	r2, #6
 8011b74:	1c7e      	adds	r6, r7, #1
 8011b76:	f7ee fb3b 	bl	80001f0 <memchr>
 8011b7a:	2800      	cmp	r0, #0
 8011b7c:	d038      	beq.n	8011bf0 <_svfiprintf_r+0x1c8>
 8011b7e:	4b24      	ldr	r3, [pc, #144]	; (8011c10 <_svfiprintf_r+0x1e8>)
 8011b80:	bb13      	cbnz	r3, 8011bc8 <_svfiprintf_r+0x1a0>
 8011b82:	9b03      	ldr	r3, [sp, #12]
 8011b84:	3307      	adds	r3, #7
 8011b86:	f023 0307 	bic.w	r3, r3, #7
 8011b8a:	3308      	adds	r3, #8
 8011b8c:	9303      	str	r3, [sp, #12]
 8011b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b90:	444b      	add	r3, r9
 8011b92:	9309      	str	r3, [sp, #36]	; 0x24
 8011b94:	e76d      	b.n	8011a72 <_svfiprintf_r+0x4a>
 8011b96:	fb05 3202 	mla	r2, r5, r2, r3
 8011b9a:	2001      	movs	r0, #1
 8011b9c:	460f      	mov	r7, r1
 8011b9e:	e7a6      	b.n	8011aee <_svfiprintf_r+0xc6>
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	3701      	adds	r7, #1
 8011ba4:	9305      	str	r3, [sp, #20]
 8011ba6:	4619      	mov	r1, r3
 8011ba8:	250a      	movs	r5, #10
 8011baa:	4638      	mov	r0, r7
 8011bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011bb0:	3a30      	subs	r2, #48	; 0x30
 8011bb2:	2a09      	cmp	r2, #9
 8011bb4:	d903      	bls.n	8011bbe <_svfiprintf_r+0x196>
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d0c8      	beq.n	8011b4c <_svfiprintf_r+0x124>
 8011bba:	9105      	str	r1, [sp, #20]
 8011bbc:	e7c6      	b.n	8011b4c <_svfiprintf_r+0x124>
 8011bbe:	fb05 2101 	mla	r1, r5, r1, r2
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	4607      	mov	r7, r0
 8011bc6:	e7f0      	b.n	8011baa <_svfiprintf_r+0x182>
 8011bc8:	ab03      	add	r3, sp, #12
 8011bca:	9300      	str	r3, [sp, #0]
 8011bcc:	4622      	mov	r2, r4
 8011bce:	4b11      	ldr	r3, [pc, #68]	; (8011c14 <_svfiprintf_r+0x1ec>)
 8011bd0:	a904      	add	r1, sp, #16
 8011bd2:	4640      	mov	r0, r8
 8011bd4:	f7fc fbb4 	bl	800e340 <_printf_float>
 8011bd8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011bdc:	4681      	mov	r9, r0
 8011bde:	d1d6      	bne.n	8011b8e <_svfiprintf_r+0x166>
 8011be0:	89a3      	ldrh	r3, [r4, #12]
 8011be2:	065b      	lsls	r3, r3, #25
 8011be4:	f53f af35 	bmi.w	8011a52 <_svfiprintf_r+0x2a>
 8011be8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011bea:	b01d      	add	sp, #116	; 0x74
 8011bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bf0:	ab03      	add	r3, sp, #12
 8011bf2:	9300      	str	r3, [sp, #0]
 8011bf4:	4622      	mov	r2, r4
 8011bf6:	4b07      	ldr	r3, [pc, #28]	; (8011c14 <_svfiprintf_r+0x1ec>)
 8011bf8:	a904      	add	r1, sp, #16
 8011bfa:	4640      	mov	r0, r8
 8011bfc:	f7fc fe56 	bl	800e8ac <_printf_i>
 8011c00:	e7ea      	b.n	8011bd8 <_svfiprintf_r+0x1b0>
 8011c02:	bf00      	nop
 8011c04:	080141f4 	.word	0x080141f4
 8011c08:	080141fa 	.word	0x080141fa
 8011c0c:	080141fe 	.word	0x080141fe
 8011c10:	0800e341 	.word	0x0800e341
 8011c14:	08011973 	.word	0x08011973

08011c18 <__sfputc_r>:
 8011c18:	6893      	ldr	r3, [r2, #8]
 8011c1a:	3b01      	subs	r3, #1
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	b410      	push	{r4}
 8011c20:	6093      	str	r3, [r2, #8]
 8011c22:	da08      	bge.n	8011c36 <__sfputc_r+0x1e>
 8011c24:	6994      	ldr	r4, [r2, #24]
 8011c26:	42a3      	cmp	r3, r4
 8011c28:	db01      	blt.n	8011c2e <__sfputc_r+0x16>
 8011c2a:	290a      	cmp	r1, #10
 8011c2c:	d103      	bne.n	8011c36 <__sfputc_r+0x1e>
 8011c2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c32:	f000 b987 	b.w	8011f44 <__swbuf_r>
 8011c36:	6813      	ldr	r3, [r2, #0]
 8011c38:	1c58      	adds	r0, r3, #1
 8011c3a:	6010      	str	r0, [r2, #0]
 8011c3c:	7019      	strb	r1, [r3, #0]
 8011c3e:	4608      	mov	r0, r1
 8011c40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c44:	4770      	bx	lr

08011c46 <__sfputs_r>:
 8011c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c48:	4606      	mov	r6, r0
 8011c4a:	460f      	mov	r7, r1
 8011c4c:	4614      	mov	r4, r2
 8011c4e:	18d5      	adds	r5, r2, r3
 8011c50:	42ac      	cmp	r4, r5
 8011c52:	d101      	bne.n	8011c58 <__sfputs_r+0x12>
 8011c54:	2000      	movs	r0, #0
 8011c56:	e007      	b.n	8011c68 <__sfputs_r+0x22>
 8011c58:	463a      	mov	r2, r7
 8011c5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c5e:	4630      	mov	r0, r6
 8011c60:	f7ff ffda 	bl	8011c18 <__sfputc_r>
 8011c64:	1c43      	adds	r3, r0, #1
 8011c66:	d1f3      	bne.n	8011c50 <__sfputs_r+0xa>
 8011c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011c6c <_vfiprintf_r>:
 8011c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c70:	460c      	mov	r4, r1
 8011c72:	b09d      	sub	sp, #116	; 0x74
 8011c74:	4617      	mov	r7, r2
 8011c76:	461d      	mov	r5, r3
 8011c78:	4606      	mov	r6, r0
 8011c7a:	b118      	cbz	r0, 8011c84 <_vfiprintf_r+0x18>
 8011c7c:	6983      	ldr	r3, [r0, #24]
 8011c7e:	b90b      	cbnz	r3, 8011c84 <_vfiprintf_r+0x18>
 8011c80:	f7fe fe92 	bl	80109a8 <__sinit>
 8011c84:	4b7c      	ldr	r3, [pc, #496]	; (8011e78 <_vfiprintf_r+0x20c>)
 8011c86:	429c      	cmp	r4, r3
 8011c88:	d158      	bne.n	8011d3c <_vfiprintf_r+0xd0>
 8011c8a:	6874      	ldr	r4, [r6, #4]
 8011c8c:	89a3      	ldrh	r3, [r4, #12]
 8011c8e:	0718      	lsls	r0, r3, #28
 8011c90:	d55e      	bpl.n	8011d50 <_vfiprintf_r+0xe4>
 8011c92:	6923      	ldr	r3, [r4, #16]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d05b      	beq.n	8011d50 <_vfiprintf_r+0xe4>
 8011c98:	2300      	movs	r3, #0
 8011c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8011c9c:	2320      	movs	r3, #32
 8011c9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011ca2:	2330      	movs	r3, #48	; 0x30
 8011ca4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011ca8:	9503      	str	r5, [sp, #12]
 8011caa:	f04f 0b01 	mov.w	fp, #1
 8011cae:	46b8      	mov	r8, r7
 8011cb0:	4645      	mov	r5, r8
 8011cb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011cb6:	b10b      	cbz	r3, 8011cbc <_vfiprintf_r+0x50>
 8011cb8:	2b25      	cmp	r3, #37	; 0x25
 8011cba:	d154      	bne.n	8011d66 <_vfiprintf_r+0xfa>
 8011cbc:	ebb8 0a07 	subs.w	sl, r8, r7
 8011cc0:	d00b      	beq.n	8011cda <_vfiprintf_r+0x6e>
 8011cc2:	4653      	mov	r3, sl
 8011cc4:	463a      	mov	r2, r7
 8011cc6:	4621      	mov	r1, r4
 8011cc8:	4630      	mov	r0, r6
 8011cca:	f7ff ffbc 	bl	8011c46 <__sfputs_r>
 8011cce:	3001      	adds	r0, #1
 8011cd0:	f000 80c2 	beq.w	8011e58 <_vfiprintf_r+0x1ec>
 8011cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cd6:	4453      	add	r3, sl
 8011cd8:	9309      	str	r3, [sp, #36]	; 0x24
 8011cda:	f898 3000 	ldrb.w	r3, [r8]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	f000 80ba 	beq.w	8011e58 <_vfiprintf_r+0x1ec>
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8011cea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011cee:	9304      	str	r3, [sp, #16]
 8011cf0:	9307      	str	r3, [sp, #28]
 8011cf2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011cf6:	931a      	str	r3, [sp, #104]	; 0x68
 8011cf8:	46a8      	mov	r8, r5
 8011cfa:	2205      	movs	r2, #5
 8011cfc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011d00:	485e      	ldr	r0, [pc, #376]	; (8011e7c <_vfiprintf_r+0x210>)
 8011d02:	f7ee fa75 	bl	80001f0 <memchr>
 8011d06:	9b04      	ldr	r3, [sp, #16]
 8011d08:	bb78      	cbnz	r0, 8011d6a <_vfiprintf_r+0xfe>
 8011d0a:	06d9      	lsls	r1, r3, #27
 8011d0c:	bf44      	itt	mi
 8011d0e:	2220      	movmi	r2, #32
 8011d10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011d14:	071a      	lsls	r2, r3, #28
 8011d16:	bf44      	itt	mi
 8011d18:	222b      	movmi	r2, #43	; 0x2b
 8011d1a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011d1e:	782a      	ldrb	r2, [r5, #0]
 8011d20:	2a2a      	cmp	r2, #42	; 0x2a
 8011d22:	d02a      	beq.n	8011d7a <_vfiprintf_r+0x10e>
 8011d24:	9a07      	ldr	r2, [sp, #28]
 8011d26:	46a8      	mov	r8, r5
 8011d28:	2000      	movs	r0, #0
 8011d2a:	250a      	movs	r5, #10
 8011d2c:	4641      	mov	r1, r8
 8011d2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d32:	3b30      	subs	r3, #48	; 0x30
 8011d34:	2b09      	cmp	r3, #9
 8011d36:	d969      	bls.n	8011e0c <_vfiprintf_r+0x1a0>
 8011d38:	b360      	cbz	r0, 8011d94 <_vfiprintf_r+0x128>
 8011d3a:	e024      	b.n	8011d86 <_vfiprintf_r+0x11a>
 8011d3c:	4b50      	ldr	r3, [pc, #320]	; (8011e80 <_vfiprintf_r+0x214>)
 8011d3e:	429c      	cmp	r4, r3
 8011d40:	d101      	bne.n	8011d46 <_vfiprintf_r+0xda>
 8011d42:	68b4      	ldr	r4, [r6, #8]
 8011d44:	e7a2      	b.n	8011c8c <_vfiprintf_r+0x20>
 8011d46:	4b4f      	ldr	r3, [pc, #316]	; (8011e84 <_vfiprintf_r+0x218>)
 8011d48:	429c      	cmp	r4, r3
 8011d4a:	bf08      	it	eq
 8011d4c:	68f4      	ldreq	r4, [r6, #12]
 8011d4e:	e79d      	b.n	8011c8c <_vfiprintf_r+0x20>
 8011d50:	4621      	mov	r1, r4
 8011d52:	4630      	mov	r0, r6
 8011d54:	f000 f968 	bl	8012028 <__swsetup_r>
 8011d58:	2800      	cmp	r0, #0
 8011d5a:	d09d      	beq.n	8011c98 <_vfiprintf_r+0x2c>
 8011d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8011d60:	b01d      	add	sp, #116	; 0x74
 8011d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d66:	46a8      	mov	r8, r5
 8011d68:	e7a2      	b.n	8011cb0 <_vfiprintf_r+0x44>
 8011d6a:	4a44      	ldr	r2, [pc, #272]	; (8011e7c <_vfiprintf_r+0x210>)
 8011d6c:	1a80      	subs	r0, r0, r2
 8011d6e:	fa0b f000 	lsl.w	r0, fp, r0
 8011d72:	4318      	orrs	r0, r3
 8011d74:	9004      	str	r0, [sp, #16]
 8011d76:	4645      	mov	r5, r8
 8011d78:	e7be      	b.n	8011cf8 <_vfiprintf_r+0x8c>
 8011d7a:	9a03      	ldr	r2, [sp, #12]
 8011d7c:	1d11      	adds	r1, r2, #4
 8011d7e:	6812      	ldr	r2, [r2, #0]
 8011d80:	9103      	str	r1, [sp, #12]
 8011d82:	2a00      	cmp	r2, #0
 8011d84:	db01      	blt.n	8011d8a <_vfiprintf_r+0x11e>
 8011d86:	9207      	str	r2, [sp, #28]
 8011d88:	e004      	b.n	8011d94 <_vfiprintf_r+0x128>
 8011d8a:	4252      	negs	r2, r2
 8011d8c:	f043 0302 	orr.w	r3, r3, #2
 8011d90:	9207      	str	r2, [sp, #28]
 8011d92:	9304      	str	r3, [sp, #16]
 8011d94:	f898 3000 	ldrb.w	r3, [r8]
 8011d98:	2b2e      	cmp	r3, #46	; 0x2e
 8011d9a:	d10e      	bne.n	8011dba <_vfiprintf_r+0x14e>
 8011d9c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011da0:	2b2a      	cmp	r3, #42	; 0x2a
 8011da2:	d138      	bne.n	8011e16 <_vfiprintf_r+0x1aa>
 8011da4:	9b03      	ldr	r3, [sp, #12]
 8011da6:	1d1a      	adds	r2, r3, #4
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	9203      	str	r2, [sp, #12]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	bfb8      	it	lt
 8011db0:	f04f 33ff 	movlt.w	r3, #4294967295
 8011db4:	f108 0802 	add.w	r8, r8, #2
 8011db8:	9305      	str	r3, [sp, #20]
 8011dba:	4d33      	ldr	r5, [pc, #204]	; (8011e88 <_vfiprintf_r+0x21c>)
 8011dbc:	f898 1000 	ldrb.w	r1, [r8]
 8011dc0:	2203      	movs	r2, #3
 8011dc2:	4628      	mov	r0, r5
 8011dc4:	f7ee fa14 	bl	80001f0 <memchr>
 8011dc8:	b140      	cbz	r0, 8011ddc <_vfiprintf_r+0x170>
 8011dca:	2340      	movs	r3, #64	; 0x40
 8011dcc:	1b40      	subs	r0, r0, r5
 8011dce:	fa03 f000 	lsl.w	r0, r3, r0
 8011dd2:	9b04      	ldr	r3, [sp, #16]
 8011dd4:	4303      	orrs	r3, r0
 8011dd6:	f108 0801 	add.w	r8, r8, #1
 8011dda:	9304      	str	r3, [sp, #16]
 8011ddc:	f898 1000 	ldrb.w	r1, [r8]
 8011de0:	482a      	ldr	r0, [pc, #168]	; (8011e8c <_vfiprintf_r+0x220>)
 8011de2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011de6:	2206      	movs	r2, #6
 8011de8:	f108 0701 	add.w	r7, r8, #1
 8011dec:	f7ee fa00 	bl	80001f0 <memchr>
 8011df0:	2800      	cmp	r0, #0
 8011df2:	d037      	beq.n	8011e64 <_vfiprintf_r+0x1f8>
 8011df4:	4b26      	ldr	r3, [pc, #152]	; (8011e90 <_vfiprintf_r+0x224>)
 8011df6:	bb1b      	cbnz	r3, 8011e40 <_vfiprintf_r+0x1d4>
 8011df8:	9b03      	ldr	r3, [sp, #12]
 8011dfa:	3307      	adds	r3, #7
 8011dfc:	f023 0307 	bic.w	r3, r3, #7
 8011e00:	3308      	adds	r3, #8
 8011e02:	9303      	str	r3, [sp, #12]
 8011e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e06:	444b      	add	r3, r9
 8011e08:	9309      	str	r3, [sp, #36]	; 0x24
 8011e0a:	e750      	b.n	8011cae <_vfiprintf_r+0x42>
 8011e0c:	fb05 3202 	mla	r2, r5, r2, r3
 8011e10:	2001      	movs	r0, #1
 8011e12:	4688      	mov	r8, r1
 8011e14:	e78a      	b.n	8011d2c <_vfiprintf_r+0xc0>
 8011e16:	2300      	movs	r3, #0
 8011e18:	f108 0801 	add.w	r8, r8, #1
 8011e1c:	9305      	str	r3, [sp, #20]
 8011e1e:	4619      	mov	r1, r3
 8011e20:	250a      	movs	r5, #10
 8011e22:	4640      	mov	r0, r8
 8011e24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e28:	3a30      	subs	r2, #48	; 0x30
 8011e2a:	2a09      	cmp	r2, #9
 8011e2c:	d903      	bls.n	8011e36 <_vfiprintf_r+0x1ca>
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d0c3      	beq.n	8011dba <_vfiprintf_r+0x14e>
 8011e32:	9105      	str	r1, [sp, #20]
 8011e34:	e7c1      	b.n	8011dba <_vfiprintf_r+0x14e>
 8011e36:	fb05 2101 	mla	r1, r5, r1, r2
 8011e3a:	2301      	movs	r3, #1
 8011e3c:	4680      	mov	r8, r0
 8011e3e:	e7f0      	b.n	8011e22 <_vfiprintf_r+0x1b6>
 8011e40:	ab03      	add	r3, sp, #12
 8011e42:	9300      	str	r3, [sp, #0]
 8011e44:	4622      	mov	r2, r4
 8011e46:	4b13      	ldr	r3, [pc, #76]	; (8011e94 <_vfiprintf_r+0x228>)
 8011e48:	a904      	add	r1, sp, #16
 8011e4a:	4630      	mov	r0, r6
 8011e4c:	f7fc fa78 	bl	800e340 <_printf_float>
 8011e50:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011e54:	4681      	mov	r9, r0
 8011e56:	d1d5      	bne.n	8011e04 <_vfiprintf_r+0x198>
 8011e58:	89a3      	ldrh	r3, [r4, #12]
 8011e5a:	065b      	lsls	r3, r3, #25
 8011e5c:	f53f af7e 	bmi.w	8011d5c <_vfiprintf_r+0xf0>
 8011e60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011e62:	e77d      	b.n	8011d60 <_vfiprintf_r+0xf4>
 8011e64:	ab03      	add	r3, sp, #12
 8011e66:	9300      	str	r3, [sp, #0]
 8011e68:	4622      	mov	r2, r4
 8011e6a:	4b0a      	ldr	r3, [pc, #40]	; (8011e94 <_vfiprintf_r+0x228>)
 8011e6c:	a904      	add	r1, sp, #16
 8011e6e:	4630      	mov	r0, r6
 8011e70:	f7fc fd1c 	bl	800e8ac <_printf_i>
 8011e74:	e7ec      	b.n	8011e50 <_vfiprintf_r+0x1e4>
 8011e76:	bf00      	nop
 8011e78:	080140a8 	.word	0x080140a8
 8011e7c:	080141f4 	.word	0x080141f4
 8011e80:	080140c8 	.word	0x080140c8
 8011e84:	08014088 	.word	0x08014088
 8011e88:	080141fa 	.word	0x080141fa
 8011e8c:	080141fe 	.word	0x080141fe
 8011e90:	0800e341 	.word	0x0800e341
 8011e94:	08011c47 	.word	0x08011c47

08011e98 <__sread>:
 8011e98:	b510      	push	{r4, lr}
 8011e9a:	460c      	mov	r4, r1
 8011e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ea0:	f000 faa6 	bl	80123f0 <_read_r>
 8011ea4:	2800      	cmp	r0, #0
 8011ea6:	bfab      	itete	ge
 8011ea8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011eaa:	89a3      	ldrhlt	r3, [r4, #12]
 8011eac:	181b      	addge	r3, r3, r0
 8011eae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011eb2:	bfac      	ite	ge
 8011eb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8011eb6:	81a3      	strhlt	r3, [r4, #12]
 8011eb8:	bd10      	pop	{r4, pc}

08011eba <__swrite>:
 8011eba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ebe:	461f      	mov	r7, r3
 8011ec0:	898b      	ldrh	r3, [r1, #12]
 8011ec2:	05db      	lsls	r3, r3, #23
 8011ec4:	4605      	mov	r5, r0
 8011ec6:	460c      	mov	r4, r1
 8011ec8:	4616      	mov	r6, r2
 8011eca:	d505      	bpl.n	8011ed8 <__swrite+0x1e>
 8011ecc:	2302      	movs	r3, #2
 8011ece:	2200      	movs	r2, #0
 8011ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ed4:	f000 f9d6 	bl	8012284 <_lseek_r>
 8011ed8:	89a3      	ldrh	r3, [r4, #12]
 8011eda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ede:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011ee2:	81a3      	strh	r3, [r4, #12]
 8011ee4:	4632      	mov	r2, r6
 8011ee6:	463b      	mov	r3, r7
 8011ee8:	4628      	mov	r0, r5
 8011eea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011eee:	f000 b889 	b.w	8012004 <_write_r>

08011ef2 <__sseek>:
 8011ef2:	b510      	push	{r4, lr}
 8011ef4:	460c      	mov	r4, r1
 8011ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011efa:	f000 f9c3 	bl	8012284 <_lseek_r>
 8011efe:	1c43      	adds	r3, r0, #1
 8011f00:	89a3      	ldrh	r3, [r4, #12]
 8011f02:	bf15      	itete	ne
 8011f04:	6560      	strne	r0, [r4, #84]	; 0x54
 8011f06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011f0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011f0e:	81a3      	strheq	r3, [r4, #12]
 8011f10:	bf18      	it	ne
 8011f12:	81a3      	strhne	r3, [r4, #12]
 8011f14:	bd10      	pop	{r4, pc}

08011f16 <__sclose>:
 8011f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f1a:	f000 b8f3 	b.w	8012104 <_close_r>

08011f1e <strncmp>:
 8011f1e:	b510      	push	{r4, lr}
 8011f20:	b16a      	cbz	r2, 8011f3e <strncmp+0x20>
 8011f22:	3901      	subs	r1, #1
 8011f24:	1884      	adds	r4, r0, r2
 8011f26:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011f2a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011f2e:	4293      	cmp	r3, r2
 8011f30:	d103      	bne.n	8011f3a <strncmp+0x1c>
 8011f32:	42a0      	cmp	r0, r4
 8011f34:	d001      	beq.n	8011f3a <strncmp+0x1c>
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d1f5      	bne.n	8011f26 <strncmp+0x8>
 8011f3a:	1a98      	subs	r0, r3, r2
 8011f3c:	bd10      	pop	{r4, pc}
 8011f3e:	4610      	mov	r0, r2
 8011f40:	e7fc      	b.n	8011f3c <strncmp+0x1e>
	...

08011f44 <__swbuf_r>:
 8011f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f46:	460e      	mov	r6, r1
 8011f48:	4614      	mov	r4, r2
 8011f4a:	4605      	mov	r5, r0
 8011f4c:	b118      	cbz	r0, 8011f56 <__swbuf_r+0x12>
 8011f4e:	6983      	ldr	r3, [r0, #24]
 8011f50:	b90b      	cbnz	r3, 8011f56 <__swbuf_r+0x12>
 8011f52:	f7fe fd29 	bl	80109a8 <__sinit>
 8011f56:	4b21      	ldr	r3, [pc, #132]	; (8011fdc <__swbuf_r+0x98>)
 8011f58:	429c      	cmp	r4, r3
 8011f5a:	d12a      	bne.n	8011fb2 <__swbuf_r+0x6e>
 8011f5c:	686c      	ldr	r4, [r5, #4]
 8011f5e:	69a3      	ldr	r3, [r4, #24]
 8011f60:	60a3      	str	r3, [r4, #8]
 8011f62:	89a3      	ldrh	r3, [r4, #12]
 8011f64:	071a      	lsls	r2, r3, #28
 8011f66:	d52e      	bpl.n	8011fc6 <__swbuf_r+0x82>
 8011f68:	6923      	ldr	r3, [r4, #16]
 8011f6a:	b363      	cbz	r3, 8011fc6 <__swbuf_r+0x82>
 8011f6c:	6923      	ldr	r3, [r4, #16]
 8011f6e:	6820      	ldr	r0, [r4, #0]
 8011f70:	1ac0      	subs	r0, r0, r3
 8011f72:	6963      	ldr	r3, [r4, #20]
 8011f74:	b2f6      	uxtb	r6, r6
 8011f76:	4283      	cmp	r3, r0
 8011f78:	4637      	mov	r7, r6
 8011f7a:	dc04      	bgt.n	8011f86 <__swbuf_r+0x42>
 8011f7c:	4621      	mov	r1, r4
 8011f7e:	4628      	mov	r0, r5
 8011f80:	f000 f956 	bl	8012230 <_fflush_r>
 8011f84:	bb28      	cbnz	r0, 8011fd2 <__swbuf_r+0x8e>
 8011f86:	68a3      	ldr	r3, [r4, #8]
 8011f88:	3b01      	subs	r3, #1
 8011f8a:	60a3      	str	r3, [r4, #8]
 8011f8c:	6823      	ldr	r3, [r4, #0]
 8011f8e:	1c5a      	adds	r2, r3, #1
 8011f90:	6022      	str	r2, [r4, #0]
 8011f92:	701e      	strb	r6, [r3, #0]
 8011f94:	6963      	ldr	r3, [r4, #20]
 8011f96:	3001      	adds	r0, #1
 8011f98:	4283      	cmp	r3, r0
 8011f9a:	d004      	beq.n	8011fa6 <__swbuf_r+0x62>
 8011f9c:	89a3      	ldrh	r3, [r4, #12]
 8011f9e:	07db      	lsls	r3, r3, #31
 8011fa0:	d519      	bpl.n	8011fd6 <__swbuf_r+0x92>
 8011fa2:	2e0a      	cmp	r6, #10
 8011fa4:	d117      	bne.n	8011fd6 <__swbuf_r+0x92>
 8011fa6:	4621      	mov	r1, r4
 8011fa8:	4628      	mov	r0, r5
 8011faa:	f000 f941 	bl	8012230 <_fflush_r>
 8011fae:	b190      	cbz	r0, 8011fd6 <__swbuf_r+0x92>
 8011fb0:	e00f      	b.n	8011fd2 <__swbuf_r+0x8e>
 8011fb2:	4b0b      	ldr	r3, [pc, #44]	; (8011fe0 <__swbuf_r+0x9c>)
 8011fb4:	429c      	cmp	r4, r3
 8011fb6:	d101      	bne.n	8011fbc <__swbuf_r+0x78>
 8011fb8:	68ac      	ldr	r4, [r5, #8]
 8011fba:	e7d0      	b.n	8011f5e <__swbuf_r+0x1a>
 8011fbc:	4b09      	ldr	r3, [pc, #36]	; (8011fe4 <__swbuf_r+0xa0>)
 8011fbe:	429c      	cmp	r4, r3
 8011fc0:	bf08      	it	eq
 8011fc2:	68ec      	ldreq	r4, [r5, #12]
 8011fc4:	e7cb      	b.n	8011f5e <__swbuf_r+0x1a>
 8011fc6:	4621      	mov	r1, r4
 8011fc8:	4628      	mov	r0, r5
 8011fca:	f000 f82d 	bl	8012028 <__swsetup_r>
 8011fce:	2800      	cmp	r0, #0
 8011fd0:	d0cc      	beq.n	8011f6c <__swbuf_r+0x28>
 8011fd2:	f04f 37ff 	mov.w	r7, #4294967295
 8011fd6:	4638      	mov	r0, r7
 8011fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	080140a8 	.word	0x080140a8
 8011fe0:	080140c8 	.word	0x080140c8
 8011fe4:	08014088 	.word	0x08014088

08011fe8 <__ascii_wctomb>:
 8011fe8:	b149      	cbz	r1, 8011ffe <__ascii_wctomb+0x16>
 8011fea:	2aff      	cmp	r2, #255	; 0xff
 8011fec:	bf85      	ittet	hi
 8011fee:	238a      	movhi	r3, #138	; 0x8a
 8011ff0:	6003      	strhi	r3, [r0, #0]
 8011ff2:	700a      	strbls	r2, [r1, #0]
 8011ff4:	f04f 30ff 	movhi.w	r0, #4294967295
 8011ff8:	bf98      	it	ls
 8011ffa:	2001      	movls	r0, #1
 8011ffc:	4770      	bx	lr
 8011ffe:	4608      	mov	r0, r1
 8012000:	4770      	bx	lr
	...

08012004 <_write_r>:
 8012004:	b538      	push	{r3, r4, r5, lr}
 8012006:	4c07      	ldr	r4, [pc, #28]	; (8012024 <_write_r+0x20>)
 8012008:	4605      	mov	r5, r0
 801200a:	4608      	mov	r0, r1
 801200c:	4611      	mov	r1, r2
 801200e:	2200      	movs	r2, #0
 8012010:	6022      	str	r2, [r4, #0]
 8012012:	461a      	mov	r2, r3
 8012014:	f7f0 fc60 	bl	80028d8 <_write>
 8012018:	1c43      	adds	r3, r0, #1
 801201a:	d102      	bne.n	8012022 <_write_r+0x1e>
 801201c:	6823      	ldr	r3, [r4, #0]
 801201e:	b103      	cbz	r3, 8012022 <_write_r+0x1e>
 8012020:	602b      	str	r3, [r5, #0]
 8012022:	bd38      	pop	{r3, r4, r5, pc}
 8012024:	20000c74 	.word	0x20000c74

08012028 <__swsetup_r>:
 8012028:	4b32      	ldr	r3, [pc, #200]	; (80120f4 <__swsetup_r+0xcc>)
 801202a:	b570      	push	{r4, r5, r6, lr}
 801202c:	681d      	ldr	r5, [r3, #0]
 801202e:	4606      	mov	r6, r0
 8012030:	460c      	mov	r4, r1
 8012032:	b125      	cbz	r5, 801203e <__swsetup_r+0x16>
 8012034:	69ab      	ldr	r3, [r5, #24]
 8012036:	b913      	cbnz	r3, 801203e <__swsetup_r+0x16>
 8012038:	4628      	mov	r0, r5
 801203a:	f7fe fcb5 	bl	80109a8 <__sinit>
 801203e:	4b2e      	ldr	r3, [pc, #184]	; (80120f8 <__swsetup_r+0xd0>)
 8012040:	429c      	cmp	r4, r3
 8012042:	d10f      	bne.n	8012064 <__swsetup_r+0x3c>
 8012044:	686c      	ldr	r4, [r5, #4]
 8012046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801204a:	b29a      	uxth	r2, r3
 801204c:	0715      	lsls	r5, r2, #28
 801204e:	d42c      	bmi.n	80120aa <__swsetup_r+0x82>
 8012050:	06d0      	lsls	r0, r2, #27
 8012052:	d411      	bmi.n	8012078 <__swsetup_r+0x50>
 8012054:	2209      	movs	r2, #9
 8012056:	6032      	str	r2, [r6, #0]
 8012058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801205c:	81a3      	strh	r3, [r4, #12]
 801205e:	f04f 30ff 	mov.w	r0, #4294967295
 8012062:	e03e      	b.n	80120e2 <__swsetup_r+0xba>
 8012064:	4b25      	ldr	r3, [pc, #148]	; (80120fc <__swsetup_r+0xd4>)
 8012066:	429c      	cmp	r4, r3
 8012068:	d101      	bne.n	801206e <__swsetup_r+0x46>
 801206a:	68ac      	ldr	r4, [r5, #8]
 801206c:	e7eb      	b.n	8012046 <__swsetup_r+0x1e>
 801206e:	4b24      	ldr	r3, [pc, #144]	; (8012100 <__swsetup_r+0xd8>)
 8012070:	429c      	cmp	r4, r3
 8012072:	bf08      	it	eq
 8012074:	68ec      	ldreq	r4, [r5, #12]
 8012076:	e7e6      	b.n	8012046 <__swsetup_r+0x1e>
 8012078:	0751      	lsls	r1, r2, #29
 801207a:	d512      	bpl.n	80120a2 <__swsetup_r+0x7a>
 801207c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801207e:	b141      	cbz	r1, 8012092 <__swsetup_r+0x6a>
 8012080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012084:	4299      	cmp	r1, r3
 8012086:	d002      	beq.n	801208e <__swsetup_r+0x66>
 8012088:	4630      	mov	r0, r6
 801208a:	f7fc f81d 	bl	800e0c8 <_free_r>
 801208e:	2300      	movs	r3, #0
 8012090:	6363      	str	r3, [r4, #52]	; 0x34
 8012092:	89a3      	ldrh	r3, [r4, #12]
 8012094:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012098:	81a3      	strh	r3, [r4, #12]
 801209a:	2300      	movs	r3, #0
 801209c:	6063      	str	r3, [r4, #4]
 801209e:	6923      	ldr	r3, [r4, #16]
 80120a0:	6023      	str	r3, [r4, #0]
 80120a2:	89a3      	ldrh	r3, [r4, #12]
 80120a4:	f043 0308 	orr.w	r3, r3, #8
 80120a8:	81a3      	strh	r3, [r4, #12]
 80120aa:	6923      	ldr	r3, [r4, #16]
 80120ac:	b94b      	cbnz	r3, 80120c2 <__swsetup_r+0x9a>
 80120ae:	89a3      	ldrh	r3, [r4, #12]
 80120b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80120b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80120b8:	d003      	beq.n	80120c2 <__swsetup_r+0x9a>
 80120ba:	4621      	mov	r1, r4
 80120bc:	4630      	mov	r0, r6
 80120be:	f000 f917 	bl	80122f0 <__smakebuf_r>
 80120c2:	89a2      	ldrh	r2, [r4, #12]
 80120c4:	f012 0301 	ands.w	r3, r2, #1
 80120c8:	d00c      	beq.n	80120e4 <__swsetup_r+0xbc>
 80120ca:	2300      	movs	r3, #0
 80120cc:	60a3      	str	r3, [r4, #8]
 80120ce:	6963      	ldr	r3, [r4, #20]
 80120d0:	425b      	negs	r3, r3
 80120d2:	61a3      	str	r3, [r4, #24]
 80120d4:	6923      	ldr	r3, [r4, #16]
 80120d6:	b953      	cbnz	r3, 80120ee <__swsetup_r+0xc6>
 80120d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80120e0:	d1ba      	bne.n	8012058 <__swsetup_r+0x30>
 80120e2:	bd70      	pop	{r4, r5, r6, pc}
 80120e4:	0792      	lsls	r2, r2, #30
 80120e6:	bf58      	it	pl
 80120e8:	6963      	ldrpl	r3, [r4, #20]
 80120ea:	60a3      	str	r3, [r4, #8]
 80120ec:	e7f2      	b.n	80120d4 <__swsetup_r+0xac>
 80120ee:	2000      	movs	r0, #0
 80120f0:	e7f7      	b.n	80120e2 <__swsetup_r+0xba>
 80120f2:	bf00      	nop
 80120f4:	200002d0 	.word	0x200002d0
 80120f8:	080140a8 	.word	0x080140a8
 80120fc:	080140c8 	.word	0x080140c8
 8012100:	08014088 	.word	0x08014088

08012104 <_close_r>:
 8012104:	b538      	push	{r3, r4, r5, lr}
 8012106:	4c06      	ldr	r4, [pc, #24]	; (8012120 <_close_r+0x1c>)
 8012108:	2300      	movs	r3, #0
 801210a:	4605      	mov	r5, r0
 801210c:	4608      	mov	r0, r1
 801210e:	6023      	str	r3, [r4, #0]
 8012110:	f7f0 f87b 	bl	800220a <_close>
 8012114:	1c43      	adds	r3, r0, #1
 8012116:	d102      	bne.n	801211e <_close_r+0x1a>
 8012118:	6823      	ldr	r3, [r4, #0]
 801211a:	b103      	cbz	r3, 801211e <_close_r+0x1a>
 801211c:	602b      	str	r3, [r5, #0]
 801211e:	bd38      	pop	{r3, r4, r5, pc}
 8012120:	20000c74 	.word	0x20000c74

08012124 <__sflush_r>:
 8012124:	898a      	ldrh	r2, [r1, #12]
 8012126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801212a:	4605      	mov	r5, r0
 801212c:	0710      	lsls	r0, r2, #28
 801212e:	460c      	mov	r4, r1
 8012130:	d458      	bmi.n	80121e4 <__sflush_r+0xc0>
 8012132:	684b      	ldr	r3, [r1, #4]
 8012134:	2b00      	cmp	r3, #0
 8012136:	dc05      	bgt.n	8012144 <__sflush_r+0x20>
 8012138:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801213a:	2b00      	cmp	r3, #0
 801213c:	dc02      	bgt.n	8012144 <__sflush_r+0x20>
 801213e:	2000      	movs	r0, #0
 8012140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012146:	2e00      	cmp	r6, #0
 8012148:	d0f9      	beq.n	801213e <__sflush_r+0x1a>
 801214a:	2300      	movs	r3, #0
 801214c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012150:	682f      	ldr	r7, [r5, #0]
 8012152:	6a21      	ldr	r1, [r4, #32]
 8012154:	602b      	str	r3, [r5, #0]
 8012156:	d032      	beq.n	80121be <__sflush_r+0x9a>
 8012158:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801215a:	89a3      	ldrh	r3, [r4, #12]
 801215c:	075a      	lsls	r2, r3, #29
 801215e:	d505      	bpl.n	801216c <__sflush_r+0x48>
 8012160:	6863      	ldr	r3, [r4, #4]
 8012162:	1ac0      	subs	r0, r0, r3
 8012164:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012166:	b10b      	cbz	r3, 801216c <__sflush_r+0x48>
 8012168:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801216a:	1ac0      	subs	r0, r0, r3
 801216c:	2300      	movs	r3, #0
 801216e:	4602      	mov	r2, r0
 8012170:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012172:	6a21      	ldr	r1, [r4, #32]
 8012174:	4628      	mov	r0, r5
 8012176:	47b0      	blx	r6
 8012178:	1c43      	adds	r3, r0, #1
 801217a:	89a3      	ldrh	r3, [r4, #12]
 801217c:	d106      	bne.n	801218c <__sflush_r+0x68>
 801217e:	6829      	ldr	r1, [r5, #0]
 8012180:	291d      	cmp	r1, #29
 8012182:	d848      	bhi.n	8012216 <__sflush_r+0xf2>
 8012184:	4a29      	ldr	r2, [pc, #164]	; (801222c <__sflush_r+0x108>)
 8012186:	40ca      	lsrs	r2, r1
 8012188:	07d6      	lsls	r6, r2, #31
 801218a:	d544      	bpl.n	8012216 <__sflush_r+0xf2>
 801218c:	2200      	movs	r2, #0
 801218e:	6062      	str	r2, [r4, #4]
 8012190:	04d9      	lsls	r1, r3, #19
 8012192:	6922      	ldr	r2, [r4, #16]
 8012194:	6022      	str	r2, [r4, #0]
 8012196:	d504      	bpl.n	80121a2 <__sflush_r+0x7e>
 8012198:	1c42      	adds	r2, r0, #1
 801219a:	d101      	bne.n	80121a0 <__sflush_r+0x7c>
 801219c:	682b      	ldr	r3, [r5, #0]
 801219e:	b903      	cbnz	r3, 80121a2 <__sflush_r+0x7e>
 80121a0:	6560      	str	r0, [r4, #84]	; 0x54
 80121a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80121a4:	602f      	str	r7, [r5, #0]
 80121a6:	2900      	cmp	r1, #0
 80121a8:	d0c9      	beq.n	801213e <__sflush_r+0x1a>
 80121aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121ae:	4299      	cmp	r1, r3
 80121b0:	d002      	beq.n	80121b8 <__sflush_r+0x94>
 80121b2:	4628      	mov	r0, r5
 80121b4:	f7fb ff88 	bl	800e0c8 <_free_r>
 80121b8:	2000      	movs	r0, #0
 80121ba:	6360      	str	r0, [r4, #52]	; 0x34
 80121bc:	e7c0      	b.n	8012140 <__sflush_r+0x1c>
 80121be:	2301      	movs	r3, #1
 80121c0:	4628      	mov	r0, r5
 80121c2:	47b0      	blx	r6
 80121c4:	1c41      	adds	r1, r0, #1
 80121c6:	d1c8      	bne.n	801215a <__sflush_r+0x36>
 80121c8:	682b      	ldr	r3, [r5, #0]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d0c5      	beq.n	801215a <__sflush_r+0x36>
 80121ce:	2b1d      	cmp	r3, #29
 80121d0:	d001      	beq.n	80121d6 <__sflush_r+0xb2>
 80121d2:	2b16      	cmp	r3, #22
 80121d4:	d101      	bne.n	80121da <__sflush_r+0xb6>
 80121d6:	602f      	str	r7, [r5, #0]
 80121d8:	e7b1      	b.n	801213e <__sflush_r+0x1a>
 80121da:	89a3      	ldrh	r3, [r4, #12]
 80121dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121e0:	81a3      	strh	r3, [r4, #12]
 80121e2:	e7ad      	b.n	8012140 <__sflush_r+0x1c>
 80121e4:	690f      	ldr	r7, [r1, #16]
 80121e6:	2f00      	cmp	r7, #0
 80121e8:	d0a9      	beq.n	801213e <__sflush_r+0x1a>
 80121ea:	0793      	lsls	r3, r2, #30
 80121ec:	680e      	ldr	r6, [r1, #0]
 80121ee:	bf08      	it	eq
 80121f0:	694b      	ldreq	r3, [r1, #20]
 80121f2:	600f      	str	r7, [r1, #0]
 80121f4:	bf18      	it	ne
 80121f6:	2300      	movne	r3, #0
 80121f8:	eba6 0807 	sub.w	r8, r6, r7
 80121fc:	608b      	str	r3, [r1, #8]
 80121fe:	f1b8 0f00 	cmp.w	r8, #0
 8012202:	dd9c      	ble.n	801213e <__sflush_r+0x1a>
 8012204:	4643      	mov	r3, r8
 8012206:	463a      	mov	r2, r7
 8012208:	6a21      	ldr	r1, [r4, #32]
 801220a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801220c:	4628      	mov	r0, r5
 801220e:	47b0      	blx	r6
 8012210:	2800      	cmp	r0, #0
 8012212:	dc06      	bgt.n	8012222 <__sflush_r+0xfe>
 8012214:	89a3      	ldrh	r3, [r4, #12]
 8012216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801221a:	81a3      	strh	r3, [r4, #12]
 801221c:	f04f 30ff 	mov.w	r0, #4294967295
 8012220:	e78e      	b.n	8012140 <__sflush_r+0x1c>
 8012222:	4407      	add	r7, r0
 8012224:	eba8 0800 	sub.w	r8, r8, r0
 8012228:	e7e9      	b.n	80121fe <__sflush_r+0xda>
 801222a:	bf00      	nop
 801222c:	20400001 	.word	0x20400001

08012230 <_fflush_r>:
 8012230:	b538      	push	{r3, r4, r5, lr}
 8012232:	690b      	ldr	r3, [r1, #16]
 8012234:	4605      	mov	r5, r0
 8012236:	460c      	mov	r4, r1
 8012238:	b1db      	cbz	r3, 8012272 <_fflush_r+0x42>
 801223a:	b118      	cbz	r0, 8012244 <_fflush_r+0x14>
 801223c:	6983      	ldr	r3, [r0, #24]
 801223e:	b90b      	cbnz	r3, 8012244 <_fflush_r+0x14>
 8012240:	f7fe fbb2 	bl	80109a8 <__sinit>
 8012244:	4b0c      	ldr	r3, [pc, #48]	; (8012278 <_fflush_r+0x48>)
 8012246:	429c      	cmp	r4, r3
 8012248:	d109      	bne.n	801225e <_fflush_r+0x2e>
 801224a:	686c      	ldr	r4, [r5, #4]
 801224c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012250:	b17b      	cbz	r3, 8012272 <_fflush_r+0x42>
 8012252:	4621      	mov	r1, r4
 8012254:	4628      	mov	r0, r5
 8012256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801225a:	f7ff bf63 	b.w	8012124 <__sflush_r>
 801225e:	4b07      	ldr	r3, [pc, #28]	; (801227c <_fflush_r+0x4c>)
 8012260:	429c      	cmp	r4, r3
 8012262:	d101      	bne.n	8012268 <_fflush_r+0x38>
 8012264:	68ac      	ldr	r4, [r5, #8]
 8012266:	e7f1      	b.n	801224c <_fflush_r+0x1c>
 8012268:	4b05      	ldr	r3, [pc, #20]	; (8012280 <_fflush_r+0x50>)
 801226a:	429c      	cmp	r4, r3
 801226c:	bf08      	it	eq
 801226e:	68ec      	ldreq	r4, [r5, #12]
 8012270:	e7ec      	b.n	801224c <_fflush_r+0x1c>
 8012272:	2000      	movs	r0, #0
 8012274:	bd38      	pop	{r3, r4, r5, pc}
 8012276:	bf00      	nop
 8012278:	080140a8 	.word	0x080140a8
 801227c:	080140c8 	.word	0x080140c8
 8012280:	08014088 	.word	0x08014088

08012284 <_lseek_r>:
 8012284:	b538      	push	{r3, r4, r5, lr}
 8012286:	4c07      	ldr	r4, [pc, #28]	; (80122a4 <_lseek_r+0x20>)
 8012288:	4605      	mov	r5, r0
 801228a:	4608      	mov	r0, r1
 801228c:	4611      	mov	r1, r2
 801228e:	2200      	movs	r2, #0
 8012290:	6022      	str	r2, [r4, #0]
 8012292:	461a      	mov	r2, r3
 8012294:	f7ef ffe0 	bl	8002258 <_lseek>
 8012298:	1c43      	adds	r3, r0, #1
 801229a:	d102      	bne.n	80122a2 <_lseek_r+0x1e>
 801229c:	6823      	ldr	r3, [r4, #0]
 801229e:	b103      	cbz	r3, 80122a2 <_lseek_r+0x1e>
 80122a0:	602b      	str	r3, [r5, #0]
 80122a2:	bd38      	pop	{r3, r4, r5, pc}
 80122a4:	20000c74 	.word	0x20000c74

080122a8 <__swhatbuf_r>:
 80122a8:	b570      	push	{r4, r5, r6, lr}
 80122aa:	460e      	mov	r6, r1
 80122ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122b0:	2900      	cmp	r1, #0
 80122b2:	b096      	sub	sp, #88	; 0x58
 80122b4:	4614      	mov	r4, r2
 80122b6:	461d      	mov	r5, r3
 80122b8:	da07      	bge.n	80122ca <__swhatbuf_r+0x22>
 80122ba:	2300      	movs	r3, #0
 80122bc:	602b      	str	r3, [r5, #0]
 80122be:	89b3      	ldrh	r3, [r6, #12]
 80122c0:	061a      	lsls	r2, r3, #24
 80122c2:	d410      	bmi.n	80122e6 <__swhatbuf_r+0x3e>
 80122c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80122c8:	e00e      	b.n	80122e8 <__swhatbuf_r+0x40>
 80122ca:	466a      	mov	r2, sp
 80122cc:	f000 f8a2 	bl	8012414 <_fstat_r>
 80122d0:	2800      	cmp	r0, #0
 80122d2:	dbf2      	blt.n	80122ba <__swhatbuf_r+0x12>
 80122d4:	9a01      	ldr	r2, [sp, #4]
 80122d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80122da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80122de:	425a      	negs	r2, r3
 80122e0:	415a      	adcs	r2, r3
 80122e2:	602a      	str	r2, [r5, #0]
 80122e4:	e7ee      	b.n	80122c4 <__swhatbuf_r+0x1c>
 80122e6:	2340      	movs	r3, #64	; 0x40
 80122e8:	2000      	movs	r0, #0
 80122ea:	6023      	str	r3, [r4, #0]
 80122ec:	b016      	add	sp, #88	; 0x58
 80122ee:	bd70      	pop	{r4, r5, r6, pc}

080122f0 <__smakebuf_r>:
 80122f0:	898b      	ldrh	r3, [r1, #12]
 80122f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80122f4:	079d      	lsls	r5, r3, #30
 80122f6:	4606      	mov	r6, r0
 80122f8:	460c      	mov	r4, r1
 80122fa:	d507      	bpl.n	801230c <__smakebuf_r+0x1c>
 80122fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012300:	6023      	str	r3, [r4, #0]
 8012302:	6123      	str	r3, [r4, #16]
 8012304:	2301      	movs	r3, #1
 8012306:	6163      	str	r3, [r4, #20]
 8012308:	b002      	add	sp, #8
 801230a:	bd70      	pop	{r4, r5, r6, pc}
 801230c:	ab01      	add	r3, sp, #4
 801230e:	466a      	mov	r2, sp
 8012310:	f7ff ffca 	bl	80122a8 <__swhatbuf_r>
 8012314:	9900      	ldr	r1, [sp, #0]
 8012316:	4605      	mov	r5, r0
 8012318:	4630      	mov	r0, r6
 801231a:	f7fb ff23 	bl	800e164 <_malloc_r>
 801231e:	b948      	cbnz	r0, 8012334 <__smakebuf_r+0x44>
 8012320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012324:	059a      	lsls	r2, r3, #22
 8012326:	d4ef      	bmi.n	8012308 <__smakebuf_r+0x18>
 8012328:	f023 0303 	bic.w	r3, r3, #3
 801232c:	f043 0302 	orr.w	r3, r3, #2
 8012330:	81a3      	strh	r3, [r4, #12]
 8012332:	e7e3      	b.n	80122fc <__smakebuf_r+0xc>
 8012334:	4b0d      	ldr	r3, [pc, #52]	; (801236c <__smakebuf_r+0x7c>)
 8012336:	62b3      	str	r3, [r6, #40]	; 0x28
 8012338:	89a3      	ldrh	r3, [r4, #12]
 801233a:	6020      	str	r0, [r4, #0]
 801233c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012340:	81a3      	strh	r3, [r4, #12]
 8012342:	9b00      	ldr	r3, [sp, #0]
 8012344:	6163      	str	r3, [r4, #20]
 8012346:	9b01      	ldr	r3, [sp, #4]
 8012348:	6120      	str	r0, [r4, #16]
 801234a:	b15b      	cbz	r3, 8012364 <__smakebuf_r+0x74>
 801234c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012350:	4630      	mov	r0, r6
 8012352:	f000 f871 	bl	8012438 <_isatty_r>
 8012356:	b128      	cbz	r0, 8012364 <__smakebuf_r+0x74>
 8012358:	89a3      	ldrh	r3, [r4, #12]
 801235a:	f023 0303 	bic.w	r3, r3, #3
 801235e:	f043 0301 	orr.w	r3, r3, #1
 8012362:	81a3      	strh	r3, [r4, #12]
 8012364:	89a3      	ldrh	r3, [r4, #12]
 8012366:	431d      	orrs	r5, r3
 8012368:	81a5      	strh	r5, [r4, #12]
 801236a:	e7cd      	b.n	8012308 <__smakebuf_r+0x18>
 801236c:	08010971 	.word	0x08010971

08012370 <memmove>:
 8012370:	4288      	cmp	r0, r1
 8012372:	b510      	push	{r4, lr}
 8012374:	eb01 0302 	add.w	r3, r1, r2
 8012378:	d807      	bhi.n	801238a <memmove+0x1a>
 801237a:	1e42      	subs	r2, r0, #1
 801237c:	4299      	cmp	r1, r3
 801237e:	d00a      	beq.n	8012396 <memmove+0x26>
 8012380:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012384:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012388:	e7f8      	b.n	801237c <memmove+0xc>
 801238a:	4283      	cmp	r3, r0
 801238c:	d9f5      	bls.n	801237a <memmove+0xa>
 801238e:	1881      	adds	r1, r0, r2
 8012390:	1ad2      	subs	r2, r2, r3
 8012392:	42d3      	cmn	r3, r2
 8012394:	d100      	bne.n	8012398 <memmove+0x28>
 8012396:	bd10      	pop	{r4, pc}
 8012398:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801239c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80123a0:	e7f7      	b.n	8012392 <memmove+0x22>

080123a2 <_realloc_r>:
 80123a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123a4:	4607      	mov	r7, r0
 80123a6:	4614      	mov	r4, r2
 80123a8:	460e      	mov	r6, r1
 80123aa:	b921      	cbnz	r1, 80123b6 <_realloc_r+0x14>
 80123ac:	4611      	mov	r1, r2
 80123ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80123b2:	f7fb bed7 	b.w	800e164 <_malloc_r>
 80123b6:	b922      	cbnz	r2, 80123c2 <_realloc_r+0x20>
 80123b8:	f7fb fe86 	bl	800e0c8 <_free_r>
 80123bc:	4625      	mov	r5, r4
 80123be:	4628      	mov	r0, r5
 80123c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80123c2:	f000 f849 	bl	8012458 <_malloc_usable_size_r>
 80123c6:	42a0      	cmp	r0, r4
 80123c8:	d20f      	bcs.n	80123ea <_realloc_r+0x48>
 80123ca:	4621      	mov	r1, r4
 80123cc:	4638      	mov	r0, r7
 80123ce:	f7fb fec9 	bl	800e164 <_malloc_r>
 80123d2:	4605      	mov	r5, r0
 80123d4:	2800      	cmp	r0, #0
 80123d6:	d0f2      	beq.n	80123be <_realloc_r+0x1c>
 80123d8:	4631      	mov	r1, r6
 80123da:	4622      	mov	r2, r4
 80123dc:	f7fb fe60 	bl	800e0a0 <memcpy>
 80123e0:	4631      	mov	r1, r6
 80123e2:	4638      	mov	r0, r7
 80123e4:	f7fb fe70 	bl	800e0c8 <_free_r>
 80123e8:	e7e9      	b.n	80123be <_realloc_r+0x1c>
 80123ea:	4635      	mov	r5, r6
 80123ec:	e7e7      	b.n	80123be <_realloc_r+0x1c>
	...

080123f0 <_read_r>:
 80123f0:	b538      	push	{r3, r4, r5, lr}
 80123f2:	4c07      	ldr	r4, [pc, #28]	; (8012410 <_read_r+0x20>)
 80123f4:	4605      	mov	r5, r0
 80123f6:	4608      	mov	r0, r1
 80123f8:	4611      	mov	r1, r2
 80123fa:	2200      	movs	r2, #0
 80123fc:	6022      	str	r2, [r4, #0]
 80123fe:	461a      	mov	r2, r3
 8012400:	f7ef fee6 	bl	80021d0 <_read>
 8012404:	1c43      	adds	r3, r0, #1
 8012406:	d102      	bne.n	801240e <_read_r+0x1e>
 8012408:	6823      	ldr	r3, [r4, #0]
 801240a:	b103      	cbz	r3, 801240e <_read_r+0x1e>
 801240c:	602b      	str	r3, [r5, #0]
 801240e:	bd38      	pop	{r3, r4, r5, pc}
 8012410:	20000c74 	.word	0x20000c74

08012414 <_fstat_r>:
 8012414:	b538      	push	{r3, r4, r5, lr}
 8012416:	4c07      	ldr	r4, [pc, #28]	; (8012434 <_fstat_r+0x20>)
 8012418:	2300      	movs	r3, #0
 801241a:	4605      	mov	r5, r0
 801241c:	4608      	mov	r0, r1
 801241e:	4611      	mov	r1, r2
 8012420:	6023      	str	r3, [r4, #0]
 8012422:	f7ef fefe 	bl	8002222 <_fstat>
 8012426:	1c43      	adds	r3, r0, #1
 8012428:	d102      	bne.n	8012430 <_fstat_r+0x1c>
 801242a:	6823      	ldr	r3, [r4, #0]
 801242c:	b103      	cbz	r3, 8012430 <_fstat_r+0x1c>
 801242e:	602b      	str	r3, [r5, #0]
 8012430:	bd38      	pop	{r3, r4, r5, pc}
 8012432:	bf00      	nop
 8012434:	20000c74 	.word	0x20000c74

08012438 <_isatty_r>:
 8012438:	b538      	push	{r3, r4, r5, lr}
 801243a:	4c06      	ldr	r4, [pc, #24]	; (8012454 <_isatty_r+0x1c>)
 801243c:	2300      	movs	r3, #0
 801243e:	4605      	mov	r5, r0
 8012440:	4608      	mov	r0, r1
 8012442:	6023      	str	r3, [r4, #0]
 8012444:	f7ef fefd 	bl	8002242 <_isatty>
 8012448:	1c43      	adds	r3, r0, #1
 801244a:	d102      	bne.n	8012452 <_isatty_r+0x1a>
 801244c:	6823      	ldr	r3, [r4, #0]
 801244e:	b103      	cbz	r3, 8012452 <_isatty_r+0x1a>
 8012450:	602b      	str	r3, [r5, #0]
 8012452:	bd38      	pop	{r3, r4, r5, pc}
 8012454:	20000c74 	.word	0x20000c74

08012458 <_malloc_usable_size_r>:
 8012458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801245c:	1f18      	subs	r0, r3, #4
 801245e:	2b00      	cmp	r3, #0
 8012460:	bfbc      	itt	lt
 8012462:	580b      	ldrlt	r3, [r1, r0]
 8012464:	18c0      	addlt	r0, r0, r3
 8012466:	4770      	bx	lr

08012468 <cos>:
 8012468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801246a:	ec51 0b10 	vmov	r0, r1, d0
 801246e:	4a1e      	ldr	r2, [pc, #120]	; (80124e8 <cos+0x80>)
 8012470:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012474:	4293      	cmp	r3, r2
 8012476:	dc06      	bgt.n	8012486 <cos+0x1e>
 8012478:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80124e0 <cos+0x78>
 801247c:	f000 fdd4 	bl	8013028 <__kernel_cos>
 8012480:	ec51 0b10 	vmov	r0, r1, d0
 8012484:	e007      	b.n	8012496 <cos+0x2e>
 8012486:	4a19      	ldr	r2, [pc, #100]	; (80124ec <cos+0x84>)
 8012488:	4293      	cmp	r3, r2
 801248a:	dd09      	ble.n	80124a0 <cos+0x38>
 801248c:	ee10 2a10 	vmov	r2, s0
 8012490:	460b      	mov	r3, r1
 8012492:	f7ed ff01 	bl	8000298 <__aeabi_dsub>
 8012496:	ec41 0b10 	vmov	d0, r0, r1
 801249a:	b005      	add	sp, #20
 801249c:	f85d fb04 	ldr.w	pc, [sp], #4
 80124a0:	4668      	mov	r0, sp
 80124a2:	f000 fb1d 	bl	8012ae0 <__ieee754_rem_pio2>
 80124a6:	f000 0003 	and.w	r0, r0, #3
 80124aa:	2801      	cmp	r0, #1
 80124ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80124b0:	ed9d 0b00 	vldr	d0, [sp]
 80124b4:	d007      	beq.n	80124c6 <cos+0x5e>
 80124b6:	2802      	cmp	r0, #2
 80124b8:	d00e      	beq.n	80124d8 <cos+0x70>
 80124ba:	2800      	cmp	r0, #0
 80124bc:	d0de      	beq.n	801247c <cos+0x14>
 80124be:	2001      	movs	r0, #1
 80124c0:	f001 f9ba 	bl	8013838 <__kernel_sin>
 80124c4:	e7dc      	b.n	8012480 <cos+0x18>
 80124c6:	f001 f9b7 	bl	8013838 <__kernel_sin>
 80124ca:	ec53 2b10 	vmov	r2, r3, d0
 80124ce:	ee10 0a10 	vmov	r0, s0
 80124d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80124d6:	e7de      	b.n	8012496 <cos+0x2e>
 80124d8:	f000 fda6 	bl	8013028 <__kernel_cos>
 80124dc:	e7f5      	b.n	80124ca <cos+0x62>
 80124de:	bf00      	nop
	...
 80124e8:	3fe921fb 	.word	0x3fe921fb
 80124ec:	7fefffff 	.word	0x7fefffff

080124f0 <sin>:
 80124f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80124f2:	ec51 0b10 	vmov	r0, r1, d0
 80124f6:	4a20      	ldr	r2, [pc, #128]	; (8012578 <sin+0x88>)
 80124f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80124fc:	4293      	cmp	r3, r2
 80124fe:	dc07      	bgt.n	8012510 <sin+0x20>
 8012500:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012570 <sin+0x80>
 8012504:	2000      	movs	r0, #0
 8012506:	f001 f997 	bl	8013838 <__kernel_sin>
 801250a:	ec51 0b10 	vmov	r0, r1, d0
 801250e:	e007      	b.n	8012520 <sin+0x30>
 8012510:	4a1a      	ldr	r2, [pc, #104]	; (801257c <sin+0x8c>)
 8012512:	4293      	cmp	r3, r2
 8012514:	dd09      	ble.n	801252a <sin+0x3a>
 8012516:	ee10 2a10 	vmov	r2, s0
 801251a:	460b      	mov	r3, r1
 801251c:	f7ed febc 	bl	8000298 <__aeabi_dsub>
 8012520:	ec41 0b10 	vmov	d0, r0, r1
 8012524:	b005      	add	sp, #20
 8012526:	f85d fb04 	ldr.w	pc, [sp], #4
 801252a:	4668      	mov	r0, sp
 801252c:	f000 fad8 	bl	8012ae0 <__ieee754_rem_pio2>
 8012530:	f000 0003 	and.w	r0, r0, #3
 8012534:	2801      	cmp	r0, #1
 8012536:	ed9d 1b02 	vldr	d1, [sp, #8]
 801253a:	ed9d 0b00 	vldr	d0, [sp]
 801253e:	d004      	beq.n	801254a <sin+0x5a>
 8012540:	2802      	cmp	r0, #2
 8012542:	d005      	beq.n	8012550 <sin+0x60>
 8012544:	b970      	cbnz	r0, 8012564 <sin+0x74>
 8012546:	2001      	movs	r0, #1
 8012548:	e7dd      	b.n	8012506 <sin+0x16>
 801254a:	f000 fd6d 	bl	8013028 <__kernel_cos>
 801254e:	e7dc      	b.n	801250a <sin+0x1a>
 8012550:	2001      	movs	r0, #1
 8012552:	f001 f971 	bl	8013838 <__kernel_sin>
 8012556:	ec53 2b10 	vmov	r2, r3, d0
 801255a:	ee10 0a10 	vmov	r0, s0
 801255e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012562:	e7dd      	b.n	8012520 <sin+0x30>
 8012564:	f000 fd60 	bl	8013028 <__kernel_cos>
 8012568:	e7f5      	b.n	8012556 <sin+0x66>
 801256a:	bf00      	nop
 801256c:	f3af 8000 	nop.w
	...
 8012578:	3fe921fb 	.word	0x3fe921fb
 801257c:	7fefffff 	.word	0x7fefffff

08012580 <atan2>:
 8012580:	f000 b8be 	b.w	8012700 <__ieee754_atan2>

08012584 <fmod>:
 8012584:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012588:	ed2d 8b02 	vpush	{d8}
 801258c:	b08b      	sub	sp, #44	; 0x2c
 801258e:	ec55 4b10 	vmov	r4, r5, d0
 8012592:	ec57 6b11 	vmov	r6, r7, d1
 8012596:	f000 f991 	bl	80128bc <__ieee754_fmod>
 801259a:	4b2a      	ldr	r3, [pc, #168]	; (8012644 <fmod+0xc0>)
 801259c:	eeb0 8a40 	vmov.f32	s16, s0
 80125a0:	eef0 8a60 	vmov.f32	s17, s1
 80125a4:	f993 8000 	ldrsb.w	r8, [r3]
 80125a8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80125ac:	d030      	beq.n	8012610 <fmod+0x8c>
 80125ae:	4632      	mov	r2, r6
 80125b0:	463b      	mov	r3, r7
 80125b2:	4630      	mov	r0, r6
 80125b4:	4639      	mov	r1, r7
 80125b6:	f7ee fac1 	bl	8000b3c <__aeabi_dcmpun>
 80125ba:	bb48      	cbnz	r0, 8012610 <fmod+0x8c>
 80125bc:	4622      	mov	r2, r4
 80125be:	462b      	mov	r3, r5
 80125c0:	4620      	mov	r0, r4
 80125c2:	4629      	mov	r1, r5
 80125c4:	f7ee faba 	bl	8000b3c <__aeabi_dcmpun>
 80125c8:	4681      	mov	r9, r0
 80125ca:	bb08      	cbnz	r0, 8012610 <fmod+0x8c>
 80125cc:	2200      	movs	r2, #0
 80125ce:	2300      	movs	r3, #0
 80125d0:	4630      	mov	r0, r6
 80125d2:	4639      	mov	r1, r7
 80125d4:	f7ee fa80 	bl	8000ad8 <__aeabi_dcmpeq>
 80125d8:	b1d0      	cbz	r0, 8012610 <fmod+0x8c>
 80125da:	2301      	movs	r3, #1
 80125dc:	9300      	str	r3, [sp, #0]
 80125de:	4b1a      	ldr	r3, [pc, #104]	; (8012648 <fmod+0xc4>)
 80125e0:	9301      	str	r3, [sp, #4]
 80125e2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80125e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80125ea:	f8cd 9020 	str.w	r9, [sp, #32]
 80125ee:	f1b8 0f00 	cmp.w	r8, #0
 80125f2:	d116      	bne.n	8012622 <fmod+0x9e>
 80125f4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80125f8:	4668      	mov	r0, sp
 80125fa:	f001 fc09 	bl	8013e10 <matherr>
 80125fe:	b1d8      	cbz	r0, 8012638 <fmod+0xb4>
 8012600:	9b08      	ldr	r3, [sp, #32]
 8012602:	b11b      	cbz	r3, 801260c <fmod+0x88>
 8012604:	f7fb fd1a 	bl	800e03c <__errno>
 8012608:	9b08      	ldr	r3, [sp, #32]
 801260a:	6003      	str	r3, [r0, #0]
 801260c:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012610:	eeb0 0a48 	vmov.f32	s0, s16
 8012614:	eef0 0a68 	vmov.f32	s1, s17
 8012618:	b00b      	add	sp, #44	; 0x2c
 801261a:	ecbd 8b02 	vpop	{d8}
 801261e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012622:	2200      	movs	r2, #0
 8012624:	2300      	movs	r3, #0
 8012626:	4610      	mov	r0, r2
 8012628:	4619      	mov	r1, r3
 801262a:	f7ee f917 	bl	800085c <__aeabi_ddiv>
 801262e:	f1b8 0f02 	cmp.w	r8, #2
 8012632:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012636:	d1df      	bne.n	80125f8 <fmod+0x74>
 8012638:	f7fb fd00 	bl	800e03c <__errno>
 801263c:	2321      	movs	r3, #33	; 0x21
 801263e:	6003      	str	r3, [r0, #0]
 8012640:	e7de      	b.n	8012600 <fmod+0x7c>
 8012642:	bf00      	nop
 8012644:	200004a0 	.word	0x200004a0
 8012648:	08014306 	.word	0x08014306

0801264c <sqrt>:
 801264c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012650:	ed2d 8b02 	vpush	{d8}
 8012654:	b08b      	sub	sp, #44	; 0x2c
 8012656:	ec55 4b10 	vmov	r4, r5, d0
 801265a:	f000 fc33 	bl	8012ec4 <__ieee754_sqrt>
 801265e:	4b26      	ldr	r3, [pc, #152]	; (80126f8 <sqrt+0xac>)
 8012660:	eeb0 8a40 	vmov.f32	s16, s0
 8012664:	eef0 8a60 	vmov.f32	s17, s1
 8012668:	f993 6000 	ldrsb.w	r6, [r3]
 801266c:	1c73      	adds	r3, r6, #1
 801266e:	d02a      	beq.n	80126c6 <sqrt+0x7a>
 8012670:	4622      	mov	r2, r4
 8012672:	462b      	mov	r3, r5
 8012674:	4620      	mov	r0, r4
 8012676:	4629      	mov	r1, r5
 8012678:	f7ee fa60 	bl	8000b3c <__aeabi_dcmpun>
 801267c:	4607      	mov	r7, r0
 801267e:	bb10      	cbnz	r0, 80126c6 <sqrt+0x7a>
 8012680:	f04f 0800 	mov.w	r8, #0
 8012684:	f04f 0900 	mov.w	r9, #0
 8012688:	4642      	mov	r2, r8
 801268a:	464b      	mov	r3, r9
 801268c:	4620      	mov	r0, r4
 801268e:	4629      	mov	r1, r5
 8012690:	f7ee fa2c 	bl	8000aec <__aeabi_dcmplt>
 8012694:	b1b8      	cbz	r0, 80126c6 <sqrt+0x7a>
 8012696:	2301      	movs	r3, #1
 8012698:	9300      	str	r3, [sp, #0]
 801269a:	4b18      	ldr	r3, [pc, #96]	; (80126fc <sqrt+0xb0>)
 801269c:	9301      	str	r3, [sp, #4]
 801269e:	9708      	str	r7, [sp, #32]
 80126a0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80126a4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80126a8:	b9b6      	cbnz	r6, 80126d8 <sqrt+0x8c>
 80126aa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80126ae:	4668      	mov	r0, sp
 80126b0:	f001 fbae 	bl	8013e10 <matherr>
 80126b4:	b1d0      	cbz	r0, 80126ec <sqrt+0xa0>
 80126b6:	9b08      	ldr	r3, [sp, #32]
 80126b8:	b11b      	cbz	r3, 80126c2 <sqrt+0x76>
 80126ba:	f7fb fcbf 	bl	800e03c <__errno>
 80126be:	9b08      	ldr	r3, [sp, #32]
 80126c0:	6003      	str	r3, [r0, #0]
 80126c2:	ed9d 8b06 	vldr	d8, [sp, #24]
 80126c6:	eeb0 0a48 	vmov.f32	s0, s16
 80126ca:	eef0 0a68 	vmov.f32	s1, s17
 80126ce:	b00b      	add	sp, #44	; 0x2c
 80126d0:	ecbd 8b02 	vpop	{d8}
 80126d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80126d8:	4642      	mov	r2, r8
 80126da:	464b      	mov	r3, r9
 80126dc:	4640      	mov	r0, r8
 80126de:	4649      	mov	r1, r9
 80126e0:	f7ee f8bc 	bl	800085c <__aeabi_ddiv>
 80126e4:	2e02      	cmp	r6, #2
 80126e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80126ea:	d1e0      	bne.n	80126ae <sqrt+0x62>
 80126ec:	f7fb fca6 	bl	800e03c <__errno>
 80126f0:	2321      	movs	r3, #33	; 0x21
 80126f2:	6003      	str	r3, [r0, #0]
 80126f4:	e7df      	b.n	80126b6 <sqrt+0x6a>
 80126f6:	bf00      	nop
 80126f8:	200004a0 	.word	0x200004a0
 80126fc:	0801430b 	.word	0x0801430b

08012700 <__ieee754_atan2>:
 8012700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012704:	ec57 6b11 	vmov	r6, r7, d1
 8012708:	4273      	negs	r3, r6
 801270a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801270e:	4333      	orrs	r3, r6
 8012710:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80128b8 <__ieee754_atan2+0x1b8>
 8012714:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012718:	4573      	cmp	r3, lr
 801271a:	ec51 0b10 	vmov	r0, r1, d0
 801271e:	ee11 8a10 	vmov	r8, s2
 8012722:	d80a      	bhi.n	801273a <__ieee754_atan2+0x3a>
 8012724:	4244      	negs	r4, r0
 8012726:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801272a:	4304      	orrs	r4, r0
 801272c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8012730:	4574      	cmp	r4, lr
 8012732:	468c      	mov	ip, r1
 8012734:	ee10 9a10 	vmov	r9, s0
 8012738:	d907      	bls.n	801274a <__ieee754_atan2+0x4a>
 801273a:	4632      	mov	r2, r6
 801273c:	463b      	mov	r3, r7
 801273e:	f7ed fdad 	bl	800029c <__adddf3>
 8012742:	ec41 0b10 	vmov	d0, r0, r1
 8012746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801274a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801274e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012752:	4334      	orrs	r4, r6
 8012754:	d103      	bne.n	801275e <__ieee754_atan2+0x5e>
 8012756:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801275a:	f001 b929 	b.w	80139b0 <atan>
 801275e:	17bc      	asrs	r4, r7, #30
 8012760:	f004 0402 	and.w	r4, r4, #2
 8012764:	ea53 0909 	orrs.w	r9, r3, r9
 8012768:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801276c:	d107      	bne.n	801277e <__ieee754_atan2+0x7e>
 801276e:	2c02      	cmp	r4, #2
 8012770:	d073      	beq.n	801285a <__ieee754_atan2+0x15a>
 8012772:	2c03      	cmp	r4, #3
 8012774:	d1e5      	bne.n	8012742 <__ieee754_atan2+0x42>
 8012776:	a13e      	add	r1, pc, #248	; (adr r1, 8012870 <__ieee754_atan2+0x170>)
 8012778:	e9d1 0100 	ldrd	r0, r1, [r1]
 801277c:	e7e1      	b.n	8012742 <__ieee754_atan2+0x42>
 801277e:	ea52 0808 	orrs.w	r8, r2, r8
 8012782:	d106      	bne.n	8012792 <__ieee754_atan2+0x92>
 8012784:	f1bc 0f00 	cmp.w	ip, #0
 8012788:	da6b      	bge.n	8012862 <__ieee754_atan2+0x162>
 801278a:	a13b      	add	r1, pc, #236	; (adr r1, 8012878 <__ieee754_atan2+0x178>)
 801278c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012790:	e7d7      	b.n	8012742 <__ieee754_atan2+0x42>
 8012792:	4572      	cmp	r2, lr
 8012794:	d120      	bne.n	80127d8 <__ieee754_atan2+0xd8>
 8012796:	4293      	cmp	r3, r2
 8012798:	d111      	bne.n	80127be <__ieee754_atan2+0xbe>
 801279a:	2c02      	cmp	r4, #2
 801279c:	d007      	beq.n	80127ae <__ieee754_atan2+0xae>
 801279e:	2c03      	cmp	r4, #3
 80127a0:	d009      	beq.n	80127b6 <__ieee754_atan2+0xb6>
 80127a2:	2c01      	cmp	r4, #1
 80127a4:	d155      	bne.n	8012852 <__ieee754_atan2+0x152>
 80127a6:	a136      	add	r1, pc, #216	; (adr r1, 8012880 <__ieee754_atan2+0x180>)
 80127a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127ac:	e7c9      	b.n	8012742 <__ieee754_atan2+0x42>
 80127ae:	a136      	add	r1, pc, #216	; (adr r1, 8012888 <__ieee754_atan2+0x188>)
 80127b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127b4:	e7c5      	b.n	8012742 <__ieee754_atan2+0x42>
 80127b6:	a136      	add	r1, pc, #216	; (adr r1, 8012890 <__ieee754_atan2+0x190>)
 80127b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127bc:	e7c1      	b.n	8012742 <__ieee754_atan2+0x42>
 80127be:	2c02      	cmp	r4, #2
 80127c0:	d04b      	beq.n	801285a <__ieee754_atan2+0x15a>
 80127c2:	2c03      	cmp	r4, #3
 80127c4:	d0d7      	beq.n	8012776 <__ieee754_atan2+0x76>
 80127c6:	2c01      	cmp	r4, #1
 80127c8:	f04f 0000 	mov.w	r0, #0
 80127cc:	d102      	bne.n	80127d4 <__ieee754_atan2+0xd4>
 80127ce:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80127d2:	e7b6      	b.n	8012742 <__ieee754_atan2+0x42>
 80127d4:	2100      	movs	r1, #0
 80127d6:	e7b4      	b.n	8012742 <__ieee754_atan2+0x42>
 80127d8:	4573      	cmp	r3, lr
 80127da:	d0d3      	beq.n	8012784 <__ieee754_atan2+0x84>
 80127dc:	1a9b      	subs	r3, r3, r2
 80127de:	151b      	asrs	r3, r3, #20
 80127e0:	2b3c      	cmp	r3, #60	; 0x3c
 80127e2:	dc1e      	bgt.n	8012822 <__ieee754_atan2+0x122>
 80127e4:	2f00      	cmp	r7, #0
 80127e6:	da01      	bge.n	80127ec <__ieee754_atan2+0xec>
 80127e8:	333c      	adds	r3, #60	; 0x3c
 80127ea:	db1e      	blt.n	801282a <__ieee754_atan2+0x12a>
 80127ec:	4632      	mov	r2, r6
 80127ee:	463b      	mov	r3, r7
 80127f0:	f7ee f834 	bl	800085c <__aeabi_ddiv>
 80127f4:	ec41 0b10 	vmov	d0, r0, r1
 80127f8:	f001 fa7a 	bl	8013cf0 <fabs>
 80127fc:	f001 f8d8 	bl	80139b0 <atan>
 8012800:	ec51 0b10 	vmov	r0, r1, d0
 8012804:	2c01      	cmp	r4, #1
 8012806:	d013      	beq.n	8012830 <__ieee754_atan2+0x130>
 8012808:	2c02      	cmp	r4, #2
 801280a:	d015      	beq.n	8012838 <__ieee754_atan2+0x138>
 801280c:	2c00      	cmp	r4, #0
 801280e:	d098      	beq.n	8012742 <__ieee754_atan2+0x42>
 8012810:	a321      	add	r3, pc, #132	; (adr r3, 8012898 <__ieee754_atan2+0x198>)
 8012812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012816:	f7ed fd3f 	bl	8000298 <__aeabi_dsub>
 801281a:	a321      	add	r3, pc, #132	; (adr r3, 80128a0 <__ieee754_atan2+0x1a0>)
 801281c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012820:	e014      	b.n	801284c <__ieee754_atan2+0x14c>
 8012822:	a121      	add	r1, pc, #132	; (adr r1, 80128a8 <__ieee754_atan2+0x1a8>)
 8012824:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012828:	e7ec      	b.n	8012804 <__ieee754_atan2+0x104>
 801282a:	2000      	movs	r0, #0
 801282c:	2100      	movs	r1, #0
 801282e:	e7e9      	b.n	8012804 <__ieee754_atan2+0x104>
 8012830:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012834:	4619      	mov	r1, r3
 8012836:	e784      	b.n	8012742 <__ieee754_atan2+0x42>
 8012838:	a317      	add	r3, pc, #92	; (adr r3, 8012898 <__ieee754_atan2+0x198>)
 801283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801283e:	f7ed fd2b 	bl	8000298 <__aeabi_dsub>
 8012842:	4602      	mov	r2, r0
 8012844:	460b      	mov	r3, r1
 8012846:	a116      	add	r1, pc, #88	; (adr r1, 80128a0 <__ieee754_atan2+0x1a0>)
 8012848:	e9d1 0100 	ldrd	r0, r1, [r1]
 801284c:	f7ed fd24 	bl	8000298 <__aeabi_dsub>
 8012850:	e777      	b.n	8012742 <__ieee754_atan2+0x42>
 8012852:	a117      	add	r1, pc, #92	; (adr r1, 80128b0 <__ieee754_atan2+0x1b0>)
 8012854:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012858:	e773      	b.n	8012742 <__ieee754_atan2+0x42>
 801285a:	a111      	add	r1, pc, #68	; (adr r1, 80128a0 <__ieee754_atan2+0x1a0>)
 801285c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012860:	e76f      	b.n	8012742 <__ieee754_atan2+0x42>
 8012862:	a111      	add	r1, pc, #68	; (adr r1, 80128a8 <__ieee754_atan2+0x1a8>)
 8012864:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012868:	e76b      	b.n	8012742 <__ieee754_atan2+0x42>
 801286a:	bf00      	nop
 801286c:	f3af 8000 	nop.w
 8012870:	54442d18 	.word	0x54442d18
 8012874:	c00921fb 	.word	0xc00921fb
 8012878:	54442d18 	.word	0x54442d18
 801287c:	bff921fb 	.word	0xbff921fb
 8012880:	54442d18 	.word	0x54442d18
 8012884:	bfe921fb 	.word	0xbfe921fb
 8012888:	7f3321d2 	.word	0x7f3321d2
 801288c:	4002d97c 	.word	0x4002d97c
 8012890:	7f3321d2 	.word	0x7f3321d2
 8012894:	c002d97c 	.word	0xc002d97c
 8012898:	33145c07 	.word	0x33145c07
 801289c:	3ca1a626 	.word	0x3ca1a626
 80128a0:	54442d18 	.word	0x54442d18
 80128a4:	400921fb 	.word	0x400921fb
 80128a8:	54442d18 	.word	0x54442d18
 80128ac:	3ff921fb 	.word	0x3ff921fb
 80128b0:	54442d18 	.word	0x54442d18
 80128b4:	3fe921fb 	.word	0x3fe921fb
 80128b8:	7ff00000 	.word	0x7ff00000

080128bc <__ieee754_fmod>:
 80128bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128c0:	ec53 2b11 	vmov	r2, r3, d1
 80128c4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 80128c8:	ea5e 0402 	orrs.w	r4, lr, r2
 80128cc:	ec51 0b10 	vmov	r0, r1, d0
 80128d0:	461e      	mov	r6, r3
 80128d2:	ee11 5a10 	vmov	r5, s2
 80128d6:	4694      	mov	ip, r2
 80128d8:	d00c      	beq.n	80128f4 <__ieee754_fmod+0x38>
 80128da:	4c7a      	ldr	r4, [pc, #488]	; (8012ac4 <__ieee754_fmod+0x208>)
 80128dc:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 80128e0:	45a0      	cmp	r8, r4
 80128e2:	4689      	mov	r9, r1
 80128e4:	dc06      	bgt.n	80128f4 <__ieee754_fmod+0x38>
 80128e6:	4254      	negs	r4, r2
 80128e8:	4314      	orrs	r4, r2
 80128ea:	4f77      	ldr	r7, [pc, #476]	; (8012ac8 <__ieee754_fmod+0x20c>)
 80128ec:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 80128f0:	42bc      	cmp	r4, r7
 80128f2:	d909      	bls.n	8012908 <__ieee754_fmod+0x4c>
 80128f4:	f7ed fe88 	bl	8000608 <__aeabi_dmul>
 80128f8:	4602      	mov	r2, r0
 80128fa:	460b      	mov	r3, r1
 80128fc:	f7ed ffae 	bl	800085c <__aeabi_ddiv>
 8012900:	ec41 0b10 	vmov	d0, r0, r1
 8012904:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012908:	45f0      	cmp	r8, lr
 801290a:	ee10 2a10 	vmov	r2, s0
 801290e:	4607      	mov	r7, r0
 8012910:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 8012914:	dc0a      	bgt.n	801292c <__ieee754_fmod+0x70>
 8012916:	dbf3      	blt.n	8012900 <__ieee754_fmod+0x44>
 8012918:	42a8      	cmp	r0, r5
 801291a:	d3f1      	bcc.n	8012900 <__ieee754_fmod+0x44>
 801291c:	d106      	bne.n	801292c <__ieee754_fmod+0x70>
 801291e:	496b      	ldr	r1, [pc, #428]	; (8012acc <__ieee754_fmod+0x210>)
 8012920:	0fe4      	lsrs	r4, r4, #31
 8012922:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8012926:	e9d4 0100 	ldrd	r0, r1, [r4]
 801292a:	e7e9      	b.n	8012900 <__ieee754_fmod+0x44>
 801292c:	4b68      	ldr	r3, [pc, #416]	; (8012ad0 <__ieee754_fmod+0x214>)
 801292e:	4598      	cmp	r8, r3
 8012930:	dc49      	bgt.n	80129c6 <__ieee754_fmod+0x10a>
 8012932:	f1b8 0f00 	cmp.w	r8, #0
 8012936:	d13d      	bne.n	80129b4 <__ieee754_fmod+0xf8>
 8012938:	4866      	ldr	r0, [pc, #408]	; (8012ad4 <__ieee754_fmod+0x218>)
 801293a:	4611      	mov	r1, r2
 801293c:	2900      	cmp	r1, #0
 801293e:	dc36      	bgt.n	80129ae <__ieee754_fmod+0xf2>
 8012940:	459e      	cmp	lr, r3
 8012942:	dc51      	bgt.n	80129e8 <__ieee754_fmod+0x12c>
 8012944:	f1be 0f00 	cmp.w	lr, #0
 8012948:	d145      	bne.n	80129d6 <__ieee754_fmod+0x11a>
 801294a:	4b62      	ldr	r3, [pc, #392]	; (8012ad4 <__ieee754_fmod+0x218>)
 801294c:	4629      	mov	r1, r5
 801294e:	2900      	cmp	r1, #0
 8012950:	dc3e      	bgt.n	80129d0 <__ieee754_fmod+0x114>
 8012952:	4961      	ldr	r1, [pc, #388]	; (8012ad8 <__ieee754_fmod+0x21c>)
 8012954:	4288      	cmp	r0, r1
 8012956:	db4c      	blt.n	80129f2 <__ieee754_fmod+0x136>
 8012958:	f3c9 0113 	ubfx	r1, r9, #0, #20
 801295c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8012960:	4a5d      	ldr	r2, [pc, #372]	; (8012ad8 <__ieee754_fmod+0x21c>)
 8012962:	4293      	cmp	r3, r2
 8012964:	db59      	blt.n	8012a1a <__ieee754_fmod+0x15e>
 8012966:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801296a:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 801296e:	1ac0      	subs	r0, r0, r3
 8012970:	1b8a      	subs	r2, r1, r6
 8012972:	eba7 050c 	sub.w	r5, r7, ip
 8012976:	2800      	cmp	r0, #0
 8012978:	d166      	bne.n	8012a48 <__ieee754_fmod+0x18c>
 801297a:	4567      	cmp	r7, ip
 801297c:	bf38      	it	cc
 801297e:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8012982:	2a00      	cmp	r2, #0
 8012984:	bfbc      	itt	lt
 8012986:	463d      	movlt	r5, r7
 8012988:	460a      	movlt	r2, r1
 801298a:	ea52 0105 	orrs.w	r1, r2, r5
 801298e:	d0c6      	beq.n	801291e <__ieee754_fmod+0x62>
 8012990:	494f      	ldr	r1, [pc, #316]	; (8012ad0 <__ieee754_fmod+0x214>)
 8012992:	428a      	cmp	r2, r1
 8012994:	dd6d      	ble.n	8012a72 <__ieee754_fmod+0x1b6>
 8012996:	4950      	ldr	r1, [pc, #320]	; (8012ad8 <__ieee754_fmod+0x21c>)
 8012998:	428b      	cmp	r3, r1
 801299a:	db70      	blt.n	8012a7e <__ieee754_fmod+0x1c2>
 801299c:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 80129a0:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80129a4:	4314      	orrs	r4, r2
 80129a6:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 80129aa:	4628      	mov	r0, r5
 80129ac:	e7a8      	b.n	8012900 <__ieee754_fmod+0x44>
 80129ae:	3801      	subs	r0, #1
 80129b0:	0049      	lsls	r1, r1, #1
 80129b2:	e7c3      	b.n	801293c <__ieee754_fmod+0x80>
 80129b4:	4848      	ldr	r0, [pc, #288]	; (8012ad8 <__ieee754_fmod+0x21c>)
 80129b6:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 80129ba:	0049      	lsls	r1, r1, #1
 80129bc:	2900      	cmp	r1, #0
 80129be:	f100 30ff 	add.w	r0, r0, #4294967295
 80129c2:	dcfa      	bgt.n	80129ba <__ieee754_fmod+0xfe>
 80129c4:	e7bc      	b.n	8012940 <__ieee754_fmod+0x84>
 80129c6:	ea4f 5028 	mov.w	r0, r8, asr #20
 80129ca:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80129ce:	e7b7      	b.n	8012940 <__ieee754_fmod+0x84>
 80129d0:	3b01      	subs	r3, #1
 80129d2:	0049      	lsls	r1, r1, #1
 80129d4:	e7bb      	b.n	801294e <__ieee754_fmod+0x92>
 80129d6:	4b40      	ldr	r3, [pc, #256]	; (8012ad8 <__ieee754_fmod+0x21c>)
 80129d8:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 80129dc:	0049      	lsls	r1, r1, #1
 80129de:	2900      	cmp	r1, #0
 80129e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80129e4:	dcfa      	bgt.n	80129dc <__ieee754_fmod+0x120>
 80129e6:	e7b4      	b.n	8012952 <__ieee754_fmod+0x96>
 80129e8:	ea4f 532e 	mov.w	r3, lr, asr #20
 80129ec:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80129f0:	e7af      	b.n	8012952 <__ieee754_fmod+0x96>
 80129f2:	1a0f      	subs	r7, r1, r0
 80129f4:	2f1f      	cmp	r7, #31
 80129f6:	dc0a      	bgt.n	8012a0e <__ieee754_fmod+0x152>
 80129f8:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 80129fc:	fa08 f807 	lsl.w	r8, r8, r7
 8012a00:	fa22 f101 	lsr.w	r1, r2, r1
 8012a04:	ea41 0108 	orr.w	r1, r1, r8
 8012a08:	fa02 f707 	lsl.w	r7, r2, r7
 8012a0c:	e7a8      	b.n	8012960 <__ieee754_fmod+0xa4>
 8012a0e:	4933      	ldr	r1, [pc, #204]	; (8012adc <__ieee754_fmod+0x220>)
 8012a10:	1a09      	subs	r1, r1, r0
 8012a12:	fa02 f101 	lsl.w	r1, r2, r1
 8012a16:	2700      	movs	r7, #0
 8012a18:	e7a2      	b.n	8012960 <__ieee754_fmod+0xa4>
 8012a1a:	eba2 0c03 	sub.w	ip, r2, r3
 8012a1e:	f1bc 0f1f 	cmp.w	ip, #31
 8012a22:	dc0a      	bgt.n	8012a3a <__ieee754_fmod+0x17e>
 8012a24:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 8012a28:	fa0e fe0c 	lsl.w	lr, lr, ip
 8012a2c:	fa25 f606 	lsr.w	r6, r5, r6
 8012a30:	ea46 060e 	orr.w	r6, r6, lr
 8012a34:	fa05 fc0c 	lsl.w	ip, r5, ip
 8012a38:	e799      	b.n	801296e <__ieee754_fmod+0xb2>
 8012a3a:	4e28      	ldr	r6, [pc, #160]	; (8012adc <__ieee754_fmod+0x220>)
 8012a3c:	1af6      	subs	r6, r6, r3
 8012a3e:	fa05 f606 	lsl.w	r6, r5, r6
 8012a42:	f04f 0c00 	mov.w	ip, #0
 8012a46:	e792      	b.n	801296e <__ieee754_fmod+0xb2>
 8012a48:	4567      	cmp	r7, ip
 8012a4a:	bf38      	it	cc
 8012a4c:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8012a50:	2a00      	cmp	r2, #0
 8012a52:	da05      	bge.n	8012a60 <__ieee754_fmod+0x1a4>
 8012a54:	0ffa      	lsrs	r2, r7, #31
 8012a56:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8012a5a:	007f      	lsls	r7, r7, #1
 8012a5c:	3801      	subs	r0, #1
 8012a5e:	e787      	b.n	8012970 <__ieee754_fmod+0xb4>
 8012a60:	ea52 0105 	orrs.w	r1, r2, r5
 8012a64:	f43f af5b 	beq.w	801291e <__ieee754_fmod+0x62>
 8012a68:	0fe9      	lsrs	r1, r5, #31
 8012a6a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8012a6e:	006f      	lsls	r7, r5, #1
 8012a70:	e7f4      	b.n	8012a5c <__ieee754_fmod+0x1a0>
 8012a72:	0fe8      	lsrs	r0, r5, #31
 8012a74:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8012a78:	006d      	lsls	r5, r5, #1
 8012a7a:	3b01      	subs	r3, #1
 8012a7c:	e789      	b.n	8012992 <__ieee754_fmod+0xd6>
 8012a7e:	1ac9      	subs	r1, r1, r3
 8012a80:	2914      	cmp	r1, #20
 8012a82:	dc0a      	bgt.n	8012a9a <__ieee754_fmod+0x1de>
 8012a84:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8012a88:	fa02 f303 	lsl.w	r3, r2, r3
 8012a8c:	40cd      	lsrs	r5, r1
 8012a8e:	432b      	orrs	r3, r5
 8012a90:	410a      	asrs	r2, r1
 8012a92:	ea42 0104 	orr.w	r1, r2, r4
 8012a96:	4618      	mov	r0, r3
 8012a98:	e732      	b.n	8012900 <__ieee754_fmod+0x44>
 8012a9a:	291f      	cmp	r1, #31
 8012a9c:	dc07      	bgt.n	8012aae <__ieee754_fmod+0x1f2>
 8012a9e:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8012aa2:	40cd      	lsrs	r5, r1
 8012aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8012aa8:	432b      	orrs	r3, r5
 8012aaa:	4622      	mov	r2, r4
 8012aac:	e7f1      	b.n	8012a92 <__ieee754_fmod+0x1d6>
 8012aae:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8012ab2:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8012ab6:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8012aba:	33e2      	adds	r3, #226	; 0xe2
 8012abc:	fa42 f303 	asr.w	r3, r2, r3
 8012ac0:	e7f3      	b.n	8012aaa <__ieee754_fmod+0x1ee>
 8012ac2:	bf00      	nop
 8012ac4:	7fefffff 	.word	0x7fefffff
 8012ac8:	7ff00000 	.word	0x7ff00000
 8012acc:	08014310 	.word	0x08014310
 8012ad0:	000fffff 	.word	0x000fffff
 8012ad4:	fffffbed 	.word	0xfffffbed
 8012ad8:	fffffc02 	.word	0xfffffc02
 8012adc:	fffffbe2 	.word	0xfffffbe2

08012ae0 <__ieee754_rem_pio2>:
 8012ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ae4:	ec57 6b10 	vmov	r6, r7, d0
 8012ae8:	4bc3      	ldr	r3, [pc, #780]	; (8012df8 <__ieee754_rem_pio2+0x318>)
 8012aea:	b08d      	sub	sp, #52	; 0x34
 8012aec:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012af0:	4598      	cmp	r8, r3
 8012af2:	4604      	mov	r4, r0
 8012af4:	9704      	str	r7, [sp, #16]
 8012af6:	dc07      	bgt.n	8012b08 <__ieee754_rem_pio2+0x28>
 8012af8:	2200      	movs	r2, #0
 8012afa:	2300      	movs	r3, #0
 8012afc:	ed84 0b00 	vstr	d0, [r4]
 8012b00:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8012b04:	2500      	movs	r5, #0
 8012b06:	e027      	b.n	8012b58 <__ieee754_rem_pio2+0x78>
 8012b08:	4bbc      	ldr	r3, [pc, #752]	; (8012dfc <__ieee754_rem_pio2+0x31c>)
 8012b0a:	4598      	cmp	r8, r3
 8012b0c:	dc75      	bgt.n	8012bfa <__ieee754_rem_pio2+0x11a>
 8012b0e:	9b04      	ldr	r3, [sp, #16]
 8012b10:	4dbb      	ldr	r5, [pc, #748]	; (8012e00 <__ieee754_rem_pio2+0x320>)
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	ee10 0a10 	vmov	r0, s0
 8012b18:	a3a9      	add	r3, pc, #676	; (adr r3, 8012dc0 <__ieee754_rem_pio2+0x2e0>)
 8012b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b1e:	4639      	mov	r1, r7
 8012b20:	dd36      	ble.n	8012b90 <__ieee754_rem_pio2+0xb0>
 8012b22:	f7ed fbb9 	bl	8000298 <__aeabi_dsub>
 8012b26:	45a8      	cmp	r8, r5
 8012b28:	4606      	mov	r6, r0
 8012b2a:	460f      	mov	r7, r1
 8012b2c:	d018      	beq.n	8012b60 <__ieee754_rem_pio2+0x80>
 8012b2e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012dc8 <__ieee754_rem_pio2+0x2e8>)
 8012b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b34:	f7ed fbb0 	bl	8000298 <__aeabi_dsub>
 8012b38:	4602      	mov	r2, r0
 8012b3a:	460b      	mov	r3, r1
 8012b3c:	e9c4 2300 	strd	r2, r3, [r4]
 8012b40:	4630      	mov	r0, r6
 8012b42:	4639      	mov	r1, r7
 8012b44:	f7ed fba8 	bl	8000298 <__aeabi_dsub>
 8012b48:	a39f      	add	r3, pc, #636	; (adr r3, 8012dc8 <__ieee754_rem_pio2+0x2e8>)
 8012b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b4e:	f7ed fba3 	bl	8000298 <__aeabi_dsub>
 8012b52:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012b56:	2501      	movs	r5, #1
 8012b58:	4628      	mov	r0, r5
 8012b5a:	b00d      	add	sp, #52	; 0x34
 8012b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b60:	a39b      	add	r3, pc, #620	; (adr r3, 8012dd0 <__ieee754_rem_pio2+0x2f0>)
 8012b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b66:	f7ed fb97 	bl	8000298 <__aeabi_dsub>
 8012b6a:	a39b      	add	r3, pc, #620	; (adr r3, 8012dd8 <__ieee754_rem_pio2+0x2f8>)
 8012b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b70:	4606      	mov	r6, r0
 8012b72:	460f      	mov	r7, r1
 8012b74:	f7ed fb90 	bl	8000298 <__aeabi_dsub>
 8012b78:	4602      	mov	r2, r0
 8012b7a:	460b      	mov	r3, r1
 8012b7c:	e9c4 2300 	strd	r2, r3, [r4]
 8012b80:	4630      	mov	r0, r6
 8012b82:	4639      	mov	r1, r7
 8012b84:	f7ed fb88 	bl	8000298 <__aeabi_dsub>
 8012b88:	a393      	add	r3, pc, #588	; (adr r3, 8012dd8 <__ieee754_rem_pio2+0x2f8>)
 8012b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b8e:	e7de      	b.n	8012b4e <__ieee754_rem_pio2+0x6e>
 8012b90:	f7ed fb84 	bl	800029c <__adddf3>
 8012b94:	45a8      	cmp	r8, r5
 8012b96:	4606      	mov	r6, r0
 8012b98:	460f      	mov	r7, r1
 8012b9a:	d016      	beq.n	8012bca <__ieee754_rem_pio2+0xea>
 8012b9c:	a38a      	add	r3, pc, #552	; (adr r3, 8012dc8 <__ieee754_rem_pio2+0x2e8>)
 8012b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ba2:	f7ed fb7b 	bl	800029c <__adddf3>
 8012ba6:	4602      	mov	r2, r0
 8012ba8:	460b      	mov	r3, r1
 8012baa:	e9c4 2300 	strd	r2, r3, [r4]
 8012bae:	4630      	mov	r0, r6
 8012bb0:	4639      	mov	r1, r7
 8012bb2:	f7ed fb71 	bl	8000298 <__aeabi_dsub>
 8012bb6:	a384      	add	r3, pc, #528	; (adr r3, 8012dc8 <__ieee754_rem_pio2+0x2e8>)
 8012bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bbc:	f7ed fb6e 	bl	800029c <__adddf3>
 8012bc0:	f04f 35ff 	mov.w	r5, #4294967295
 8012bc4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012bc8:	e7c6      	b.n	8012b58 <__ieee754_rem_pio2+0x78>
 8012bca:	a381      	add	r3, pc, #516	; (adr r3, 8012dd0 <__ieee754_rem_pio2+0x2f0>)
 8012bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd0:	f7ed fb64 	bl	800029c <__adddf3>
 8012bd4:	a380      	add	r3, pc, #512	; (adr r3, 8012dd8 <__ieee754_rem_pio2+0x2f8>)
 8012bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bda:	4606      	mov	r6, r0
 8012bdc:	460f      	mov	r7, r1
 8012bde:	f7ed fb5d 	bl	800029c <__adddf3>
 8012be2:	4602      	mov	r2, r0
 8012be4:	460b      	mov	r3, r1
 8012be6:	e9c4 2300 	strd	r2, r3, [r4]
 8012bea:	4630      	mov	r0, r6
 8012bec:	4639      	mov	r1, r7
 8012bee:	f7ed fb53 	bl	8000298 <__aeabi_dsub>
 8012bf2:	a379      	add	r3, pc, #484	; (adr r3, 8012dd8 <__ieee754_rem_pio2+0x2f8>)
 8012bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bf8:	e7e0      	b.n	8012bbc <__ieee754_rem_pio2+0xdc>
 8012bfa:	4b82      	ldr	r3, [pc, #520]	; (8012e04 <__ieee754_rem_pio2+0x324>)
 8012bfc:	4598      	cmp	r8, r3
 8012bfe:	f300 80d0 	bgt.w	8012da2 <__ieee754_rem_pio2+0x2c2>
 8012c02:	f001 f875 	bl	8013cf0 <fabs>
 8012c06:	ec57 6b10 	vmov	r6, r7, d0
 8012c0a:	ee10 0a10 	vmov	r0, s0
 8012c0e:	a374      	add	r3, pc, #464	; (adr r3, 8012de0 <__ieee754_rem_pio2+0x300>)
 8012c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c14:	4639      	mov	r1, r7
 8012c16:	f7ed fcf7 	bl	8000608 <__aeabi_dmul>
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	4b7a      	ldr	r3, [pc, #488]	; (8012e08 <__ieee754_rem_pio2+0x328>)
 8012c1e:	f7ed fb3d 	bl	800029c <__adddf3>
 8012c22:	f7ed ffa1 	bl	8000b68 <__aeabi_d2iz>
 8012c26:	4605      	mov	r5, r0
 8012c28:	f7ed fc84 	bl	8000534 <__aeabi_i2d>
 8012c2c:	a364      	add	r3, pc, #400	; (adr r3, 8012dc0 <__ieee754_rem_pio2+0x2e0>)
 8012c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c36:	f7ed fce7 	bl	8000608 <__aeabi_dmul>
 8012c3a:	4602      	mov	r2, r0
 8012c3c:	460b      	mov	r3, r1
 8012c3e:	4630      	mov	r0, r6
 8012c40:	4639      	mov	r1, r7
 8012c42:	f7ed fb29 	bl	8000298 <__aeabi_dsub>
 8012c46:	a360      	add	r3, pc, #384	; (adr r3, 8012dc8 <__ieee754_rem_pio2+0x2e8>)
 8012c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c4c:	4682      	mov	sl, r0
 8012c4e:	468b      	mov	fp, r1
 8012c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c54:	f7ed fcd8 	bl	8000608 <__aeabi_dmul>
 8012c58:	2d1f      	cmp	r5, #31
 8012c5a:	4606      	mov	r6, r0
 8012c5c:	460f      	mov	r7, r1
 8012c5e:	dc0c      	bgt.n	8012c7a <__ieee754_rem_pio2+0x19a>
 8012c60:	1e6a      	subs	r2, r5, #1
 8012c62:	4b6a      	ldr	r3, [pc, #424]	; (8012e0c <__ieee754_rem_pio2+0x32c>)
 8012c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c68:	4543      	cmp	r3, r8
 8012c6a:	d006      	beq.n	8012c7a <__ieee754_rem_pio2+0x19a>
 8012c6c:	4632      	mov	r2, r6
 8012c6e:	463b      	mov	r3, r7
 8012c70:	4650      	mov	r0, sl
 8012c72:	4659      	mov	r1, fp
 8012c74:	f7ed fb10 	bl	8000298 <__aeabi_dsub>
 8012c78:	e00e      	b.n	8012c98 <__ieee754_rem_pio2+0x1b8>
 8012c7a:	4632      	mov	r2, r6
 8012c7c:	463b      	mov	r3, r7
 8012c7e:	4650      	mov	r0, sl
 8012c80:	4659      	mov	r1, fp
 8012c82:	f7ed fb09 	bl	8000298 <__aeabi_dsub>
 8012c86:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012c8a:	9305      	str	r3, [sp, #20]
 8012c8c:	9a05      	ldr	r2, [sp, #20]
 8012c8e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012c92:	1ad3      	subs	r3, r2, r3
 8012c94:	2b10      	cmp	r3, #16
 8012c96:	dc02      	bgt.n	8012c9e <__ieee754_rem_pio2+0x1be>
 8012c98:	e9c4 0100 	strd	r0, r1, [r4]
 8012c9c:	e039      	b.n	8012d12 <__ieee754_rem_pio2+0x232>
 8012c9e:	a34c      	add	r3, pc, #304	; (adr r3, 8012dd0 <__ieee754_rem_pio2+0x2f0>)
 8012ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ca8:	f7ed fcae 	bl	8000608 <__aeabi_dmul>
 8012cac:	4606      	mov	r6, r0
 8012cae:	460f      	mov	r7, r1
 8012cb0:	4602      	mov	r2, r0
 8012cb2:	460b      	mov	r3, r1
 8012cb4:	4650      	mov	r0, sl
 8012cb6:	4659      	mov	r1, fp
 8012cb8:	f7ed faee 	bl	8000298 <__aeabi_dsub>
 8012cbc:	4602      	mov	r2, r0
 8012cbe:	460b      	mov	r3, r1
 8012cc0:	4680      	mov	r8, r0
 8012cc2:	4689      	mov	r9, r1
 8012cc4:	4650      	mov	r0, sl
 8012cc6:	4659      	mov	r1, fp
 8012cc8:	f7ed fae6 	bl	8000298 <__aeabi_dsub>
 8012ccc:	4632      	mov	r2, r6
 8012cce:	463b      	mov	r3, r7
 8012cd0:	f7ed fae2 	bl	8000298 <__aeabi_dsub>
 8012cd4:	a340      	add	r3, pc, #256	; (adr r3, 8012dd8 <__ieee754_rem_pio2+0x2f8>)
 8012cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cda:	4606      	mov	r6, r0
 8012cdc:	460f      	mov	r7, r1
 8012cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ce2:	f7ed fc91 	bl	8000608 <__aeabi_dmul>
 8012ce6:	4632      	mov	r2, r6
 8012ce8:	463b      	mov	r3, r7
 8012cea:	f7ed fad5 	bl	8000298 <__aeabi_dsub>
 8012cee:	4602      	mov	r2, r0
 8012cf0:	460b      	mov	r3, r1
 8012cf2:	4606      	mov	r6, r0
 8012cf4:	460f      	mov	r7, r1
 8012cf6:	4640      	mov	r0, r8
 8012cf8:	4649      	mov	r1, r9
 8012cfa:	f7ed facd 	bl	8000298 <__aeabi_dsub>
 8012cfe:	9a05      	ldr	r2, [sp, #20]
 8012d00:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012d04:	1ad3      	subs	r3, r2, r3
 8012d06:	2b31      	cmp	r3, #49	; 0x31
 8012d08:	dc20      	bgt.n	8012d4c <__ieee754_rem_pio2+0x26c>
 8012d0a:	e9c4 0100 	strd	r0, r1, [r4]
 8012d0e:	46c2      	mov	sl, r8
 8012d10:	46cb      	mov	fp, r9
 8012d12:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012d16:	4650      	mov	r0, sl
 8012d18:	4642      	mov	r2, r8
 8012d1a:	464b      	mov	r3, r9
 8012d1c:	4659      	mov	r1, fp
 8012d1e:	f7ed fabb 	bl	8000298 <__aeabi_dsub>
 8012d22:	463b      	mov	r3, r7
 8012d24:	4632      	mov	r2, r6
 8012d26:	f7ed fab7 	bl	8000298 <__aeabi_dsub>
 8012d2a:	9b04      	ldr	r3, [sp, #16]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012d32:	f6bf af11 	bge.w	8012b58 <__ieee754_rem_pio2+0x78>
 8012d36:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012d3a:	6063      	str	r3, [r4, #4]
 8012d3c:	f8c4 8000 	str.w	r8, [r4]
 8012d40:	60a0      	str	r0, [r4, #8]
 8012d42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012d46:	60e3      	str	r3, [r4, #12]
 8012d48:	426d      	negs	r5, r5
 8012d4a:	e705      	b.n	8012b58 <__ieee754_rem_pio2+0x78>
 8012d4c:	a326      	add	r3, pc, #152	; (adr r3, 8012de8 <__ieee754_rem_pio2+0x308>)
 8012d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d56:	f7ed fc57 	bl	8000608 <__aeabi_dmul>
 8012d5a:	4606      	mov	r6, r0
 8012d5c:	460f      	mov	r7, r1
 8012d5e:	4602      	mov	r2, r0
 8012d60:	460b      	mov	r3, r1
 8012d62:	4640      	mov	r0, r8
 8012d64:	4649      	mov	r1, r9
 8012d66:	f7ed fa97 	bl	8000298 <__aeabi_dsub>
 8012d6a:	4602      	mov	r2, r0
 8012d6c:	460b      	mov	r3, r1
 8012d6e:	4682      	mov	sl, r0
 8012d70:	468b      	mov	fp, r1
 8012d72:	4640      	mov	r0, r8
 8012d74:	4649      	mov	r1, r9
 8012d76:	f7ed fa8f 	bl	8000298 <__aeabi_dsub>
 8012d7a:	4632      	mov	r2, r6
 8012d7c:	463b      	mov	r3, r7
 8012d7e:	f7ed fa8b 	bl	8000298 <__aeabi_dsub>
 8012d82:	a31b      	add	r3, pc, #108	; (adr r3, 8012df0 <__ieee754_rem_pio2+0x310>)
 8012d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d88:	4606      	mov	r6, r0
 8012d8a:	460f      	mov	r7, r1
 8012d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d90:	f7ed fc3a 	bl	8000608 <__aeabi_dmul>
 8012d94:	4632      	mov	r2, r6
 8012d96:	463b      	mov	r3, r7
 8012d98:	f7ed fa7e 	bl	8000298 <__aeabi_dsub>
 8012d9c:	4606      	mov	r6, r0
 8012d9e:	460f      	mov	r7, r1
 8012da0:	e764      	b.n	8012c6c <__ieee754_rem_pio2+0x18c>
 8012da2:	4b1b      	ldr	r3, [pc, #108]	; (8012e10 <__ieee754_rem_pio2+0x330>)
 8012da4:	4598      	cmp	r8, r3
 8012da6:	dd35      	ble.n	8012e14 <__ieee754_rem_pio2+0x334>
 8012da8:	ee10 2a10 	vmov	r2, s0
 8012dac:	463b      	mov	r3, r7
 8012dae:	4630      	mov	r0, r6
 8012db0:	4639      	mov	r1, r7
 8012db2:	f7ed fa71 	bl	8000298 <__aeabi_dsub>
 8012db6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012dba:	e9c4 0100 	strd	r0, r1, [r4]
 8012dbe:	e6a1      	b.n	8012b04 <__ieee754_rem_pio2+0x24>
 8012dc0:	54400000 	.word	0x54400000
 8012dc4:	3ff921fb 	.word	0x3ff921fb
 8012dc8:	1a626331 	.word	0x1a626331
 8012dcc:	3dd0b461 	.word	0x3dd0b461
 8012dd0:	1a600000 	.word	0x1a600000
 8012dd4:	3dd0b461 	.word	0x3dd0b461
 8012dd8:	2e037073 	.word	0x2e037073
 8012ddc:	3ba3198a 	.word	0x3ba3198a
 8012de0:	6dc9c883 	.word	0x6dc9c883
 8012de4:	3fe45f30 	.word	0x3fe45f30
 8012de8:	2e000000 	.word	0x2e000000
 8012dec:	3ba3198a 	.word	0x3ba3198a
 8012df0:	252049c1 	.word	0x252049c1
 8012df4:	397b839a 	.word	0x397b839a
 8012df8:	3fe921fb 	.word	0x3fe921fb
 8012dfc:	4002d97b 	.word	0x4002d97b
 8012e00:	3ff921fb 	.word	0x3ff921fb
 8012e04:	413921fb 	.word	0x413921fb
 8012e08:	3fe00000 	.word	0x3fe00000
 8012e0c:	08014320 	.word	0x08014320
 8012e10:	7fefffff 	.word	0x7fefffff
 8012e14:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012e18:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8012e1c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012e20:	4630      	mov	r0, r6
 8012e22:	460f      	mov	r7, r1
 8012e24:	f7ed fea0 	bl	8000b68 <__aeabi_d2iz>
 8012e28:	f7ed fb84 	bl	8000534 <__aeabi_i2d>
 8012e2c:	4602      	mov	r2, r0
 8012e2e:	460b      	mov	r3, r1
 8012e30:	4630      	mov	r0, r6
 8012e32:	4639      	mov	r1, r7
 8012e34:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012e38:	f7ed fa2e 	bl	8000298 <__aeabi_dsub>
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	4b1f      	ldr	r3, [pc, #124]	; (8012ebc <__ieee754_rem_pio2+0x3dc>)
 8012e40:	f7ed fbe2 	bl	8000608 <__aeabi_dmul>
 8012e44:	460f      	mov	r7, r1
 8012e46:	4606      	mov	r6, r0
 8012e48:	f7ed fe8e 	bl	8000b68 <__aeabi_d2iz>
 8012e4c:	f7ed fb72 	bl	8000534 <__aeabi_i2d>
 8012e50:	4602      	mov	r2, r0
 8012e52:	460b      	mov	r3, r1
 8012e54:	4630      	mov	r0, r6
 8012e56:	4639      	mov	r1, r7
 8012e58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012e5c:	f7ed fa1c 	bl	8000298 <__aeabi_dsub>
 8012e60:	2200      	movs	r2, #0
 8012e62:	4b16      	ldr	r3, [pc, #88]	; (8012ebc <__ieee754_rem_pio2+0x3dc>)
 8012e64:	f7ed fbd0 	bl	8000608 <__aeabi_dmul>
 8012e68:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012e6c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012e70:	f04f 0803 	mov.w	r8, #3
 8012e74:	2600      	movs	r6, #0
 8012e76:	2700      	movs	r7, #0
 8012e78:	4632      	mov	r2, r6
 8012e7a:	463b      	mov	r3, r7
 8012e7c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012e80:	f108 3aff 	add.w	sl, r8, #4294967295
 8012e84:	f7ed fe28 	bl	8000ad8 <__aeabi_dcmpeq>
 8012e88:	b9b0      	cbnz	r0, 8012eb8 <__ieee754_rem_pio2+0x3d8>
 8012e8a:	4b0d      	ldr	r3, [pc, #52]	; (8012ec0 <__ieee754_rem_pio2+0x3e0>)
 8012e8c:	9301      	str	r3, [sp, #4]
 8012e8e:	2302      	movs	r3, #2
 8012e90:	9300      	str	r3, [sp, #0]
 8012e92:	462a      	mov	r2, r5
 8012e94:	4643      	mov	r3, r8
 8012e96:	4621      	mov	r1, r4
 8012e98:	a806      	add	r0, sp, #24
 8012e9a:	f000 f98d 	bl	80131b8 <__kernel_rem_pio2>
 8012e9e:	9b04      	ldr	r3, [sp, #16]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	4605      	mov	r5, r0
 8012ea4:	f6bf ae58 	bge.w	8012b58 <__ieee754_rem_pio2+0x78>
 8012ea8:	6863      	ldr	r3, [r4, #4]
 8012eaa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012eae:	6063      	str	r3, [r4, #4]
 8012eb0:	68e3      	ldr	r3, [r4, #12]
 8012eb2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012eb6:	e746      	b.n	8012d46 <__ieee754_rem_pio2+0x266>
 8012eb8:	46d0      	mov	r8, sl
 8012eba:	e7dd      	b.n	8012e78 <__ieee754_rem_pio2+0x398>
 8012ebc:	41700000 	.word	0x41700000
 8012ec0:	080143a0 	.word	0x080143a0

08012ec4 <__ieee754_sqrt>:
 8012ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ec8:	4955      	ldr	r1, [pc, #340]	; (8013020 <__ieee754_sqrt+0x15c>)
 8012eca:	ec55 4b10 	vmov	r4, r5, d0
 8012ece:	43a9      	bics	r1, r5
 8012ed0:	462b      	mov	r3, r5
 8012ed2:	462a      	mov	r2, r5
 8012ed4:	d112      	bne.n	8012efc <__ieee754_sqrt+0x38>
 8012ed6:	ee10 2a10 	vmov	r2, s0
 8012eda:	ee10 0a10 	vmov	r0, s0
 8012ede:	4629      	mov	r1, r5
 8012ee0:	f7ed fb92 	bl	8000608 <__aeabi_dmul>
 8012ee4:	4602      	mov	r2, r0
 8012ee6:	460b      	mov	r3, r1
 8012ee8:	4620      	mov	r0, r4
 8012eea:	4629      	mov	r1, r5
 8012eec:	f7ed f9d6 	bl	800029c <__adddf3>
 8012ef0:	4604      	mov	r4, r0
 8012ef2:	460d      	mov	r5, r1
 8012ef4:	ec45 4b10 	vmov	d0, r4, r5
 8012ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012efc:	2d00      	cmp	r5, #0
 8012efe:	ee10 0a10 	vmov	r0, s0
 8012f02:	4621      	mov	r1, r4
 8012f04:	dc0f      	bgt.n	8012f26 <__ieee754_sqrt+0x62>
 8012f06:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012f0a:	4330      	orrs	r0, r6
 8012f0c:	d0f2      	beq.n	8012ef4 <__ieee754_sqrt+0x30>
 8012f0e:	b155      	cbz	r5, 8012f26 <__ieee754_sqrt+0x62>
 8012f10:	ee10 2a10 	vmov	r2, s0
 8012f14:	4620      	mov	r0, r4
 8012f16:	4629      	mov	r1, r5
 8012f18:	f7ed f9be 	bl	8000298 <__aeabi_dsub>
 8012f1c:	4602      	mov	r2, r0
 8012f1e:	460b      	mov	r3, r1
 8012f20:	f7ed fc9c 	bl	800085c <__aeabi_ddiv>
 8012f24:	e7e4      	b.n	8012ef0 <__ieee754_sqrt+0x2c>
 8012f26:	151b      	asrs	r3, r3, #20
 8012f28:	d073      	beq.n	8013012 <__ieee754_sqrt+0x14e>
 8012f2a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012f2e:	07dd      	lsls	r5, r3, #31
 8012f30:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012f34:	bf48      	it	mi
 8012f36:	0fc8      	lsrmi	r0, r1, #31
 8012f38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012f3c:	bf44      	itt	mi
 8012f3e:	0049      	lslmi	r1, r1, #1
 8012f40:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8012f44:	2500      	movs	r5, #0
 8012f46:	1058      	asrs	r0, r3, #1
 8012f48:	0fcb      	lsrs	r3, r1, #31
 8012f4a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8012f4e:	0049      	lsls	r1, r1, #1
 8012f50:	2316      	movs	r3, #22
 8012f52:	462c      	mov	r4, r5
 8012f54:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012f58:	19a7      	adds	r7, r4, r6
 8012f5a:	4297      	cmp	r7, r2
 8012f5c:	bfde      	ittt	le
 8012f5e:	19bc      	addle	r4, r7, r6
 8012f60:	1bd2      	suble	r2, r2, r7
 8012f62:	19ad      	addle	r5, r5, r6
 8012f64:	0fcf      	lsrs	r7, r1, #31
 8012f66:	3b01      	subs	r3, #1
 8012f68:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8012f6c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012f70:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012f74:	d1f0      	bne.n	8012f58 <__ieee754_sqrt+0x94>
 8012f76:	f04f 0c20 	mov.w	ip, #32
 8012f7a:	469e      	mov	lr, r3
 8012f7c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012f80:	42a2      	cmp	r2, r4
 8012f82:	eb06 070e 	add.w	r7, r6, lr
 8012f86:	dc02      	bgt.n	8012f8e <__ieee754_sqrt+0xca>
 8012f88:	d112      	bne.n	8012fb0 <__ieee754_sqrt+0xec>
 8012f8a:	428f      	cmp	r7, r1
 8012f8c:	d810      	bhi.n	8012fb0 <__ieee754_sqrt+0xec>
 8012f8e:	2f00      	cmp	r7, #0
 8012f90:	eb07 0e06 	add.w	lr, r7, r6
 8012f94:	da42      	bge.n	801301c <__ieee754_sqrt+0x158>
 8012f96:	f1be 0f00 	cmp.w	lr, #0
 8012f9a:	db3f      	blt.n	801301c <__ieee754_sqrt+0x158>
 8012f9c:	f104 0801 	add.w	r8, r4, #1
 8012fa0:	1b12      	subs	r2, r2, r4
 8012fa2:	428f      	cmp	r7, r1
 8012fa4:	bf88      	it	hi
 8012fa6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8012faa:	1bc9      	subs	r1, r1, r7
 8012fac:	4433      	add	r3, r6
 8012fae:	4644      	mov	r4, r8
 8012fb0:	0052      	lsls	r2, r2, #1
 8012fb2:	f1bc 0c01 	subs.w	ip, ip, #1
 8012fb6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8012fba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012fbe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012fc2:	d1dd      	bne.n	8012f80 <__ieee754_sqrt+0xbc>
 8012fc4:	430a      	orrs	r2, r1
 8012fc6:	d006      	beq.n	8012fd6 <__ieee754_sqrt+0x112>
 8012fc8:	1c5c      	adds	r4, r3, #1
 8012fca:	bf13      	iteet	ne
 8012fcc:	3301      	addne	r3, #1
 8012fce:	3501      	addeq	r5, #1
 8012fd0:	4663      	moveq	r3, ip
 8012fd2:	f023 0301 	bicne.w	r3, r3, #1
 8012fd6:	106a      	asrs	r2, r5, #1
 8012fd8:	085b      	lsrs	r3, r3, #1
 8012fda:	07e9      	lsls	r1, r5, #31
 8012fdc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012fe0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012fe4:	bf48      	it	mi
 8012fe6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012fea:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012fee:	461c      	mov	r4, r3
 8012ff0:	e780      	b.n	8012ef4 <__ieee754_sqrt+0x30>
 8012ff2:	0aca      	lsrs	r2, r1, #11
 8012ff4:	3815      	subs	r0, #21
 8012ff6:	0549      	lsls	r1, r1, #21
 8012ff8:	2a00      	cmp	r2, #0
 8012ffa:	d0fa      	beq.n	8012ff2 <__ieee754_sqrt+0x12e>
 8012ffc:	02d6      	lsls	r6, r2, #11
 8012ffe:	d50a      	bpl.n	8013016 <__ieee754_sqrt+0x152>
 8013000:	f1c3 0420 	rsb	r4, r3, #32
 8013004:	fa21 f404 	lsr.w	r4, r1, r4
 8013008:	1e5d      	subs	r5, r3, #1
 801300a:	4099      	lsls	r1, r3
 801300c:	4322      	orrs	r2, r4
 801300e:	1b43      	subs	r3, r0, r5
 8013010:	e78b      	b.n	8012f2a <__ieee754_sqrt+0x66>
 8013012:	4618      	mov	r0, r3
 8013014:	e7f0      	b.n	8012ff8 <__ieee754_sqrt+0x134>
 8013016:	0052      	lsls	r2, r2, #1
 8013018:	3301      	adds	r3, #1
 801301a:	e7ef      	b.n	8012ffc <__ieee754_sqrt+0x138>
 801301c:	46a0      	mov	r8, r4
 801301e:	e7bf      	b.n	8012fa0 <__ieee754_sqrt+0xdc>
 8013020:	7ff00000 	.word	0x7ff00000
 8013024:	00000000 	.word	0x00000000

08013028 <__kernel_cos>:
 8013028:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801302c:	ec59 8b10 	vmov	r8, r9, d0
 8013030:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8013034:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8013038:	ed2d 8b02 	vpush	{d8}
 801303c:	eeb0 8a41 	vmov.f32	s16, s2
 8013040:	eef0 8a61 	vmov.f32	s17, s3
 8013044:	da07      	bge.n	8013056 <__kernel_cos+0x2e>
 8013046:	ee10 0a10 	vmov	r0, s0
 801304a:	4649      	mov	r1, r9
 801304c:	f7ed fd8c 	bl	8000b68 <__aeabi_d2iz>
 8013050:	2800      	cmp	r0, #0
 8013052:	f000 8089 	beq.w	8013168 <__kernel_cos+0x140>
 8013056:	4642      	mov	r2, r8
 8013058:	464b      	mov	r3, r9
 801305a:	4640      	mov	r0, r8
 801305c:	4649      	mov	r1, r9
 801305e:	f7ed fad3 	bl	8000608 <__aeabi_dmul>
 8013062:	2200      	movs	r2, #0
 8013064:	4b4e      	ldr	r3, [pc, #312]	; (80131a0 <__kernel_cos+0x178>)
 8013066:	4604      	mov	r4, r0
 8013068:	460d      	mov	r5, r1
 801306a:	f7ed facd 	bl	8000608 <__aeabi_dmul>
 801306e:	a340      	add	r3, pc, #256	; (adr r3, 8013170 <__kernel_cos+0x148>)
 8013070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013074:	4682      	mov	sl, r0
 8013076:	468b      	mov	fp, r1
 8013078:	4620      	mov	r0, r4
 801307a:	4629      	mov	r1, r5
 801307c:	f7ed fac4 	bl	8000608 <__aeabi_dmul>
 8013080:	a33d      	add	r3, pc, #244	; (adr r3, 8013178 <__kernel_cos+0x150>)
 8013082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013086:	f7ed f909 	bl	800029c <__adddf3>
 801308a:	4622      	mov	r2, r4
 801308c:	462b      	mov	r3, r5
 801308e:	f7ed fabb 	bl	8000608 <__aeabi_dmul>
 8013092:	a33b      	add	r3, pc, #236	; (adr r3, 8013180 <__kernel_cos+0x158>)
 8013094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013098:	f7ed f8fe 	bl	8000298 <__aeabi_dsub>
 801309c:	4622      	mov	r2, r4
 801309e:	462b      	mov	r3, r5
 80130a0:	f7ed fab2 	bl	8000608 <__aeabi_dmul>
 80130a4:	a338      	add	r3, pc, #224	; (adr r3, 8013188 <__kernel_cos+0x160>)
 80130a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130aa:	f7ed f8f7 	bl	800029c <__adddf3>
 80130ae:	4622      	mov	r2, r4
 80130b0:	462b      	mov	r3, r5
 80130b2:	f7ed faa9 	bl	8000608 <__aeabi_dmul>
 80130b6:	a336      	add	r3, pc, #216	; (adr r3, 8013190 <__kernel_cos+0x168>)
 80130b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130bc:	f7ed f8ec 	bl	8000298 <__aeabi_dsub>
 80130c0:	4622      	mov	r2, r4
 80130c2:	462b      	mov	r3, r5
 80130c4:	f7ed faa0 	bl	8000608 <__aeabi_dmul>
 80130c8:	a333      	add	r3, pc, #204	; (adr r3, 8013198 <__kernel_cos+0x170>)
 80130ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130ce:	f7ed f8e5 	bl	800029c <__adddf3>
 80130d2:	4622      	mov	r2, r4
 80130d4:	462b      	mov	r3, r5
 80130d6:	f7ed fa97 	bl	8000608 <__aeabi_dmul>
 80130da:	4622      	mov	r2, r4
 80130dc:	462b      	mov	r3, r5
 80130de:	f7ed fa93 	bl	8000608 <__aeabi_dmul>
 80130e2:	ec53 2b18 	vmov	r2, r3, d8
 80130e6:	4604      	mov	r4, r0
 80130e8:	460d      	mov	r5, r1
 80130ea:	4640      	mov	r0, r8
 80130ec:	4649      	mov	r1, r9
 80130ee:	f7ed fa8b 	bl	8000608 <__aeabi_dmul>
 80130f2:	460b      	mov	r3, r1
 80130f4:	4602      	mov	r2, r0
 80130f6:	4629      	mov	r1, r5
 80130f8:	4620      	mov	r0, r4
 80130fa:	f7ed f8cd 	bl	8000298 <__aeabi_dsub>
 80130fe:	4b29      	ldr	r3, [pc, #164]	; (80131a4 <__kernel_cos+0x17c>)
 8013100:	429e      	cmp	r6, r3
 8013102:	4680      	mov	r8, r0
 8013104:	4689      	mov	r9, r1
 8013106:	dc11      	bgt.n	801312c <__kernel_cos+0x104>
 8013108:	4602      	mov	r2, r0
 801310a:	460b      	mov	r3, r1
 801310c:	4650      	mov	r0, sl
 801310e:	4659      	mov	r1, fp
 8013110:	f7ed f8c2 	bl	8000298 <__aeabi_dsub>
 8013114:	460b      	mov	r3, r1
 8013116:	4924      	ldr	r1, [pc, #144]	; (80131a8 <__kernel_cos+0x180>)
 8013118:	4602      	mov	r2, r0
 801311a:	2000      	movs	r0, #0
 801311c:	f7ed f8bc 	bl	8000298 <__aeabi_dsub>
 8013120:	ecbd 8b02 	vpop	{d8}
 8013124:	ec41 0b10 	vmov	d0, r0, r1
 8013128:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801312c:	4b1f      	ldr	r3, [pc, #124]	; (80131ac <__kernel_cos+0x184>)
 801312e:	491e      	ldr	r1, [pc, #120]	; (80131a8 <__kernel_cos+0x180>)
 8013130:	429e      	cmp	r6, r3
 8013132:	bfcc      	ite	gt
 8013134:	4d1e      	ldrgt	r5, [pc, #120]	; (80131b0 <__kernel_cos+0x188>)
 8013136:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801313a:	2400      	movs	r4, #0
 801313c:	4622      	mov	r2, r4
 801313e:	462b      	mov	r3, r5
 8013140:	2000      	movs	r0, #0
 8013142:	f7ed f8a9 	bl	8000298 <__aeabi_dsub>
 8013146:	4622      	mov	r2, r4
 8013148:	4606      	mov	r6, r0
 801314a:	460f      	mov	r7, r1
 801314c:	462b      	mov	r3, r5
 801314e:	4650      	mov	r0, sl
 8013150:	4659      	mov	r1, fp
 8013152:	f7ed f8a1 	bl	8000298 <__aeabi_dsub>
 8013156:	4642      	mov	r2, r8
 8013158:	464b      	mov	r3, r9
 801315a:	f7ed f89d 	bl	8000298 <__aeabi_dsub>
 801315e:	4602      	mov	r2, r0
 8013160:	460b      	mov	r3, r1
 8013162:	4630      	mov	r0, r6
 8013164:	4639      	mov	r1, r7
 8013166:	e7d9      	b.n	801311c <__kernel_cos+0xf4>
 8013168:	2000      	movs	r0, #0
 801316a:	490f      	ldr	r1, [pc, #60]	; (80131a8 <__kernel_cos+0x180>)
 801316c:	e7d8      	b.n	8013120 <__kernel_cos+0xf8>
 801316e:	bf00      	nop
 8013170:	be8838d4 	.word	0xbe8838d4
 8013174:	bda8fae9 	.word	0xbda8fae9
 8013178:	bdb4b1c4 	.word	0xbdb4b1c4
 801317c:	3e21ee9e 	.word	0x3e21ee9e
 8013180:	809c52ad 	.word	0x809c52ad
 8013184:	3e927e4f 	.word	0x3e927e4f
 8013188:	19cb1590 	.word	0x19cb1590
 801318c:	3efa01a0 	.word	0x3efa01a0
 8013190:	16c15177 	.word	0x16c15177
 8013194:	3f56c16c 	.word	0x3f56c16c
 8013198:	5555554c 	.word	0x5555554c
 801319c:	3fa55555 	.word	0x3fa55555
 80131a0:	3fe00000 	.word	0x3fe00000
 80131a4:	3fd33332 	.word	0x3fd33332
 80131a8:	3ff00000 	.word	0x3ff00000
 80131ac:	3fe90000 	.word	0x3fe90000
 80131b0:	3fd20000 	.word	0x3fd20000
 80131b4:	00000000 	.word	0x00000000

080131b8 <__kernel_rem_pio2>:
 80131b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131bc:	ed2d 8b02 	vpush	{d8}
 80131c0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80131c4:	1ed4      	subs	r4, r2, #3
 80131c6:	9308      	str	r3, [sp, #32]
 80131c8:	9101      	str	r1, [sp, #4]
 80131ca:	4bc5      	ldr	r3, [pc, #788]	; (80134e0 <__kernel_rem_pio2+0x328>)
 80131cc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80131ce:	9009      	str	r0, [sp, #36]	; 0x24
 80131d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80131d4:	9304      	str	r3, [sp, #16]
 80131d6:	9b08      	ldr	r3, [sp, #32]
 80131d8:	3b01      	subs	r3, #1
 80131da:	9307      	str	r3, [sp, #28]
 80131dc:	2318      	movs	r3, #24
 80131de:	fb94 f4f3 	sdiv	r4, r4, r3
 80131e2:	f06f 0317 	mvn.w	r3, #23
 80131e6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80131ea:	fb04 3303 	mla	r3, r4, r3, r3
 80131ee:	eb03 0a02 	add.w	sl, r3, r2
 80131f2:	9b04      	ldr	r3, [sp, #16]
 80131f4:	9a07      	ldr	r2, [sp, #28]
 80131f6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80134d0 <__kernel_rem_pio2+0x318>
 80131fa:	eb03 0802 	add.w	r8, r3, r2
 80131fe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013200:	1aa7      	subs	r7, r4, r2
 8013202:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013206:	ae22      	add	r6, sp, #136	; 0x88
 8013208:	2500      	movs	r5, #0
 801320a:	4545      	cmp	r5, r8
 801320c:	dd13      	ble.n	8013236 <__kernel_rem_pio2+0x7e>
 801320e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80134d0 <__kernel_rem_pio2+0x318>
 8013212:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8013216:	2600      	movs	r6, #0
 8013218:	9b04      	ldr	r3, [sp, #16]
 801321a:	429e      	cmp	r6, r3
 801321c:	dc32      	bgt.n	8013284 <__kernel_rem_pio2+0xcc>
 801321e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013220:	9302      	str	r3, [sp, #8]
 8013222:	9b08      	ldr	r3, [sp, #32]
 8013224:	199d      	adds	r5, r3, r6
 8013226:	ab22      	add	r3, sp, #136	; 0x88
 8013228:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801322c:	9306      	str	r3, [sp, #24]
 801322e:	ec59 8b18 	vmov	r8, r9, d8
 8013232:	2700      	movs	r7, #0
 8013234:	e01f      	b.n	8013276 <__kernel_rem_pio2+0xbe>
 8013236:	42ef      	cmn	r7, r5
 8013238:	d407      	bmi.n	801324a <__kernel_rem_pio2+0x92>
 801323a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801323e:	f7ed f979 	bl	8000534 <__aeabi_i2d>
 8013242:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013246:	3501      	adds	r5, #1
 8013248:	e7df      	b.n	801320a <__kernel_rem_pio2+0x52>
 801324a:	ec51 0b18 	vmov	r0, r1, d8
 801324e:	e7f8      	b.n	8013242 <__kernel_rem_pio2+0x8a>
 8013250:	9906      	ldr	r1, [sp, #24]
 8013252:	9d02      	ldr	r5, [sp, #8]
 8013254:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8013258:	9106      	str	r1, [sp, #24]
 801325a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801325e:	9502      	str	r5, [sp, #8]
 8013260:	f7ed f9d2 	bl	8000608 <__aeabi_dmul>
 8013264:	4602      	mov	r2, r0
 8013266:	460b      	mov	r3, r1
 8013268:	4640      	mov	r0, r8
 801326a:	4649      	mov	r1, r9
 801326c:	f7ed f816 	bl	800029c <__adddf3>
 8013270:	3701      	adds	r7, #1
 8013272:	4680      	mov	r8, r0
 8013274:	4689      	mov	r9, r1
 8013276:	9b07      	ldr	r3, [sp, #28]
 8013278:	429f      	cmp	r7, r3
 801327a:	dde9      	ble.n	8013250 <__kernel_rem_pio2+0x98>
 801327c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8013280:	3601      	adds	r6, #1
 8013282:	e7c9      	b.n	8013218 <__kernel_rem_pio2+0x60>
 8013284:	9b04      	ldr	r3, [sp, #16]
 8013286:	aa0e      	add	r2, sp, #56	; 0x38
 8013288:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801328c:	930c      	str	r3, [sp, #48]	; 0x30
 801328e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013290:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013294:	9c04      	ldr	r4, [sp, #16]
 8013296:	930b      	str	r3, [sp, #44]	; 0x2c
 8013298:	ab9a      	add	r3, sp, #616	; 0x268
 801329a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801329e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80132a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80132a6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80132aa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80132ae:	ab9a      	add	r3, sp, #616	; 0x268
 80132b0:	445b      	add	r3, fp
 80132b2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80132b6:	2500      	movs	r5, #0
 80132b8:	1b63      	subs	r3, r4, r5
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	dc78      	bgt.n	80133b0 <__kernel_rem_pio2+0x1f8>
 80132be:	4650      	mov	r0, sl
 80132c0:	ec49 8b10 	vmov	d0, r8, r9
 80132c4:	f000 fda8 	bl	8013e18 <scalbn>
 80132c8:	ec57 6b10 	vmov	r6, r7, d0
 80132cc:	2200      	movs	r2, #0
 80132ce:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80132d2:	ee10 0a10 	vmov	r0, s0
 80132d6:	4639      	mov	r1, r7
 80132d8:	f7ed f996 	bl	8000608 <__aeabi_dmul>
 80132dc:	ec41 0b10 	vmov	d0, r0, r1
 80132e0:	f000 fd12 	bl	8013d08 <floor>
 80132e4:	2200      	movs	r2, #0
 80132e6:	ec51 0b10 	vmov	r0, r1, d0
 80132ea:	4b7e      	ldr	r3, [pc, #504]	; (80134e4 <__kernel_rem_pio2+0x32c>)
 80132ec:	f7ed f98c 	bl	8000608 <__aeabi_dmul>
 80132f0:	4602      	mov	r2, r0
 80132f2:	460b      	mov	r3, r1
 80132f4:	4630      	mov	r0, r6
 80132f6:	4639      	mov	r1, r7
 80132f8:	f7ec ffce 	bl	8000298 <__aeabi_dsub>
 80132fc:	460f      	mov	r7, r1
 80132fe:	4606      	mov	r6, r0
 8013300:	f7ed fc32 	bl	8000b68 <__aeabi_d2iz>
 8013304:	9006      	str	r0, [sp, #24]
 8013306:	f7ed f915 	bl	8000534 <__aeabi_i2d>
 801330a:	4602      	mov	r2, r0
 801330c:	460b      	mov	r3, r1
 801330e:	4630      	mov	r0, r6
 8013310:	4639      	mov	r1, r7
 8013312:	f7ec ffc1 	bl	8000298 <__aeabi_dsub>
 8013316:	f1ba 0f00 	cmp.w	sl, #0
 801331a:	4606      	mov	r6, r0
 801331c:	460f      	mov	r7, r1
 801331e:	dd6c      	ble.n	80133fa <__kernel_rem_pio2+0x242>
 8013320:	1e62      	subs	r2, r4, #1
 8013322:	ab0e      	add	r3, sp, #56	; 0x38
 8013324:	f1ca 0118 	rsb	r1, sl, #24
 8013328:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801332c:	9d06      	ldr	r5, [sp, #24]
 801332e:	fa40 f301 	asr.w	r3, r0, r1
 8013332:	441d      	add	r5, r3
 8013334:	408b      	lsls	r3, r1
 8013336:	1ac0      	subs	r0, r0, r3
 8013338:	ab0e      	add	r3, sp, #56	; 0x38
 801333a:	9506      	str	r5, [sp, #24]
 801333c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013340:	f1ca 0317 	rsb	r3, sl, #23
 8013344:	fa40 f303 	asr.w	r3, r0, r3
 8013348:	9302      	str	r3, [sp, #8]
 801334a:	9b02      	ldr	r3, [sp, #8]
 801334c:	2b00      	cmp	r3, #0
 801334e:	dd62      	ble.n	8013416 <__kernel_rem_pio2+0x25e>
 8013350:	9b06      	ldr	r3, [sp, #24]
 8013352:	2200      	movs	r2, #0
 8013354:	3301      	adds	r3, #1
 8013356:	9306      	str	r3, [sp, #24]
 8013358:	4615      	mov	r5, r2
 801335a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801335e:	4294      	cmp	r4, r2
 8013360:	f300 8095 	bgt.w	801348e <__kernel_rem_pio2+0x2d6>
 8013364:	f1ba 0f00 	cmp.w	sl, #0
 8013368:	dd07      	ble.n	801337a <__kernel_rem_pio2+0x1c2>
 801336a:	f1ba 0f01 	cmp.w	sl, #1
 801336e:	f000 80a2 	beq.w	80134b6 <__kernel_rem_pio2+0x2fe>
 8013372:	f1ba 0f02 	cmp.w	sl, #2
 8013376:	f000 80c1 	beq.w	80134fc <__kernel_rem_pio2+0x344>
 801337a:	9b02      	ldr	r3, [sp, #8]
 801337c:	2b02      	cmp	r3, #2
 801337e:	d14a      	bne.n	8013416 <__kernel_rem_pio2+0x25e>
 8013380:	4632      	mov	r2, r6
 8013382:	463b      	mov	r3, r7
 8013384:	2000      	movs	r0, #0
 8013386:	4958      	ldr	r1, [pc, #352]	; (80134e8 <__kernel_rem_pio2+0x330>)
 8013388:	f7ec ff86 	bl	8000298 <__aeabi_dsub>
 801338c:	4606      	mov	r6, r0
 801338e:	460f      	mov	r7, r1
 8013390:	2d00      	cmp	r5, #0
 8013392:	d040      	beq.n	8013416 <__kernel_rem_pio2+0x25e>
 8013394:	4650      	mov	r0, sl
 8013396:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80134d8 <__kernel_rem_pio2+0x320>
 801339a:	f000 fd3d 	bl	8013e18 <scalbn>
 801339e:	4630      	mov	r0, r6
 80133a0:	4639      	mov	r1, r7
 80133a2:	ec53 2b10 	vmov	r2, r3, d0
 80133a6:	f7ec ff77 	bl	8000298 <__aeabi_dsub>
 80133aa:	4606      	mov	r6, r0
 80133ac:	460f      	mov	r7, r1
 80133ae:	e032      	b.n	8013416 <__kernel_rem_pio2+0x25e>
 80133b0:	2200      	movs	r2, #0
 80133b2:	4b4e      	ldr	r3, [pc, #312]	; (80134ec <__kernel_rem_pio2+0x334>)
 80133b4:	4640      	mov	r0, r8
 80133b6:	4649      	mov	r1, r9
 80133b8:	f7ed f926 	bl	8000608 <__aeabi_dmul>
 80133bc:	f7ed fbd4 	bl	8000b68 <__aeabi_d2iz>
 80133c0:	f7ed f8b8 	bl	8000534 <__aeabi_i2d>
 80133c4:	2200      	movs	r2, #0
 80133c6:	4b4a      	ldr	r3, [pc, #296]	; (80134f0 <__kernel_rem_pio2+0x338>)
 80133c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80133cc:	f7ed f91c 	bl	8000608 <__aeabi_dmul>
 80133d0:	4602      	mov	r2, r0
 80133d2:	460b      	mov	r3, r1
 80133d4:	4640      	mov	r0, r8
 80133d6:	4649      	mov	r1, r9
 80133d8:	f7ec ff5e 	bl	8000298 <__aeabi_dsub>
 80133dc:	f7ed fbc4 	bl	8000b68 <__aeabi_d2iz>
 80133e0:	ab0e      	add	r3, sp, #56	; 0x38
 80133e2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80133e6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80133ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80133ee:	f7ec ff55 	bl	800029c <__adddf3>
 80133f2:	3501      	adds	r5, #1
 80133f4:	4680      	mov	r8, r0
 80133f6:	4689      	mov	r9, r1
 80133f8:	e75e      	b.n	80132b8 <__kernel_rem_pio2+0x100>
 80133fa:	d105      	bne.n	8013408 <__kernel_rem_pio2+0x250>
 80133fc:	1e63      	subs	r3, r4, #1
 80133fe:	aa0e      	add	r2, sp, #56	; 0x38
 8013400:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8013404:	15c3      	asrs	r3, r0, #23
 8013406:	e79f      	b.n	8013348 <__kernel_rem_pio2+0x190>
 8013408:	2200      	movs	r2, #0
 801340a:	4b3a      	ldr	r3, [pc, #232]	; (80134f4 <__kernel_rem_pio2+0x33c>)
 801340c:	f7ed fb82 	bl	8000b14 <__aeabi_dcmpge>
 8013410:	2800      	cmp	r0, #0
 8013412:	d139      	bne.n	8013488 <__kernel_rem_pio2+0x2d0>
 8013414:	9002      	str	r0, [sp, #8]
 8013416:	2200      	movs	r2, #0
 8013418:	2300      	movs	r3, #0
 801341a:	4630      	mov	r0, r6
 801341c:	4639      	mov	r1, r7
 801341e:	f7ed fb5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8013422:	2800      	cmp	r0, #0
 8013424:	f000 80c7 	beq.w	80135b6 <__kernel_rem_pio2+0x3fe>
 8013428:	1e65      	subs	r5, r4, #1
 801342a:	462b      	mov	r3, r5
 801342c:	2200      	movs	r2, #0
 801342e:	9904      	ldr	r1, [sp, #16]
 8013430:	428b      	cmp	r3, r1
 8013432:	da6a      	bge.n	801350a <__kernel_rem_pio2+0x352>
 8013434:	2a00      	cmp	r2, #0
 8013436:	f000 8088 	beq.w	801354a <__kernel_rem_pio2+0x392>
 801343a:	ab0e      	add	r3, sp, #56	; 0x38
 801343c:	f1aa 0a18 	sub.w	sl, sl, #24
 8013440:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8013444:	2b00      	cmp	r3, #0
 8013446:	f000 80b4 	beq.w	80135b2 <__kernel_rem_pio2+0x3fa>
 801344a:	4650      	mov	r0, sl
 801344c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80134d8 <__kernel_rem_pio2+0x320>
 8013450:	f000 fce2 	bl	8013e18 <scalbn>
 8013454:	00ec      	lsls	r4, r5, #3
 8013456:	ab72      	add	r3, sp, #456	; 0x1c8
 8013458:	191e      	adds	r6, r3, r4
 801345a:	ec59 8b10 	vmov	r8, r9, d0
 801345e:	f106 0a08 	add.w	sl, r6, #8
 8013462:	462f      	mov	r7, r5
 8013464:	2f00      	cmp	r7, #0
 8013466:	f280 80df 	bge.w	8013628 <__kernel_rem_pio2+0x470>
 801346a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80134d0 <__kernel_rem_pio2+0x318>
 801346e:	f04f 0a00 	mov.w	sl, #0
 8013472:	eba5 030a 	sub.w	r3, r5, sl
 8013476:	2b00      	cmp	r3, #0
 8013478:	f2c0 810a 	blt.w	8013690 <__kernel_rem_pio2+0x4d8>
 801347c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80134f8 <__kernel_rem_pio2+0x340>
 8013480:	ec59 8b18 	vmov	r8, r9, d8
 8013484:	2700      	movs	r7, #0
 8013486:	e0f5      	b.n	8013674 <__kernel_rem_pio2+0x4bc>
 8013488:	2302      	movs	r3, #2
 801348a:	9302      	str	r3, [sp, #8]
 801348c:	e760      	b.n	8013350 <__kernel_rem_pio2+0x198>
 801348e:	ab0e      	add	r3, sp, #56	; 0x38
 8013490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013494:	b94d      	cbnz	r5, 80134aa <__kernel_rem_pio2+0x2f2>
 8013496:	b12b      	cbz	r3, 80134a4 <__kernel_rem_pio2+0x2ec>
 8013498:	a80e      	add	r0, sp, #56	; 0x38
 801349a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801349e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80134a2:	2301      	movs	r3, #1
 80134a4:	3201      	adds	r2, #1
 80134a6:	461d      	mov	r5, r3
 80134a8:	e759      	b.n	801335e <__kernel_rem_pio2+0x1a6>
 80134aa:	a80e      	add	r0, sp, #56	; 0x38
 80134ac:	1acb      	subs	r3, r1, r3
 80134ae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80134b2:	462b      	mov	r3, r5
 80134b4:	e7f6      	b.n	80134a4 <__kernel_rem_pio2+0x2ec>
 80134b6:	1e62      	subs	r2, r4, #1
 80134b8:	ab0e      	add	r3, sp, #56	; 0x38
 80134ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80134be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80134c2:	a90e      	add	r1, sp, #56	; 0x38
 80134c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80134c8:	e757      	b.n	801337a <__kernel_rem_pio2+0x1c2>
 80134ca:	bf00      	nop
 80134cc:	f3af 8000 	nop.w
	...
 80134dc:	3ff00000 	.word	0x3ff00000
 80134e0:	080144e8 	.word	0x080144e8
 80134e4:	40200000 	.word	0x40200000
 80134e8:	3ff00000 	.word	0x3ff00000
 80134ec:	3e700000 	.word	0x3e700000
 80134f0:	41700000 	.word	0x41700000
 80134f4:	3fe00000 	.word	0x3fe00000
 80134f8:	080144a8 	.word	0x080144a8
 80134fc:	1e62      	subs	r2, r4, #1
 80134fe:	ab0e      	add	r3, sp, #56	; 0x38
 8013500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013504:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013508:	e7db      	b.n	80134c2 <__kernel_rem_pio2+0x30a>
 801350a:	a90e      	add	r1, sp, #56	; 0x38
 801350c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013510:	3b01      	subs	r3, #1
 8013512:	430a      	orrs	r2, r1
 8013514:	e78b      	b.n	801342e <__kernel_rem_pio2+0x276>
 8013516:	3301      	adds	r3, #1
 8013518:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801351c:	2900      	cmp	r1, #0
 801351e:	d0fa      	beq.n	8013516 <__kernel_rem_pio2+0x35e>
 8013520:	9a08      	ldr	r2, [sp, #32]
 8013522:	4422      	add	r2, r4
 8013524:	00d2      	lsls	r2, r2, #3
 8013526:	a922      	add	r1, sp, #136	; 0x88
 8013528:	18e3      	adds	r3, r4, r3
 801352a:	9206      	str	r2, [sp, #24]
 801352c:	440a      	add	r2, r1
 801352e:	9302      	str	r3, [sp, #8]
 8013530:	f10b 0108 	add.w	r1, fp, #8
 8013534:	f102 0308 	add.w	r3, r2, #8
 8013538:	1c66      	adds	r6, r4, #1
 801353a:	910a      	str	r1, [sp, #40]	; 0x28
 801353c:	2500      	movs	r5, #0
 801353e:	930d      	str	r3, [sp, #52]	; 0x34
 8013540:	9b02      	ldr	r3, [sp, #8]
 8013542:	42b3      	cmp	r3, r6
 8013544:	da04      	bge.n	8013550 <__kernel_rem_pio2+0x398>
 8013546:	461c      	mov	r4, r3
 8013548:	e6a6      	b.n	8013298 <__kernel_rem_pio2+0xe0>
 801354a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801354c:	2301      	movs	r3, #1
 801354e:	e7e3      	b.n	8013518 <__kernel_rem_pio2+0x360>
 8013550:	9b06      	ldr	r3, [sp, #24]
 8013552:	18ef      	adds	r7, r5, r3
 8013554:	ab22      	add	r3, sp, #136	; 0x88
 8013556:	441f      	add	r7, r3
 8013558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801355a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801355e:	f7ec ffe9 	bl	8000534 <__aeabi_i2d>
 8013562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013564:	461c      	mov	r4, r3
 8013566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013568:	e9c7 0100 	strd	r0, r1, [r7]
 801356c:	eb03 0b05 	add.w	fp, r3, r5
 8013570:	2700      	movs	r7, #0
 8013572:	f04f 0800 	mov.w	r8, #0
 8013576:	f04f 0900 	mov.w	r9, #0
 801357a:	9b07      	ldr	r3, [sp, #28]
 801357c:	429f      	cmp	r7, r3
 801357e:	dd08      	ble.n	8013592 <__kernel_rem_pio2+0x3da>
 8013580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013582:	aa72      	add	r2, sp, #456	; 0x1c8
 8013584:	18eb      	adds	r3, r5, r3
 8013586:	4413      	add	r3, r2
 8013588:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801358c:	3601      	adds	r6, #1
 801358e:	3508      	adds	r5, #8
 8013590:	e7d6      	b.n	8013540 <__kernel_rem_pio2+0x388>
 8013592:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013596:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801359a:	f7ed f835 	bl	8000608 <__aeabi_dmul>
 801359e:	4602      	mov	r2, r0
 80135a0:	460b      	mov	r3, r1
 80135a2:	4640      	mov	r0, r8
 80135a4:	4649      	mov	r1, r9
 80135a6:	f7ec fe79 	bl	800029c <__adddf3>
 80135aa:	3701      	adds	r7, #1
 80135ac:	4680      	mov	r8, r0
 80135ae:	4689      	mov	r9, r1
 80135b0:	e7e3      	b.n	801357a <__kernel_rem_pio2+0x3c2>
 80135b2:	3d01      	subs	r5, #1
 80135b4:	e741      	b.n	801343a <__kernel_rem_pio2+0x282>
 80135b6:	f1ca 0000 	rsb	r0, sl, #0
 80135ba:	ec47 6b10 	vmov	d0, r6, r7
 80135be:	f000 fc2b 	bl	8013e18 <scalbn>
 80135c2:	ec57 6b10 	vmov	r6, r7, d0
 80135c6:	2200      	movs	r2, #0
 80135c8:	4b99      	ldr	r3, [pc, #612]	; (8013830 <__kernel_rem_pio2+0x678>)
 80135ca:	ee10 0a10 	vmov	r0, s0
 80135ce:	4639      	mov	r1, r7
 80135d0:	f7ed faa0 	bl	8000b14 <__aeabi_dcmpge>
 80135d4:	b1f8      	cbz	r0, 8013616 <__kernel_rem_pio2+0x45e>
 80135d6:	2200      	movs	r2, #0
 80135d8:	4b96      	ldr	r3, [pc, #600]	; (8013834 <__kernel_rem_pio2+0x67c>)
 80135da:	4630      	mov	r0, r6
 80135dc:	4639      	mov	r1, r7
 80135de:	f7ed f813 	bl	8000608 <__aeabi_dmul>
 80135e2:	f7ed fac1 	bl	8000b68 <__aeabi_d2iz>
 80135e6:	4680      	mov	r8, r0
 80135e8:	f7ec ffa4 	bl	8000534 <__aeabi_i2d>
 80135ec:	2200      	movs	r2, #0
 80135ee:	4b90      	ldr	r3, [pc, #576]	; (8013830 <__kernel_rem_pio2+0x678>)
 80135f0:	f7ed f80a 	bl	8000608 <__aeabi_dmul>
 80135f4:	460b      	mov	r3, r1
 80135f6:	4602      	mov	r2, r0
 80135f8:	4639      	mov	r1, r7
 80135fa:	4630      	mov	r0, r6
 80135fc:	f7ec fe4c 	bl	8000298 <__aeabi_dsub>
 8013600:	f7ed fab2 	bl	8000b68 <__aeabi_d2iz>
 8013604:	1c65      	adds	r5, r4, #1
 8013606:	ab0e      	add	r3, sp, #56	; 0x38
 8013608:	f10a 0a18 	add.w	sl, sl, #24
 801360c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013610:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8013614:	e719      	b.n	801344a <__kernel_rem_pio2+0x292>
 8013616:	4630      	mov	r0, r6
 8013618:	4639      	mov	r1, r7
 801361a:	f7ed faa5 	bl	8000b68 <__aeabi_d2iz>
 801361e:	ab0e      	add	r3, sp, #56	; 0x38
 8013620:	4625      	mov	r5, r4
 8013622:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013626:	e710      	b.n	801344a <__kernel_rem_pio2+0x292>
 8013628:	ab0e      	add	r3, sp, #56	; 0x38
 801362a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801362e:	f7ec ff81 	bl	8000534 <__aeabi_i2d>
 8013632:	4642      	mov	r2, r8
 8013634:	464b      	mov	r3, r9
 8013636:	f7ec ffe7 	bl	8000608 <__aeabi_dmul>
 801363a:	2200      	movs	r2, #0
 801363c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8013640:	4b7c      	ldr	r3, [pc, #496]	; (8013834 <__kernel_rem_pio2+0x67c>)
 8013642:	4640      	mov	r0, r8
 8013644:	4649      	mov	r1, r9
 8013646:	f7ec ffdf 	bl	8000608 <__aeabi_dmul>
 801364a:	3f01      	subs	r7, #1
 801364c:	4680      	mov	r8, r0
 801364e:	4689      	mov	r9, r1
 8013650:	e708      	b.n	8013464 <__kernel_rem_pio2+0x2ac>
 8013652:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8013656:	e9d3 2300 	ldrd	r2, r3, [r3]
 801365a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801365e:	f7ec ffd3 	bl	8000608 <__aeabi_dmul>
 8013662:	4602      	mov	r2, r0
 8013664:	460b      	mov	r3, r1
 8013666:	4640      	mov	r0, r8
 8013668:	4649      	mov	r1, r9
 801366a:	f7ec fe17 	bl	800029c <__adddf3>
 801366e:	3701      	adds	r7, #1
 8013670:	4680      	mov	r8, r0
 8013672:	4689      	mov	r9, r1
 8013674:	9b04      	ldr	r3, [sp, #16]
 8013676:	429f      	cmp	r7, r3
 8013678:	dc01      	bgt.n	801367e <__kernel_rem_pio2+0x4c6>
 801367a:	45ba      	cmp	sl, r7
 801367c:	dae9      	bge.n	8013652 <__kernel_rem_pio2+0x49a>
 801367e:	ab4a      	add	r3, sp, #296	; 0x128
 8013680:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013684:	e9c3 8900 	strd	r8, r9, [r3]
 8013688:	f10a 0a01 	add.w	sl, sl, #1
 801368c:	3e08      	subs	r6, #8
 801368e:	e6f0      	b.n	8013472 <__kernel_rem_pio2+0x2ba>
 8013690:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8013692:	2b03      	cmp	r3, #3
 8013694:	d85b      	bhi.n	801374e <__kernel_rem_pio2+0x596>
 8013696:	e8df f003 	tbb	[pc, r3]
 801369a:	264a      	.short	0x264a
 801369c:	0226      	.short	0x0226
 801369e:	ab9a      	add	r3, sp, #616	; 0x268
 80136a0:	441c      	add	r4, r3
 80136a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80136a6:	46a2      	mov	sl, r4
 80136a8:	46ab      	mov	fp, r5
 80136aa:	f1bb 0f00 	cmp.w	fp, #0
 80136ae:	dc6c      	bgt.n	801378a <__kernel_rem_pio2+0x5d2>
 80136b0:	46a2      	mov	sl, r4
 80136b2:	46ab      	mov	fp, r5
 80136b4:	f1bb 0f01 	cmp.w	fp, #1
 80136b8:	f300 8086 	bgt.w	80137c8 <__kernel_rem_pio2+0x610>
 80136bc:	2000      	movs	r0, #0
 80136be:	2100      	movs	r1, #0
 80136c0:	2d01      	cmp	r5, #1
 80136c2:	f300 80a0 	bgt.w	8013806 <__kernel_rem_pio2+0x64e>
 80136c6:	9b02      	ldr	r3, [sp, #8]
 80136c8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80136cc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	f040 809e 	bne.w	8013812 <__kernel_rem_pio2+0x65a>
 80136d6:	9b01      	ldr	r3, [sp, #4]
 80136d8:	e9c3 7800 	strd	r7, r8, [r3]
 80136dc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80136e0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80136e4:	e033      	b.n	801374e <__kernel_rem_pio2+0x596>
 80136e6:	3408      	adds	r4, #8
 80136e8:	ab4a      	add	r3, sp, #296	; 0x128
 80136ea:	441c      	add	r4, r3
 80136ec:	462e      	mov	r6, r5
 80136ee:	2000      	movs	r0, #0
 80136f0:	2100      	movs	r1, #0
 80136f2:	2e00      	cmp	r6, #0
 80136f4:	da3a      	bge.n	801376c <__kernel_rem_pio2+0x5b4>
 80136f6:	9b02      	ldr	r3, [sp, #8]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d03d      	beq.n	8013778 <__kernel_rem_pio2+0x5c0>
 80136fc:	4602      	mov	r2, r0
 80136fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013702:	9c01      	ldr	r4, [sp, #4]
 8013704:	e9c4 2300 	strd	r2, r3, [r4]
 8013708:	4602      	mov	r2, r0
 801370a:	460b      	mov	r3, r1
 801370c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8013710:	f7ec fdc2 	bl	8000298 <__aeabi_dsub>
 8013714:	ae4c      	add	r6, sp, #304	; 0x130
 8013716:	2401      	movs	r4, #1
 8013718:	42a5      	cmp	r5, r4
 801371a:	da30      	bge.n	801377e <__kernel_rem_pio2+0x5c6>
 801371c:	9b02      	ldr	r3, [sp, #8]
 801371e:	b113      	cbz	r3, 8013726 <__kernel_rem_pio2+0x56e>
 8013720:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013724:	4619      	mov	r1, r3
 8013726:	9b01      	ldr	r3, [sp, #4]
 8013728:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801372c:	e00f      	b.n	801374e <__kernel_rem_pio2+0x596>
 801372e:	ab9a      	add	r3, sp, #616	; 0x268
 8013730:	441c      	add	r4, r3
 8013732:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013736:	2000      	movs	r0, #0
 8013738:	2100      	movs	r1, #0
 801373a:	2d00      	cmp	r5, #0
 801373c:	da10      	bge.n	8013760 <__kernel_rem_pio2+0x5a8>
 801373e:	9b02      	ldr	r3, [sp, #8]
 8013740:	b113      	cbz	r3, 8013748 <__kernel_rem_pio2+0x590>
 8013742:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013746:	4619      	mov	r1, r3
 8013748:	9b01      	ldr	r3, [sp, #4]
 801374a:	e9c3 0100 	strd	r0, r1, [r3]
 801374e:	9b06      	ldr	r3, [sp, #24]
 8013750:	f003 0007 	and.w	r0, r3, #7
 8013754:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8013758:	ecbd 8b02 	vpop	{d8}
 801375c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013760:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013764:	f7ec fd9a 	bl	800029c <__adddf3>
 8013768:	3d01      	subs	r5, #1
 801376a:	e7e6      	b.n	801373a <__kernel_rem_pio2+0x582>
 801376c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013770:	f7ec fd94 	bl	800029c <__adddf3>
 8013774:	3e01      	subs	r6, #1
 8013776:	e7bc      	b.n	80136f2 <__kernel_rem_pio2+0x53a>
 8013778:	4602      	mov	r2, r0
 801377a:	460b      	mov	r3, r1
 801377c:	e7c1      	b.n	8013702 <__kernel_rem_pio2+0x54a>
 801377e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8013782:	f7ec fd8b 	bl	800029c <__adddf3>
 8013786:	3401      	adds	r4, #1
 8013788:	e7c6      	b.n	8013718 <__kernel_rem_pio2+0x560>
 801378a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801378e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013792:	4640      	mov	r0, r8
 8013794:	ec53 2b17 	vmov	r2, r3, d7
 8013798:	4649      	mov	r1, r9
 801379a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801379e:	f7ec fd7d 	bl	800029c <__adddf3>
 80137a2:	4602      	mov	r2, r0
 80137a4:	460b      	mov	r3, r1
 80137a6:	4606      	mov	r6, r0
 80137a8:	460f      	mov	r7, r1
 80137aa:	4640      	mov	r0, r8
 80137ac:	4649      	mov	r1, r9
 80137ae:	f7ec fd73 	bl	8000298 <__aeabi_dsub>
 80137b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80137b6:	f7ec fd71 	bl	800029c <__adddf3>
 80137ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80137be:	e9ca 0100 	strd	r0, r1, [sl]
 80137c2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80137c6:	e770      	b.n	80136aa <__kernel_rem_pio2+0x4f2>
 80137c8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80137cc:	ed3a 7b02 	vldmdb	sl!, {d7}
 80137d0:	4630      	mov	r0, r6
 80137d2:	ec53 2b17 	vmov	r2, r3, d7
 80137d6:	4639      	mov	r1, r7
 80137d8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80137dc:	f7ec fd5e 	bl	800029c <__adddf3>
 80137e0:	4602      	mov	r2, r0
 80137e2:	460b      	mov	r3, r1
 80137e4:	4680      	mov	r8, r0
 80137e6:	4689      	mov	r9, r1
 80137e8:	4630      	mov	r0, r6
 80137ea:	4639      	mov	r1, r7
 80137ec:	f7ec fd54 	bl	8000298 <__aeabi_dsub>
 80137f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80137f4:	f7ec fd52 	bl	800029c <__adddf3>
 80137f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80137fc:	e9ca 0100 	strd	r0, r1, [sl]
 8013800:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8013804:	e756      	b.n	80136b4 <__kernel_rem_pio2+0x4fc>
 8013806:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801380a:	f7ec fd47 	bl	800029c <__adddf3>
 801380e:	3d01      	subs	r5, #1
 8013810:	e756      	b.n	80136c0 <__kernel_rem_pio2+0x508>
 8013812:	9b01      	ldr	r3, [sp, #4]
 8013814:	9a01      	ldr	r2, [sp, #4]
 8013816:	601f      	str	r7, [r3, #0]
 8013818:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801381c:	605c      	str	r4, [r3, #4]
 801381e:	609d      	str	r5, [r3, #8]
 8013820:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8013824:	60d3      	str	r3, [r2, #12]
 8013826:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801382a:	6110      	str	r0, [r2, #16]
 801382c:	6153      	str	r3, [r2, #20]
 801382e:	e78e      	b.n	801374e <__kernel_rem_pio2+0x596>
 8013830:	41700000 	.word	0x41700000
 8013834:	3e700000 	.word	0x3e700000

08013838 <__kernel_sin>:
 8013838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801383c:	ec55 4b10 	vmov	r4, r5, d0
 8013840:	b085      	sub	sp, #20
 8013842:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013846:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801384a:	ed8d 1b00 	vstr	d1, [sp]
 801384e:	9002      	str	r0, [sp, #8]
 8013850:	da06      	bge.n	8013860 <__kernel_sin+0x28>
 8013852:	ee10 0a10 	vmov	r0, s0
 8013856:	4629      	mov	r1, r5
 8013858:	f7ed f986 	bl	8000b68 <__aeabi_d2iz>
 801385c:	2800      	cmp	r0, #0
 801385e:	d051      	beq.n	8013904 <__kernel_sin+0xcc>
 8013860:	4622      	mov	r2, r4
 8013862:	462b      	mov	r3, r5
 8013864:	4620      	mov	r0, r4
 8013866:	4629      	mov	r1, r5
 8013868:	f7ec fece 	bl	8000608 <__aeabi_dmul>
 801386c:	4682      	mov	sl, r0
 801386e:	468b      	mov	fp, r1
 8013870:	4602      	mov	r2, r0
 8013872:	460b      	mov	r3, r1
 8013874:	4620      	mov	r0, r4
 8013876:	4629      	mov	r1, r5
 8013878:	f7ec fec6 	bl	8000608 <__aeabi_dmul>
 801387c:	a341      	add	r3, pc, #260	; (adr r3, 8013984 <__kernel_sin+0x14c>)
 801387e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013882:	4680      	mov	r8, r0
 8013884:	4689      	mov	r9, r1
 8013886:	4650      	mov	r0, sl
 8013888:	4659      	mov	r1, fp
 801388a:	f7ec febd 	bl	8000608 <__aeabi_dmul>
 801388e:	a33f      	add	r3, pc, #252	; (adr r3, 801398c <__kernel_sin+0x154>)
 8013890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013894:	f7ec fd00 	bl	8000298 <__aeabi_dsub>
 8013898:	4652      	mov	r2, sl
 801389a:	465b      	mov	r3, fp
 801389c:	f7ec feb4 	bl	8000608 <__aeabi_dmul>
 80138a0:	a33c      	add	r3, pc, #240	; (adr r3, 8013994 <__kernel_sin+0x15c>)
 80138a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a6:	f7ec fcf9 	bl	800029c <__adddf3>
 80138aa:	4652      	mov	r2, sl
 80138ac:	465b      	mov	r3, fp
 80138ae:	f7ec feab 	bl	8000608 <__aeabi_dmul>
 80138b2:	a33a      	add	r3, pc, #232	; (adr r3, 801399c <__kernel_sin+0x164>)
 80138b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138b8:	f7ec fcee 	bl	8000298 <__aeabi_dsub>
 80138bc:	4652      	mov	r2, sl
 80138be:	465b      	mov	r3, fp
 80138c0:	f7ec fea2 	bl	8000608 <__aeabi_dmul>
 80138c4:	a337      	add	r3, pc, #220	; (adr r3, 80139a4 <__kernel_sin+0x16c>)
 80138c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ca:	f7ec fce7 	bl	800029c <__adddf3>
 80138ce:	9b02      	ldr	r3, [sp, #8]
 80138d0:	4606      	mov	r6, r0
 80138d2:	460f      	mov	r7, r1
 80138d4:	b9db      	cbnz	r3, 801390e <__kernel_sin+0xd6>
 80138d6:	4602      	mov	r2, r0
 80138d8:	460b      	mov	r3, r1
 80138da:	4650      	mov	r0, sl
 80138dc:	4659      	mov	r1, fp
 80138de:	f7ec fe93 	bl	8000608 <__aeabi_dmul>
 80138e2:	a325      	add	r3, pc, #148	; (adr r3, 8013978 <__kernel_sin+0x140>)
 80138e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138e8:	f7ec fcd6 	bl	8000298 <__aeabi_dsub>
 80138ec:	4642      	mov	r2, r8
 80138ee:	464b      	mov	r3, r9
 80138f0:	f7ec fe8a 	bl	8000608 <__aeabi_dmul>
 80138f4:	4602      	mov	r2, r0
 80138f6:	460b      	mov	r3, r1
 80138f8:	4620      	mov	r0, r4
 80138fa:	4629      	mov	r1, r5
 80138fc:	f7ec fcce 	bl	800029c <__adddf3>
 8013900:	4604      	mov	r4, r0
 8013902:	460d      	mov	r5, r1
 8013904:	ec45 4b10 	vmov	d0, r4, r5
 8013908:	b005      	add	sp, #20
 801390a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801390e:	2200      	movs	r2, #0
 8013910:	4b1b      	ldr	r3, [pc, #108]	; (8013980 <__kernel_sin+0x148>)
 8013912:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013916:	f7ec fe77 	bl	8000608 <__aeabi_dmul>
 801391a:	4632      	mov	r2, r6
 801391c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013920:	463b      	mov	r3, r7
 8013922:	4640      	mov	r0, r8
 8013924:	4649      	mov	r1, r9
 8013926:	f7ec fe6f 	bl	8000608 <__aeabi_dmul>
 801392a:	4602      	mov	r2, r0
 801392c:	460b      	mov	r3, r1
 801392e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013932:	f7ec fcb1 	bl	8000298 <__aeabi_dsub>
 8013936:	4652      	mov	r2, sl
 8013938:	465b      	mov	r3, fp
 801393a:	f7ec fe65 	bl	8000608 <__aeabi_dmul>
 801393e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013942:	f7ec fca9 	bl	8000298 <__aeabi_dsub>
 8013946:	a30c      	add	r3, pc, #48	; (adr r3, 8013978 <__kernel_sin+0x140>)
 8013948:	e9d3 2300 	ldrd	r2, r3, [r3]
 801394c:	4606      	mov	r6, r0
 801394e:	460f      	mov	r7, r1
 8013950:	4640      	mov	r0, r8
 8013952:	4649      	mov	r1, r9
 8013954:	f7ec fe58 	bl	8000608 <__aeabi_dmul>
 8013958:	4602      	mov	r2, r0
 801395a:	460b      	mov	r3, r1
 801395c:	4630      	mov	r0, r6
 801395e:	4639      	mov	r1, r7
 8013960:	f7ec fc9c 	bl	800029c <__adddf3>
 8013964:	4602      	mov	r2, r0
 8013966:	460b      	mov	r3, r1
 8013968:	4620      	mov	r0, r4
 801396a:	4629      	mov	r1, r5
 801396c:	f7ec fc94 	bl	8000298 <__aeabi_dsub>
 8013970:	e7c6      	b.n	8013900 <__kernel_sin+0xc8>
 8013972:	bf00      	nop
 8013974:	f3af 8000 	nop.w
 8013978:	55555549 	.word	0x55555549
 801397c:	3fc55555 	.word	0x3fc55555
 8013980:	3fe00000 	.word	0x3fe00000
 8013984:	5acfd57c 	.word	0x5acfd57c
 8013988:	3de5d93a 	.word	0x3de5d93a
 801398c:	8a2b9ceb 	.word	0x8a2b9ceb
 8013990:	3e5ae5e6 	.word	0x3e5ae5e6
 8013994:	57b1fe7d 	.word	0x57b1fe7d
 8013998:	3ec71de3 	.word	0x3ec71de3
 801399c:	19c161d5 	.word	0x19c161d5
 80139a0:	3f2a01a0 	.word	0x3f2a01a0
 80139a4:	1110f8a6 	.word	0x1110f8a6
 80139a8:	3f811111 	.word	0x3f811111
 80139ac:	00000000 	.word	0x00000000

080139b0 <atan>:
 80139b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139b4:	ec55 4b10 	vmov	r4, r5, d0
 80139b8:	4bc3      	ldr	r3, [pc, #780]	; (8013cc8 <atan+0x318>)
 80139ba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80139be:	429e      	cmp	r6, r3
 80139c0:	46ab      	mov	fp, r5
 80139c2:	dd18      	ble.n	80139f6 <atan+0x46>
 80139c4:	4bc1      	ldr	r3, [pc, #772]	; (8013ccc <atan+0x31c>)
 80139c6:	429e      	cmp	r6, r3
 80139c8:	dc01      	bgt.n	80139ce <atan+0x1e>
 80139ca:	d109      	bne.n	80139e0 <atan+0x30>
 80139cc:	b144      	cbz	r4, 80139e0 <atan+0x30>
 80139ce:	4622      	mov	r2, r4
 80139d0:	462b      	mov	r3, r5
 80139d2:	4620      	mov	r0, r4
 80139d4:	4629      	mov	r1, r5
 80139d6:	f7ec fc61 	bl	800029c <__adddf3>
 80139da:	4604      	mov	r4, r0
 80139dc:	460d      	mov	r5, r1
 80139de:	e006      	b.n	80139ee <atan+0x3e>
 80139e0:	f1bb 0f00 	cmp.w	fp, #0
 80139e4:	f340 8131 	ble.w	8013c4a <atan+0x29a>
 80139e8:	a59b      	add	r5, pc, #620	; (adr r5, 8013c58 <atan+0x2a8>)
 80139ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80139ee:	ec45 4b10 	vmov	d0, r4, r5
 80139f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139f6:	4bb6      	ldr	r3, [pc, #728]	; (8013cd0 <atan+0x320>)
 80139f8:	429e      	cmp	r6, r3
 80139fa:	dc14      	bgt.n	8013a26 <atan+0x76>
 80139fc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8013a00:	429e      	cmp	r6, r3
 8013a02:	dc0d      	bgt.n	8013a20 <atan+0x70>
 8013a04:	a396      	add	r3, pc, #600	; (adr r3, 8013c60 <atan+0x2b0>)
 8013a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a0a:	ee10 0a10 	vmov	r0, s0
 8013a0e:	4629      	mov	r1, r5
 8013a10:	f7ec fc44 	bl	800029c <__adddf3>
 8013a14:	2200      	movs	r2, #0
 8013a16:	4baf      	ldr	r3, [pc, #700]	; (8013cd4 <atan+0x324>)
 8013a18:	f7ed f886 	bl	8000b28 <__aeabi_dcmpgt>
 8013a1c:	2800      	cmp	r0, #0
 8013a1e:	d1e6      	bne.n	80139ee <atan+0x3e>
 8013a20:	f04f 3aff 	mov.w	sl, #4294967295
 8013a24:	e02b      	b.n	8013a7e <atan+0xce>
 8013a26:	f000 f963 	bl	8013cf0 <fabs>
 8013a2a:	4bab      	ldr	r3, [pc, #684]	; (8013cd8 <atan+0x328>)
 8013a2c:	429e      	cmp	r6, r3
 8013a2e:	ec55 4b10 	vmov	r4, r5, d0
 8013a32:	f300 80bf 	bgt.w	8013bb4 <atan+0x204>
 8013a36:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8013a3a:	429e      	cmp	r6, r3
 8013a3c:	f300 80a0 	bgt.w	8013b80 <atan+0x1d0>
 8013a40:	ee10 2a10 	vmov	r2, s0
 8013a44:	ee10 0a10 	vmov	r0, s0
 8013a48:	462b      	mov	r3, r5
 8013a4a:	4629      	mov	r1, r5
 8013a4c:	f7ec fc26 	bl	800029c <__adddf3>
 8013a50:	2200      	movs	r2, #0
 8013a52:	4ba0      	ldr	r3, [pc, #640]	; (8013cd4 <atan+0x324>)
 8013a54:	f7ec fc20 	bl	8000298 <__aeabi_dsub>
 8013a58:	2200      	movs	r2, #0
 8013a5a:	4606      	mov	r6, r0
 8013a5c:	460f      	mov	r7, r1
 8013a5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013a62:	4620      	mov	r0, r4
 8013a64:	4629      	mov	r1, r5
 8013a66:	f7ec fc19 	bl	800029c <__adddf3>
 8013a6a:	4602      	mov	r2, r0
 8013a6c:	460b      	mov	r3, r1
 8013a6e:	4630      	mov	r0, r6
 8013a70:	4639      	mov	r1, r7
 8013a72:	f7ec fef3 	bl	800085c <__aeabi_ddiv>
 8013a76:	f04f 0a00 	mov.w	sl, #0
 8013a7a:	4604      	mov	r4, r0
 8013a7c:	460d      	mov	r5, r1
 8013a7e:	4622      	mov	r2, r4
 8013a80:	462b      	mov	r3, r5
 8013a82:	4620      	mov	r0, r4
 8013a84:	4629      	mov	r1, r5
 8013a86:	f7ec fdbf 	bl	8000608 <__aeabi_dmul>
 8013a8a:	4602      	mov	r2, r0
 8013a8c:	460b      	mov	r3, r1
 8013a8e:	4680      	mov	r8, r0
 8013a90:	4689      	mov	r9, r1
 8013a92:	f7ec fdb9 	bl	8000608 <__aeabi_dmul>
 8013a96:	a374      	add	r3, pc, #464	; (adr r3, 8013c68 <atan+0x2b8>)
 8013a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a9c:	4606      	mov	r6, r0
 8013a9e:	460f      	mov	r7, r1
 8013aa0:	f7ec fdb2 	bl	8000608 <__aeabi_dmul>
 8013aa4:	a372      	add	r3, pc, #456	; (adr r3, 8013c70 <atan+0x2c0>)
 8013aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aaa:	f7ec fbf7 	bl	800029c <__adddf3>
 8013aae:	4632      	mov	r2, r6
 8013ab0:	463b      	mov	r3, r7
 8013ab2:	f7ec fda9 	bl	8000608 <__aeabi_dmul>
 8013ab6:	a370      	add	r3, pc, #448	; (adr r3, 8013c78 <atan+0x2c8>)
 8013ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013abc:	f7ec fbee 	bl	800029c <__adddf3>
 8013ac0:	4632      	mov	r2, r6
 8013ac2:	463b      	mov	r3, r7
 8013ac4:	f7ec fda0 	bl	8000608 <__aeabi_dmul>
 8013ac8:	a36d      	add	r3, pc, #436	; (adr r3, 8013c80 <atan+0x2d0>)
 8013aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ace:	f7ec fbe5 	bl	800029c <__adddf3>
 8013ad2:	4632      	mov	r2, r6
 8013ad4:	463b      	mov	r3, r7
 8013ad6:	f7ec fd97 	bl	8000608 <__aeabi_dmul>
 8013ada:	a36b      	add	r3, pc, #428	; (adr r3, 8013c88 <atan+0x2d8>)
 8013adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ae0:	f7ec fbdc 	bl	800029c <__adddf3>
 8013ae4:	4632      	mov	r2, r6
 8013ae6:	463b      	mov	r3, r7
 8013ae8:	f7ec fd8e 	bl	8000608 <__aeabi_dmul>
 8013aec:	a368      	add	r3, pc, #416	; (adr r3, 8013c90 <atan+0x2e0>)
 8013aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af2:	f7ec fbd3 	bl	800029c <__adddf3>
 8013af6:	4642      	mov	r2, r8
 8013af8:	464b      	mov	r3, r9
 8013afa:	f7ec fd85 	bl	8000608 <__aeabi_dmul>
 8013afe:	a366      	add	r3, pc, #408	; (adr r3, 8013c98 <atan+0x2e8>)
 8013b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b04:	4680      	mov	r8, r0
 8013b06:	4689      	mov	r9, r1
 8013b08:	4630      	mov	r0, r6
 8013b0a:	4639      	mov	r1, r7
 8013b0c:	f7ec fd7c 	bl	8000608 <__aeabi_dmul>
 8013b10:	a363      	add	r3, pc, #396	; (adr r3, 8013ca0 <atan+0x2f0>)
 8013b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b16:	f7ec fbbf 	bl	8000298 <__aeabi_dsub>
 8013b1a:	4632      	mov	r2, r6
 8013b1c:	463b      	mov	r3, r7
 8013b1e:	f7ec fd73 	bl	8000608 <__aeabi_dmul>
 8013b22:	a361      	add	r3, pc, #388	; (adr r3, 8013ca8 <atan+0x2f8>)
 8013b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b28:	f7ec fbb6 	bl	8000298 <__aeabi_dsub>
 8013b2c:	4632      	mov	r2, r6
 8013b2e:	463b      	mov	r3, r7
 8013b30:	f7ec fd6a 	bl	8000608 <__aeabi_dmul>
 8013b34:	a35e      	add	r3, pc, #376	; (adr r3, 8013cb0 <atan+0x300>)
 8013b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b3a:	f7ec fbad 	bl	8000298 <__aeabi_dsub>
 8013b3e:	4632      	mov	r2, r6
 8013b40:	463b      	mov	r3, r7
 8013b42:	f7ec fd61 	bl	8000608 <__aeabi_dmul>
 8013b46:	a35c      	add	r3, pc, #368	; (adr r3, 8013cb8 <atan+0x308>)
 8013b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b4c:	f7ec fba4 	bl	8000298 <__aeabi_dsub>
 8013b50:	4632      	mov	r2, r6
 8013b52:	463b      	mov	r3, r7
 8013b54:	f7ec fd58 	bl	8000608 <__aeabi_dmul>
 8013b58:	4602      	mov	r2, r0
 8013b5a:	460b      	mov	r3, r1
 8013b5c:	4640      	mov	r0, r8
 8013b5e:	4649      	mov	r1, r9
 8013b60:	f7ec fb9c 	bl	800029c <__adddf3>
 8013b64:	4622      	mov	r2, r4
 8013b66:	462b      	mov	r3, r5
 8013b68:	f7ec fd4e 	bl	8000608 <__aeabi_dmul>
 8013b6c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013b70:	4602      	mov	r2, r0
 8013b72:	460b      	mov	r3, r1
 8013b74:	d14b      	bne.n	8013c0e <atan+0x25e>
 8013b76:	4620      	mov	r0, r4
 8013b78:	4629      	mov	r1, r5
 8013b7a:	f7ec fb8d 	bl	8000298 <__aeabi_dsub>
 8013b7e:	e72c      	b.n	80139da <atan+0x2a>
 8013b80:	ee10 0a10 	vmov	r0, s0
 8013b84:	2200      	movs	r2, #0
 8013b86:	4b53      	ldr	r3, [pc, #332]	; (8013cd4 <atan+0x324>)
 8013b88:	4629      	mov	r1, r5
 8013b8a:	f7ec fb85 	bl	8000298 <__aeabi_dsub>
 8013b8e:	2200      	movs	r2, #0
 8013b90:	4606      	mov	r6, r0
 8013b92:	460f      	mov	r7, r1
 8013b94:	4b4f      	ldr	r3, [pc, #316]	; (8013cd4 <atan+0x324>)
 8013b96:	4620      	mov	r0, r4
 8013b98:	4629      	mov	r1, r5
 8013b9a:	f7ec fb7f 	bl	800029c <__adddf3>
 8013b9e:	4602      	mov	r2, r0
 8013ba0:	460b      	mov	r3, r1
 8013ba2:	4630      	mov	r0, r6
 8013ba4:	4639      	mov	r1, r7
 8013ba6:	f7ec fe59 	bl	800085c <__aeabi_ddiv>
 8013baa:	f04f 0a01 	mov.w	sl, #1
 8013bae:	4604      	mov	r4, r0
 8013bb0:	460d      	mov	r5, r1
 8013bb2:	e764      	b.n	8013a7e <atan+0xce>
 8013bb4:	4b49      	ldr	r3, [pc, #292]	; (8013cdc <atan+0x32c>)
 8013bb6:	429e      	cmp	r6, r3
 8013bb8:	dc1d      	bgt.n	8013bf6 <atan+0x246>
 8013bba:	ee10 0a10 	vmov	r0, s0
 8013bbe:	2200      	movs	r2, #0
 8013bc0:	4b47      	ldr	r3, [pc, #284]	; (8013ce0 <atan+0x330>)
 8013bc2:	4629      	mov	r1, r5
 8013bc4:	f7ec fb68 	bl	8000298 <__aeabi_dsub>
 8013bc8:	2200      	movs	r2, #0
 8013bca:	4606      	mov	r6, r0
 8013bcc:	460f      	mov	r7, r1
 8013bce:	4b44      	ldr	r3, [pc, #272]	; (8013ce0 <atan+0x330>)
 8013bd0:	4620      	mov	r0, r4
 8013bd2:	4629      	mov	r1, r5
 8013bd4:	f7ec fd18 	bl	8000608 <__aeabi_dmul>
 8013bd8:	2200      	movs	r2, #0
 8013bda:	4b3e      	ldr	r3, [pc, #248]	; (8013cd4 <atan+0x324>)
 8013bdc:	f7ec fb5e 	bl	800029c <__adddf3>
 8013be0:	4602      	mov	r2, r0
 8013be2:	460b      	mov	r3, r1
 8013be4:	4630      	mov	r0, r6
 8013be6:	4639      	mov	r1, r7
 8013be8:	f7ec fe38 	bl	800085c <__aeabi_ddiv>
 8013bec:	f04f 0a02 	mov.w	sl, #2
 8013bf0:	4604      	mov	r4, r0
 8013bf2:	460d      	mov	r5, r1
 8013bf4:	e743      	b.n	8013a7e <atan+0xce>
 8013bf6:	462b      	mov	r3, r5
 8013bf8:	ee10 2a10 	vmov	r2, s0
 8013bfc:	2000      	movs	r0, #0
 8013bfe:	4939      	ldr	r1, [pc, #228]	; (8013ce4 <atan+0x334>)
 8013c00:	f7ec fe2c 	bl	800085c <__aeabi_ddiv>
 8013c04:	f04f 0a03 	mov.w	sl, #3
 8013c08:	4604      	mov	r4, r0
 8013c0a:	460d      	mov	r5, r1
 8013c0c:	e737      	b.n	8013a7e <atan+0xce>
 8013c0e:	4b36      	ldr	r3, [pc, #216]	; (8013ce8 <atan+0x338>)
 8013c10:	4e36      	ldr	r6, [pc, #216]	; (8013cec <atan+0x33c>)
 8013c12:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8013c16:	4456      	add	r6, sl
 8013c18:	449a      	add	sl, r3
 8013c1a:	e9da 2300 	ldrd	r2, r3, [sl]
 8013c1e:	f7ec fb3b 	bl	8000298 <__aeabi_dsub>
 8013c22:	4622      	mov	r2, r4
 8013c24:	462b      	mov	r3, r5
 8013c26:	f7ec fb37 	bl	8000298 <__aeabi_dsub>
 8013c2a:	4602      	mov	r2, r0
 8013c2c:	460b      	mov	r3, r1
 8013c2e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013c32:	f7ec fb31 	bl	8000298 <__aeabi_dsub>
 8013c36:	f1bb 0f00 	cmp.w	fp, #0
 8013c3a:	4604      	mov	r4, r0
 8013c3c:	460d      	mov	r5, r1
 8013c3e:	f6bf aed6 	bge.w	80139ee <atan+0x3e>
 8013c42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013c46:	461d      	mov	r5, r3
 8013c48:	e6d1      	b.n	80139ee <atan+0x3e>
 8013c4a:	a51d      	add	r5, pc, #116	; (adr r5, 8013cc0 <atan+0x310>)
 8013c4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013c50:	e6cd      	b.n	80139ee <atan+0x3e>
 8013c52:	bf00      	nop
 8013c54:	f3af 8000 	nop.w
 8013c58:	54442d18 	.word	0x54442d18
 8013c5c:	3ff921fb 	.word	0x3ff921fb
 8013c60:	8800759c 	.word	0x8800759c
 8013c64:	7e37e43c 	.word	0x7e37e43c
 8013c68:	e322da11 	.word	0xe322da11
 8013c6c:	3f90ad3a 	.word	0x3f90ad3a
 8013c70:	24760deb 	.word	0x24760deb
 8013c74:	3fa97b4b 	.word	0x3fa97b4b
 8013c78:	a0d03d51 	.word	0xa0d03d51
 8013c7c:	3fb10d66 	.word	0x3fb10d66
 8013c80:	c54c206e 	.word	0xc54c206e
 8013c84:	3fb745cd 	.word	0x3fb745cd
 8013c88:	920083ff 	.word	0x920083ff
 8013c8c:	3fc24924 	.word	0x3fc24924
 8013c90:	5555550d 	.word	0x5555550d
 8013c94:	3fd55555 	.word	0x3fd55555
 8013c98:	2c6a6c2f 	.word	0x2c6a6c2f
 8013c9c:	bfa2b444 	.word	0xbfa2b444
 8013ca0:	52defd9a 	.word	0x52defd9a
 8013ca4:	3fadde2d 	.word	0x3fadde2d
 8013ca8:	af749a6d 	.word	0xaf749a6d
 8013cac:	3fb3b0f2 	.word	0x3fb3b0f2
 8013cb0:	fe231671 	.word	0xfe231671
 8013cb4:	3fbc71c6 	.word	0x3fbc71c6
 8013cb8:	9998ebc4 	.word	0x9998ebc4
 8013cbc:	3fc99999 	.word	0x3fc99999
 8013cc0:	54442d18 	.word	0x54442d18
 8013cc4:	bff921fb 	.word	0xbff921fb
 8013cc8:	440fffff 	.word	0x440fffff
 8013ccc:	7ff00000 	.word	0x7ff00000
 8013cd0:	3fdbffff 	.word	0x3fdbffff
 8013cd4:	3ff00000 	.word	0x3ff00000
 8013cd8:	3ff2ffff 	.word	0x3ff2ffff
 8013cdc:	40037fff 	.word	0x40037fff
 8013ce0:	3ff80000 	.word	0x3ff80000
 8013ce4:	bff00000 	.word	0xbff00000
 8013ce8:	08014518 	.word	0x08014518
 8013cec:	080144f8 	.word	0x080144f8

08013cf0 <fabs>:
 8013cf0:	ec51 0b10 	vmov	r0, r1, d0
 8013cf4:	ee10 2a10 	vmov	r2, s0
 8013cf8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013cfc:	ec43 2b10 	vmov	d0, r2, r3
 8013d00:	4770      	bx	lr
 8013d02:	0000      	movs	r0, r0
 8013d04:	0000      	movs	r0, r0
	...

08013d08 <floor>:
 8013d08:	ec51 0b10 	vmov	r0, r1, d0
 8013d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d10:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8013d14:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013d18:	2e13      	cmp	r6, #19
 8013d1a:	460c      	mov	r4, r1
 8013d1c:	ee10 5a10 	vmov	r5, s0
 8013d20:	4680      	mov	r8, r0
 8013d22:	dc34      	bgt.n	8013d8e <floor+0x86>
 8013d24:	2e00      	cmp	r6, #0
 8013d26:	da16      	bge.n	8013d56 <floor+0x4e>
 8013d28:	a335      	add	r3, pc, #212	; (adr r3, 8013e00 <floor+0xf8>)
 8013d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d2e:	f7ec fab5 	bl	800029c <__adddf3>
 8013d32:	2200      	movs	r2, #0
 8013d34:	2300      	movs	r3, #0
 8013d36:	f7ec fef7 	bl	8000b28 <__aeabi_dcmpgt>
 8013d3a:	b148      	cbz	r0, 8013d50 <floor+0x48>
 8013d3c:	2c00      	cmp	r4, #0
 8013d3e:	da59      	bge.n	8013df4 <floor+0xec>
 8013d40:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013d44:	4a30      	ldr	r2, [pc, #192]	; (8013e08 <floor+0x100>)
 8013d46:	432b      	orrs	r3, r5
 8013d48:	2500      	movs	r5, #0
 8013d4a:	42ab      	cmp	r3, r5
 8013d4c:	bf18      	it	ne
 8013d4e:	4614      	movne	r4, r2
 8013d50:	4621      	mov	r1, r4
 8013d52:	4628      	mov	r0, r5
 8013d54:	e025      	b.n	8013da2 <floor+0x9a>
 8013d56:	4f2d      	ldr	r7, [pc, #180]	; (8013e0c <floor+0x104>)
 8013d58:	4137      	asrs	r7, r6
 8013d5a:	ea01 0307 	and.w	r3, r1, r7
 8013d5e:	4303      	orrs	r3, r0
 8013d60:	d01f      	beq.n	8013da2 <floor+0x9a>
 8013d62:	a327      	add	r3, pc, #156	; (adr r3, 8013e00 <floor+0xf8>)
 8013d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d68:	f7ec fa98 	bl	800029c <__adddf3>
 8013d6c:	2200      	movs	r2, #0
 8013d6e:	2300      	movs	r3, #0
 8013d70:	f7ec feda 	bl	8000b28 <__aeabi_dcmpgt>
 8013d74:	2800      	cmp	r0, #0
 8013d76:	d0eb      	beq.n	8013d50 <floor+0x48>
 8013d78:	2c00      	cmp	r4, #0
 8013d7a:	bfbe      	ittt	lt
 8013d7c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013d80:	fa43 f606 	asrlt.w	r6, r3, r6
 8013d84:	19a4      	addlt	r4, r4, r6
 8013d86:	ea24 0407 	bic.w	r4, r4, r7
 8013d8a:	2500      	movs	r5, #0
 8013d8c:	e7e0      	b.n	8013d50 <floor+0x48>
 8013d8e:	2e33      	cmp	r6, #51	; 0x33
 8013d90:	dd0b      	ble.n	8013daa <floor+0xa2>
 8013d92:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013d96:	d104      	bne.n	8013da2 <floor+0x9a>
 8013d98:	ee10 2a10 	vmov	r2, s0
 8013d9c:	460b      	mov	r3, r1
 8013d9e:	f7ec fa7d 	bl	800029c <__adddf3>
 8013da2:	ec41 0b10 	vmov	d0, r0, r1
 8013da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013daa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8013dae:	f04f 33ff 	mov.w	r3, #4294967295
 8013db2:	fa23 f707 	lsr.w	r7, r3, r7
 8013db6:	4207      	tst	r7, r0
 8013db8:	d0f3      	beq.n	8013da2 <floor+0x9a>
 8013dba:	a311      	add	r3, pc, #68	; (adr r3, 8013e00 <floor+0xf8>)
 8013dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dc0:	f7ec fa6c 	bl	800029c <__adddf3>
 8013dc4:	2200      	movs	r2, #0
 8013dc6:	2300      	movs	r3, #0
 8013dc8:	f7ec feae 	bl	8000b28 <__aeabi_dcmpgt>
 8013dcc:	2800      	cmp	r0, #0
 8013dce:	d0bf      	beq.n	8013d50 <floor+0x48>
 8013dd0:	2c00      	cmp	r4, #0
 8013dd2:	da02      	bge.n	8013dda <floor+0xd2>
 8013dd4:	2e14      	cmp	r6, #20
 8013dd6:	d103      	bne.n	8013de0 <floor+0xd8>
 8013dd8:	3401      	adds	r4, #1
 8013dda:	ea25 0507 	bic.w	r5, r5, r7
 8013dde:	e7b7      	b.n	8013d50 <floor+0x48>
 8013de0:	2301      	movs	r3, #1
 8013de2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8013de6:	fa03 f606 	lsl.w	r6, r3, r6
 8013dea:	4435      	add	r5, r6
 8013dec:	4545      	cmp	r5, r8
 8013dee:	bf38      	it	cc
 8013df0:	18e4      	addcc	r4, r4, r3
 8013df2:	e7f2      	b.n	8013dda <floor+0xd2>
 8013df4:	2500      	movs	r5, #0
 8013df6:	462c      	mov	r4, r5
 8013df8:	e7aa      	b.n	8013d50 <floor+0x48>
 8013dfa:	bf00      	nop
 8013dfc:	f3af 8000 	nop.w
 8013e00:	8800759c 	.word	0x8800759c
 8013e04:	7e37e43c 	.word	0x7e37e43c
 8013e08:	bff00000 	.word	0xbff00000
 8013e0c:	000fffff 	.word	0x000fffff

08013e10 <matherr>:
 8013e10:	2000      	movs	r0, #0
 8013e12:	4770      	bx	lr
 8013e14:	0000      	movs	r0, r0
	...

08013e18 <scalbn>:
 8013e18:	b570      	push	{r4, r5, r6, lr}
 8013e1a:	ec55 4b10 	vmov	r4, r5, d0
 8013e1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013e22:	4606      	mov	r6, r0
 8013e24:	462b      	mov	r3, r5
 8013e26:	b9aa      	cbnz	r2, 8013e54 <scalbn+0x3c>
 8013e28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013e2c:	4323      	orrs	r3, r4
 8013e2e:	d03b      	beq.n	8013ea8 <scalbn+0x90>
 8013e30:	4b31      	ldr	r3, [pc, #196]	; (8013ef8 <scalbn+0xe0>)
 8013e32:	4629      	mov	r1, r5
 8013e34:	2200      	movs	r2, #0
 8013e36:	ee10 0a10 	vmov	r0, s0
 8013e3a:	f7ec fbe5 	bl	8000608 <__aeabi_dmul>
 8013e3e:	4b2f      	ldr	r3, [pc, #188]	; (8013efc <scalbn+0xe4>)
 8013e40:	429e      	cmp	r6, r3
 8013e42:	4604      	mov	r4, r0
 8013e44:	460d      	mov	r5, r1
 8013e46:	da12      	bge.n	8013e6e <scalbn+0x56>
 8013e48:	a327      	add	r3, pc, #156	; (adr r3, 8013ee8 <scalbn+0xd0>)
 8013e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e4e:	f7ec fbdb 	bl	8000608 <__aeabi_dmul>
 8013e52:	e009      	b.n	8013e68 <scalbn+0x50>
 8013e54:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013e58:	428a      	cmp	r2, r1
 8013e5a:	d10c      	bne.n	8013e76 <scalbn+0x5e>
 8013e5c:	ee10 2a10 	vmov	r2, s0
 8013e60:	4620      	mov	r0, r4
 8013e62:	4629      	mov	r1, r5
 8013e64:	f7ec fa1a 	bl	800029c <__adddf3>
 8013e68:	4604      	mov	r4, r0
 8013e6a:	460d      	mov	r5, r1
 8013e6c:	e01c      	b.n	8013ea8 <scalbn+0x90>
 8013e6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013e72:	460b      	mov	r3, r1
 8013e74:	3a36      	subs	r2, #54	; 0x36
 8013e76:	4432      	add	r2, r6
 8013e78:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013e7c:	428a      	cmp	r2, r1
 8013e7e:	dd0b      	ble.n	8013e98 <scalbn+0x80>
 8013e80:	ec45 4b11 	vmov	d1, r4, r5
 8013e84:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013ef0 <scalbn+0xd8>
 8013e88:	f000 f83c 	bl	8013f04 <copysign>
 8013e8c:	a318      	add	r3, pc, #96	; (adr r3, 8013ef0 <scalbn+0xd8>)
 8013e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e92:	ec51 0b10 	vmov	r0, r1, d0
 8013e96:	e7da      	b.n	8013e4e <scalbn+0x36>
 8013e98:	2a00      	cmp	r2, #0
 8013e9a:	dd08      	ble.n	8013eae <scalbn+0x96>
 8013e9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013ea0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013ea4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013ea8:	ec45 4b10 	vmov	d0, r4, r5
 8013eac:	bd70      	pop	{r4, r5, r6, pc}
 8013eae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013eb2:	da0d      	bge.n	8013ed0 <scalbn+0xb8>
 8013eb4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013eb8:	429e      	cmp	r6, r3
 8013eba:	ec45 4b11 	vmov	d1, r4, r5
 8013ebe:	dce1      	bgt.n	8013e84 <scalbn+0x6c>
 8013ec0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013ee8 <scalbn+0xd0>
 8013ec4:	f000 f81e 	bl	8013f04 <copysign>
 8013ec8:	a307      	add	r3, pc, #28	; (adr r3, 8013ee8 <scalbn+0xd0>)
 8013eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ece:	e7e0      	b.n	8013e92 <scalbn+0x7a>
 8013ed0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013ed4:	3236      	adds	r2, #54	; 0x36
 8013ed6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013eda:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013ede:	4620      	mov	r0, r4
 8013ee0:	4629      	mov	r1, r5
 8013ee2:	2200      	movs	r2, #0
 8013ee4:	4b06      	ldr	r3, [pc, #24]	; (8013f00 <scalbn+0xe8>)
 8013ee6:	e7b2      	b.n	8013e4e <scalbn+0x36>
 8013ee8:	c2f8f359 	.word	0xc2f8f359
 8013eec:	01a56e1f 	.word	0x01a56e1f
 8013ef0:	8800759c 	.word	0x8800759c
 8013ef4:	7e37e43c 	.word	0x7e37e43c
 8013ef8:	43500000 	.word	0x43500000
 8013efc:	ffff3cb0 	.word	0xffff3cb0
 8013f00:	3c900000 	.word	0x3c900000

08013f04 <copysign>:
 8013f04:	ec51 0b10 	vmov	r0, r1, d0
 8013f08:	ee11 0a90 	vmov	r0, s3
 8013f0c:	ee10 2a10 	vmov	r2, s0
 8013f10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013f14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013f18:	ea41 0300 	orr.w	r3, r1, r0
 8013f1c:	ec43 2b10 	vmov	d0, r2, r3
 8013f20:	4770      	bx	lr
	...

08013f24 <_init>:
 8013f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f26:	bf00      	nop
 8013f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f2a:	bc08      	pop	{r3}
 8013f2c:	469e      	mov	lr, r3
 8013f2e:	4770      	bx	lr

08013f30 <_fini>:
 8013f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f32:	bf00      	nop
 8013f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f36:	bc08      	pop	{r3}
 8013f38:	469e      	mov	lr, r3
 8013f3a:	4770      	bx	lr
