# SCL-Design-Workshop
In VLSI (Very Large Scale Integration) design, a "standard cell" is a pre-designed, pre-characterized, and reusable logic block used as a building block for designing integrated circuits (ICs).
# Workshop Flow
![image](https://github.com/user-attachments/assets/54914845-473a-4263-9b3b-ac256b0bba51)
# Workshop Objective
- understand SCL design
- ASIC- Role of Std cell library
- Importance of Different files associated with ASIC Flow
