--
-- Definition of a single port ROM for KCPSM program defined by 2040_example_13.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2040_example_13.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2040_example_13.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2040_example_13.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "004800090018001000D8007000680028003000400038005000000DFFC00162E5";
attribute INIT_01 of ram_256_x_16 : label is  "0040001F0030001A0028005800E000050020007800F0000600E8006000020008";
attribute INIT_02 of ram_256_x_16 : label is  "00E800A000030058001C0090008000680058001E006000880078007000600050";
attribute INIT_03 of ram_256_x_16 : label is  "001000E0000100D8000500C8000000C0000400D000B8000200F000B000900006";
attribute INIT_04 of ram_256_x_16 : label is  "6313052F584B030503980398030003B0033561F46313052061D9631305100F00";
attribute INIT_05 of ram_256_x_16 : label is  "5449052F05B085FF05B062D405206313052F5854030503980398030062D405B0";
attribute INIT_06 of ram_256_x_16 : label is  "05B06313052F586A030503980398030003B00335622A63130520621363130510";
attribute INIT_07 of ram_256_x_16 : label is  "00005468052F05B085FF05B062D405206313052F5873030503980398030062D4";
attribute INIT_08 of ram_256_x_16 : label is  "00D0000062F6588A00320098626563130520624763130510009800C800180010";
attribute INIT_09 of ram_256_x_16 : label is  "00F061D200300130002861D200180140003861D200100150004861D200080098";
attribute INIT_0A of ram_256_x_16 : label is  "54B3030103186313051155232FFF0170007861D2002001D800E061D2002801E8";
attribute INIT_0B of ram_256_x_16 : label is  "030203186313051462A062A040BC62D48530054862D48530055054BA03010388";
attribute INIT_0C of ram_256_x_16 : label is  "03186313051762A062A040CD62D48530053862D48530054054CB0301038854C4";
attribute INIT_0D of ram_256_x_16 : label is  "6313051C62A062A040DE62D48530052862D48530053054DC0301038854D50303";
attribute INIT_0E of ram_256_x_16 : label is  "056F62D4054D54F403010358412362D4056E62D4057562D4055354EA03000358";
attribute INIT_0F of ram_256_x_16 : label is  "03030358412362D4056562D4057562D4055454FE03020358412362D4056E62D4";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"004800090018001000D8007000680028003000400038005000000DFFC00162E5",
               INIT_01 => X"0040001F0030001A0028005800E000050020007800F0000600E8006000020008",
               INIT_02 => X"00E800A000030058001C0090008000680058001E006000880078007000600050",
               INIT_03 => X"001000E0000100D8000500C8000000C0000400D000B8000200F000B000900006",
               INIT_04 => X"6313052F584B030503980398030003B0033561F46313052061D9631305100F00",
               INIT_05 => X"5449052F05B085FF05B062D405206313052F5854030503980398030062D405B0",
               INIT_06 => X"05B06313052F586A030503980398030003B00335622A63130520621363130510",
               INIT_07 => X"00005468052F05B085FF05B062D405206313052F5873030503980398030062D4",
               INIT_08 => X"00D0000062F6588A00320098626563130520624763130510009800C800180010",
               INIT_09 => X"00F061D200300130002861D200180140003861D200100150004861D200080098",
               INIT_0A => X"54B3030103186313051155232FFF0170007861D2002001D800E061D2002801E8",
               INIT_0B => X"030203186313051462A062A040BC62D48530054862D48530055054BA03010388",
               INIT_0C => X"03186313051762A062A040CD62D48530053862D48530054054CB0301038854C4",
               INIT_0D => X"6313051C62A062A040DE62D48530052862D48530053054DC0301038854D50303",
               INIT_0E => X"056F62D4054D54F403010358412362D4056E62D4057562D4055354EA03000358",
               INIT_0F => X"03030358412362D4056562D4057562D4055454FE03020358412362D4056E62D4",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2040_example_13.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

