Classic Timing Analyzer report for CPU
Thu Mar 25 09:35:40 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.788 ns                         ; reset                                  ; Controle:Controle|RegALUOutWrite             ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.831 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; AluResult[30]                                ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.605 ns                        ; reset                                  ; Controle:Controle|RegData[3]                 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 64.30 MHz ( period = 15.552 ns ) ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][18] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:A|Saida[9]                 ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]    ; clock      ; clock    ; 873          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                              ;            ;          ; 873          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.30 MHz ( period = 15.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.867 ns                ;
; N/A                                     ; 64.30 MHz ( period = 15.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.867 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 65.64 MHz ( period = 15.234 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 65.64 MHz ( period = 15.234 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 66.29 MHz ( period = 15.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][25]  ; clock      ; clock    ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 66.31 MHz ( period = 15.080 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 66.31 MHz ( period = 15.080 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][12]  ; clock      ; clock    ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 66.33 MHz ( period = 15.076 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][25]  ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][19] ; clock      ; clock    ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][0]   ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][1]   ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][2]   ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][3]   ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.032 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][20] ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.032 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][18] ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][23]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 66.76 MHz ( period = 14.978 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 66.76 MHz ( period = 14.978 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][12]  ; clock      ; clock    ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 66.83 MHz ( period = 14.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][30]  ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 66.83 MHz ( period = 14.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][31]  ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 66.83 MHz ( period = 14.964 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][19]  ; clock      ; clock    ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][30]  ; clock      ; clock    ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][31]  ; clock      ; clock    ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][19] ; clock      ; clock    ; None                        ; None                      ; 3.587 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][19]  ; clock      ; clock    ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 66.94 MHz ( period = 14.938 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[21][20] ; clock      ; clock    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 66.94 MHz ( period = 14.938 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[21][20] ; clock      ; clock    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 66.94 MHz ( period = 14.938 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[21][18] ; clock      ; clock    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 66.94 MHz ( period = 14.938 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[21][18] ; clock      ; clock    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][0]   ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][1]   ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][2]   ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][3]   ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][20] ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[17][18] ; clock      ; clock    ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 67.16 MHz ( period = 14.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][28]  ; clock      ; clock    ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 67.16 MHz ( period = 14.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][26]  ; clock      ; clock    ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 67.16 MHz ( period = 14.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][27]  ; clock      ; clock    ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 67.19 MHz ( period = 14.884 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][30]  ; clock      ; clock    ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 67.19 MHz ( period = 14.884 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][29]  ; clock      ; clock    ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][23]  ; clock      ; clock    ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][28]  ; clock      ; clock    ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][26]  ; clock      ; clock    ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][27]  ; clock      ; clock    ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.820 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.820 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][30] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][31] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][29] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][28] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][26] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][27] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][24] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][25] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[19][22] ; clock      ; clock    ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 67.50 MHz ( period = 14.814 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][0]   ; clock      ; clock    ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 67.50 MHz ( period = 14.814 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][1]   ; clock      ; clock    ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 67.50 MHz ( period = 14.814 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][24]  ; clock      ; clock    ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 67.54 MHz ( period = 14.806 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][24]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 67.54 MHz ( period = 14.806 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 67.54 MHz ( period = 14.806 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][23]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 67.54 MHz ( period = 14.806 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[21][20] ; clock      ; clock    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 67.54 MHz ( period = 14.806 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[2][21]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 67.54 MHz ( period = 14.806 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[21][18] ; clock      ; clock    ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][0]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][1]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][24]  ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 67.63 MHz ( period = 14.786 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][30]  ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][29]  ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 67.67 MHz ( period = 14.778 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][0]   ; clock      ; clock    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][28]  ; clock      ; clock    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][26]  ; clock      ; clock    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][27]  ; clock      ; clock    ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 67.74 MHz ( period = 14.762 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 67.74 MHz ( period = 14.762 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][12]  ; clock      ; clock    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][30] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][31] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][29] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][28] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][26] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][27] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][24] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][25] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[19][22] ; clock      ; clock    ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][20]  ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 67.81 MHz ( period = 14.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][26] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][27] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][24] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][25] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][22] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][23] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][20] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][21] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][19] ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.94 MHz ( period = 14.718 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][0]   ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][0]   ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][1]   ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][2]   ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][3]   ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 67.98 MHz ( period = 14.710 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[3][25]  ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 68.10 MHz ( period = 14.684 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[9][8]   ; clock      ; clock    ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 68.18 MHz ( period = 14.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][22]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 68.18 MHz ( period = 14.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][23]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 68.18 MHz ( period = 14.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][21]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 68.18 MHz ( period = 14.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][26] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][27] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][24] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][25] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][22] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][23] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][20] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][21] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.20 MHz ( period = 14.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][19] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 68.24 MHz ( period = 14.654 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[4][0]   ; clock      ; clock    ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][5]  ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][18] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][16] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][17] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][14] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][12] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][10] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][13] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][11] ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][8]  ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][9]  ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[21][20] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[21][18] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.53 MHz ( period = 14.592 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][30] ; clock      ; clock    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 68.53 MHz ( period = 14.592 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][29] ; clock      ; clock    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[3][30]  ; clock      ; clock    ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[3][31]  ; clock      ; clock    ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[3][19]  ; clock      ; clock    ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][6]  ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][7]  ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][16] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][8]  ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][24]  ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][23]  ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.59 MHz ( period = 14.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][21]  ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][5]  ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][18] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][16] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][17] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][14] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][12] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][10] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][13] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][11] ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][8]  ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][9]  ; clock      ; clock    ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][1]   ; clock      ; clock    ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 68.65 MHz ( period = 14.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][30]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 68.65 MHz ( period = 14.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][29]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 68.65 MHz ( period = 14.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][21] ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][30] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][31] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][29] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][28] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][26] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][27] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][24] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][25] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.68 MHz ( period = 14.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][22] ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][19] ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][21] ; clock      ; clock    ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][26]  ; clock      ; clock    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[21][20] ; clock      ; clock    ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[21][18] ; clock      ; clock    ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 68.84 MHz ( period = 14.526 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][20] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 68.84 MHz ( period = 14.526 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][18] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 68.85 MHz ( period = 14.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][28]  ; clock      ; clock    ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 68.85 MHz ( period = 14.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][27]  ; clock      ; clock    ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 68.88 MHz ( period = 14.518 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[3][26]  ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 68.89 MHz ( period = 14.516 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][2]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 68.89 MHz ( period = 14.516 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 68.90 MHz ( period = 14.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][1]   ; clock      ; clock    ; None                        ; None                      ; 3.398 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 0.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 0.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[27]         ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[15]         ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[4]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[14]         ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[16]         ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[28]         ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[31]         ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[13]         ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[11]         ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[7]          ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[23]         ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[12]         ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[2]          ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[6]          ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[0]          ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 5.788 ns   ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A   ; None         ; 5.788 ns   ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A   ; None         ; 5.788 ns   ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A   ; None         ; 5.788 ns   ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A   ; None         ; 5.522 ns   ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A   ; None         ; 5.502 ns   ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A   ; None         ; 5.502 ns   ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A   ; None         ; 5.500 ns   ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A   ; None         ; 5.243 ns   ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A   ; None         ; 5.243 ns   ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A   ; None         ; 5.179 ns   ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A   ; None         ; 4.978 ns   ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A   ; None         ; 4.968 ns   ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A   ; None         ; 4.968 ns   ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A   ; None         ; 4.828 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A   ; None         ; 4.811 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A   ; None         ; 4.811 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A   ; None         ; 4.811 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A   ; None         ; 4.531 ns   ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A   ; None         ; 4.397 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A   ; None         ; 4.330 ns   ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A   ; None         ; 4.330 ns   ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A   ; None         ; 4.295 ns   ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A   ; None         ; 4.202 ns   ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A   ; None         ; 4.096 ns   ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A   ; None         ; 4.083 ns   ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A   ; None         ; 4.083 ns   ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A   ; None         ; 4.074 ns   ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A   ; None         ; 4.023 ns   ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A   ; None         ; 4.023 ns   ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A   ; None         ; 4.023 ns   ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A   ; None         ; 3.938 ns   ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A   ; None         ; 3.884 ns   ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A   ; None         ; 3.830 ns   ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A   ; None         ; 3.810 ns   ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A   ; None         ; 3.628 ns   ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A   ; None         ; 3.625 ns   ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A   ; None         ; 3.375 ns   ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A   ; None         ; 3.280 ns   ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A   ; None         ; 3.280 ns   ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A   ; None         ; 3.280 ns   ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A   ; None         ; 3.277 ns   ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A   ; None         ; 3.097 ns   ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A   ; None         ; 3.097 ns   ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A   ; None         ; 3.043 ns   ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A   ; None         ; 3.043 ns   ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A   ; None         ; 3.043 ns   ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A   ; None         ; 2.893 ns   ; reset ; Controle:Controle|estado[0]                   ; clock    ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.831 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.651 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.591 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.478 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.457 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.298 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.238 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.166 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.069 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.015 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.002 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.936 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.835 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.789 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.775 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.716 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.695 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.649 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.641 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.527 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.440 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.438 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.436 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.435 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.419 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.409 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.387 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.350 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.347 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.287 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.255 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.250 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.229 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.207 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.195 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.186 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.169 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.123 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.120 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.085 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.084 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.070 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.014 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.013 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.010 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.991 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.973 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.920 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.904 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.883 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.883 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.862 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.823 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.770 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.765 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.760 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.749 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.744 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.731 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.722 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.698 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.689 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.673 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.668 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.661 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.658 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.647 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.642 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.638 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.636 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.625 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.624 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.622 ns  ; Registrador:PC|Saida[0]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.609 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.606 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.606 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.603 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.585 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.580 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.567 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.514 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.514 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.502 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.492 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.488 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.485 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.479 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.478 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; Registrador:PC|Saida[3]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.458 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.447 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.441 ns  ; Controle:Controle|ALUSrcA               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.421 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.418 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.407 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.405 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.398 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.393 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.391 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.378 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.367 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.361 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.355 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.348 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.345 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.315 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.301 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.296 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.294 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.289 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.284 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.268 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.256 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.253 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.251 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.239 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.234 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.211 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.208 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.198 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.198 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.175 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.168 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.161 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.138 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.136 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.134 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.115 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.114 ns  ; Registrador:PC|Saida[3]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.105 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.104 ns  ; Registrador:PC|Saida[1]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.096 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.094 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.081 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.052 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.047 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.044 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.042 ns  ; Registrador:PC|Saida[0]                 ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.023 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.021 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.018 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.016 ns  ; Registrador:PC|Saida[0]                 ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.015 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.004 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.997 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.996 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.995 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.994 ns  ; Registrador:PC|Saida[0]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.993 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.987 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.981 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.975 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.958 ns  ; Registrador:A|Saida[5]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.954 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.953 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.944 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.943 ns  ; Registrador:A|Saida[3]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.927 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.913 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.896 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.878 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.861 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.859 ns  ; Registrador:A|Saida[7]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.859 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.857 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.852 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.835 ns  ; Controle:Controle|ALUSrcA               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.834 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.829 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.829 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[10] ; clock      ;
; N/A                                     ; None                                                ; 13.826 ns  ; Registrador:A|Saida[1]                  ; AluResult[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; -2.605 ns ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A           ; None        ; -2.619 ns ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A           ; None        ; -2.619 ns ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A           ; None        ; -2.654 ns ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A           ; None        ; -2.804 ns ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A           ; None        ; -2.804 ns ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A           ; None        ; -2.804 ns ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A           ; None        ; -2.841 ns ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A           ; None        ; -2.858 ns ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A           ; None        ; -2.858 ns ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A           ; None        ; -2.887 ns ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A           ; None        ; -2.967 ns ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A           ; None        ; -2.970 ns ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A           ; None        ; -2.980 ns ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A           ; None        ; -3.000 ns ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A           ; None        ; -3.000 ns ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A           ; None        ; -3.000 ns ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A           ; None        ; -3.000 ns ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A           ; None        ; -3.038 ns ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A           ; None        ; -3.041 ns ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A           ; None        ; -3.041 ns ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A           ; None        ; -3.041 ns ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A           ; None        ; -3.136 ns ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A           ; None        ; -3.236 ns ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A           ; None        ; -3.378 ns ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A           ; None        ; -3.378 ns ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A           ; None        ; -3.378 ns ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A           ; None        ; -3.378 ns ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A           ; None        ; -3.539 ns ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A           ; None        ; -3.554 ns ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A           ; None        ; -3.554 ns ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A           ; None        ; -3.554 ns ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A           ; None        ; -3.610 ns ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A           ; None        ; -3.610 ns ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A           ; None        ; -3.624 ns ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A           ; None        ; -3.826 ns ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A           ; None        ; -3.826 ns ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A           ; None        ; -3.835 ns ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A           ; None        ; -3.836 ns ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A           ; None        ; -4.091 ns ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A           ; None        ; -4.091 ns ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A           ; None        ; -4.158 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A           ; None        ; -4.572 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A           ; None        ; -4.572 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A           ; None        ; -4.572 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A           ; None        ; -4.589 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A           ; None        ; -4.940 ns ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 25 09:35:40 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
Info: Clock "clock" has Internal fmax of 64.3 MHz between source register "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" and destination register "Banco_reg:banco_registradores|Cluster[9][20]" (period= 15.552 ns)
    Info: + Longest register to register delay is 3.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[2]'
        Info: 2: + IC(1.161 ns) + CELL(0.357 ns) = 1.518 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores|Decoder0~8'
        Info: 3: + IC(1.603 ns) + CELL(0.746 ns) = 3.867 ns; Loc. = LCFF_X19_Y19_N5; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[9][20]'
        Info: Total cell delay = 1.103 ns ( 28.52 % )
        Info: Total interconnect delay = 2.764 ns ( 71.48 % )
    Info: - Smallest clock skew is -3.819 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.458 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y19_N5; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[9][20]'
            Info: Total cell delay = 1.472 ns ( 59.89 % )
            Info: Total interconnect delay = 0.986 ns ( 40.11 % )
        Info: - Longest clock path from clock "clock" to source register is 6.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(1.254 ns) + CELL(0.712 ns) = 2.820 ns; Loc. = LCFF_X9_Y14_N5; Fanout = 6; REG Node = 'Controle:Controle|RegDest[1]'
            Info: 3: + IC(0.736 ns) + CELL(0.225 ns) = 3.781 ns; Loc. = LCCOMB_X14_Y14_N12; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.551 ns) + CELL(0.000 ns) = 5.332 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.892 ns) + CELL(0.053 ns) = 6.277 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[2]'
            Info: Total cell delay = 1.844 ns ( 29.38 % )
            Info: Total interconnect delay = 4.433 ns ( 70.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:A|Saida[9]" and destination pin or register "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" for clock "clock" (Hold time is 3.096 ns)
    Info: + Largest clock skew is 3.950 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.417 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(1.031 ns) + CELL(0.712 ns) = 2.597 ns; Loc. = LCFF_X11_Y10_N19; Fanout = 37; REG Node = 'Controle:Controle|PCSource[2]'
            Info: 3: + IC(0.764 ns) + CELL(0.346 ns) = 3.707 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0'
            Info: 4: + IC(1.766 ns) + CELL(0.000 ns) = 5.473 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0clkctrl'
            Info: 5: + IC(0.891 ns) + CELL(0.053 ns) = 6.417 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[9]'
            Info: Total cell delay = 1.965 ns ( 30.62 % )
            Info: Total interconnect delay = 4.452 ns ( 69.38 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 5; REG Node = 'Registrador:A|Saida[9]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.760 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 5; REG Node = 'Registrador:A|Saida[9]'
        Info: 2: + IC(0.238 ns) + CELL(0.053 ns) = 0.291 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux9~1'
        Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 0.760 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[9]'
        Info: Total cell delay = 0.281 ns ( 36.97 % )
        Info: Total interconnect delay = 0.479 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:Controle|ALUControl[0]" (data pin = "reset", clock pin = "clock") is 5.788 ns
    Info: + Longest pin to register delay is 8.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 52; PIN Node = 'reset'
        Info: 2: + IC(5.212 ns) + CELL(0.053 ns) = 6.139 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 1; COMB Node = 'Controle:Controle|ALUControl[1]~19'
        Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 6.666 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 7; COMB Node = 'Controle:Controle|ALUControl[1]~10'
        Info: 4: + IC(0.749 ns) + CELL(0.746 ns) = 8.161 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 67; REG Node = 'Controle:Controle|ALUControl[0]'
        Info: Total cell delay = 1.945 ns ( 23.83 % )
        Info: Total interconnect delay = 6.216 ns ( 76.17 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 67; REG Node = 'Controle:Controle|ALUControl[0]'
        Info: Total cell delay = 1.472 ns ( 59.76 % )
        Info: Total interconnect delay = 0.991 ns ( 40.24 % )
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is 16.831 ns
    Info: + Longest clock path from clock "clock" to source register is 5.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
        Info: 2: + IC(1.042 ns) + CELL(0.712 ns) = 2.608 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[0]'
        Info: 3: + IC(0.341 ns) + CELL(0.228 ns) = 3.177 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.405 ns) + CELL(0.000 ns) = 4.582 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.883 ns) + CELL(0.053 ns) = 5.518 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]'
        Info: Total cell delay = 1.847 ns ( 33.47 % )
        Info: Total interconnect delay = 3.671 ns ( 66.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]'
        Info: 2: + IC(0.535 ns) + CELL(0.053 ns) = 0.588 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 2; COMB Node = 'Ula32:Alu|Mux60~0'
        Info: 3: + IC(0.291 ns) + CELL(0.378 ns) = 1.257 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~56'
        Info: 4: + IC(0.370 ns) + CELL(0.053 ns) = 1.680 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~52'
        Info: 5: + IC(0.303 ns) + CELL(0.053 ns) = 2.036 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~48'
        Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 2.303 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~44'
        Info: 7: + IC(0.568 ns) + CELL(0.053 ns) = 2.924 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~40'
        Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~36'
        Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 3.462 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~32'
        Info: 10: + IC(0.379 ns) + CELL(0.053 ns) = 3.894 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~28'
        Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 4.255 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~24'
        Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 4.518 ns; Loc. = LCCOMB_X18_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~20'
        Info: 13: + IC(0.314 ns) + CELL(0.053 ns) = 4.885 ns; Loc. = LCCOMB_X17_Y13_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 14: + IC(0.368 ns) + CELL(0.053 ns) = 5.306 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.307 ns) + CELL(0.053 ns) = 5.666 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~8'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.934 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[29]~4'
        Info: 17: + IC(0.888 ns) + CELL(0.154 ns) = 6.976 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 3; COMB Node = 'Ula32:Alu|Mux1~0'
        Info: 18: + IC(2.345 ns) + CELL(1.992 ns) = 11.313 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.266 ns ( 28.87 % )
        Info: Total interconnect delay = 8.047 ns ( 71.13 % )
Info: th for register "Controle:Controle|RegData[3]" (data pin = "reset", clock pin = "clock") is -2.605 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 13; CLK Node = 'clock'
        Info: 2: + IC(1.303 ns) + CELL(0.618 ns) = 2.775 ns; Loc. = LCFF_X9_Y13_N31; Fanout = 10; REG Node = 'Controle:Controle|RegData[3]'
        Info: Total cell delay = 1.472 ns ( 53.05 % )
        Info: Total interconnect delay = 1.303 ns ( 46.95 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.529 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 52; PIN Node = 'reset'
        Info: 2: + IC(4.258 ns) + CELL(0.397 ns) = 5.529 ns; Loc. = LCFF_X9_Y13_N31; Fanout = 10; REG Node = 'Controle:Controle|RegData[3]'
        Info: Total cell delay = 1.271 ns ( 22.99 % )
        Info: Total interconnect delay = 4.258 ns ( 77.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu Mar 25 09:35:40 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


