<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSIRX_ErrorIrqsMaskCfg_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSIRX_ErrorIrqsMaskCfg_s Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_s_i_r_x.html">CSIRX CSL-FL</a> &raquo; <a class="el" href="group___c_s_i_r_x.html">DataStructure Dynamic Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;csirx_structs_if.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a95cefcb1ad02fd27cac28c1921a63032"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#a95cefcb1ad02fd27cac28c1921a63032">fifoOverflowIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:a95cefcb1ad02fd27cac28c1921a63032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fed080a4e59e466ab193577a960c607"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#a4fed080a4e59e466ab193577a960c607">spInvalidRcvdIrqm</a></td></tr>
<tr class="separator:a4fed080a4e59e466ab193577a960c607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe1815981fc725fe8b3dd5882b4bb6f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#abbe1815981fc725fe8b3dd5882b4bb6f">invalidAccessIrqm</a></td></tr>
<tr class="separator:abbe1815981fc725fe8b3dd5882b4bb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29d8b0ffe07539c7944b7e58b75c243"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#ab29d8b0ffe07539c7944b7e58b75c243">dataIdIrqm</a></td></tr>
<tr class="separator:ab29d8b0ffe07539c7944b7e58b75c243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d71b18124f1721c5edbcdb2198e09ca"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#a9d71b18124f1721c5edbcdb2198e09ca">headerCorrectedEccIrqm</a></td></tr>
<tr class="separator:a9d71b18124f1721c5edbcdb2198e09ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67f7b6236b29daff5ee7e0a934b84fa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#ad67f7b6236b29daff5ee7e0a934b84fa">headerEccIrqm</a></td></tr>
<tr class="separator:ad67f7b6236b29daff5ee7e0a934b84fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29445fa234a0546d08c4879d9adffe03"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#a29445fa234a0546d08c4879d9adffe03">payloadCrcIrqm</a></td></tr>
<tr class="separator:a29445fa234a0546d08c4879d9adffe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb0107f79c8e500674df46c7329072f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___error_irqs_mask_cfg__s.html#a3eb0107f79c8e500674df46c7329072f">frontFifoOverflowIrqm</a></td></tr>
<tr class="separator:a3eb0107f79c8e500674df46c7329072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Datapath error interrupt enable Bits. This register is used to independently enable each event to trigger the ErrIrq interrupt line. Only events whose corresponding enable bit is set to 1 can trigger the interrupt line. Hard reset is 0x0000000, i.e. all interrupt lines are disabled </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ab29d8b0ffe07539c7944b7e58b75c243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::dataIdIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for ErrorIrqsDataId </p>

</div>
</div>
<a class="anchor" id="a95cefcb1ad02fd27cac28c1921a63032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::fifoOverflowIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for: StreamFifoOverflow[16] -&gt; Stream 0 overflow StreamFifoOverflow[17] -&gt; Stream 1 overflow StreamFifoOverflow[18] -&gt; Stream 2 overflow StreamFifoOverflow[19] -&gt; Stream 3 overflow </p>

</div>
</div>
<a class="anchor" id="a3eb0107f79c8e500674df46c7329072f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::frontFifoOverflowIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for ErrorIrqsFrontFifoOverflow </p>

</div>
</div>
<a class="anchor" id="a9d71b18124f1721c5edbcdb2198e09ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::headerCorrectedEccIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for ErrorIrqsHeaderCorrectedEcc </p>

</div>
</div>
<a class="anchor" id="ad67f7b6236b29daff5ee7e0a934b84fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::headerEccIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for ErrorIrqsHeaderEcc </p>

</div>
</div>
<a class="anchor" id="abbe1815981fc725fe8b3dd5882b4bb6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::invalidAccessIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for ErrorIrqsInvalidAccess. </p>

</div>
</div>
<a class="anchor" id="a29445fa234a0546d08c4879d9adffe03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::payloadCrcIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for ErrorIrqsPayloadCrc </p>

</div>
</div>
<a class="anchor" id="a4fed080a4e59e466ab193577a960c607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_ErrorIrqsMaskCfg_s::spInvalidRcvdIrqm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable bit for invalid short packet </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>csirx_structs_if.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
