Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sun Dec 10 17:08:42 2017
| Host         : WP-Linux running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.142        0.000                      0                  332        0.187        0.000                      0                  332        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.142        0.000                      0                  332        0.187        0.000                      0                  332        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 2.505ns (42.611%)  route 3.374ns (57.389%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.568     5.089    i_calc_entity_ctrl/CLK
    SLICE_X54Y11         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=9, routed)           0.816     6.423    i_calc_entity_ctrl/s_subdiff_reg[10][3]
    SLICE_X56Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.547 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.547    i_alu_entity/s_op1_reg[3][3]
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.923 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.923    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.142 f  i_alu_entity/minusOp_inferred__0_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.960    i_calc_entity_ctrl/p_2_in[4]
    SLICE_X55Y9          LUT1 (Prop_lut1_I0_O)        0.295     8.255 r  i_calc_entity_ctrl/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.255    i_alu_entity/s_op1_reg[7]_0[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.802 r  i_alu_entity/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.662     9.463    i_calc_entity_ctrl/s_op1_reg[7]_0[2]
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.302     9.765 r  i_calc_entity_ctrl/s_result[6]_i_2/O
                         net (fo=1, routed)           1.079    10.844    i_calc_entity_ctrl/s_result[6]_i_2_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  i_calc_entity_ctrl/s_result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.968    i_alu_entity/s_optype_reg[0]_0[6]
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513    14.854    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_result_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y13         FDRE (Setup_fdre_C_D)        0.031    15.110    i_alu_entity/s_result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.889ns (34.410%)  route 3.601ns (65.590%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.743    10.580    i_alu_entity/s_progress_reg_2[0]
    SLICE_X58Y10         FDRE                                         r  i_alu_entity/s_result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.516    14.857    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  i_alu_entity/s_result_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.877    i_alu_entity/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.889ns (34.410%)  route 3.601ns (65.590%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.743    10.580    i_alu_entity/s_progress_reg_2[0]
    SLICE_X58Y10         FDRE                                         r  i_alu_entity/s_result_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.516    14.857    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  i_alu_entity/s_result_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.877    i_alu_entity/s_result_reg[8]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.568ns (45.439%)  route 3.084ns (54.561%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.568     5.089    i_calc_entity_ctrl/CLK
    SLICE_X54Y11         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=9, routed)           0.816     6.423    i_calc_entity_ctrl/s_subdiff_reg[10][3]
    SLICE_X56Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.547 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.547    i_alu_entity/s_op1_reg[3][3]
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.923 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.923    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.142 f  i_alu_entity/minusOp_inferred__0_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.960    i_calc_entity_ctrl/p_2_in[4]
    SLICE_X55Y9          LUT1 (Prop_lut1_I0_O)        0.295     8.255 r  i_calc_entity_ctrl/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.255    i_alu_entity/s_op1_reg[7]_0[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.861 r  i_alu_entity/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.571     9.431    i_calc_entity_ctrl/s_op1_reg[7]_0[3]
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.306     9.737 r  i_calc_entity_ctrl/s_result[7]_i_2/O
                         net (fo=1, routed)           0.879    10.617    i_calc_entity_ctrl/s_result[7]_i_2_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I0_O)        0.124    10.741 r  i_calc_entity_ctrl/s_result[7]_i_1/O
                         net (fo=1, routed)           0.000    10.741    i_alu_entity/s_optype_reg[0]_0[7]
    SLICE_X58Y10         FDRE                                         r  i_alu_entity/s_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.516    14.857    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  i_alu_entity/s_result_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)        0.029    15.111    i_alu_entity/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 2.729ns (48.542%)  route 2.893ns (51.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.568     5.089    i_calc_entity_ctrl/CLK
    SLICE_X54Y11         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  i_calc_entity_ctrl/s_op1_reg[3]/Q
                         net (fo=9, routed)           0.816     6.423    i_calc_entity_ctrl/s_subdiff_reg[10][3]
    SLICE_X56Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.547 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.547    i_alu_entity/s_op1_reg[3][3]
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.923 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.923    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.142 f  i_alu_entity/minusOp_inferred__0_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.960    i_calc_entity_ctrl/p_2_in[4]
    SLICE_X55Y9          LUT1 (Prop_lut1_I0_O)        0.295     8.255 r  i_calc_entity_ctrl/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.255    i_alu_entity/s_op1_reg[7]_0[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.787 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.026 r  i_alu_entity/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.579     9.604    i_calc_entity_ctrl/s_op1_reg[10]_0[2]
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.302     9.906 r  i_calc_entity_ctrl/s_result[10]_i_2/O
                         net (fo=1, routed)           0.681    10.587    i_calc_entity_ctrl/s_result[10]_i_2_n_0
    SLICE_X58Y12         LUT5 (Prop_lut5_I0_O)        0.124    10.711 r  i_calc_entity_ctrl/s_result[10]_i_1/O
                         net (fo=1, routed)           0.000    10.711    i_alu_entity/s_optype_reg[0]_0[10]
    SLICE_X58Y12         FDRE                                         r  i_alu_entity/s_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.514    14.855    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  i_alu_entity/s_result_reg[10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y12         FDRE (Setup_fdre_C_D)        0.029    15.109    i_alu_entity/s_result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.889ns (35.226%)  route 3.474ns (64.774%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.616    10.453    i_alu_entity/s_progress_reg_2[0]
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.515    14.856    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[11]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.876    i_alu_entity/s_result_reg[11]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.889ns (35.226%)  route 3.474ns (64.774%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.616    10.453    i_alu_entity/s_progress_reg_2[0]
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.515    14.856    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.876    i_alu_entity/s_result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.889ns (35.226%)  route 3.474ns (64.774%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.616    10.453    i_alu_entity/s_progress_reg_2[0]
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.515    14.856    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.876    i_alu_entity/s_result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.889ns (35.226%)  route 3.474ns (64.774%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.616    10.453    i_alu_entity/s_progress_reg_2[0]
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.515    14.856    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_result_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.876    i_alu_entity/s_result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.889ns (35.318%)  route 3.460ns (64.682%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.569     5.090    i_calc_entity_ctrl/CLK
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op2_reg[6]/Q
                         net (fo=6, routed)           1.124     6.732    i_calc_entity_ctrl/s_op2[6]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.856 r  i_calc_entity_ctrl/s_finished0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.856    i_alu_entity/s_op2_reg[6]_0[3]
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    i_alu_entity/s_finished0_carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.414 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=3, routed)           1.252     8.666    i_calc_entity_ctrl/s_op1_reg[11]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I3_O)        0.357     9.023 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.482     9.505    i_calc_entity_ctrl/s_overflow_i_2_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.332     9.837 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.602    10.439    i_alu_entity/s_progress_reg_2[0]
    SLICE_X61Y11         FDRE                                         r  i_alu_entity/s_result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.515    14.856    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  i_alu_entity/s_result_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.876    i_alu_entity/s_result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.445    i_calc_entity_ctrl/CLK
    SLICE_X55Y15         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/Q
                         net (fo=42, routed)          0.157     1.743    i_calc_entity_ctrl/s_state__0[0]
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.788 r  i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X56Y15         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.831     1.958    i_calc_entity_ctrl/CLK
    SLICE_X56Y15         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y15         FDCE (Hold_fdce_C_D)         0.121     1.601    i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.931%)  route 0.159ns (46.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.445    i_calc_entity_ctrl/CLK
    SLICE_X55Y15         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/Q
                         net (fo=42, routed)          0.159     1.745    i_calc_entity_ctrl/s_state__0[0]
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  i_calc_entity_ctrl/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    i_calc_entity_ctrl/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X56Y15         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.831     1.958    i_calc_entity_ctrl/CLK
    SLICE_X56Y15         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y15         FDCE (Hold_fdce_C_D)         0.120     1.600    i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_alu_entity/s_error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_dig0_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.028%)  route 0.140ns (42.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.474    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  i_alu_entity/s_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  i_alu_entity/s_error_reg/Q
                         net (fo=5, routed)           0.140     1.755    i_calc_entity_ctrl/s_error
    SLICE_X64Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  i_calc_entity_ctrl/s_dig0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    i_calc_entity_ctrl/s_dig0[4]
    SLICE_X64Y14         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     1.988    i_calc_entity_ctrl/CLK
    SLICE_X64Y14         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y14         FDPE (Hold_fdpe_C_D)         0.120     1.609    i_calc_entity_ctrl/s_dig0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_alu_entity/s_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_dig0_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.177%)  route 0.145ns (43.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.593     1.476    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  i_alu_entity/s_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  i_alu_entity/s_sign_reg/Q
                         net (fo=2, routed)           0.145     1.762    i_calc_entity_ctrl/s_sign
    SLICE_X64Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  i_calc_entity_ctrl/s_dig0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    i_calc_entity_ctrl/s_dig0[1]
    SLICE_X64Y12         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.862     1.989    i_calc_entity_ctrl/CLK
    SLICE_X64Y12         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y12         FDPE (Hold_fdpe_C_D)         0.120     1.610    i_calc_entity_ctrl/s_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.474    i_calc_entity_ctrl/CLK
    SLICE_X64Y14         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  i_calc_entity_ctrl/s_dig0_reg[4]/Q
                         net (fo=2, routed)           0.093     1.731    i_io_entity_ctrl/s_dig0_reg[7][3]
    SLICE_X65Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  i_io_entity_ctrl/s_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    i_io_entity_ctrl/s_ss[3]_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     1.988    i_io_entity_ctrl/CLK
    SLICE_X65Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.091     1.578    i_io_entity_ctrl/s_ss_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.474    i_calc_entity_ctrl/CLK
    SLICE_X64Y14         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  i_calc_entity_ctrl/s_dig0_reg[4]/Q
                         net (fo=2, routed)           0.094     1.732    i_io_entity_ctrl/s_dig0_reg[7][3]
    SLICE_X65Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  i_io_entity_ctrl/s_ss[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    i_io_entity_ctrl/s_ss[4]_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     1.988    i_io_entity_ctrl/CLK
    SLICE_X65Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.092     1.579    i_io_entity_ctrl/s_ss_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig2_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.548%)  route 0.143ns (43.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.590     1.473    i_calc_entity_ctrl/CLK
    SLICE_X61Y14         FDPE                                         r  i_calc_entity_ctrl/s_dig2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  i_calc_entity_ctrl/s_dig2_reg[6]/Q
                         net (fo=1, routed)           0.143     1.757    i_io_entity_ctrl/s_dig2_reg[7][5]
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  i_io_entity_ctrl/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    i_io_entity_ctrl/s_ss[6]_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     1.988    i_io_entity_ctrl/CLK
    SLICE_X63Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[6]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.092     1.602    i_io_entity_ctrl/s_ss_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_alu_entity/s_subtr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_subdiff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.578%)  route 0.109ns (30.422%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.474    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  i_alu_entity/s_subtr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_alu_entity/s_subtr_reg[15]/Q
                         net (fo=2, routed)           0.109     1.724    i_alu_entity/s_subtr[15]
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  i_alu_entity/minusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.769    i_alu_entity/minusOp_carry__2_i_1_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.833 r  i_alu_entity/minusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.833    i_alu_entity/minusOp[15]
    SLICE_X60Y12         FDRE                                         r  i_alu_entity/s_subdiff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.860     1.987    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  i_alu_entity/s_subdiff_reg[15]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.134     1.623    i_alu_entity/s_subdiff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_alu_entity/s_subdiff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_subdiff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.474    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  i_alu_entity/s_subdiff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  i_alu_entity/s_subdiff_reg[12]/Q
                         net (fo=2, routed)           0.067     1.705    i_alu_entity/s_subdiff_reg_n_0_[12]
    SLICE_X60Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.834 r  i_alu_entity/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.834    i_alu_entity/minusOp[13]
    SLICE_X60Y12         FDRE                                         r  i_alu_entity/s_subdiff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.860     1.987    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  i_alu_entity/s_subdiff_reg[13]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.134     1.608    i_alu_entity/s_subdiff_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.497%)  route 0.125ns (37.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.474    i_calc_entity_ctrl/CLK
    SLICE_X64Y15         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  i_calc_entity_ctrl/s_dig0_reg[2]/Q
                         net (fo=1, routed)           0.125     1.764    i_io_entity_ctrl/s_dig0_reg[7][2]
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  i_io_entity_ctrl/s_ss[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    i_io_entity_ctrl/s_ss[2]_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     1.988    i_io_entity_ctrl/CLK
    SLICE_X63Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.091     1.580    i_io_entity_ctrl/s_ss_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   i_alu_entity/s_cntval_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   i_alu_entity/s_cntval_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   i_alu_entity/s_cntval_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   i_alu_entity/s_cntval_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   i_alu_entity/s_cntval_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   i_alu_entity/s_cntval_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   i_alu_entity/s_cntval_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   i_alu_entity/s_cntval_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   i_alu_entity/s_cntval_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   i_calc_entity_ctrl/FSM_sequential_s_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   i_calc_entity_ctrl/s_pbstate_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   i_calc_entity_ctrl/s_pbstate_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_calc_entity_ctrl/s_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   i_alu_entity/s_cntval_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_cntval_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_cntval_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   i_alu_entity/s_cntval_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   i_alu_entity/s_cntval_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   i_alu_entity/s_cntval_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_cntval_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu_entity/s_cntval_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_cntval_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_cntval_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_cntval_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_cntval_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_cntval_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   i_alu_entity/s_cntval_reg[7]/C



