#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001eb6ad57390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001eb6ad57520 .scope module, "tb_alu4bit" "tb_alu4bit" 3 1;
 .timescale 0 0;
v000001eb6ad22f10_0 .var "a", 3 0;
v000001eb6ad22fb0_0 .var "b", 3 0;
v000001eb6ad23050_0 .var "op", 2 0;
v000001eb6ada1c50_0 .net "result", 3 0, v000001eb6ad22e70_0;  1 drivers
S_000001eb6ad22ce0 .scope module, "uut" "alu4bit" 3 6, 4 3 0, S_000001eb6ad57520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 4 "result";
v000001eb6ad0b2d0_0 .net "a", 3 0, v000001eb6ad22f10_0;  1 drivers
v000001eb6ad0bcc0_0 .net "b", 3 0, v000001eb6ad22fb0_0;  1 drivers
v000001eb6ad0bd60_0 .net "op", 2 0, v000001eb6ad23050_0;  1 drivers
v000001eb6ad22e70_0 .var "result", 3 0;
E_000001eb6ad46bc0 .event anyedge, v000001eb6ad0bd60_0, v000001eb6ad0b2d0_0, v000001eb6ad0bcc0_0;
    .scope S_000001eb6ad22ce0;
T_0 ;
    %wait E_000001eb6ad46bc0;
    %load/vec4 v000001eb6ad0bd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001eb6ad0b2d0_0;
    %load/vec4 v000001eb6ad0bcc0_0;
    %add;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001eb6ad0b2d0_0;
    %load/vec4 v000001eb6ad0bcc0_0;
    %sub;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001eb6ad0b2d0_0;
    %load/vec4 v000001eb6ad0bcc0_0;
    %and;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001eb6ad0b2d0_0;
    %load/vec4 v000001eb6ad0bcc0_0;
    %or;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001eb6ad0b2d0_0;
    %load/vec4 v000001eb6ad0bcc0_0;
    %xor;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001eb6ad0b2d0_0;
    %inv;
    %store/vec4 v000001eb6ad22e70_0, 0, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eb6ad57520;
T_1 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001eb6ad22f10_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001eb6ad22fb0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001eb6ad23050_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001eb6ad22f10_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eb6ad22fb0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001eb6ad23050_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001eb6ad22f10_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001eb6ad22fb0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001eb6ad23050_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001eb6ad22f10_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001eb6ad22fb0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001eb6ad23050_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001eb6ad22f10_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001eb6ad22fb0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001eb6ad23050_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eb6ad22f10_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001eb6ad23050_0, 0, 3;
    %delay 10, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001eb6ad57520;
T_2 ;
    %vpi_call/w 3 43 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eb6ad57520 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_alu4bit.v";
    "rtl/alu4bit.v";
