ARM GAS  /tmp/cc72wQJm.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NMI_Handler:
  26              	.LFB131:
  27              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f4xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f4xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f4xx_it.c **** #include "bms.h"
  27:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  28:Core/Src/stm32f4xx_it.c **** 
  29:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /tmp/cc72wQJm.s 			page 2


  32:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_it.c **** 
  34:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  36:Core/Src/stm32f4xx_it.c **** 
  37:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  38:Core/Src/stm32f4xx_it.c **** 
  39:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  41:Core/Src/stm32f4xx_it.c **** 
  42:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  43:Core/Src/stm32f4xx_it.c **** 
  44:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_it.c **** 
  47:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_it.c **** 
  49:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_it.c **** 
  52:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_it.c **** 
  54:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/stm32f4xx_it.c **** 
  57:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  58:Core/Src/stm32f4xx_it.c **** 
  59:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  60:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan1;
  61:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan2;
  62:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan3;
  63:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  64:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch2_ch4;
  65:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_up_ch3;
  66:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim2;
  67:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim7;
  68:Core/Src/stm32f4xx_it.c **** 
  69:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  70:Core/Src/stm32f4xx_it.c **** 
  71:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  72:Core/Src/stm32f4xx_it.c **** 
  73:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  74:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  75:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  76:Core/Src/stm32f4xx_it.c **** /**
  77:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  78:Core/Src/stm32f4xx_it.c ****   */
  79:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  80:Core/Src/stm32f4xx_it.c **** {
  28              		.loc 1 80 0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.L2:
  35 0000 FEE7     		b	.L2
ARM GAS  /tmp/cc72wQJm.s 			page 3


  36              		.cfi_endproc
  37              	.LFE131:
  39              		.section	.text.HardFault_Handler,"ax",%progbits
  40              		.align	1
  41              		.global	HardFault_Handler
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv4-sp-d16
  47              	HardFault_Handler:
  48              	.LFB132:
  81:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  82:Core/Src/stm32f4xx_it.c **** 
  83:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  84:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  85:Core/Src/stm32f4xx_it.c ****   while (1)
  86:Core/Src/stm32f4xx_it.c ****   {
  87:Core/Src/stm32f4xx_it.c ****   }
  88:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  89:Core/Src/stm32f4xx_it.c **** }
  90:Core/Src/stm32f4xx_it.c **** 
  91:Core/Src/stm32f4xx_it.c **** /**
  92:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  93:Core/Src/stm32f4xx_it.c ****   */
  94:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  95:Core/Src/stm32f4xx_it.c **** {
  49              		.loc 1 95 0
  50              		.cfi_startproc
  51              		@ Volatile: function does not return.
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		@ link register save eliminated.
  55              	.L4:
  56 0000 FEE7     		b	.L4
  57              		.cfi_endproc
  58              	.LFE132:
  60              		.section	.text.MemManage_Handler,"ax",%progbits
  61              		.align	1
  62              		.global	MemManage_Handler
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  66              		.fpu fpv4-sp-d16
  68              	MemManage_Handler:
  69              	.LFB133:
  96:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c **** 
  98:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  99:Core/Src/stm32f4xx_it.c ****   while (1)
 100:Core/Src/stm32f4xx_it.c ****   {
 101:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 102:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 103:Core/Src/stm32f4xx_it.c ****   }
 104:Core/Src/stm32f4xx_it.c **** }
 105:Core/Src/stm32f4xx_it.c **** 
 106:Core/Src/stm32f4xx_it.c **** /**
 107:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
ARM GAS  /tmp/cc72wQJm.s 			page 4


 108:Core/Src/stm32f4xx_it.c ****   */
 109:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 110:Core/Src/stm32f4xx_it.c **** {
  70              		.loc 1 110 0
  71              		.cfi_startproc
  72              		@ Volatile: function does not return.
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76              	.L6:
  77 0000 FEE7     		b	.L6
  78              		.cfi_endproc
  79              	.LFE133:
  81              		.section	.text.BusFault_Handler,"ax",%progbits
  82              		.align	1
  83              		.global	BusFault_Handler
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	BusFault_Handler:
  90              	.LFB134:
 111:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c **** 
 113:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 114:Core/Src/stm32f4xx_it.c ****   while (1)
 115:Core/Src/stm32f4xx_it.c ****   {
 116:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 117:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 118:Core/Src/stm32f4xx_it.c ****   }
 119:Core/Src/stm32f4xx_it.c **** }
 120:Core/Src/stm32f4xx_it.c **** 
 121:Core/Src/stm32f4xx_it.c **** /**
 122:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 123:Core/Src/stm32f4xx_it.c ****   */
 124:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 125:Core/Src/stm32f4xx_it.c **** {
  91              		.loc 1 125 0
  92              		.cfi_startproc
  93              		@ Volatile: function does not return.
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  97              	.L8:
  98 0000 FEE7     		b	.L8
  99              		.cfi_endproc
 100              	.LFE134:
 102              		.section	.text.UsageFault_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	UsageFault_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	UsageFault_Handler:
 111              	.LFB135:
 126:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
ARM GAS  /tmp/cc72wQJm.s 			page 5


 127:Core/Src/stm32f4xx_it.c **** 
 128:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 129:Core/Src/stm32f4xx_it.c ****   while (1)
 130:Core/Src/stm32f4xx_it.c ****   {
 131:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 132:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 133:Core/Src/stm32f4xx_it.c ****   }
 134:Core/Src/stm32f4xx_it.c **** }
 135:Core/Src/stm32f4xx_it.c **** 
 136:Core/Src/stm32f4xx_it.c **** /**
 137:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 138:Core/Src/stm32f4xx_it.c ****   */
 139:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 140:Core/Src/stm32f4xx_it.c **** {
 112              		.loc 1 140 0
 113              		.cfi_startproc
 114              		@ Volatile: function does not return.
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 118              	.L10:
 119 0000 FEE7     		b	.L10
 120              		.cfi_endproc
 121              	.LFE135:
 123              		.section	.text.DebugMon_Handler,"ax",%progbits
 124              		.align	1
 125              		.global	DebugMon_Handler
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 129              		.fpu fpv4-sp-d16
 131              	DebugMon_Handler:
 132              	.LFB136:
 141:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c **** 
 143:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 144:Core/Src/stm32f4xx_it.c ****   while (1)
 145:Core/Src/stm32f4xx_it.c ****   {
 146:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 147:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 148:Core/Src/stm32f4xx_it.c ****   }
 149:Core/Src/stm32f4xx_it.c **** }
 150:Core/Src/stm32f4xx_it.c **** 
 151:Core/Src/stm32f4xx_it.c **** /**
 152:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 153:Core/Src/stm32f4xx_it.c ****   */
 154:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 155:Core/Src/stm32f4xx_it.c **** {
 133              		.loc 1 155 0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 138 0000 7047     		bx	lr
 139              		.cfi_endproc
 140              	.LFE136:
 142              		.section	.text.DMA1_Stream1_IRQHandler,"ax",%progbits
ARM GAS  /tmp/cc72wQJm.s 			page 6


 143              		.align	1
 144              		.global	DMA1_Stream1_IRQHandler
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
 150              	DMA1_Stream1_IRQHandler:
 151              	.LFB137:
 156:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 157:Core/Src/stm32f4xx_it.c **** 
 158:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 159:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 160:Core/Src/stm32f4xx_it.c **** 
 161:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 162:Core/Src/stm32f4xx_it.c **** }
 163:Core/Src/stm32f4xx_it.c **** 
 164:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 165:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 166:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 167:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 168:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 169:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 170:Core/Src/stm32f4xx_it.c **** 
 171:Core/Src/stm32f4xx_it.c **** /**
 172:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream1 global interrupt.
 173:Core/Src/stm32f4xx_it.c ****   */
 174:Core/Src/stm32f4xx_it.c **** void DMA1_Stream1_IRQHandler(void)
 175:Core/Src/stm32f4xx_it.c **** {
 152              		.loc 1 175 0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
 157 0000 7047     		bx	lr
 158              		.cfi_endproc
 159              	.LFE137:
 161              		.section	.text.DMA1_Stream5_IRQHandler,"ax",%progbits
 162              		.align	1
 163              		.global	DMA1_Stream5_IRQHandler
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	DMA1_Stream5_IRQHandler:
 170              	.LFB138:
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
 177:Core/Src/stm32f4xx_it.c **** 
 178:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 0 */
 179:Core/Src/stm32f4xx_it.c **** 
 180:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 181:Core/Src/stm32f4xx_it.c **** 
 182:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 1 */
 183:Core/Src/stm32f4xx_it.c **** }
 184:Core/Src/stm32f4xx_it.c **** 
 185:Core/Src/stm32f4xx_it.c **** /**
 186:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream5 global interrupt.
 187:Core/Src/stm32f4xx_it.c ****   */
ARM GAS  /tmp/cc72wQJm.s 			page 7


 188:Core/Src/stm32f4xx_it.c **** void DMA1_Stream5_IRQHandler(void)
 189:Core/Src/stm32f4xx_it.c **** {
 171              		.loc 1 189 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 7047     		bx	lr
 177              		.cfi_endproc
 178              	.LFE138:
 180              		.section	.text.DMA1_Stream6_IRQHandler,"ax",%progbits
 181              		.align	1
 182              		.global	DMA1_Stream6_IRQHandler
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	DMA1_Stream6_IRQHandler:
 189              	.LFB139:
 190:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
 191:Core/Src/stm32f4xx_it.c **** 
 192:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 0 */
 193:Core/Src/stm32f4xx_it.c ****  
 194:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
 195:Core/Src/stm32f4xx_it.c **** 
 196:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 1 */
 197:Core/Src/stm32f4xx_it.c **** }
 198:Core/Src/stm32f4xx_it.c **** 
 199:Core/Src/stm32f4xx_it.c **** /**
 200:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream6 global interrupt.
 201:Core/Src/stm32f4xx_it.c ****   */
 202:Core/Src/stm32f4xx_it.c **** void DMA1_Stream6_IRQHandler(void)
 203:Core/Src/stm32f4xx_it.c **** {
 190              		.loc 1 203 0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195 0000 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE139:
 199              		.section	.text.CAN1_RX0_IRQHandler,"ax",%progbits
 200              		.align	1
 201              		.global	CAN1_RX0_IRQHandler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	CAN1_RX0_IRQHandler:
 208              	.LFB140:
 204:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
 205:Core/Src/stm32f4xx_it.c **** 
 206:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream6_IRQn 0 */
 207:Core/Src/stm32f4xx_it.c ****   
 208:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
 209:Core/Src/stm32f4xx_it.c **** 
 210:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream6_IRQn 1 */
ARM GAS  /tmp/cc72wQJm.s 			page 8


 211:Core/Src/stm32f4xx_it.c **** }
 212:Core/Src/stm32f4xx_it.c **** 
 213:Core/Src/stm32f4xx_it.c **** /**
 214:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 RX0 interrupts.
 215:Core/Src/stm32f4xx_it.c ****   */
 216:Core/Src/stm32f4xx_it.c **** void CAN1_RX0_IRQHandler(void)
 217:Core/Src/stm32f4xx_it.c **** {
 209              		.loc 1 217 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		.loc 1 217 0
 214 0000 08B5     		push	{r3, lr}
 215              	.LCFI0:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 3, -8
 218              		.cfi_offset 14, -4
 218:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
 219:Core/Src/stm32f4xx_it.c **** 
 220:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 0 */
 221:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 219              		.loc 1 221 0
 220 0002 0248     		ldr	r0, .L17
 221 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 222              	.LVL0:
 223 0008 08BD     		pop	{r3, pc}
 224              	.L18:
 225 000a 00BF     		.align	2
 226              	.L17:
 227 000c 00000000 		.word	hcan1
 228              		.cfi_endproc
 229              	.LFE140:
 231              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 232              		.align	1
 233              		.global	TIM2_IRQHandler
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	TIM2_IRQHandler:
 240              	.LFB141:
 222:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
 223:Core/Src/stm32f4xx_it.c **** 
 224:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 1 */
 225:Core/Src/stm32f4xx_it.c **** }
 226:Core/Src/stm32f4xx_it.c **** 
 227:Core/Src/stm32f4xx_it.c **** /**
 228:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 229:Core/Src/stm32f4xx_it.c ****   */
 230:Core/Src/stm32f4xx_it.c **** void TIM2_IRQHandler(void)
 231:Core/Src/stm32f4xx_it.c **** {
 241              		.loc 1 231 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 246 0000 7047     		bx	lr
ARM GAS  /tmp/cc72wQJm.s 			page 9


 247              		.cfi_endproc
 248              	.LFE141:
 250              		.section	.text.TIM7_IRQHandler,"ax",%progbits
 251              		.align	1
 252              		.global	TIM7_IRQHandler
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 256              		.fpu fpv4-sp-d16
 258              	TIM7_IRQHandler:
 259              	.LFB142:
 232:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 233:Core/Src/stm32f4xx_it.c **** 
 234:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 235:Core/Src/stm32f4xx_it.c **** 
 236:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 237:Core/Src/stm32f4xx_it.c **** 
 238:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 239:Core/Src/stm32f4xx_it.c **** }
 240:Core/Src/stm32f4xx_it.c **** 
 241:Core/Src/stm32f4xx_it.c **** /**
 242:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM7 global interrupt.
 243:Core/Src/stm32f4xx_it.c ****   */
 244:Core/Src/stm32f4xx_it.c **** void TIM7_IRQHandler(void)
 245:Core/Src/stm32f4xx_it.c **** {
 260              		.loc 1 245 0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 245 0
 265 0000 08B5     		push	{r3, lr}
 266              	.LCFI1:
 267              		.cfi_def_cfa_offset 8
 268              		.cfi_offset 3, -8
 269              		.cfi_offset 14, -4
 246:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 0 */
 247:Core/Src/stm32f4xx_it.c **** 
 248:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM7_IRQn 0 */
 249:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim7);
 270              		.loc 1 249 0
 271 0002 0248     		ldr	r0, .L22
 272 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 273              	.LVL1:
 274 0008 08BD     		pop	{r3, pc}
 275              	.L23:
 276 000a 00BF     		.align	2
 277              	.L22:
 278 000c 00000000 		.word	htim7
 279              		.cfi_endproc
 280              	.LFE142:
 282              		.section	.text.CAN2_RX1_IRQHandler,"ax",%progbits
 283              		.align	1
 284              		.global	CAN2_RX1_IRQHandler
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 288              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc72wQJm.s 			page 10


 290              	CAN2_RX1_IRQHandler:
 291              	.LFB143:
 250:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 1 */
 251:Core/Src/stm32f4xx_it.c **** 
 252:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM7_IRQn 1 */
 253:Core/Src/stm32f4xx_it.c **** }
 254:Core/Src/stm32f4xx_it.c **** 
 255:Core/Src/stm32f4xx_it.c **** /**
 256:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN2 RX1 interrupt.
 257:Core/Src/stm32f4xx_it.c ****   */
 258:Core/Src/stm32f4xx_it.c **** void CAN2_RX1_IRQHandler(void)
 259:Core/Src/stm32f4xx_it.c **** {
 292              		.loc 1 259 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296 0000 08B5     		push	{r3, lr}
 297              	.LCFI2:
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 3, -8
 300              		.cfi_offset 14, -4
 260:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_RX1_IRQn 0 */
 261:Core/Src/stm32f4xx_it.c **** 
 262:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_RX1_IRQn 0 */
 263:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan2);
 301              		.loc 1 263 0
 302 0002 0248     		ldr	r0, .L26
 303 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 304              	.LVL2:
 305 0008 08BD     		pop	{r3, pc}
 306              	.L27:
 307 000a 00BF     		.align	2
 308              	.L26:
 309 000c 00000000 		.word	hcan2
 310              		.cfi_endproc
 311              	.LFE143:
 313              		.section	.text.CAN3_RX0_IRQHandler,"ax",%progbits
 314              		.align	1
 315              		.global	CAN3_RX0_IRQHandler
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 319              		.fpu fpv4-sp-d16
 321              	CAN3_RX0_IRQHandler:
 322              	.LFB144:
 264:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN2_RX1_IRQn 1 */
 265:Core/Src/stm32f4xx_it.c **** 
 266:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN2_RX1_IRQn 1 */
 267:Core/Src/stm32f4xx_it.c **** }
 268:Core/Src/stm32f4xx_it.c **** 
 269:Core/Src/stm32f4xx_it.c **** /**
 270:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN3 RX0 interrupts.
 271:Core/Src/stm32f4xx_it.c ****   */
 272:Core/Src/stm32f4xx_it.c **** void CAN3_RX0_IRQHandler(void)
 273:Core/Src/stm32f4xx_it.c **** {
 323              		.loc 1 273 0
 324              		.cfi_startproc
ARM GAS  /tmp/cc72wQJm.s 			page 11


 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327 0000 08B5     		push	{r3, lr}
 328              	.LCFI3:
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 3, -8
 331              		.cfi_offset 14, -4
 274:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN3_RX0_IRQn 0 */
 275:Core/Src/stm32f4xx_it.c **** 
 276:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN3_RX0_IRQn 0 */
 277:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan3);
 332              		.loc 1 277 0
 333 0002 0248     		ldr	r0, .L30
 334 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 335              	.LVL3:
 336 0008 08BD     		pop	{r3, pc}
 337              	.L31:
 338 000a 00BF     		.align	2
 339              	.L30:
 340 000c 00000000 		.word	hcan3
 341              		.cfi_endproc
 342              	.LFE144:
 344              		.comm	charged,1,1
 345              		.comm	BMS,492,4
 346              		.comm	txCycle3,4,4
 347              		.comm	txCycle2,4,4
 348              		.comm	txCycle,4,4
 349              		.comm	canMailbox3,4,4
 350              		.comm	canMailbox2,4,4
 351              		.comm	canMailbox,4,4
 352              		.comm	canRx3,8,4
 353              		.comm	canRx2,8,4
 354              		.comm	canRx,8,4
 355              		.comm	txMsgExt3,24,4
 356              		.comm	txMsg3,24,4
 357              		.comm	rxMsg3,28,4
 358              		.comm	txMsgExt2,24,4
 359              		.comm	txMsg2,24,4
 360              		.comm	rxMsg2,28,4
 361              		.comm	txMsgExt,24,4
 362              		.comm	txMsg,24,4
 363              		.comm	rxMsg,28,4
 364              		.comm	sf5,40,4
 365              		.comm	sf4,40,4
 366              		.comm	sf3,40,4
 367              		.comm	sf2,40,4
 368              		.comm	sf,40,4
 369              		.comm	hcan3,40,4
 370              		.comm	hcan2,40,4
 371              		.comm	hcan1,40,4
 372              		.text
 373              	.Letext0:
 374              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 375              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 376              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 377              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 378              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
ARM GAS  /tmp/cc72wQJm.s 			page 12


 379              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 380              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 381              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 382              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 383              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 384              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 385              		.file 13 "/usr/include/newlib/sys/lock.h"
 386              		.file 14 "/usr/include/newlib/sys/_types.h"
 387              		.file 15 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 388              		.file 16 "/usr/include/newlib/sys/reent.h"
 389              		.file 17 "Core/Inc/can_setup.h"
 390              		.file 18 "Core/Inc/bms.h"
ARM GAS  /tmp/cc72wQJm.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
     /tmp/cc72wQJm.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc72wQJm.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc72wQJm.s:40     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc72wQJm.s:47     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc72wQJm.s:61     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc72wQJm.s:68     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc72wQJm.s:82     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc72wQJm.s:89     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc72wQJm.s:103    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc72wQJm.s:110    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc72wQJm.s:124    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc72wQJm.s:131    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc72wQJm.s:143    .text.DMA1_Stream1_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:150    .text.DMA1_Stream1_IRQHandler:0000000000000000 DMA1_Stream1_IRQHandler
     /tmp/cc72wQJm.s:162    .text.DMA1_Stream5_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:169    .text.DMA1_Stream5_IRQHandler:0000000000000000 DMA1_Stream5_IRQHandler
     /tmp/cc72wQJm.s:181    .text.DMA1_Stream6_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:188    .text.DMA1_Stream6_IRQHandler:0000000000000000 DMA1_Stream6_IRQHandler
     /tmp/cc72wQJm.s:200    .text.CAN1_RX0_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:207    .text.CAN1_RX0_IRQHandler:0000000000000000 CAN1_RX0_IRQHandler
     /tmp/cc72wQJm.s:227    .text.CAN1_RX0_IRQHandler:000000000000000c $d
                            *COM*:0000000000000028 hcan1
     /tmp/cc72wQJm.s:232    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:239    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/cc72wQJm.s:251    .text.TIM7_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:258    .text.TIM7_IRQHandler:0000000000000000 TIM7_IRQHandler
     /tmp/cc72wQJm.s:278    .text.TIM7_IRQHandler:000000000000000c $d
     /tmp/cc72wQJm.s:283    .text.CAN2_RX1_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:290    .text.CAN2_RX1_IRQHandler:0000000000000000 CAN2_RX1_IRQHandler
     /tmp/cc72wQJm.s:309    .text.CAN2_RX1_IRQHandler:000000000000000c $d
                            *COM*:0000000000000028 hcan2
     /tmp/cc72wQJm.s:314    .text.CAN3_RX0_IRQHandler:0000000000000000 $t
     /tmp/cc72wQJm.s:321    .text.CAN3_RX0_IRQHandler:0000000000000000 CAN3_RX0_IRQHandler
     /tmp/cc72wQJm.s:340    .text.CAN3_RX0_IRQHandler:000000000000000c $d
                            *COM*:0000000000000028 hcan3
                            *COM*:0000000000000001 charged
                            *COM*:00000000000001ec BMS
                            *COM*:0000000000000004 txCycle3
                            *COM*:0000000000000004 txCycle2
                            *COM*:0000000000000004 txCycle
                            *COM*:0000000000000004 canMailbox3
                            *COM*:0000000000000004 canMailbox2
                            *COM*:0000000000000004 canMailbox
                            *COM*:0000000000000008 canRx3
                            *COM*:0000000000000008 canRx2
                            *COM*:0000000000000008 canRx
                            *COM*:0000000000000018 txMsgExt3
                            *COM*:0000000000000018 txMsg3
                            *COM*:000000000000001c rxMsg3
                            *COM*:0000000000000018 txMsgExt2
                            *COM*:0000000000000018 txMsg2
                            *COM*:000000000000001c rxMsg2
                            *COM*:0000000000000018 txMsgExt
                            *COM*:0000000000000018 txMsg
                            *COM*:000000000000001c rxMsg
ARM GAS  /tmp/cc72wQJm.s 			page 14


                            *COM*:0000000000000028 sf5
                            *COM*:0000000000000028 sf4
                            *COM*:0000000000000028 sf3
                            *COM*:0000000000000028 sf2
                            *COM*:0000000000000028 sf
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_CAN_IRQHandler
HAL_TIM_IRQHandler
htim7
