{
  "module_name": "qed_dbg_hsi.h",
  "hash_id": "1b127d50197b1a90c7dd48794d276b798b1c5f06809a097645de2bff92094df2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qed/qed_dbg_hsi.h",
  "human_readable_source": " \n \n#ifndef _QED_DBG_HSI_H\n#define _QED_DBG_HSI_H\n\n#include <linux/types.h>\n#include <linux/io.h>\n#include <linux/bitops.h>\n#include <linux/delay.h>\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/slab.h>\n\n \n \n \n\nenum block_id {\n\tBLOCK_GRC,\n\tBLOCK_MISCS,\n\tBLOCK_MISC,\n\tBLOCK_DBU,\n\tBLOCK_PGLUE_B,\n\tBLOCK_CNIG,\n\tBLOCK_CPMU,\n\tBLOCK_NCSI,\n\tBLOCK_OPTE,\n\tBLOCK_BMB,\n\tBLOCK_PCIE,\n\tBLOCK_MCP,\n\tBLOCK_MCP2,\n\tBLOCK_PSWHST,\n\tBLOCK_PSWHST2,\n\tBLOCK_PSWRD,\n\tBLOCK_PSWRD2,\n\tBLOCK_PSWWR,\n\tBLOCK_PSWWR2,\n\tBLOCK_PSWRQ,\n\tBLOCK_PSWRQ2,\n\tBLOCK_PGLCS,\n\tBLOCK_DMAE,\n\tBLOCK_PTU,\n\tBLOCK_TCM,\n\tBLOCK_MCM,\n\tBLOCK_UCM,\n\tBLOCK_XCM,\n\tBLOCK_YCM,\n\tBLOCK_PCM,\n\tBLOCK_QM,\n\tBLOCK_TM,\n\tBLOCK_DORQ,\n\tBLOCK_BRB,\n\tBLOCK_SRC,\n\tBLOCK_PRS,\n\tBLOCK_TSDM,\n\tBLOCK_MSDM,\n\tBLOCK_USDM,\n\tBLOCK_XSDM,\n\tBLOCK_YSDM,\n\tBLOCK_PSDM,\n\tBLOCK_TSEM,\n\tBLOCK_MSEM,\n\tBLOCK_USEM,\n\tBLOCK_XSEM,\n\tBLOCK_YSEM,\n\tBLOCK_PSEM,\n\tBLOCK_RSS,\n\tBLOCK_TMLD,\n\tBLOCK_MULD,\n\tBLOCK_YULD,\n\tBLOCK_XYLD,\n\tBLOCK_PRM,\n\tBLOCK_PBF_PB1,\n\tBLOCK_PBF_PB2,\n\tBLOCK_RPB,\n\tBLOCK_BTB,\n\tBLOCK_PBF,\n\tBLOCK_RDIF,\n\tBLOCK_TDIF,\n\tBLOCK_CDU,\n\tBLOCK_CCFC,\n\tBLOCK_TCFC,\n\tBLOCK_IGU,\n\tBLOCK_CAU,\n\tBLOCK_UMAC,\n\tBLOCK_XMAC,\n\tBLOCK_MSTAT,\n\tBLOCK_DBG,\n\tBLOCK_NIG,\n\tBLOCK_WOL,\n\tBLOCK_BMBN,\n\tBLOCK_IPC,\n\tBLOCK_NWM,\n\tBLOCK_NWS,\n\tBLOCK_MS,\n\tBLOCK_PHY_PCIE,\n\tBLOCK_LED,\n\tBLOCK_AVS_WRAP,\n\tBLOCK_PXPREQBUS,\n\tBLOCK_BAR0_MAP,\n\tBLOCK_MCP_FIO,\n\tBLOCK_LAST_INIT,\n\tBLOCK_PRS_FC,\n\tBLOCK_PBF_FC,\n\tBLOCK_NIG_LB_FC,\n\tBLOCK_NIG_LB_FC_PLLH,\n\tBLOCK_NIG_TX_FC_PLLH,\n\tBLOCK_NIG_TX_FC,\n\tBLOCK_NIG_RX_FC_PLLH,\n\tBLOCK_NIG_RX_FC,\n\tMAX_BLOCK_ID\n};\n\n \nenum bin_dbg_buffer_type {\n\tBIN_BUF_DBG_MODE_TREE,\n\tBIN_BUF_DBG_DUMP_REG,\n\tBIN_BUF_DBG_DUMP_MEM,\n\tBIN_BUF_DBG_IDLE_CHK_REGS,\n\tBIN_BUF_DBG_IDLE_CHK_IMMS,\n\tBIN_BUF_DBG_IDLE_CHK_RULES,\n\tBIN_BUF_DBG_IDLE_CHK_PARSING_DATA,\n\tBIN_BUF_DBG_ATTN_BLOCKS,\n\tBIN_BUF_DBG_ATTN_REGS,\n\tBIN_BUF_DBG_ATTN_INDEXES,\n\tBIN_BUF_DBG_ATTN_NAME_OFFSETS,\n\tBIN_BUF_DBG_BLOCKS,\n\tBIN_BUF_DBG_BLOCKS_CHIP_DATA,\n\tBIN_BUF_DBG_BUS_LINES,\n\tBIN_BUF_DBG_BLOCKS_USER_DATA,\n\tBIN_BUF_DBG_BLOCKS_CHIP_USER_DATA,\n\tBIN_BUF_DBG_BUS_LINE_NAME_OFFSETS,\n\tBIN_BUF_DBG_RESET_REGS,\n\tBIN_BUF_DBG_PARSING_STRINGS,\n\tMAX_BIN_DBG_BUFFER_TYPE\n};\n\n \nstruct dbg_attn_bit_mapping {\n\tu16 data;\n#define DBG_ATTN_BIT_MAPPING_VAL_MASK\t\t\t0x7FFF\n#define DBG_ATTN_BIT_MAPPING_VAL_SHIFT\t\t\t0\n#define DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_MASK\t0x1\n#define DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_SHIFT\t15\n};\n\n \nstruct dbg_attn_block_type_data {\n\tu16 names_offset;\n\tu16 reserved1;\n\tu8 num_regs;\n\tu8 reserved2;\n\tu16 regs_offset;\n\n};\n\n \nstruct dbg_attn_block {\n\tstruct dbg_attn_block_type_data per_type_data[2];\n};\n\n \nstruct dbg_attn_reg_result {\n\tu32 data;\n#define DBG_ATTN_REG_RESULT_STS_ADDRESS_MASK\t0xFFFFFF\n#define DBG_ATTN_REG_RESULT_STS_ADDRESS_SHIFT\t0\n#define DBG_ATTN_REG_RESULT_NUM_REG_ATTN_MASK\t0xFF\n#define DBG_ATTN_REG_RESULT_NUM_REG_ATTN_SHIFT\t24\n\tu16 block_attn_offset;\n\tu16 reserved;\n\tu32 sts_val;\n\tu32 mask_val;\n};\n\n \nstruct dbg_attn_block_result {\n\tu8 block_id;\n\tu8 data;\n#define DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_MASK\t0x3\n#define DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_SHIFT\t0\n#define DBG_ATTN_BLOCK_RESULT_NUM_REGS_MASK\t0x3F\n#define DBG_ATTN_BLOCK_RESULT_NUM_REGS_SHIFT\t2\n\tu16 names_offset;\n\tstruct dbg_attn_reg_result reg_results[15];\n};\n\n \nstruct dbg_mode_hdr {\n\tu16 data;\n#define DBG_MODE_HDR_EVAL_MODE_MASK\t\t0x1\n#define DBG_MODE_HDR_EVAL_MODE_SHIFT\t\t0\n#define DBG_MODE_HDR_MODES_BUF_OFFSET_MASK\t0x7FFF\n#define DBG_MODE_HDR_MODES_BUF_OFFSET_SHIFT\t1\n};\n\n \nstruct dbg_attn_reg {\n\tstruct dbg_mode_hdr mode;\n\tu16 block_attn_offset;\n\tu32 data;\n#define DBG_ATTN_REG_STS_ADDRESS_MASK\t0xFFFFFF\n#define DBG_ATTN_REG_STS_ADDRESS_SHIFT\t0\n#define DBG_ATTN_REG_NUM_REG_ATTN_MASK\t0xFF\n#define DBG_ATTN_REG_NUM_REG_ATTN_SHIFT 24\n\tu32 sts_clr_address;\n\tu32 mask_address;\n};\n\n \nenum dbg_attn_type {\n\tATTN_TYPE_INTERRUPT,\n\tATTN_TYPE_PARITY,\n\tMAX_DBG_ATTN_TYPE\n};\n\n \nstruct dbg_block {\n\tu8 name[15];\n\tu8 associated_storm_letter;\n};\n\n \nstruct dbg_block_chip {\n\tu8 flags;\n#define DBG_BLOCK_CHIP_IS_REMOVED_MASK\t\t 0x1\n#define DBG_BLOCK_CHIP_IS_REMOVED_SHIFT\t\t 0\n#define DBG_BLOCK_CHIP_HAS_RESET_REG_MASK\t 0x1\n#define DBG_BLOCK_CHIP_HAS_RESET_REG_SHIFT\t 1\n#define DBG_BLOCK_CHIP_UNRESET_BEFORE_DUMP_MASK  0x1\n#define DBG_BLOCK_CHIP_UNRESET_BEFORE_DUMP_SHIFT 2\n#define DBG_BLOCK_CHIP_HAS_DBG_BUS_MASK\t\t 0x1\n#define DBG_BLOCK_CHIP_HAS_DBG_BUS_SHIFT\t 3\n#define DBG_BLOCK_CHIP_HAS_LATENCY_EVENTS_MASK\t 0x1\n#define DBG_BLOCK_CHIP_HAS_LATENCY_EVENTS_SHIFT  4\n#define DBG_BLOCK_CHIP_RESERVED0_MASK\t\t 0x7\n#define DBG_BLOCK_CHIP_RESERVED0_SHIFT\t\t 5\n\tu8 dbg_client_id;\n\tu8 reset_reg_id;\n\tu8 reset_reg_bit_offset;\n\tstruct dbg_mode_hdr dbg_bus_mode;\n\tu16 reserved1;\n\tu8 reserved2;\n\tu8 num_of_dbg_bus_lines;\n\tu16 dbg_bus_lines_offset;\n\tu32 dbg_select_reg_addr;\n\tu32 dbg_dword_enable_reg_addr;\n\tu32 dbg_shift_reg_addr;\n\tu32 dbg_force_valid_reg_addr;\n\tu32 dbg_force_frame_reg_addr;\n};\n\n \nstruct dbg_block_chip_user {\n\tu8 num_of_dbg_bus_lines;\n\tu8 has_latency_events;\n\tu16 names_offset;\n};\n\n \nstruct dbg_block_user {\n\tu8 name[16];\n};\n\n \nstruct dbg_bus_line {\n\tu8 data;\n#define DBG_BUS_LINE_NUM_OF_GROUPS_MASK\t\t0xF\n#define DBG_BUS_LINE_NUM_OF_GROUPS_SHIFT\t0\n#define DBG_BUS_LINE_IS_256B_MASK\t\t0x1\n#define DBG_BUS_LINE_IS_256B_SHIFT\t\t4\n#define DBG_BUS_LINE_RESERVED_MASK\t\t0x7\n#define DBG_BUS_LINE_RESERVED_SHIFT\t\t5\n\tu8 group_sizes;\n};\n\n \nstruct dbg_dump_cond_hdr {\n\tstruct dbg_mode_hdr mode;  \n\tu8 block_id;  \n\tu8 data_size;  \n};\n\n \nstruct dbg_dump_mem {\n\tu32 dword0;\n#define DBG_DUMP_MEM_ADDRESS_MASK\t0xFFFFFF\n#define DBG_DUMP_MEM_ADDRESS_SHIFT\t0\n#define DBG_DUMP_MEM_MEM_GROUP_ID_MASK\t0xFF\n#define DBG_DUMP_MEM_MEM_GROUP_ID_SHIFT\t24\n\tu32 dword1;\n#define DBG_DUMP_MEM_LENGTH_MASK\t0xFFFFFF\n#define DBG_DUMP_MEM_LENGTH_SHIFT\t0\n#define DBG_DUMP_MEM_WIDE_BUS_MASK\t0x1\n#define DBG_DUMP_MEM_WIDE_BUS_SHIFT\t24\n#define DBG_DUMP_MEM_RESERVED_MASK\t0x7F\n#define DBG_DUMP_MEM_RESERVED_SHIFT\t25\n};\n\n \nstruct dbg_dump_reg {\n\tu32 data;\n#define DBG_DUMP_REG_ADDRESS_MASK\t0x7FFFFF\n#define DBG_DUMP_REG_ADDRESS_SHIFT\t0\n#define DBG_DUMP_REG_WIDE_BUS_MASK\t0x1\n#define DBG_DUMP_REG_WIDE_BUS_SHIFT\t23\n#define DBG_DUMP_REG_LENGTH_MASK\t0xFF\n#define DBG_DUMP_REG_LENGTH_SHIFT\t24\n};\n\n \nstruct dbg_dump_split_hdr {\n\tu32 hdr;\n#define DBG_DUMP_SPLIT_HDR_DATA_SIZE_MASK\t0xFFFFFF\n#define DBG_DUMP_SPLIT_HDR_DATA_SIZE_SHIFT\t0\n#define DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_MASK\t0xFF\n#define DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_SHIFT\t24\n};\n\n \nstruct dbg_idle_chk_cond_hdr {\n\tstruct dbg_mode_hdr mode;  \n\tu16 data_size;  \n};\n\n \nstruct dbg_idle_chk_cond_reg {\n\tu32 data;\n#define DBG_IDLE_CHK_COND_REG_ADDRESS_MASK\t0x7FFFFF\n#define DBG_IDLE_CHK_COND_REG_ADDRESS_SHIFT\t0\n#define DBG_IDLE_CHK_COND_REG_WIDE_BUS_MASK\t0x1\n#define DBG_IDLE_CHK_COND_REG_WIDE_BUS_SHIFT\t23\n#define DBG_IDLE_CHK_COND_REG_BLOCK_ID_MASK\t0xFF\n#define DBG_IDLE_CHK_COND_REG_BLOCK_ID_SHIFT\t24\n\tu16 num_entries;\n\tu8 entry_size;\n\tu8 start_entry;\n};\n\n \nstruct dbg_idle_chk_info_reg {\n\tu32 data;\n#define DBG_IDLE_CHK_INFO_REG_ADDRESS_MASK\t0x7FFFFF\n#define DBG_IDLE_CHK_INFO_REG_ADDRESS_SHIFT\t0\n#define DBG_IDLE_CHK_INFO_REG_WIDE_BUS_MASK\t0x1\n#define DBG_IDLE_CHK_INFO_REG_WIDE_BUS_SHIFT\t23\n#define DBG_IDLE_CHK_INFO_REG_BLOCK_ID_MASK\t0xFF\n#define DBG_IDLE_CHK_INFO_REG_BLOCK_ID_SHIFT\t24\n\tu16 size;  \n\tstruct dbg_mode_hdr mode;  \n};\n\n \nunion dbg_idle_chk_reg {\n\tstruct dbg_idle_chk_cond_reg cond_reg;  \n\tstruct dbg_idle_chk_info_reg info_reg;  \n};\n\n \nstruct dbg_idle_chk_result_hdr {\n\tu16 rule_id;  \n\tu16 mem_entry_id;  \n\tu8 num_dumped_cond_regs;  \n\tu8 num_dumped_info_regs;  \n\tu8 severity;  \n\tu8 reserved;\n};\n\n \nstruct dbg_idle_chk_result_reg_hdr {\n\tu8 data;\n#define DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_MASK  0x1\n#define DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_SHIFT 0\n#define DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_MASK  0x7F\n#define DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_SHIFT 1\n\tu8 start_entry;  \n\tu16 size;  \n};\n\n \nstruct dbg_idle_chk_rule {\n\tu16 rule_id;  \n\tu8 severity;  \n\tu8 cond_id;  \n\tu8 num_cond_regs;  \n\tu8 num_info_regs;  \n\tu8 num_imms;  \n\tu8 reserved1;\n\tu16 reg_offset;  \n\tu16 imm_offset;  \n};\n\n \nstruct dbg_idle_chk_rule_parsing_data {\n\tu32 data;\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_MASK\t0x1\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_SHIFT\t0\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_MASK\t0x7FFFFFFF\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_SHIFT\t1\n};\n\n \nenum dbg_idle_chk_severity_types {\n\t \n\tIDLE_CHK_SEVERITY_ERROR,\n\t \n\tIDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC,\n\t \n\tIDLE_CHK_SEVERITY_WARNING,\n\tMAX_DBG_IDLE_CHK_SEVERITY_TYPES\n};\n\n \nstruct dbg_reset_reg {\n\tu32 data;\n#define DBG_RESET_REG_ADDR_MASK        0xFFFFFF\n#define DBG_RESET_REG_ADDR_SHIFT       0\n#define DBG_RESET_REG_IS_REMOVED_MASK  0x1\n#define DBG_RESET_REG_IS_REMOVED_SHIFT 24\n#define DBG_RESET_REG_RESERVED_MASK    0x7F\n#define DBG_RESET_REG_RESERVED_SHIFT   25\n};\n\n \nstruct dbg_bus_block_data {\n\tu8 enable_mask;\n\tu8 right_shift;\n\tu8 force_valid_mask;\n\tu8 force_frame_mask;\n\tu8 dword_mask;\n\tu8 line_num;\n\tu8 hw_id;\n\tu8 flags;\n#define DBG_BUS_BLOCK_DATA_IS_256B_LINE_MASK  0x1\n#define DBG_BUS_BLOCK_DATA_IS_256B_LINE_SHIFT 0\n#define DBG_BUS_BLOCK_DATA_RESERVED_MASK      0x7F\n#define DBG_BUS_BLOCK_DATA_RESERVED_SHIFT     1\n};\n\nenum dbg_bus_clients {\n\tDBG_BUS_CLIENT_RBCN,\n\tDBG_BUS_CLIENT_RBCP,\n\tDBG_BUS_CLIENT_RBCR,\n\tDBG_BUS_CLIENT_RBCT,\n\tDBG_BUS_CLIENT_RBCU,\n\tDBG_BUS_CLIENT_RBCF,\n\tDBG_BUS_CLIENT_RBCX,\n\tDBG_BUS_CLIENT_RBCS,\n\tDBG_BUS_CLIENT_RBCH,\n\tDBG_BUS_CLIENT_RBCZ,\n\tDBG_BUS_CLIENT_OTHER_ENGINE,\n\tDBG_BUS_CLIENT_TIMESTAMP,\n\tDBG_BUS_CLIENT_CPU,\n\tDBG_BUS_CLIENT_RBCY,\n\tDBG_BUS_CLIENT_RBCQ,\n\tDBG_BUS_CLIENT_RBCM,\n\tDBG_BUS_CLIENT_RBCB,\n\tDBG_BUS_CLIENT_RBCW,\n\tDBG_BUS_CLIENT_RBCV,\n\tMAX_DBG_BUS_CLIENTS\n};\n\n \nenum dbg_bus_constraint_ops {\n\tDBG_BUS_CONSTRAINT_OP_EQ,\n\tDBG_BUS_CONSTRAINT_OP_NE,\n\tDBG_BUS_CONSTRAINT_OP_LT,\n\tDBG_BUS_CONSTRAINT_OP_LTC,\n\tDBG_BUS_CONSTRAINT_OP_LE,\n\tDBG_BUS_CONSTRAINT_OP_LEC,\n\tDBG_BUS_CONSTRAINT_OP_GT,\n\tDBG_BUS_CONSTRAINT_OP_GTC,\n\tDBG_BUS_CONSTRAINT_OP_GE,\n\tDBG_BUS_CONSTRAINT_OP_GEC,\n\tMAX_DBG_BUS_CONSTRAINT_OPS\n};\n\n \nstruct dbg_bus_trigger_state_data {\n\tu8 msg_len;\n\tu8 constraint_dword_mask;\n\tu8 storm_id;\n\tu8 reserved;\n};\n\n \nstruct dbg_bus_mem_addr {\n\tu32 lo;\n\tu32 hi;\n};\n\n \nstruct dbg_bus_pci_buf_data {\n\tstruct dbg_bus_mem_addr phys_addr;  \n\tstruct dbg_bus_mem_addr virt_addr;  \n\tu32 size;  \n};\n\n \nstruct dbg_bus_storm_eid_range_params {\n\tu8 min;  \n\tu8 max;  \n};\n\n \nstruct dbg_bus_storm_eid_mask_params {\n\tu8 val;  \n\tu8 mask;  \n};\n\n \nunion dbg_bus_storm_eid_params {\n\tstruct dbg_bus_storm_eid_range_params range;\n\tstruct dbg_bus_storm_eid_mask_params mask;\n};\n\n \nstruct dbg_bus_storm_data {\n\tu8 enabled;\n\tu8 mode;\n\tu8 hw_id;\n\tu8 eid_filter_en;\n\tu8 eid_range_not_mask;\n\tu8 cid_filter_en;\n\tunion dbg_bus_storm_eid_params eid_filter_params;\n\tu32 cid;\n};\n\n \nstruct dbg_bus_data {\n\tu32 app_version;\n\tu8 state;\n\tu8 mode_256b_en;\n\tu8 num_enabled_blocks;\n\tu8 num_enabled_storms;\n\tu8 target;\n\tu8 one_shot_en;\n\tu8 grc_input_en;\n\tu8 timestamp_input_en;\n\tu8 filter_en;\n\tu8 adding_filter;\n\tu8 filter_pre_trigger;\n\tu8 filter_post_trigger;\n\tu8 trigger_en;\n\tu8 filter_constraint_dword_mask;\n\tu8 next_trigger_state;\n\tu8 next_constraint_id;\n\tstruct dbg_bus_trigger_state_data trigger_states[3];\n\tu8 filter_msg_len;\n\tu8 rcv_from_other_engine;\n\tu8 blocks_dword_mask;\n\tu8 blocks_dword_overlap;\n\tu32 hw_id_mask;\n\tstruct dbg_bus_pci_buf_data pci_buf;\n\tstruct dbg_bus_block_data blocks[132];\n\tstruct dbg_bus_storm_data storms[6];\n};\n\n \nenum dbg_bus_states {\n\tDBG_BUS_STATE_IDLE,\n\tDBG_BUS_STATE_READY,\n\tDBG_BUS_STATE_RECORDING,\n\tDBG_BUS_STATE_STOPPED,\n\tMAX_DBG_BUS_STATES\n};\n\n \nenum dbg_bus_storm_modes {\n\tDBG_BUS_STORM_MODE_PRINTF,\n\tDBG_BUS_STORM_MODE_PRAM_ADDR,\n\tDBG_BUS_STORM_MODE_DRA_RW,\n\tDBG_BUS_STORM_MODE_DRA_W,\n\tDBG_BUS_STORM_MODE_LD_ST_ADDR,\n\tDBG_BUS_STORM_MODE_DRA_FSM,\n\tDBG_BUS_STORM_MODE_FAST_DBGMUX,\n\tDBG_BUS_STORM_MODE_RH,\n\tDBG_BUS_STORM_MODE_RH_WITH_STORE,\n\tDBG_BUS_STORM_MODE_FOC,\n\tDBG_BUS_STORM_MODE_EXT_STORE,\n\tMAX_DBG_BUS_STORM_MODES\n};\n\n \nenum dbg_bus_targets {\n\tDBG_BUS_TARGET_ID_INT_BUF,\n\tDBG_BUS_TARGET_ID_NIG,\n\tDBG_BUS_TARGET_ID_PCI,\n\tMAX_DBG_BUS_TARGETS\n};\n\n \nstruct dbg_grc_data {\n\tu8 params_initialized;\n\tu8 reserved1;\n\tu16 reserved2;\n\tu32 param_val[48];\n};\n\n \nenum dbg_grc_params {\n\tDBG_GRC_PARAM_DUMP_TSTORM,\n\tDBG_GRC_PARAM_DUMP_MSTORM,\n\tDBG_GRC_PARAM_DUMP_USTORM,\n\tDBG_GRC_PARAM_DUMP_XSTORM,\n\tDBG_GRC_PARAM_DUMP_YSTORM,\n\tDBG_GRC_PARAM_DUMP_PSTORM,\n\tDBG_GRC_PARAM_DUMP_REGS,\n\tDBG_GRC_PARAM_DUMP_RAM,\n\tDBG_GRC_PARAM_DUMP_PBUF,\n\tDBG_GRC_PARAM_DUMP_IOR,\n\tDBG_GRC_PARAM_DUMP_VFC,\n\tDBG_GRC_PARAM_DUMP_CM_CTX,\n\tDBG_GRC_PARAM_DUMP_PXP,\n\tDBG_GRC_PARAM_DUMP_RSS,\n\tDBG_GRC_PARAM_DUMP_CAU,\n\tDBG_GRC_PARAM_DUMP_QM,\n\tDBG_GRC_PARAM_DUMP_MCP,\n\tDBG_GRC_PARAM_DUMP_DORQ,\n\tDBG_GRC_PARAM_DUMP_CFC,\n\tDBG_GRC_PARAM_DUMP_IGU,\n\tDBG_GRC_PARAM_DUMP_BRB,\n\tDBG_GRC_PARAM_DUMP_BTB,\n\tDBG_GRC_PARAM_DUMP_BMB,\n\tDBG_GRC_PARAM_RESERVD1,\n\tDBG_GRC_PARAM_DUMP_MULD,\n\tDBG_GRC_PARAM_DUMP_PRS,\n\tDBG_GRC_PARAM_DUMP_DMAE,\n\tDBG_GRC_PARAM_DUMP_TM,\n\tDBG_GRC_PARAM_DUMP_SDM,\n\tDBG_GRC_PARAM_DUMP_DIF,\n\tDBG_GRC_PARAM_DUMP_STATIC,\n\tDBG_GRC_PARAM_UNSTALL,\n\tDBG_GRC_PARAM_RESERVED2,\n\tDBG_GRC_PARAM_MCP_TRACE_META_SIZE,\n\tDBG_GRC_PARAM_EXCLUDE_ALL,\n\tDBG_GRC_PARAM_CRASH,\n\tDBG_GRC_PARAM_PARITY_SAFE,\n\tDBG_GRC_PARAM_DUMP_CM,\n\tDBG_GRC_PARAM_DUMP_PHY,\n\tDBG_GRC_PARAM_NO_MCP,\n\tDBG_GRC_PARAM_NO_FW_VER,\n\tDBG_GRC_PARAM_RESERVED3,\n\tDBG_GRC_PARAM_DUMP_MCP_HW_DUMP,\n\tDBG_GRC_PARAM_DUMP_ILT_CDUC,\n\tDBG_GRC_PARAM_DUMP_ILT_CDUT,\n\tDBG_GRC_PARAM_DUMP_CAU_EXT,\n\tMAX_DBG_GRC_PARAMS\n};\n\n \nenum dbg_status {\n\tDBG_STATUS_OK,\n\tDBG_STATUS_APP_VERSION_NOT_SET,\n\tDBG_STATUS_UNSUPPORTED_APP_VERSION,\n\tDBG_STATUS_DBG_BLOCK_NOT_RESET,\n\tDBG_STATUS_INVALID_ARGS,\n\tDBG_STATUS_OUTPUT_ALREADY_SET,\n\tDBG_STATUS_INVALID_PCI_BUF_SIZE,\n\tDBG_STATUS_PCI_BUF_ALLOC_FAILED,\n\tDBG_STATUS_PCI_BUF_NOT_ALLOCATED,\n\tDBG_STATUS_INVALID_FILTER_TRIGGER_DWORDS,\n\tDBG_STATUS_NO_MATCHING_FRAMING_MODE,\n\tDBG_STATUS_VFC_READ_ERROR,\n\tDBG_STATUS_STORM_ALREADY_ENABLED,\n\tDBG_STATUS_STORM_NOT_ENABLED,\n\tDBG_STATUS_BLOCK_ALREADY_ENABLED,\n\tDBG_STATUS_BLOCK_NOT_ENABLED,\n\tDBG_STATUS_NO_INPUT_ENABLED,\n\tDBG_STATUS_NO_FILTER_TRIGGER_256B,\n\tDBG_STATUS_FILTER_ALREADY_ENABLED,\n\tDBG_STATUS_TRIGGER_ALREADY_ENABLED,\n\tDBG_STATUS_TRIGGER_NOT_ENABLED,\n\tDBG_STATUS_CANT_ADD_CONSTRAINT,\n\tDBG_STATUS_TOO_MANY_TRIGGER_STATES,\n\tDBG_STATUS_TOO_MANY_CONSTRAINTS,\n\tDBG_STATUS_RECORDING_NOT_STARTED,\n\tDBG_STATUS_DATA_DIDNT_TRIGGER,\n\tDBG_STATUS_NO_DATA_RECORDED,\n\tDBG_STATUS_DUMP_BUF_TOO_SMALL,\n\tDBG_STATUS_DUMP_NOT_CHUNK_ALIGNED,\n\tDBG_STATUS_UNKNOWN_CHIP,\n\tDBG_STATUS_VIRT_MEM_ALLOC_FAILED,\n\tDBG_STATUS_BLOCK_IN_RESET,\n\tDBG_STATUS_INVALID_TRACE_SIGNATURE,\n\tDBG_STATUS_INVALID_NVRAM_BUNDLE,\n\tDBG_STATUS_NVRAM_GET_IMAGE_FAILED,\n\tDBG_STATUS_NON_ALIGNED_NVRAM_IMAGE,\n\tDBG_STATUS_NVRAM_READ_FAILED,\n\tDBG_STATUS_IDLE_CHK_PARSE_FAILED,\n\tDBG_STATUS_MCP_TRACE_BAD_DATA,\n\tDBG_STATUS_MCP_TRACE_NO_META,\n\tDBG_STATUS_MCP_COULD_NOT_HALT,\n\tDBG_STATUS_MCP_COULD_NOT_RESUME,\n\tDBG_STATUS_RESERVED0,\n\tDBG_STATUS_SEMI_FIFO_NOT_EMPTY,\n\tDBG_STATUS_IGU_FIFO_BAD_DATA,\n\tDBG_STATUS_MCP_COULD_NOT_MASK_PRTY,\n\tDBG_STATUS_FW_ASSERTS_PARSE_FAILED,\n\tDBG_STATUS_REG_FIFO_BAD_DATA,\n\tDBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA,\n\tDBG_STATUS_DBG_ARRAY_NOT_SET,\n\tDBG_STATUS_RESERVED1,\n\tDBG_STATUS_NON_MATCHING_LINES,\n\tDBG_STATUS_INSUFFICIENT_HW_IDS,\n\tDBG_STATUS_DBG_BUS_IN_USE,\n\tDBG_STATUS_INVALID_STORM_DBG_MODE,\n\tDBG_STATUS_OTHER_ENGINE_BB_ONLY,\n\tDBG_STATUS_FILTER_SINGLE_HW_ID,\n\tDBG_STATUS_TRIGGER_SINGLE_HW_ID,\n\tDBG_STATUS_MISSING_TRIGGER_STATE_STORM,\n\tMAX_DBG_STATUS\n};\n\n \nenum dbg_storms {\n\tDBG_TSTORM_ID,\n\tDBG_MSTORM_ID,\n\tDBG_USTORM_ID,\n\tDBG_XSTORM_ID,\n\tDBG_YSTORM_ID,\n\tDBG_PSTORM_ID,\n\tMAX_DBG_STORMS\n};\n\n \nstruct idle_chk_data {\n\tu32 buf_size;\n\tu8 buf_size_set;\n\tu8 reserved1;\n\tu16 reserved2;\n};\n\nstruct pretend_params {\n\tu8 split_type;\n\tu8 reserved;\n\tu16 split_id;\n};\n\n \nstruct dbg_tools_data {\n\tstruct dbg_grc_data grc;\n\tstruct dbg_bus_data bus;\n\tstruct idle_chk_data idle_chk;\n\tu8 mode_enable[40];\n\tu8 block_in_reset[132];\n\tu8 chip_id;\n\tu8 hw_type;\n\tu8 num_ports;\n\tu8 num_pfs_per_port;\n\tu8 num_vfs;\n\tu8 initialized;\n\tu8 use_dmae;\n\tu8 reserved;\n\tstruct pretend_params pretend;\n\tu32 num_regs_read;\n};\n\n \nenum ilt_clients {\n\tILT_CLI_CDUC,\n\tILT_CLI_CDUT,\n\tILT_CLI_QM,\n\tILT_CLI_TM,\n\tILT_CLI_SRC,\n\tILT_CLI_TSDM,\n\tILT_CLI_RGFS,\n\tILT_CLI_TGFS,\n\tMAX_ILT_CLIENTS\n};\n\n \n\n \nenum dbg_status qed_dbg_set_bin_ptr(struct qed_hwfn *p_hwfn,\n\t\t\t\t    const u8 * const bin_ptr);\n\n \nvoid qed_read_regs(struct qed_hwfn *p_hwfn,\n\t\t   struct qed_ptt *p_ptt, u32 *buf, u32 addr, u32 len);\n\n \nbool qed_read_fw_info(struct qed_hwfn *p_hwfn,\n\t\t      struct qed_ptt *p_ptt, struct fw_info *fw_info);\n \nenum dbg_status qed_dbg_grc_config(struct qed_hwfn *p_hwfn,\n\t\t\t\t   enum dbg_grc_params grc_param, u32 val);\n\n \nvoid qed_dbg_grc_set_params_default(struct qed_hwfn *p_hwfn);\n \nenum dbg_status qed_dbg_grc_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t\t      u32 *buf_size);\n\n \nenum dbg_status qed_dbg_grc_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t struct qed_ptt *p_ptt,\n\t\t\t\t u32 *dump_buf,\n\t\t\t\t u32 buf_size_in_dwords,\n\t\t\t\t u32 *num_dumped_dwords);\n\n \nenum dbg_status qed_dbg_idle_chk_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t\t\t\t   u32 *buf_size);\n\n \nenum dbg_status qed_dbg_idle_chk_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t      u32 *dump_buf,\n\t\t\t\t      u32 buf_size_in_dwords,\n\t\t\t\t      u32 *num_dumped_dwords);\n\n \nenum dbg_status qed_dbg_mcp_trace_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t    struct qed_ptt *p_ptt,\n\t\t\t\t\t\t    u32 *buf_size);\n\n \nenum dbg_status qed_dbg_mcp_trace_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t       struct qed_ptt *p_ptt,\n\t\t\t\t       u32 *dump_buf,\n\t\t\t\t       u32 buf_size_in_dwords,\n\t\t\t\t       u32 *num_dumped_dwords);\n\n \nenum dbg_status qed_dbg_reg_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t\t\t\t   u32 *buf_size);\n\n \nenum dbg_status qed_dbg_reg_fifo_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t      u32 *dump_buf,\n\t\t\t\t      u32 buf_size_in_dwords,\n\t\t\t\t      u32 *num_dumped_dwords);\n\n \nenum dbg_status qed_dbg_igu_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t\t\t\t   u32 *buf_size);\n\n \nenum dbg_status qed_dbg_igu_fifo_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t      u32 *dump_buf,\n\t\t\t\t      u32 buf_size_in_dwords,\n\t\t\t\t      u32 *num_dumped_dwords);\n\n \nenum dbg_status\nqed_dbg_protection_override_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t\t      u32 *buf_size);\n \nenum dbg_status qed_dbg_protection_override_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t struct qed_ptt *p_ptt,\n\t\t\t\t\t\t u32 *dump_buf,\n\t\t\t\t\t\t u32 buf_size_in_dwords,\n\t\t\t\t\t\t u32 *num_dumped_dwords);\n \nenum dbg_status qed_dbg_fw_asserts_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t     struct qed_ptt *p_ptt,\n\t\t\t\t\t\t     u32 *buf_size);\n \nenum dbg_status qed_dbg_fw_asserts_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t\tstruct qed_ptt *p_ptt,\n\t\t\t\t\tu32 *dump_buf,\n\t\t\t\t\tu32 buf_size_in_dwords,\n\t\t\t\t\tu32 *num_dumped_dwords);\n\n \nenum dbg_status qed_dbg_read_attn(struct qed_hwfn *p_hwfn,\n\t\t\t\t  struct qed_ptt *p_ptt,\n\t\t\t\t  enum block_id block,\n\t\t\t\t  enum dbg_attn_type attn_type,\n\t\t\t\t  bool clear_status,\n\t\t\t\t  struct dbg_attn_block_result *results);\n\n \nenum dbg_status qed_dbg_print_attn(struct qed_hwfn *p_hwfn,\n\t\t\t\t   struct dbg_attn_block_result *results);\n\n \n\nstruct mcp_trace_format {\n\tu32 data;\n#define MCP_TRACE_FORMAT_MODULE_MASK\t0x0000ffff\n#define MCP_TRACE_FORMAT_MODULE_OFFSET\t0\n#define MCP_TRACE_FORMAT_LEVEL_MASK\t0x00030000\n#define MCP_TRACE_FORMAT_LEVEL_OFFSET\t16\n#define MCP_TRACE_FORMAT_P1_SIZE_MASK\t0x000c0000\n#define MCP_TRACE_FORMAT_P1_SIZE_OFFSET 18\n#define MCP_TRACE_FORMAT_P2_SIZE_MASK\t0x00300000\n#define MCP_TRACE_FORMAT_P2_SIZE_OFFSET 20\n#define MCP_TRACE_FORMAT_P3_SIZE_MASK\t0x00c00000\n#define MCP_TRACE_FORMAT_P3_SIZE_OFFSET 22\n#define MCP_TRACE_FORMAT_LEN_MASK\t0xff000000\n#define MCP_TRACE_FORMAT_LEN_OFFSET\t24\n\n\tchar *format_str;\n};\n\n \nstruct mcp_trace_meta {\n\tu32 modules_num;\n\tchar **modules;\n\tu32 formats_num;\n\tstruct mcp_trace_format *formats;\n\tbool is_allocated;\n};\n\n \nstruct dbg_tools_user_data {\n\tstruct mcp_trace_meta mcp_trace_meta;\n\tconst u32 *mcp_trace_user_meta_buf;\n};\n\n \n\n#define MAX_NAME_LEN\t16\n\n \n\n \nenum dbg_status qed_dbg_user_set_bin_ptr(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t const u8 * const bin_ptr);\n\n \nenum dbg_status qed_dbg_alloc_user_data(struct qed_hwfn *p_hwfn,\n\t\t\t\t\tvoid **user_data_ptr);\n\n \nconst char *qed_dbg_get_status_str(enum dbg_status status);\n\n \nenum dbg_status qed_get_idle_chk_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t  u32 *dump_buf,\n\t\t\t\t\t\t  u32  num_dumped_dwords,\n\t\t\t\t\t\t  u32 *results_buf_size);\n \nenum dbg_status qed_print_idle_chk_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t   char *results_buf,\n\t\t\t\t\t   u32 *num_errors,\n\t\t\t\t\t   u32 *num_warnings);\n\n \nvoid qed_dbg_mcp_trace_set_meta_data(struct qed_hwfn *p_hwfn,\n\t\t\t\t     const u32 *meta_buf);\n\n \nenum dbg_status qed_get_mcp_trace_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t\t   u32 *results_buf_size);\n\n \nenum dbg_status qed_print_mcp_trace_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t    u32 *dump_buf,\n\t\t\t\t\t    u32 num_dumped_dwords,\n\t\t\t\t\t    char *results_buf);\n\n \nenum dbg_status qed_print_mcp_trace_results_cont(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t u32 *dump_buf,\n\t\t\t\t\t\t char *results_buf);\n\n \nenum dbg_status qed_print_mcp_trace_line(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t u8 *dump_buf,\n\t\t\t\t\t u32 num_dumped_bytes,\n\t\t\t\t\t char *results_buf);\n\n \nvoid qed_mcp_trace_free_meta_data(struct qed_hwfn *p_hwfn);\n\n \nenum dbg_status qed_get_reg_fifo_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t  u32 *dump_buf,\n\t\t\t\t\t\t  u32 num_dumped_dwords,\n\t\t\t\t\t\t  u32 *results_buf_size);\n\n \nenum dbg_status qed_print_reg_fifo_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t   char *results_buf);\n\n \nenum dbg_status qed_get_igu_fifo_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t  u32 *dump_buf,\n\t\t\t\t\t\t  u32 num_dumped_dwords,\n\t\t\t\t\t\t  u32 *results_buf_size);\n\n \nenum dbg_status qed_print_igu_fifo_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t   char *results_buf);\n\n \nenum dbg_status\nqed_get_protection_override_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t     u32 *dump_buf,\n\t\t\t\t\t     u32 num_dumped_dwords,\n\t\t\t\t\t     u32 *results_buf_size);\n\n \nenum dbg_status qed_print_protection_override_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t      u32 *dump_buf,\n\t\t\t\t\t\t      u32 num_dumped_dwords,\n\t\t\t\t\t\t      char *results_buf);\n\n \nenum dbg_status qed_get_fw_asserts_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t    u32 *dump_buf,\n\t\t\t\t\t\t    u32 num_dumped_dwords,\n\t\t\t\t\t\t    u32 *results_buf_size);\n\n \nenum dbg_status qed_print_fw_asserts_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t     u32 *dump_buf,\n\t\t\t\t\t     u32 num_dumped_dwords,\n\t\t\t\t\t     char *results_buf);\n\n \nenum dbg_status qed_dbg_parse_attn(struct qed_hwfn *p_hwfn,\n\t\t\t\t   struct dbg_attn_block_result *results);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}