Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date              : Wed Dec 14 17:09:44 2016
| Host              : DESKTOP-I9KA4SE running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file TOP_clock_utilization_routed.rpt
| Design            : TOP
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y0
8. Load Cell Placement Summary for Global Clock g0
9. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    1 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net           |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             1 |         198 |               0 |              |       | CLK_IBUF_BUFG_inst/O | CLK_IBUF_BUFG |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          | n/a  | n/a               |             1 |           0 |               1 |          n/a | n/a   | b0/O                 | P_CLK_OBUF    |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------+----------------------+---------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+-------------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------+--------------+
| SrcID | GlbIDs | Driver Type/Pin   | Constraint | Site           | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                  | Net          |
+-------+--------+-------------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------+--------------+
| src0  | g0     | IBUF/O            | IOB_X0Y78  | IOB_X0Y78      | X1Y1         |           0 |               1 |                     |              | CLK_IBUF_inst/O             | CLK_IBUF     |
| src1  | g1     | PLLE2_ADV/CLKOUT0 | None       | PLLE2_ADV_X0Y0 | X1Y0         |          42 |               1 |                     |              | pll/PLLE2_BASE_inst/CLKOUT0 | pll/CLK_9MHz |
+-------+--------+-------------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------+--------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-------------------+------------+--------------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------+--------------+
| LocId | Driver Type/Pin   | Constraint | Site/BEL                 | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                  | Net          |
+-------+-------------------+------------+--------------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------+--------------+
| 0     | PLLE2_ADV/CLKOUT0 | None       | PLLE2_ADV_X0Y0/PLLE2_ADV | X1Y0         |          42 |               1 |              |       | pll/PLLE2_BASE_inst/CLKOUT0 | pll/CLK_9MHz |
+-------+-------------------+------------+--------------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------+--------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  170 |  8800 |   11 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  2 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0    | n/a   | BUFG/O          | None       |           1 |             142 | 141 |     10 |    0 |   0 |  0 |    0 |   1 |       0 | CLK_IBUF_BUFG |
| g1    | n/a   | BUFG/O          | None       |           0 |               1 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | P_CLK_OBUF    |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net           |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| g0    | BUFG/O          | n/a               |       |             |               |          |         142 |        0 |           1 |  0 | CLK_IBUF_BUFG |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y1 |  0 |    0 |
| Y0 |  0 |  143 |
+----+----+------+


9. Load Cell Placement Summary for Global Clock g1
--------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------+
| g1    | BUFG/O          | n/a               |       |             |               |          |           0 |        1 |           0 |  0 | P_CLK_OBUF |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells b0]
set_property LOC BUFGCTRL_X0Y16 [get_cells CLK_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y10 [get_cells P_CLK_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports CLK]

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_CLK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=pll/PLLE2_BASE_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
