Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto a08434d7a0c54d34b92a02dad556015c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_AES256_AXI_v2_behav xil_defaultlib.tb_AES256_AXI_v2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'S_AXI_AWADDR' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_AXI_v2.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'S_AXI_ARADDR' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_AXI_v2.sv:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'modeTest' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_AXI_v2.sv:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1Test' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_AXI_v2.sv:111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'outp_fifo' [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'outp_device' [/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_device_IP_v2/AES256_device_IP_v2_1.0/hdl/AES256_device_IP_v2_v1_0_S00_AXI.v:519]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
