X86_64 ISA2+mfences+mfence+po
"MFencesWW Rfe MFencedRW Rfe PodRR Fre"
Cycle=Rfe PodRR Fre MFencesWW Rfe MFencedRW
Relax=
Safe=Rfe Fre PodRR MFencesWW MFencedRW
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=W,2:y=F,2:x=T
Com=Rf Rf Fr
Orig=MFencesWW Rfe MFencedRW Rfe PodRR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 2:rbx; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 mfence      | mfence        | movq (x),%rbx ;
 movq $2,(x) | movq $1,(y)   |               ;
exists (x=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
