TimeQuest Timing Analyzer report for LOGGER
Fri Sep 04 16:21:43 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'
 14. Slow Model Setup: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'
 15. Slow Model Setup: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'
 16. Slow Model Hold: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'
 17. Slow Model Hold: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'
 18. Slow Model Hold: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'
 19. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 21. Slow Model Minimum Pulse Width: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'
 22. Slow Model Minimum Pulse Width: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'
 23. Slow Model Minimum Pulse Width: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'
 24. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'iCLK_50'
 26. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'
 41. Fast Model Setup: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'
 42. Fast Model Setup: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'
 43. Fast Model Hold: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'
 44. Fast Model Hold: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'
 45. Fast Model Hold: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'
 46. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 47. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 48. Fast Model Minimum Pulse Width: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'
 49. Fast Model Minimum Pulse Width: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'
 50. Fast Model Minimum Pulse Width: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'
 51. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 52. Fast Model Minimum Pulse Width: 'iCLK_50'
 53. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Progagation Delay
 66. Minimum Progagation Delay
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; LOGGER                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+-------------------------------------------------------------------------------+
; Clock Name                                                                ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                                                       ;
+---------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+-------------------------------------------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; Generated ; 14.285 ; 70.0 MHz   ; 0.000 ; 7.142  ; 50.00      ; 5         ; 7           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] }                                   ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; Generated ; 24.285 ; 41.18 MHz  ; 0.000 ; 12.142 ; 50.00      ; 17        ; 14          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[1] }                                   ;
; iCLK_50                                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                                                   ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] }  ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] } ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { ultrasonicTransmitter:usonicTX_inst|usonic[9] }                             ;
+---------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 141.5 MHz  ; 141.5 MHz       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;      ;
; 292.31 MHz ; 292.31 MHz      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;      ;
; 292.65 MHz ; 292.65 MHz      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;      ;
; 415.28 MHz ; 415.28 MHz      ; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ;      ;
; 476.19 MHz ; 476.19 MHz      ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; -5.416 ; -8.818        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; -4.181 ; -237.352      ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -3.454 ; -56.522       ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -2.417 ; -70.649       ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -1.408 ; -14.080       ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -1.536 ; -3.894        ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -1.140 ; -11.400       ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -1.039 ; -1.911        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; -0.049 ; -0.098        ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 0.171  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -0.500 ; -56.000       ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -0.500 ; -25.000       ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 5.015  ; 0.000         ;
; iCLK_50                                                                   ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 11.142 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                         ; Launch Clock                                  ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -5.416 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.430     ; 2.027      ;
; -5.103 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.430     ; 1.714      ;
; -5.055 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.430     ; 1.666      ;
; -5.052 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.430     ; 1.663      ;
; -4.913 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.430     ; 1.524      ;
; -0.646 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.113      ; 1.050      ;
; -0.646 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.113      ; 1.050      ;
; -0.499 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.963      ;
; -0.396 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.113      ; 0.800      ;
; -0.396 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.113      ; 0.800      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.334 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.798      ;
; -0.312 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.776      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; -0.192 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.002     ; 1.656      ;
; 22.185 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.136      ;
; 22.256 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.065      ;
; 22.256 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 2.065      ;
; 22.327 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.994      ;
; 22.327 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.994      ;
; 22.366 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.955      ;
; 22.398 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.923      ;
; 22.398 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.923      ;
; 22.437 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.884      ;
; 22.469 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.852      ;
; 22.469 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.852      ;
; 22.483 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.838      ;
; 22.508 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.813      ;
; 22.540 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.781      ;
; 22.540 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.781      ;
; 22.554 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.767      ;
; 22.579 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.742      ;
; 22.594 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.727      ;
; 22.611 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.710      ;
; 22.611 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.710      ;
; 22.625 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.696      ;
; 22.625 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.696      ;
; 22.650 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.671      ;
; 22.665 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.656      ;
; 22.682 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.639      ;
; 22.696 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.625      ;
; 22.696 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.625      ;
; 22.721 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.600      ;
; 22.735 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.586      ;
; 22.736 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.585      ;
; 22.767 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.767 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.767 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.554      ;
; 22.770 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.551      ;
; 22.792 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.529      ;
; 22.806 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.515      ;
; 22.807 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.514      ;
; 22.838 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.838 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.838 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.483      ;
; 22.841 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.480      ;
; 22.841 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.480      ;
; 22.873 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.448      ;
; 22.877 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.444      ;
; 22.878 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.443      ;
; 23.224 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.224 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.224 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.097      ;
; 23.227 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.094      ;
; 23.227 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.094      ;
; 23.256 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.065      ;
; 23.260 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.061      ;
; 23.261 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.060      ;
; 23.267 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 1.054      ;
+--------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.181 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.145     ; 2.006      ;
; -4.081 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.107     ; 1.944      ;
; -4.044 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.122     ; 1.892      ;
; -4.043 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.121     ; 1.892      ;
; -3.914 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.144     ; 1.740      ;
; -3.832 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.108     ; 1.694      ;
; -3.701 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.159     ; 1.512      ;
; -3.686 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.142     ; 1.514      ;
; -3.664 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.145     ; 1.489      ;
; -3.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.127     ; 1.506      ;
; -3.655 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.137     ; 1.488      ;
; -3.655 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 1.496      ;
; -3.655 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.129     ; 1.496      ;
; -3.645 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.112     ; 1.503      ;
; -3.637 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.126     ; 1.481      ;
; -3.634 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.100     ; 1.504      ;
; -3.634 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.127     ; 1.477      ;
; -3.621 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.120     ; 1.471      ;
; -3.621 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.086     ; 1.505      ;
; -3.607 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.153     ; 1.424      ;
; -3.457 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.170     ; 1.257      ;
; -3.434 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 1.272      ;
; -3.429 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.155     ; 1.244      ;
; -3.424 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.152     ; 1.242      ;
; -3.414 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.147     ; 1.237      ;
; -3.413 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.146     ; 1.237      ;
; -3.412 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.136     ; 1.246      ;
; -3.411 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.112     ; 1.269      ;
; -3.405 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.126     ; 1.249      ;
; -3.398 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.140     ; 1.228      ;
; -3.397 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.117     ; 1.250      ;
; -3.396 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.134     ; 1.232      ;
; -3.395 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.104     ; 1.261      ;
; -3.392 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.125     ; 1.237      ;
; -3.390 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.104     ; 1.256      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.113     ; 1.246      ;
; -3.386 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.143     ; 1.213      ;
; -3.386 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.121     ; 1.235      ;
; -3.385 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.158     ; 1.197      ;
; -3.383 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.123     ; 1.230      ;
; -3.378 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.141     ; 1.207      ;
; -3.375 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.074     ; 1.271      ;
; -3.374 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.120     ; 1.224      ;
; -3.373 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.139     ; 1.204      ;
; -3.373 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.103     ; 1.240      ;
; -3.373 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.094     ; 1.249      ;
; -3.371 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 1.209      ;
; -3.366 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.134     ; 1.202      ;
; -3.365 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.141     ; 1.194      ;
; -3.360 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.134     ; 1.196      ;
; -3.360 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 1.198      ;
; -3.359 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.124     ; 1.205      ;
; -3.359 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 1.201      ;
; -3.358 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.133     ; 1.195      ;
; -3.357 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 1.199      ;
; -3.356 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.134     ; 1.192      ;
; -3.354 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 1.193      ;
; -3.119 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 0.957      ;
; -3.106 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 0.948      ;
; -3.106 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.132     ; 0.944      ;
; -3.100 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 0.939      ;
; -3.100 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.131     ; 0.939      ;
; -3.099 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.128     ; 0.941      ;
; -3.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.133     ; 0.934      ;
; -2.962 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN                   ; uController:uController_inst|MBED_ON                                                                                                                                                                                                           ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.803      ;
; -2.961 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN                   ; uController:uController_inst|UC_FIN_EDGE                                                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.802      ;
; -2.960 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN                   ; uController:uController_inst|MBED_FIN_PREV                                                                                                                                                                                                     ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.200     ; 0.801      ;
; -2.957 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|WR_EDGE                                                                                                                                                                                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.199     ; 0.799      ;
; -2.953 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|WR_PREV                                                                                                                                                                                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -2.199     ; 0.795      ;
; -0.176 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]         ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]         ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; -0.176 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.190      ; 0.657      ;
; 7.218  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.043      ; 7.075      ;
; 7.233  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.048      ; 7.065      ;
; 7.238  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg6   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.063      ; 7.075      ;
; 7.246  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 7.081      ;
; 7.263  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.061      ; 7.048      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.403  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.097      ; 6.944      ;
; 7.503  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.055      ; 6.802      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
; 7.512  ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.077      ; 6.815      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                      ; To Node                                                                  ; Launch Clock                            ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.454 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.135      ; 5.630      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.389 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.147      ; 5.577      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.262 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.140      ; 5.443      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.131      ; 5.426      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.250 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.090      ; 5.381      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.211 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.154      ; 5.406      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.156 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.142      ; 5.339      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.117 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.124      ; 5.282      ;
; -3.107 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.151      ; 5.299      ;
; -3.107 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.151      ; 5.299      ;
; -3.107 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.151      ; 5.299      ;
; -3.107 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 2.151      ; 5.299      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -2.417 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.004     ; 3.449      ;
; -2.361 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.005      ; 3.402      ;
; -2.342 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 3.372      ;
; -2.281 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.004     ; 3.313      ;
; -2.225 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.005      ; 3.266      ;
; -2.206 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 3.236      ;
; -2.177 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.001     ; 3.212      ;
; -2.164 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.004     ; 3.196      ;
; -2.108 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.005      ; 3.149      ;
; -2.094 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.031     ; 3.099      ;
; -2.091 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.046      ; 3.173      ;
; -2.089 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 3.119      ;
; -2.076 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.030      ; 3.142      ;
; -2.044 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.014      ; 3.094      ;
; -2.041 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.001     ; 3.076      ;
; -2.022 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.019      ; 3.077      ;
; -2.015 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.041      ; 3.092      ;
; -2.011 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.023      ; 3.070      ;
; -1.958 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.031     ; 2.963      ;
; -1.955 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.046      ; 3.037      ;
; -1.940 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.030      ; 3.006      ;
; -1.924 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.001     ; 2.959      ;
; -1.908 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.014      ; 2.958      ;
; -1.894 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.014     ; 2.916      ;
; -1.886 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.019      ; 2.941      ;
; -1.879 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.041      ; 2.956      ;
; -1.875 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.023      ; 2.934      ;
; -1.841 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.031     ; 2.846      ;
; -1.838 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.046      ; 2.920      ;
; -1.823 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.030      ; 2.889      ;
; -1.799 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.856      ;
; -1.799 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.856      ;
; -1.799 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.856      ;
; -1.799 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.856      ;
; -1.799 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.856      ;
; -1.799 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.856      ;
; -1.791 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.014      ; 2.841      ;
; -1.769 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.019      ; 2.824      ;
; -1.762 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.041      ; 2.839      ;
; -1.758 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.023      ; 2.817      ;
; -1.758 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.014     ; 2.780      ;
; -1.699 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.032      ; 2.767      ;
; -1.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.720      ;
; -1.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.720      ;
; -1.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.720      ;
; -1.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.720      ;
; -1.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.720      ;
; -1.663 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.720      ;
; -1.654 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.004      ; 2.694      ;
; -1.641 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.014     ; 2.663      ;
; -1.563 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.032      ; 2.631      ;
; -1.546 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.603      ;
; -1.546 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.603      ;
; -1.546 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.603      ;
; -1.546 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.603      ;
; -1.546 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.603      ;
; -1.546 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 2.603      ;
; -1.518 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.004      ; 2.558      ;
; -1.446 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.032      ; 2.514      ;
; -1.418 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.454      ;
; -1.401 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.004      ; 2.441      ;
; -1.394 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.440      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.393 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.439      ;
; -1.371 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.016      ; 2.423      ;
; -1.351 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.387      ;
; -1.347 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.011     ; 2.372      ;
; -1.320 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.005     ; 2.351      ;
; -1.284 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.320      ;
; -1.263 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.299      ;
; -1.258 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.304      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.257 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.303      ;
; -1.236 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.041     ; 2.231      ;
; -1.235 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.016      ; 2.287      ;
; -1.217 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.253      ;
; -1.193 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.229      ;
; -1.172 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.208      ;
; -1.141 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.187      ;
; -1.140 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.186      ;
; -1.140 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.186      ;
; -1.140 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.186      ;
; -1.140 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 2.186      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'                                                                                                                                                                                             ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.408 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.444      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.230 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.266      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.183 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.219      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.164      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.140      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.130      ;
; -1.076 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.112      ;
; -1.005 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 2.041      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.991      ;
; -0.934 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.970      ;
; -0.901 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.937      ;
; -0.863 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.899      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.856 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.892      ;
; -0.830 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.866      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.821 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.857      ;
; -0.704 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.740      ;
; -0.633 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.669      ;
; -0.562 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.598      ;
; -0.491 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.527      ;
; -0.420 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.456      ;
; -0.037 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.073      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -1.536 ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_CMD[7]                              ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 2.199      ; 0.929      ;
; -1.535 ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_CMD[8]                              ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 2.199      ; 0.930      ;
; -0.823 ; ON                                                                           ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 2.207      ; 1.650      ;
; -0.778 ; uController:uController_inst|MBED_CLK[7]                                     ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 2.209      ; 1.697      ;
; -0.695 ; RST                                                                          ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 2.207      ; 1.778      ;
; -0.678 ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 2.207      ; 1.795      ;
; 0.391  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.524  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.793      ;
; 0.530  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.532  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.798      ;
; 0.654  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.657  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.923      ;
; 0.659  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.662  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.705  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.971      ;
; 0.771  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.037      ;
; 0.771  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.037      ;
; 0.775  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.041      ;
; 0.776  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.042      ;
; 0.780  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.046      ;
; 0.783  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.051      ;
; 0.787  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.795  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.799  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.828  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.096      ;
; 0.832  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.099      ;
; 0.836  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.103      ;
; 0.850  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.116      ;
; 0.851  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.119      ;
; 0.851  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.119      ;
; 0.852  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.120      ;
; 0.854  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.122      ;
; 0.854  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.122      ;
; 0.854  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.122      ;
; 0.854  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.122      ;
; 0.859  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.127      ;
; 0.859  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.127      ;
; 0.860  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.128      ;
; 0.860  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.128      ;
; 0.862  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.130      ;
; 0.881  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.147      ;
; 0.933  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.009      ; 1.208      ;
; 0.933  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.199      ;
; 0.965  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.231      ;
; 0.975  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.247      ;
; 0.977  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.244      ;
; 0.997  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; -0.007     ; 1.256      ;
; 1.007  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; -0.008     ; 1.265      ;
; 1.007  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.273      ;
; 1.016  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.284      ;
; 1.020  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.286      ;
; 1.033  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.299      ;
; 1.033  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.299      ;
; 1.042  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.308      ;
; 1.055  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.321      ;
; 1.060  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.328      ;
; 1.062  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.330      ;
; 1.065  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.333      ;
; 1.066  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.334      ;
; 1.067  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.335      ;
; 1.082  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.348      ;
; 1.089  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.357      ;
; 1.091  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.010      ; 1.367      ;
; 1.093  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.010      ; 1.369      ;
; 1.096  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.010      ; 1.372      ;
; 1.101  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.369      ;
; 1.107  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.375      ;
; 1.109  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; -0.008     ; 1.367      ;
; 1.133  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.401      ;
; 1.153  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.421      ;
; 1.158  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.426      ;
; 1.184  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.452      ;
; 1.184  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.452      ;
; 1.185  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.453      ;
; 1.187  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.455      ;
; 1.189  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.457      ;
; 1.191  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.459      ;
; 1.192  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.460      ;
; 1.205  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.473      ;
; 1.205  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.473      ;
; 1.218  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.232  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.498      ;
; 1.237  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.505      ;
; 1.240  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.508      ;
; 1.240  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.508      ;
; 1.242  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.510      ;
; 1.243  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.511      ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.140 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.554      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; -1.114 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 3.428      ; 2.580      ;
; 0.535  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.801      ;
; 0.807  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.073      ;
; 0.811  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.077      ;
; 0.812  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.078      ;
; 0.817  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.083      ;
; 0.842  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.115      ;
; 1.190  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.456      ;
; 1.194  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.460      ;
; 1.195  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.461      ;
; 1.228  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.234  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.501      ;
; 1.261  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.527      ;
; 1.265  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.531      ;
; 1.266  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.532      ;
; 1.292  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.558      ;
; 1.299  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.565      ;
; 1.299  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.565      ;
; 1.305  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.571      ;
; 1.332  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.598      ;
; 1.336  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.602      ;
; 1.363  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.629      ;
; 1.370  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.636      ;
; 1.376  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.642      ;
; 1.391  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.657      ;
; 1.403  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.669      ;
; 1.434  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.700      ;
; 1.441  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.707      ;
; 1.458  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.724      ;
; 1.462  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.728      ;
; 1.474  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.740      ;
; 1.495  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.761      ;
; 1.505  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.771      ;
; 1.529  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.795      ;
; 1.533  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.799      ;
; 1.566  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.832      ;
; 1.591  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.857      ;
; 1.591  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.857      ;
; 1.591  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.857      ;
; 1.591  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.857      ;
; 1.591  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.857      ;
; 1.600  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.866      ;
; 1.604  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.870      ;
; 1.626  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.892      ;
; 1.626  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.892      ;
; 1.626  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.892      ;
; 1.626  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.892      ;
; 1.633  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.899      ;
; 1.637  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.903      ;
; 1.671  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.937      ;
; 1.704  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.970      ;
; 1.708  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.974      ;
; 1.725  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.991      ;
; 1.725  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.991      ;
; 1.742  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.008      ;
; 1.775  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.041      ;
; 1.813  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.079      ;
; 1.846  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.112      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.864  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.130      ;
; 1.874  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.140      ;
; 1.874  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.140      ;
; 1.874  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.140      ;
; 1.874  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.140      ;
; 1.874  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.140      ;
; 1.898  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.164      ;
; 1.953  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.219      ;
; 1.953  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 2.219      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                     ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.039 ; uController:uController_inst|MBED_ON                                                                                                                                                                                                          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.222      ; 1.449      ;
; -0.442 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.216      ; 2.040      ;
; -0.244 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.236      ; 2.258      ;
; -0.186 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.243      ; 2.323      ;
; 0.003  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.196      ; 2.465      ;
; 0.004  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.251      ; 2.521      ;
; 0.072  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.263      ; 2.601      ;
; 0.095  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.254      ; 2.615      ;
; 0.182  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.240      ; 2.688      ;
; 0.201  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.243      ; 2.710      ;
; 0.284  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.249      ; 2.799      ;
; 0.373  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.247      ; 2.886      ;
; 0.388  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.209      ; 2.863      ;
; 0.391  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.437  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.252      ; 2.955      ;
; 0.502  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.227      ; 2.995      ;
; 0.598  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.207      ; 3.071      ;
; 0.622  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.254      ; 3.142      ;
; 0.755  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.238      ; 3.259      ;
; 0.770  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.238      ; 3.274      ;
; 0.788  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.791  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12]                                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.798  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10]                                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.807  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.249      ; 3.322      ;
; 0.825  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.235      ; 3.326      ;
; 0.960  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.261      ; 3.487      ;
; 0.996  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.250      ; 3.512      ;
; 1.003  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.269      ;
; 1.034  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.035  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.209      ; 3.510      ;
; 1.111  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.223      ; 3.600      ;
; 1.136  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.402      ;
; 1.139  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.405      ;
; 1.177  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.209      ; 3.652      ;
; 1.189  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.201  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 3.665      ;
; 1.205  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 3.669      ;
; 1.234  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.501      ;
; 1.237  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.503      ;
; 1.243  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.022     ; 1.487      ;
; 1.244  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15]                                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.021     ; 1.489      ;
; 1.257  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.015      ; 1.538      ;
; 1.264  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13]                                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.009      ; 1.539      ;
; 1.265  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.265  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.272  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.024      ; 1.562      ;
; 1.296  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14]                                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.016     ; 1.546      ;
; 1.325  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.591      ;
; 1.326  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.250      ; 3.842      ;
; 1.354  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.620      ;
; 1.354  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.042     ; 1.578      ;
; 1.358  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.022     ; 1.602      ;
; 1.364  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.630      ;
; 1.385  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.632      ;
; 1.407  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.021      ; 1.694      ;
; 1.416  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.028      ; 1.710      ;
; 1.416  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.028      ; 1.710      ;
; 1.483  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.535  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.802      ;
; 1.556  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 1.845      ;
; 1.558  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.246      ; 4.070      ;
; 1.570  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.836      ;
; 1.581  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 1.870      ;
; 1.598  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.198      ; 4.062      ;
; 1.615  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.212      ; 4.093      ;
; 1.639  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.052     ; 1.853      ;
; 1.680  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.025      ; 1.971      ;
; 1.689  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.037      ; 1.992      ;
; 1.711  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.977      ;
; 1.724  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.990      ;
; 1.760  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.026      ;
; 1.780  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.046      ;
; 1.792  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.058      ;
; 1.813  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.043      ; 2.122      ;
; 1.819  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.084      ;
; 1.861  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.127      ;
; 1.861  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.127      ;
; 1.868  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.134      ;
; 1.900  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.166      ;
; 1.938  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.204      ;
; 1.969  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.969  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.970  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.236      ;
; 1.992  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11]                                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.045      ; 2.303      ;
; 2.039  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.305      ;
; 2.098  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.028      ; 2.392      ;
; 2.098  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.028      ; 2.392      ;
; 2.100  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.021      ; 2.387      ;
; 2.110  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.377      ;
; 2.111  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.153      ; 4.530      ;
; 2.111  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 2.153      ; 4.530      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.391  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|counter_wait[16]                                                                                                                                             ; uController:uController_inst|counter_wait[16]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|counter_report[0]                                                                                                                                            ; uController:uController_inst|counter_report[0]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|counter_report[1]                                                                                                                                            ; uController:uController_inst|counter_report[1]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|MBED_ON                                                                                                                                                      ; uController:uController_inst|MBED_ON                                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[0]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[0]                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                              ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; uController:uController_inst|MBED_CLK_PREV                                                                                                                                                ; uController:uController_inst|MBED_CLK_EDGE                                                                                                                                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.527  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.538  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.649  ; uController:uController_inst|MBED_FIN_PREV                                                                                                                                                ; uController:uController_inst|UC_FIN_EDGE                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.659  ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                              ; ultrasonicReceiver:usonicRX_ch0_inst|WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.674  ; uController:uController_inst|counter_report[0]                                                                                                                                            ; uController:uController_inst|MBED_ALLOWED                                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.690  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.703  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.009      ;
; 0.710  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.016      ;
; 0.718  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.728  ; uController:uController_inst|MBED_CLK[7]                                                                                                                                                  ; uController:uController_inst|MBED_CLK_PREV                                                                                                                                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.991      ;
; 0.744  ; ultrasonicReceiver:usonicRX_ch0_inst|WR_PREV                                                                                                                                              ; ultrasonicReceiver:usonicRX_ch0_inst|WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.010      ;
; 0.788  ; uController:uController_inst|MBED_CLK[0]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[0]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; uController:uController_inst|MBED_CLK[6]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[6]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.794  ; uController:uController_inst|counter_wait[16]                                                                                                                                             ; uController:uController_inst|counter_wait[10]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; uController:uController_inst|counter_wait[16]                                                                                                                                             ; uController:uController_inst|counter_wait[13]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; uController:uController_inst|counter_wait[8]                                                                                                                                              ; uController:uController_inst|counter_wait[8]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; uController:uController_inst|MBED_CLK[2]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[2]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; uController:uController_inst|MBED_CLK[4]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[4]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.802  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; uController:uController_inst|counter_wait[9]                                                                                                                                              ; uController:uController_inst|counter_wait[9]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.808  ; uController:uController_inst|counter_wait[1]                                                                                                                                              ; uController:uController_inst|counter_wait[1]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.810  ; uController:uController_inst|counter_wait[12]                                                                                                                                             ; uController:uController_inst|counter_wait[12]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; uController:uController_inst|counter_wait[15]                                                                                                                                             ; uController:uController_inst|counter_wait[15]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.814  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.818  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_FULL_PREV                                                                                                                                       ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.831  ; uController:uController_inst|MBED_CLK[1]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[1]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; uController:uController_inst|MBED_CLK[3]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[3]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; uController:uController_inst|MBED_CLK[5]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[5]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.837  ; uController:uController_inst|counter_wait[2]                                                                                                                                              ; uController:uController_inst|counter_wait[2]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; uController:uController_inst|counter_wait[11]                                                                                                                                             ; uController:uController_inst|counter_wait[11]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; uController:uController_inst|counter_wait[14]                                                                                                                                             ; uController:uController_inst|counter_wait[14]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.850  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.116      ;
; 0.850  ; uController:uController_inst|counter_report[0]                                                                                                                                            ; uController:uController_inst|counter_report[1]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.116      ;
; 0.927  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[0]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[0]                                                                                                                  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.936  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.242      ;
; 0.965  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.271      ;
; 0.979  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 0.980  ; uController:uController_inst|counter_report[1]                                                                                                                                            ; uController:uController_inst|MBED_ALLOWED                                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.982  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.248      ;
; 0.982  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.258      ;
; 0.983  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.298      ;
; 0.983  ; uController:uController_inst|counter_report[1]                                                                                                                                            ; uController:uController_inst|counter_report[0]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.249      ;
; 0.984  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 0.995  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 0.999  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.314      ;
; 1.004  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.326      ;
; 1.004  ; uController:uController_inst|MBED_CLK_EDGE                                                                                                                                                ; uController:uController_inst|MBED_ON                                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.260      ;
; 1.009  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 1.009  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.338      ;
; 1.009  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.331      ;
; 1.011  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.266      ;
; 1.012  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.013  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.342      ;
; 1.014  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.310      ;
; 1.015  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.281      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+-------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                         ; Launch Clock                                  ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.171 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.113      ; 0.800      ;
; 0.171 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.113      ; 0.800      ;
; 0.421 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.113      ; 1.050      ;
; 0.421 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.113      ; 1.050      ;
; 0.788 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.794 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.828 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 1.177 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.444      ;
; 1.182 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.448      ;
; 1.214 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.480      ;
; 1.217 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.248 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.515      ;
; 1.263 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.529      ;
; 1.285 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.551      ;
; 1.288 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.319 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.586      ;
; 1.334 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.600      ;
; 1.359 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.373 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.639      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.387 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.656      ;
; 1.390 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.656      ;
; 1.405 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.671      ;
; 1.430 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.430 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.444 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.710      ;
; 1.444 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.710      ;
; 1.461 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.476 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.742      ;
; 1.501 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.767      ;
; 1.507 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.776      ;
; 1.515 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.781      ;
; 1.515 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.781      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.529 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.798      ;
; 1.547 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.572 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.838      ;
; 1.586 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.852      ;
; 1.586 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.852      ;
; 1.618 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.884      ;
; 1.657 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.923      ;
; 1.657 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.923      ;
; 1.689 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.694 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.002     ; 1.963      ;
; 1.728 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.994      ;
; 1.728 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.994      ;
; 1.799 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.065      ;
; 1.799 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.065      ;
; 1.870 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.136      ;
; 4.688 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.430     ; 1.524      ;
; 4.827 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.430     ; 1.663      ;
; 4.830 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.430     ; 1.666      ;
; 4.878 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.430     ; 1.714      ;
; 5.191 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.430     ; 2.027      ;
+-------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|CSbar|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|CSbar|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|FIN|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|FIN|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|MOSI|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|MOSI|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[2]|clk                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[8]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[8]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[9]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[9]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[0]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[1]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[2]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[3]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[4]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[5]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[6]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[7]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[8]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[9]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonicpulse     ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[0]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[1]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[2]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[3]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[4]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[5]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[6]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[7]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[8]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[9]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonicpulse     ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[0]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[1]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[2]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[3]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[4]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[5]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[6]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[7]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[8]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[9]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonicpulse|clk                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[0]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[1]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[2]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[3]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[4]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[5]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[6]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[7]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[8]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[9]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonicpulse|clk                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                     ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; iKEY[*]    ; iCLK_50                                                                   ; 8.344 ; 8.344 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iKEY[0]   ; iCLK_50                                                                   ; 8.344 ; 8.344 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; iSW[*]     ; iCLK_50                                                                   ; 7.774 ; 7.774 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[0]    ; iCLK_50                                                                   ; 7.584 ; 7.584 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[1]    ; iCLK_50                                                                   ; 7.687 ; 7.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[9]    ; iCLK_50                                                                   ; 7.774 ; 7.774 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_0[*]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.828 ; 4.828 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.828 ; 4.828 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                        ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; iKEY[*]    ; iCLK_50                                                                   ; -8.114 ; -8.114 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iKEY[0]   ; iCLK_50                                                                   ; -8.114 ; -8.114 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; iSW[*]     ; iCLK_50                                                                   ; -7.354 ; -7.354 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[0]    ; iCLK_50                                                                   ; -7.354 ; -7.354 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[1]    ; iCLK_50                                                                   ; -7.457 ; -7.457 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[9]    ; iCLK_50                                                                   ; -7.544 ; -7.544 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_0[*]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -4.598 ; -4.598 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -4.598 ; -4.598 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                              ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; oHEX0_D[*]  ; iCLK_50                                                                   ; 13.984 ; 13.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[0] ; iCLK_50                                                                   ; 13.984 ; 13.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[1] ; iCLK_50                                                                   ; 13.289 ; 13.289 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[2] ; iCLK_50                                                                   ; 12.598 ; 12.598 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[3] ; iCLK_50                                                                   ; 13.044 ; 13.044 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[4] ; iCLK_50                                                                   ; 12.805 ; 12.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[5] ; iCLK_50                                                                   ; 12.786 ; 12.786 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[6] ; iCLK_50                                                                   ; 12.572 ; 12.572 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX1_D[*]  ; iCLK_50                                                                   ; 14.220 ; 14.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[0] ; iCLK_50                                                                   ; 12.906 ; 12.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[1] ; iCLK_50                                                                   ; 14.018 ; 14.018 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[2] ; iCLK_50                                                                   ; 13.769 ; 13.769 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[3] ; iCLK_50                                                                   ; 14.040 ; 14.040 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[4] ; iCLK_50                                                                   ; 14.000 ; 14.000 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[5] ; iCLK_50                                                                   ; 14.220 ; 14.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[6] ; iCLK_50                                                                   ; 13.959 ; 13.959 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX2_D[*]  ; iCLK_50                                                                   ; 14.233 ; 14.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[0] ; iCLK_50                                                                   ; 13.909 ; 13.909 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[1] ; iCLK_50                                                                   ; 13.074 ; 13.074 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[2] ; iCLK_50                                                                   ; 13.985 ; 13.985 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[3] ; iCLK_50                                                                   ; 13.542 ; 13.542 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[4] ; iCLK_50                                                                   ; 14.233 ; 14.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[5] ; iCLK_50                                                                   ; 13.535 ; 13.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[6] ; iCLK_50                                                                   ; 14.062 ; 14.062 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX3_D[*]  ; iCLK_50                                                                   ; 13.788 ; 13.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[0] ; iCLK_50                                                                   ; 13.748 ; 13.748 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[1] ; iCLK_50                                                                   ; 13.788 ; 13.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[2] ; iCLK_50                                                                   ; 13.161 ; 13.161 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[3] ; iCLK_50                                                                   ; 13.434 ; 13.434 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[4] ; iCLK_50                                                                   ; 13.453 ; 13.453 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[5] ; iCLK_50                                                                   ; 13.132 ; 13.132 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[6] ; iCLK_50                                                                   ; 13.133 ; 13.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_1[*]   ; iCLK_50                                                                   ; 6.373  ; 6.373  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[24] ; iCLK_50                                                                   ; 6.333  ; 6.333  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[25] ; iCLK_50                                                                   ; 6.373  ; 6.373  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.921  ; 7.921  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.921  ; 7.921  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.338  ;        ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.664  ; 7.664  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;        ; 4.338  ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;        ; 4.338  ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 9.010  ; 9.010  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 9.010  ; 9.010  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.744  ;        ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 8.526  ; 8.526  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;        ; 4.744  ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;        ; 4.744  ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; oHEX0_D[*]  ; iCLK_50                                                                   ; 9.174  ; 9.174  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[0] ; iCLK_50                                                                   ; 10.587 ; 10.587 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[1] ; iCLK_50                                                                   ; 9.894  ; 9.894  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[2] ; iCLK_50                                                                   ; 9.199  ; 9.199  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[3] ; iCLK_50                                                                   ; 9.644  ; 9.644  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[4] ; iCLK_50                                                                   ; 9.407  ; 9.407  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[5] ; iCLK_50                                                                   ; 9.388  ; 9.388  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[6] ; iCLK_50                                                                   ; 9.174  ; 9.174  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX1_D[*]  ; iCLK_50                                                                   ; 7.408  ; 7.408  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[0] ; iCLK_50                                                                   ; 7.408  ; 7.408  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[1] ; iCLK_50                                                                   ; 8.519  ; 8.519  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[2] ; iCLK_50                                                                   ; 8.258  ; 8.258  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[3] ; iCLK_50                                                                   ; 8.542  ; 8.542  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[4] ; iCLK_50                                                                   ; 8.489  ; 8.489  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[5] ; iCLK_50                                                                   ; 8.709  ; 8.709  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[6] ; iCLK_50                                                                   ; 8.465  ; 8.465  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX2_D[*]  ; iCLK_50                                                                   ; 10.233 ; 10.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[0] ; iCLK_50                                                                   ; 11.068 ; 11.068 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[1] ; iCLK_50                                                                   ; 10.233 ; 10.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[2] ; iCLK_50                                                                   ; 11.144 ; 11.144 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[3] ; iCLK_50                                                                   ; 10.701 ; 10.701 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[4] ; iCLK_50                                                                   ; 11.392 ; 11.392 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[5] ; iCLK_50                                                                   ; 10.687 ; 10.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[6] ; iCLK_50                                                                   ; 11.221 ; 11.221 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX3_D[*]  ; iCLK_50                                                                   ; 8.405  ; 8.405  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[0] ; iCLK_50                                                                   ; 8.993  ; 8.993  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[1] ; iCLK_50                                                                   ; 9.054  ; 9.054  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[2] ; iCLK_50                                                                   ; 8.427  ; 8.427  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[3] ; iCLK_50                                                                   ; 8.709  ; 8.709  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[4] ; iCLK_50                                                                   ; 8.727  ; 8.727  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[5] ; iCLK_50                                                                   ; 8.412  ; 8.412  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[6] ; iCLK_50                                                                   ; 8.405  ; 8.405  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_1[*]   ; iCLK_50                                                                   ; 6.333  ; 6.333  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[24] ; iCLK_50                                                                   ; 6.333  ; 6.333  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[25] ; iCLK_50                                                                   ; 6.373  ; 6.373  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.338  ; 7.664  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.921  ; 7.921  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.338  ;        ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.664  ; 7.664  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;        ; 4.338  ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;        ; 4.338  ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.744  ; 8.526  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 9.010  ; 9.010  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.744  ;        ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 8.526  ; 8.526  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;        ; 4.744  ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;        ; 4.744  ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.158 ;        ;        ; 12.158 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.126 ; 12.126 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.123 ;        ;        ; 12.123 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.381 ;        ;        ; 11.381 ;
; iSW[0]     ; oHEX4_D[5]  ; 11.817 ;        ;        ; 11.817 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 12.079 ; 12.079 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 12.048 ;        ;        ; 12.048 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 12.044 ; 12.044 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.771 ;        ;        ; 11.771 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.061 ; 11.061 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.938  ; 9.938  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.653  ;        ;        ; 9.653  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.169  ;        ;        ; 9.169  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.915  ; 8.915  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.193  ;        ;        ; 9.193  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.158 ;        ;        ; 12.158 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.126 ; 12.126 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.123 ;        ;        ; 12.123 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.381 ;        ;        ; 11.381 ;
; iSW[0]     ; oHEX4_D[5]  ; 11.817 ;        ;        ; 11.817 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 12.079 ; 12.079 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 12.048 ;        ;        ; 12.048 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 12.044 ; 12.044 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.771 ;        ;        ; 11.771 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.061 ; 11.061 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.938  ; 9.938  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.653  ;        ;        ; 9.653  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.169  ;        ;        ; 9.169  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.915  ; 8.915  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.193  ;        ;        ; 9.193  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; -2.955 ; -3.143        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; -2.358 ; -135.489      ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -1.780 ; -25.074       ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -0.650 ; -10.984       ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -0.154 ; -1.540        ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -1.079 ; -2.929        ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -0.975 ; -9.750        ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -0.869 ; -4.852        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; -0.030 ; -0.060        ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 0.073  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -0.500 ; -56.000       ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -0.500 ; -25.000       ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 5.015  ; 0.000         ;
; iCLK_50                                                                   ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 11.142 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                         ; Launch Clock                                  ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.955 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.038     ; 0.954      ;
; -2.829 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.038     ; 0.828      ;
; -2.794 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.038     ; 0.793      ;
; -2.773 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.038     ; 0.772      ;
; -2.715 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.038     ; 0.714      ;
; -0.313 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.031      ; 0.522      ;
; -0.313 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.031      ; 0.522      ;
; -0.188 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.031      ; 0.397      ;
; -0.188 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.031      ; 0.397      ;
; 0.514  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.945      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.566  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.893      ;
; 0.610  ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.849      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 0.625  ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 1.430        ; -0.003     ; 0.834      ;
; 23.319 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.998      ;
; 23.354 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.963      ;
; 23.354 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.963      ;
; 23.389 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.928      ;
; 23.389 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.928      ;
; 23.408 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.909      ;
; 23.424 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.893      ;
; 23.424 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.893      ;
; 23.443 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.874      ;
; 23.459 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.858      ;
; 23.459 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.858      ;
; 23.478 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.839      ;
; 23.481 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.836      ;
; 23.494 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.823      ;
; 23.494 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.823      ;
; 23.513 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.804      ;
; 23.516 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.801      ;
; 23.529 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.788      ;
; 23.529 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.788      ;
; 23.531 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.786      ;
; 23.548 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.769      ;
; 23.551 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.766      ;
; 23.551 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.766      ;
; 23.564 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.753      ;
; 23.566 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.751      ;
; 23.583 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.734      ;
; 23.586 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.731      ;
; 23.586 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.731      ;
; 23.601 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.716      ;
; 23.601 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.716      ;
; 23.618 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.699      ;
; 23.620 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.697      ;
; 23.621 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.696      ;
; 23.621 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.696      ;
; 23.623 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.694      ;
; 23.636 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.681      ;
; 23.636 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.681      ;
; 23.655 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.662      ;
; 23.656 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.661      ;
; 23.656 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.661      ;
; 23.658 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.659      ;
; 23.658 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.659      ;
; 23.668 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.649      ;
; 23.671 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.646      ;
; 23.671 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.646      ;
; 23.795 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.522      ;
; 23.796 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.521      ;
; 23.796 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.521      ;
; 23.798 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.519      ;
; 23.798 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.519      ;
; 23.806 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.511      ;
; 23.809 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.508      ;
; 23.809 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.508      ;
; 23.811 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.285       ; 0.000      ; 0.506      ;
+--------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.358 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.362     ; 1.000      ;
; -2.289 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.323     ; 0.970      ;
; -2.264 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.338     ; 0.930      ;
; -2.263 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.339     ; 0.928      ;
; -2.190 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.358     ; 0.836      ;
; -2.119 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.322     ; 0.801      ;
; -2.099 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.372     ; 0.731      ;
; -2.087 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.359     ; 0.732      ;
; -2.070 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.361     ; 0.713      ;
; -2.068 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 0.729      ;
; -2.061 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.345     ; 0.720      ;
; -2.059 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.352     ; 0.711      ;
; -2.053 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 0.714      ;
; -2.049 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.326     ; 0.727      ;
; -2.049 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.341     ; 0.712      ;
; -2.043 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.366     ; 0.681      ;
; -2.041 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.341     ; 0.704      ;
; -2.039 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.318     ; 0.725      ;
; -2.035 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.337     ; 0.702      ;
; -2.029 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.303     ; 0.730      ;
; -1.991 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.382     ; 0.613      ;
; -1.969 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.369     ; 0.604      ;
; -1.965 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.367     ; 0.602      ;
; -1.961 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.347     ; 0.618      ;
; -1.954 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.361     ; 0.597      ;
; -1.953 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.362     ; 0.595      ;
; -1.949 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.350     ; 0.603      ;
; -1.948 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.373     ; 0.579      ;
; -1.946 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.329     ; 0.621      ;
; -1.942 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.358     ; 0.588      ;
; -1.941 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.341     ; 0.604      ;
; -1.940 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.356     ; 0.588      ;
; -1.938 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.354     ; 0.588      ;
; -1.936 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.354     ; 0.586      ;
; -1.934 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.348     ; 0.590      ;
; -1.933 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.320     ; 0.617      ;
; -1.932 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.331     ; 0.605      ;
; -1.931 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.356     ; 0.579      ;
; -1.930 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.340     ; 0.594      ;
; -1.927 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.318     ; 0.613      ;
; -1.927 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.326     ; 0.605      ;
; -1.927 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.349     ; 0.582      ;
; -1.927 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.585      ;
; -1.926 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.349     ; 0.581      ;
; -1.925 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.350     ; 0.579      ;
; -1.924 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.336     ; 0.592      ;
; -1.923 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.336     ; 0.591      ;
; -1.923 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.344     ; 0.583      ;
; -1.923 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.581      ;
; -1.923 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.347     ; 0.580      ;
; -1.922 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.342     ; 0.584      ;
; -1.921 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 0.582      ;
; -1.918 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.336     ; 0.586      ;
; -1.917 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.575      ;
; -1.916 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.319     ; 0.601      ;
; -1.915 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.310     ; 0.609      ;
; -1.909 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.292     ; 0.621      ;
; -1.812 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.348     ; 0.468      ;
; -1.804 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.347     ; 0.461      ;
; -1.803 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.346     ; 0.461      ;
; -1.802 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.345     ; 0.461      ;
; -1.801 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.343     ; 0.462      ;
; -1.798 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.345     ; 0.457      ;
; -1.797 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.342     ; 0.459      ;
; -1.773 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN                   ; uController:uController_inst|MBED_ON                                                                                                                                                                                                           ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.403      ;
; -1.772 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN                   ; uController:uController_inst|MBED_FIN_PREV                                                                                                                                                                                                     ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.402      ;
; -1.772 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN                   ; uController:uController_inst|UC_FIN_EDGE                                                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.407     ; 0.402      ;
; -1.768 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|WR_EDGE                                                                                                                                                                                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.406     ; 0.399      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|WR_PREV                                                                                                                                                                                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; -1.406     ; 0.397      ;
; -0.085 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]         ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]         ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; -0.085 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.005        ; 0.104      ; 0.367      ;
; 10.839 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.047      ; 3.492      ;
; 10.975 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.060      ; 3.369      ;
; 10.988 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.050      ; 3.346      ;
; 10.995 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg6   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.065      ; 3.354      ;
; 11.004 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.080      ; 3.360      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.011 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.102      ; 3.375      ;
; 11.015 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.063      ; 3.332      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
; 11.095 ; RST                                                                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 14.285       ; 0.095      ; 3.284      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                      ; To Node                                                                  ; Launch Clock                            ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.780 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 3.158      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.766 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.354      ; 3.157      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.696 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.337      ; 3.070      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.671 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.297      ; 3.005      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.669 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.346      ; 3.052      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.610 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.341      ; 2.988      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.596 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.347      ; 2.980      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.583 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.328      ; 2.948      ;
; -1.582 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.359      ; 2.978      ;
; -1.582 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.359      ; 2.978      ;
; -1.582 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.359      ; 2.978      ;
; -1.582 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.005        ; 1.359      ; 2.978      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -0.650 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.676      ;
; -0.646 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.003     ; 1.675      ;
; -0.642 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.684      ;
; -0.584 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.610      ;
; -0.580 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.003     ; 1.609      ;
; -0.576 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.618      ;
; -0.566 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.602      ;
; -0.545 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.571      ;
; -0.541 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.026     ; 1.547      ;
; -0.541 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.003     ; 1.570      ;
; -0.537 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.579      ;
; -0.500 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.536      ;
; -0.481 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.022      ; 1.535      ;
; -0.477 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.044      ; 1.553      ;
; -0.475 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.026     ; 1.481      ;
; -0.471 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.524      ;
; -0.462 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.030      ; 1.524      ;
; -0.461 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.043      ; 1.536      ;
; -0.461 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.004      ; 1.497      ;
; -0.447 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.015      ; 1.494      ;
; -0.436 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.026     ; 1.442      ;
; -0.415 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.022      ; 1.469      ;
; -0.411 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.044      ; 1.487      ;
; -0.407 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.012     ; 1.427      ;
; -0.405 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.458      ;
; -0.396 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.030      ; 1.458      ;
; -0.395 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.043      ; 1.470      ;
; -0.381 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.015      ; 1.428      ;
; -0.376 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.022      ; 1.430      ;
; -0.372 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.044      ; 1.448      ;
; -0.366 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.419      ;
; -0.357 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.030      ; 1.419      ;
; -0.356 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.043      ; 1.431      ;
; -0.346 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.399      ;
; -0.346 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.399      ;
; -0.346 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.399      ;
; -0.346 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.399      ;
; -0.346 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.399      ;
; -0.346 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.399      ;
; -0.342 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.015      ; 1.389      ;
; -0.341 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.012     ; 1.361      ;
; -0.313 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.031      ; 1.376      ;
; -0.302 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.012     ; 1.322      ;
; -0.296 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.331      ;
; -0.280 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.333      ;
; -0.247 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.031      ; 1.310      ;
; -0.241 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.294      ;
; -0.241 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.294      ;
; -0.241 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.294      ;
; -0.241 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.294      ;
; -0.241 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.294      ;
; -0.241 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.021      ; 1.294      ;
; -0.230 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.265      ;
; -0.208 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.031      ; 1.271      ;
; -0.191 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.003      ; 1.226      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.163 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.205      ;
; -0.159 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.016      ; 1.207      ;
; -0.151 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.006     ; 1.177      ;
; -0.135 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.167      ;
; -0.130 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; -0.036     ; 1.126      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.097 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.139      ;
; -0.093 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.016      ; 1.141      ;
; -0.075 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.107      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.058 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.010      ; 1.100      ;
; -0.054 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 1.000        ; 0.016      ; 1.102      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'                                                                                                                                                                                             ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.154 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.186      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.103      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.086      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.012 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.044      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.036      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 1.019      ;
; 0.040  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.992      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.067  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.965      ;
; 0.075  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.957      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.934      ;
; 0.110  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.922      ;
; 0.145  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.887      ;
; 0.239  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.274  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.309  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.344  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.688      ;
; 0.379  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.653      ;
; 0.517  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 1.000        ; 0.000      ; 0.515      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -1.079 ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_CMD[8]                              ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 1.406      ; 0.479      ;
; -1.078 ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_CMD[7]                              ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 1.406      ; 0.480      ;
; -0.772 ; ON                                                                           ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 1.414      ; 0.794      ;
; -0.750 ; uController:uController_inst|MBED_CLK[7]                                     ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 1.417      ; 0.819      ;
; -0.717 ; RST                                                                          ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 1.414      ; 0.849      ;
; -0.714 ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 1.414      ; 0.852      ;
; 0.215  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.291  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.318  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.470      ;
; 0.318  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.470      ;
; 0.322  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.474      ;
; 0.327  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.357  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.518      ;
; 0.365  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.521      ;
; 0.367  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.375  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.399  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.551      ;
; 0.399  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.551      ;
; 0.401  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.401  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.408  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.562      ;
; 0.408  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.562      ;
; 0.409  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.563      ;
; 0.410  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.564      ;
; 0.410  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.564      ;
; 0.410  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.564      ;
; 0.410  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.564      ;
; 0.412  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.566      ;
; 0.412  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.566      ;
; 0.414  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.575      ;
; 0.414  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.568      ;
; 0.414  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.568      ;
; 0.415  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.569      ;
; 0.421  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.573      ;
; 0.428  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.580      ;
; 0.438  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.596      ;
; 0.449  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.453  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; -0.006     ; 0.599      ;
; 0.457  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.611      ;
; 0.460  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; -0.008     ; 0.604      ;
; 0.463  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.615      ;
; 0.467  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.619      ;
; 0.476  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.628      ;
; 0.490  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.642      ;
; 0.498  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.010      ; 0.660      ;
; 0.499  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.653      ;
; 0.501  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.010      ; 0.663      ;
; 0.501  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.010      ; 0.663      ;
; 0.505  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.659      ;
; 0.508  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.662      ;
; 0.509  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.663      ;
; 0.510  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.664      ;
; 0.511  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.665      ;
; 0.511  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; -0.008     ; 0.655      ;
; 0.512  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.666      ;
; 0.533  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.687      ;
; 0.533  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.685      ;
; 0.537  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.691      ;
; 0.537  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.689      ;
; 0.541  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.695      ;
; 0.541  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.695      ;
; 0.543  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.695      ;
; 0.543  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.695      ;
; 0.543  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.697      ;
; 0.545  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.699      ;
; 0.547  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.701      ;
; 0.548  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.702      ;
; 0.548  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.702      ;
; 0.550  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.704      ;
; 0.551  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar        ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.705      ;
; 0.585  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.739      ;
; 0.587  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.741      ;
; 0.587  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.741      ;
; 0.588  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.742      ;
; 0.590  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.744      ;
; 0.590  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.744      ;
; 0.591  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|icounter[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.745      ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.975 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.212      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; -0.945 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0]       ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 2.035      ; 1.242      ;
; 0.245  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.397      ;
; 0.363  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.519      ;
; 0.376  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.531      ;
; 0.501  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.504  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.656      ;
; 0.516  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.669      ;
; 0.519  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.671      ;
; 0.536  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.539  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.691      ;
; 0.551  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.704      ;
; 0.560  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.712      ;
; 0.571  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.726      ;
; 0.586  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.739      ;
; 0.595  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.606  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.758      ;
; 0.610  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.762      ;
; 0.621  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.773      ;
; 0.630  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.782      ;
; 0.641  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.793      ;
; 0.645  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.797      ;
; 0.665  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.817      ;
; 0.668  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.820      ;
; 0.680  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.832      ;
; 0.703  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.855      ;
; 0.715  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.867      ;
; 0.735  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.887      ;
; 0.738  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.890      ;
; 0.750  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.902      ;
; 0.750  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.902      ;
; 0.770  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.922      ;
; 0.773  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.925      ;
; 0.782  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.934      ;
; 0.782  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.934      ;
; 0.782  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.934      ;
; 0.782  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.934      ;
; 0.784  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.936      ;
; 0.784  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.936      ;
; 0.784  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.936      ;
; 0.785  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.937      ;
; 0.805  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.957      ;
; 0.813  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.965      ;
; 0.813  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.965      ;
; 0.820  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.972      ;
; 0.840  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 0.992      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.867  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.019      ;
; 0.884  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.036      ;
; 0.884  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.036      ;
; 0.884  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.036      ;
; 0.884  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.036      ;
; 0.884  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.036      ;
; 0.892  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.044      ;
; 0.934  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.086      ;
; 0.934  ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; 0.000        ; 0.000      ; 1.086      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.869 ; uController:uController_inst|MBED_ON                                                                                                                                                                                          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.430      ; 0.713      ;
; -0.617 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.423      ; 0.958      ;
; -0.547 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.442      ; 1.047      ;
; -0.521 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.448      ; 1.079      ;
; -0.440 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.457      ; 1.169      ;
; -0.431 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.404      ; 1.125      ;
; -0.381 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.468      ; 1.239      ;
; -0.380 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.460      ; 1.232      ;
; -0.373 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.445      ; 1.224      ;
; -0.361 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.448      ; 1.239      ;
; -0.290 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.456      ; 1.318      ;
; -0.281 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.454      ; 1.325      ;
; -0.254 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.419      ; 1.317      ;
; -0.249 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.456      ; 1.359      ;
; -0.214 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.435      ; 1.373      ;
; -0.175 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.416      ; 1.393      ;
; -0.170 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.460      ; 1.442      ;
; -0.114 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.444      ; 1.482      ;
; -0.114 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.444      ; 1.482      ;
; -0.078 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.456      ; 1.530      ;
; -0.008 ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.442      ; 1.586      ;
; 0.013  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.419      ; 1.584      ;
; 0.022  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.469      ; 1.643      ;
; 0.052  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.455      ; 1.659      ;
; 0.071  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.419      ; 1.642      ;
; 0.136  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.430      ; 1.718      ;
; 0.189  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 1.748      ;
; 0.189  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.457      ; 1.798      ;
; 0.194  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 1.753      ;
; 0.215  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.284  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.454      ; 1.890      ;
; 0.341  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.418      ; 1.911      ;
; 0.354  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12]                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 1.919      ;
; 0.361  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10]                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.454  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.606      ;
; 0.460  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.612      ;
; 0.511  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.663      ;
; 0.515  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.667      ;
; 0.520  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.672      ;
; 0.558  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.022      ; 0.732      ;
; 0.562  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 1.443      ; 2.157      ;
; 0.563  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.015      ; 0.730      ;
; 0.567  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13]                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.008      ; 0.727      ;
; 0.580  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.732      ;
; 0.580  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15]                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.021     ; 0.711      ;
; 0.581  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.586  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.023     ; 0.715      ;
; 0.597  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14]                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.014     ; 0.735      ;
; 0.599  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.615  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.767      ;
; 0.632  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.040     ; 0.744      ;
; 0.632  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.767      ;
; 0.633  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.021      ; 0.806      ;
; 0.640  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.027      ; 0.819      ;
; 0.641  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.027      ; 0.820      ;
; 0.645  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.797      ;
; 0.657  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.809      ;
; 0.658  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.023     ; 0.787      ;
; 0.683  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.704  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 0.879      ;
; 0.715  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.869      ;
; 0.725  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 0.900      ;
; 0.731  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.731  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.731  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.731  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.739  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.891      ;
; 0.749  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.760  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.024      ; 0.936      ;
; 0.763  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar                                                                                                                                                             ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.035      ; 0.950      ;
; 0.768  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.773  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.774  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.781  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; -0.050     ; 0.883      ;
; 0.789  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.941      ;
; 0.791  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.943      ;
; 0.802  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.810  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.831  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.983      ;
; 0.839  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.991      ;
; 0.844  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.996      ;
; 0.848  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.039      ; 1.039      ;
; 0.858  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.010      ;
; 0.860  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.013      ;
; 0.892  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.044      ;
; 0.937  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11]                                                                                                                                                      ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.041      ; 1.130      ;
; 0.962  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 1.137      ;
; 1.010  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 1.185      ;
; 1.016  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.027      ; 1.195      ;
; 1.016  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.027      ; 1.195      ;
; 1.018  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; 0.000        ; 0.021      ; 1.191      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                              ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                 ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]                                                                                                                                                                      ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]                                                                                                                                                                       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.215  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|counter_wait[16]                                                                                                                                             ; uController:uController_inst|counter_wait[16]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|counter_report[0]                                                                                                                                            ; uController:uController_inst|counter_report[0]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|counter_report[1]                                                                                                                                            ; uController:uController_inst|counter_report[1]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|MBED_ON                                                                                                                                                      ; uController:uController_inst|MBED_ON                                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[0]                                                                                                                  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[0]                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                              ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; uController:uController_inst|MBED_CLK_PREV                                                                                                                                                ; uController:uController_inst|MBED_CLK_EDGE                                                                                                                                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.248  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.286  ; uController:uController_inst|MBED_FIN_PREV                                                                                                                                                ; uController:uController_inst|UC_FIN_EDGE                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.438      ;
; 0.293  ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                              ; ultrasonicReceiver:usonicRX_ch0_inst|WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.300  ; uController:uController_inst|counter_report[0]                                                                                                                                            ; uController:uController_inst|MBED_ALLOWED                                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.309  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.496      ;
; 0.316  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.503      ;
; 0.319  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.506      ;
; 0.325  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.512      ;
; 0.334  ; uController:uController_inst|MBED_CLK[7]                                                                                                                                                  ; uController:uController_inst|MBED_CLK_PREV                                                                                                                                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.483      ;
; 0.354  ; uController:uController_inst|MBED_CLK[0]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[0]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; uController:uController_inst|MBED_CLK[6]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[6]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; ultrasonicReceiver:usonicRX_ch0_inst|WR_PREV                                                                                                                                              ; ultrasonicReceiver:usonicRX_ch0_inst|WR_EDGE                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; uController:uController_inst|counter_wait[8]                                                                                                                                              ; uController:uController_inst|counter_wait[8]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; uController:uController_inst|MBED_CLK[2]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[2]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; uController:uController_inst|MBED_CLK[4]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[4]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; uController:uController_inst|counter_wait[9]                                                                                                                                              ; uController:uController_inst|counter_wait[9]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; uController:uController_inst|counter_wait[1]                                                                                                                                              ; uController:uController_inst|counter_wait[1]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; uController:uController_inst|counter_wait[15]                                                                                                                                             ; uController:uController_inst|counter_wait[15]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; uController:uController_inst|counter_wait[12]                                                                                                                                             ; uController:uController_inst|counter_wait[12]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; uController:uController_inst|MBED_CLK[1]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[1]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; uController:uController_inst|MBED_CLK[3]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[3]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; uController:uController_inst|MBED_CLK[5]                                                                                                                                                  ; uController:uController_inst|MBED_CLK[5]                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; uController:uController_inst|counter_wait[16]                                                                                                                                             ; uController:uController_inst|counter_wait[10]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; uController:uController_inst|counter_wait[16]                                                                                                                                             ; uController:uController_inst|counter_wait[13]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; uController:uController_inst|counter_wait[2]                                                                                                                                              ; uController:uController_inst|counter_wait[2]                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_FULL_PREV                                                                                                                                       ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; uController:uController_inst|counter_wait[11]                                                                                                                                             ; uController:uController_inst|counter_wait[11]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; uController:uController_inst|counter_wait[14]                                                                                                                                             ; uController:uController_inst|counter_wait[14]                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; uController:uController_inst|counter_report[0]                                                                                                                                            ; uController:uController_inst|counter_report[1]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.428  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.615      ;
; 0.437  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.633      ;
; 0.437  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ultrasonicReceiver:usonicRX_ch0_inst|ADC_OFF                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.598      ;
; 0.440  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.442  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.443  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.595      ;
; 0.443  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.630      ;
; 0.443  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.639      ;
; 0.446  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.642      ;
; 0.449  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.603      ;
; 0.451  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.654      ;
; 0.451  ; uController:uController_inst|counter_report[1]                                                                                                                                            ; uController:uController_inst|counter_report[0]                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.656      ;
; 0.453  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.649      ;
; 0.456  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.457  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.459  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.674      ;
; 0.460  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.460  ; uController:uController_inst|MBED_CLK_EDGE                                                                                                                                                ; uController:uController_inst|MBED_ON                                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.603      ;
; 0.461  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.462  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.677      ;
; 0.467  ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.677      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+-------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                         ; Launch Clock                                  ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.073 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 0.397      ;
; 0.073 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 0.397      ;
; 0.198 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 0.522      ;
; 0.198 ; ultrasonicTransmitter:usonicTX_inst|usonic[9]        ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 0.522      ;
; 0.354 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.367 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.494 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.497 ; ultrasonicTransmitter:usonicTX_inst|usonic[8]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.529 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.542 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; ultrasonicTransmitter:usonicTX_inst|usonic[7]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.699      ;
; 0.564 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; ultrasonicTransmitter:usonicTX_inst|usonic[6]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.599 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.601 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.614 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; ultrasonicTransmitter:usonicTX_inst|usonic[5]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.769      ;
; 0.634 ; ultrasonicTransmitter:usonicTX_inst|usonic[4]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.636 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.649 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.801      ;
; 0.652 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.804      ;
; 0.671 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.823      ;
; 0.671 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.823      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.680 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.834      ;
; 0.684 ; ultrasonicTransmitter:usonicTX_inst|usonic[3]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.836      ;
; 0.687 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.839      ;
; 0.695 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.849      ;
; 0.706 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.858      ;
; 0.706 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.858      ;
; 0.722 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.874      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.739 ; ON                                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.893      ;
; 0.741 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.893      ;
; 0.757 ; ultrasonicTransmitter:usonicTX_inst|usonic[2]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.776 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.776 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.928      ;
; 0.791 ; RST                                                  ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; CLKPLL_inst|altpll_component|pll|clk[0]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -0.003     ; 0.945      ;
; 0.811 ; ultrasonicTransmitter:usonicTX_inst|usonic[1]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.963      ;
; 0.846 ; ultrasonicTransmitter:usonicTX_inst|usonic[0]        ; ultrasonicTransmitter:usonicTX_inst|usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1]       ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.998      ;
; 2.600 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.038     ; 0.714      ;
; 2.658 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.038     ; 0.772      ;
; 2.679 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.038     ; 0.793      ;
; 2.714 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.038     ; 0.828      ;
; 2.840 ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ; ultrasonicTransmitter:usonicTX_inst|usonicpulse ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.038     ; 0.954      ;
+-------+------------------------------------------------------+-------------------------------------------------+-----------------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]'                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|data_out[9]       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                    ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|MOSI         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|CSbar|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|CSbar|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|FIN|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|FIN|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|MOSI|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|MOSI|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|SPI_CLK_8[1]~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|data_out[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] ; Rise       ; uController_inst|mbed_SPI_instant|icounter[2]|clk                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ultrasonicTransmitter:usonicTX_inst|usonic[9]'                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|counter_burst[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[8]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[8]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[9]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|counter_burst[9]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ultrasonicTransmitter:usonicTX_inst|usonic[9] ; Rise       ; usonicTX_inst|usonic[9]~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_memory_reg0   ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_we_reg        ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg4  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg5  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg7  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg8  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg9  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg0  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg1  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg10 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg11 ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg2  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg3  ;
; 5.015 ; 7.142        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[0]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[1]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[2]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[3]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[4]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[5]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[6]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[7]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[8]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[9]       ;
; 11.142 ; 12.142       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonicpulse     ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[0]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[1]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[2]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[3]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[4]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[5]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[6]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[7]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[8]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonic[9]       ;
; 11.143 ; 12.143       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; ultrasonicTransmitter:usonicTX_inst|usonicpulse     ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[0]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[1]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[2]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[3]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[4]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[5]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[6]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[7]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[8]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[9]|clk                         ;
; 12.142 ; 12.142       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonicpulse|clk                       ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[0]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[1]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[2]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[3]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[4]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[5]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[6]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[7]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[8]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonic[9]|clk                         ;
; 12.143 ; 12.143       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicTX_inst|usonicpulse|clk                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                     ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; iKEY[*]    ; iCLK_50                                                                   ; 4.599 ; 4.599 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iKEY[0]   ; iCLK_50                                                                   ; 4.599 ; 4.599 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; iSW[*]     ; iCLK_50                                                                   ; 4.512 ; 4.512 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[0]    ; iCLK_50                                                                   ; 4.387 ; 4.387 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[1]    ; iCLK_50                                                                   ; 4.454 ; 4.454 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[9]    ; iCLK_50                                                                   ; 4.512 ; 4.512 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_0[*]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.668 ; 2.668 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.668 ; 2.668 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                        ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; iKEY[*]    ; iCLK_50                                                                   ; -4.479 ; -4.479 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iKEY[0]   ; iCLK_50                                                                   ; -4.479 ; -4.479 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; iSW[*]     ; iCLK_50                                                                   ; -4.267 ; -4.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[0]    ; iCLK_50                                                                   ; -4.267 ; -4.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[1]    ; iCLK_50                                                                   ; -4.334 ; -4.334 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[9]    ; iCLK_50                                                                   ; -4.392 ; -4.392 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_0[*]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -2.548 ; -2.548 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -2.548 ; -2.548 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; oHEX0_D[*]  ; iCLK_50                                                                   ; 7.424 ; 7.424 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[0] ; iCLK_50                                                                   ; 7.424 ; 7.424 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[1] ; iCLK_50                                                                   ; 7.115 ; 7.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[2] ; iCLK_50                                                                   ; 6.805 ; 6.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[3] ; iCLK_50                                                                   ; 7.000 ; 7.000 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[4] ; iCLK_50                                                                   ; 6.891 ; 6.891 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[5] ; iCLK_50                                                                   ; 6.872 ; 6.872 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[6] ; iCLK_50                                                                   ; 6.784 ; 6.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX1_D[*]  ; iCLK_50                                                                   ; 7.473 ; 7.473 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[0] ; iCLK_50                                                                   ; 6.946 ; 6.946 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[1] ; iCLK_50                                                                   ; 7.360 ; 7.360 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[2] ; iCLK_50                                                                   ; 7.250 ; 7.250 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[3] ; iCLK_50                                                                   ; 7.377 ; 7.377 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[4] ; iCLK_50                                                                   ; 7.353 ; 7.353 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[5] ; iCLK_50                                                                   ; 7.473 ; 7.473 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[6] ; iCLK_50                                                                   ; 7.329 ; 7.329 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX2_D[*]  ; iCLK_50                                                                   ; 7.436 ; 7.436 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[0] ; iCLK_50                                                                   ; 7.307 ; 7.307 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[1] ; iCLK_50                                                                   ; 6.958 ; 6.958 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[2] ; iCLK_50                                                                   ; 7.327 ; 7.327 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[3] ; iCLK_50                                                                   ; 7.172 ; 7.172 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[4] ; iCLK_50                                                                   ; 7.436 ; 7.436 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[5] ; iCLK_50                                                                   ; 7.178 ; 7.178 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[6] ; iCLK_50                                                                   ; 7.406 ; 7.406 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX3_D[*]  ; iCLK_50                                                                   ; 7.325 ; 7.325 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[0] ; iCLK_50                                                                   ; 7.291 ; 7.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[1] ; iCLK_50                                                                   ; 7.325 ; 7.325 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[2] ; iCLK_50                                                                   ; 7.024 ; 7.024 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[3] ; iCLK_50                                                                   ; 7.136 ; 7.136 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[4] ; iCLK_50                                                                   ; 7.156 ; 7.156 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[5] ; iCLK_50                                                                   ; 6.999 ; 6.999 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[6] ; iCLK_50                                                                   ; 6.999 ; 6.999 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_1[*]   ; iCLK_50                                                                   ; 3.157 ; 3.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[24] ; iCLK_50                                                                   ; 3.117 ; 3.117 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[25] ; iCLK_50                                                                   ; 3.157 ; 3.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.307 ; 4.307 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.307 ; 4.307 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 2.223 ;       ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.205 ; 4.205 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;       ; 2.223 ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;       ; 2.223 ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.836 ; 4.836 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.836 ; 4.836 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.444 ;       ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.639 ; 4.639 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;       ; 2.444 ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;       ; 2.444 ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; oHEX0_D[*]  ; iCLK_50                                                                   ; 4.613 ; 4.613 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[0] ; iCLK_50                                                                   ; 5.255 ; 5.255 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[1] ; iCLK_50                                                                   ; 4.947 ; 4.947 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[2] ; iCLK_50                                                                   ; 4.637 ; 4.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[3] ; iCLK_50                                                                   ; 4.831 ; 4.831 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[4] ; iCLK_50                                                                   ; 4.721 ; 4.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[5] ; iCLK_50                                                                   ; 4.705 ; 4.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[6] ; iCLK_50                                                                   ; 4.613 ; 4.613 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX1_D[*]  ; iCLK_50                                                                   ; 3.792 ; 3.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[0] ; iCLK_50                                                                   ; 3.792 ; 3.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[1] ; iCLK_50                                                                   ; 4.205 ; 4.205 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[2] ; iCLK_50                                                                   ; 4.086 ; 4.086 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[3] ; iCLK_50                                                                   ; 4.225 ; 4.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[4] ; iCLK_50                                                                   ; 4.191 ; 4.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[5] ; iCLK_50                                                                   ; 4.311 ; 4.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[6] ; iCLK_50                                                                   ; 4.176 ; 4.176 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX2_D[*]  ; iCLK_50                                                                   ; 5.027 ; 5.027 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[0] ; iCLK_50                                                                   ; 5.371 ; 5.371 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[1] ; iCLK_50                                                                   ; 5.027 ; 5.027 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[2] ; iCLK_50                                                                   ; 5.397 ; 5.397 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[3] ; iCLK_50                                                                   ; 5.244 ; 5.244 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[4] ; iCLK_50                                                                   ; 5.501 ; 5.501 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[5] ; iCLK_50                                                                   ; 5.242 ; 5.242 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[6] ; iCLK_50                                                                   ; 5.480 ; 5.480 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX3_D[*]  ; iCLK_50                                                                   ; 4.107 ; 4.107 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[0] ; iCLK_50                                                                   ; 4.407 ; 4.407 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[1] ; iCLK_50                                                                   ; 4.429 ; 4.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[2] ; iCLK_50                                                                   ; 4.127 ; 4.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[3] ; iCLK_50                                                                   ; 4.253 ; 4.253 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[4] ; iCLK_50                                                                   ; 4.270 ; 4.270 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[5] ; iCLK_50                                                                   ; 4.113 ; 4.113 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[6] ; iCLK_50                                                                   ; 4.107 ; 4.107 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_1[*]   ; iCLK_50                                                                   ; 3.117 ; 3.117 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[24] ; iCLK_50                                                                   ; 3.117 ; 3.117 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[25] ; iCLK_50                                                                   ; 3.157 ; 3.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 2.223 ; 4.205 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.307 ; 4.307 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 2.223 ;       ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.205 ; 4.205 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;       ; 2.223 ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;       ; 2.223 ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.444 ; 4.639 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.836 ; 4.836 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.444 ;       ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.639 ; 4.639 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;       ; 2.444 ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;       ; 2.444 ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.793 ;       ;       ; 6.793 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.741 ; 6.741 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.762 ;       ;       ; 6.762 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.424 ;       ;       ; 6.424 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.625 ;       ;       ; 6.625 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.732 ; 6.732 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.708 ;       ;       ; 6.708 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.701 ; 6.701 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.591 ;       ;       ; 6.591 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.279 ; 6.279 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.413 ;       ;       ; 5.413 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.127 ;       ;       ; 5.127 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.032 ; 5.032 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.245 ; 5.245 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.793 ;       ;       ; 6.793 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.741 ; 6.741 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.762 ;       ;       ; 6.762 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.424 ;       ;       ; 6.424 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.625 ;       ;       ; 6.625 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.732 ; 6.732 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.708 ;       ;       ; 6.708 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.701 ; 6.701 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.591 ;       ;       ; 6.591 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.279 ; 6.279 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.413 ;       ;       ; 5.413 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.127 ;       ;       ; 5.127 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.032 ; 5.032 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.245 ; 5.245 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+----------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                      ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                           ; -5.416   ; -1.536  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0]                                   ; -4.181   ; -0.049  ; N/A      ; N/A     ; 5.015               ;
;  CLKPLL_inst|altpll_component|pll|clk[1]                                   ; -5.416   ; 0.073   ; N/A      ; N/A     ; 11.142              ;
;  iCLK_50                                                                   ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -3.454   ; -1.039  ; N/A      ; N/A     ; -0.500              ;
;  ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -2.417   ; -1.536  ; N/A      ; N/A     ; -0.500              ;
;  ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -1.408   ; -1.140  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                            ; -387.421 ; -17.591 ; 0.0      ; 0.0     ; -91.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0]                                   ; -237.352 ; -0.098  ; N/A      ; N/A     ; 0.000               ;
;  CLKPLL_inst|altpll_component|pll|clk[1]                                   ; -8.818   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50                                                                   ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; -56.522  ; -4.852  ; N/A      ; N/A     ; -25.000             ;
;  ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -70.649  ; -3.894  ; N/A      ; N/A     ; -56.000             ;
;  ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; -14.080  ; -11.400 ; N/A      ; N/A     ; -10.000             ;
+----------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                     ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; iKEY[*]    ; iCLK_50                                                                   ; 8.344 ; 8.344 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iKEY[0]   ; iCLK_50                                                                   ; 8.344 ; 8.344 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; iSW[*]     ; iCLK_50                                                                   ; 7.774 ; 7.774 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[0]    ; iCLK_50                                                                   ; 7.584 ; 7.584 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[1]    ; iCLK_50                                                                   ; 7.687 ; 7.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[9]    ; iCLK_50                                                                   ; 7.774 ; 7.774 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_0[*]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.828 ; 4.828 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.828 ; 4.828 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                        ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; iKEY[*]    ; iCLK_50                                                                   ; -4.479 ; -4.479 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iKEY[0]   ; iCLK_50                                                                   ; -4.479 ; -4.479 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; iSW[*]     ; iCLK_50                                                                   ; -4.267 ; -4.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[0]    ; iCLK_50                                                                   ; -4.267 ; -4.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[1]    ; iCLK_50                                                                   ; -4.334 ; -4.334 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  iSW[9]    ; iCLK_50                                                                   ; -4.392 ; -4.392 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_0[*]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -2.548 ; -2.548 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[0] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; -2.548 ; -2.548 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                              ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+
; oHEX0_D[*]  ; iCLK_50                                                                   ; 13.984 ; 13.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[0] ; iCLK_50                                                                   ; 13.984 ; 13.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[1] ; iCLK_50                                                                   ; 13.289 ; 13.289 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[2] ; iCLK_50                                                                   ; 12.598 ; 12.598 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[3] ; iCLK_50                                                                   ; 13.044 ; 13.044 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[4] ; iCLK_50                                                                   ; 12.805 ; 12.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[5] ; iCLK_50                                                                   ; 12.786 ; 12.786 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[6] ; iCLK_50                                                                   ; 12.572 ; 12.572 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX1_D[*]  ; iCLK_50                                                                   ; 14.220 ; 14.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[0] ; iCLK_50                                                                   ; 12.906 ; 12.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[1] ; iCLK_50                                                                   ; 14.018 ; 14.018 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[2] ; iCLK_50                                                                   ; 13.769 ; 13.769 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[3] ; iCLK_50                                                                   ; 14.040 ; 14.040 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[4] ; iCLK_50                                                                   ; 14.000 ; 14.000 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[5] ; iCLK_50                                                                   ; 14.220 ; 14.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[6] ; iCLK_50                                                                   ; 13.959 ; 13.959 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX2_D[*]  ; iCLK_50                                                                   ; 14.233 ; 14.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[0] ; iCLK_50                                                                   ; 13.909 ; 13.909 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[1] ; iCLK_50                                                                   ; 13.074 ; 13.074 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[2] ; iCLK_50                                                                   ; 13.985 ; 13.985 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[3] ; iCLK_50                                                                   ; 13.542 ; 13.542 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[4] ; iCLK_50                                                                   ; 14.233 ; 14.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[5] ; iCLK_50                                                                   ; 13.535 ; 13.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[6] ; iCLK_50                                                                   ; 14.062 ; 14.062 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX3_D[*]  ; iCLK_50                                                                   ; 13.788 ; 13.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[0] ; iCLK_50                                                                   ; 13.748 ; 13.748 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[1] ; iCLK_50                                                                   ; 13.788 ; 13.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[2] ; iCLK_50                                                                   ; 13.161 ; 13.161 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[3] ; iCLK_50                                                                   ; 13.434 ; 13.434 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[4] ; iCLK_50                                                                   ; 13.453 ; 13.453 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[5] ; iCLK_50                                                                   ; 13.132 ; 13.132 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[6] ; iCLK_50                                                                   ; 13.133 ; 13.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_1[*]   ; iCLK_50                                                                   ; 6.373  ; 6.373  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[24] ; iCLK_50                                                                   ; 6.333  ; 6.333  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[25] ; iCLK_50                                                                   ; 6.373  ; 6.373  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.921  ; 7.921  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.921  ; 7.921  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.338  ;        ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 7.664  ; 7.664  ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;        ; 4.338  ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;        ; 4.338  ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 9.010  ; 9.010  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 9.010  ; 9.010  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.744  ;        ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 8.526  ; 8.526  ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;        ; 4.744  ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;        ; 4.744  ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+-------------+---------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+
; oHEX0_D[*]  ; iCLK_50                                                                   ; 4.613 ; 4.613 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[0] ; iCLK_50                                                                   ; 5.255 ; 5.255 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[1] ; iCLK_50                                                                   ; 4.947 ; 4.947 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[2] ; iCLK_50                                                                   ; 4.637 ; 4.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[3] ; iCLK_50                                                                   ; 4.831 ; 4.831 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[4] ; iCLK_50                                                                   ; 4.721 ; 4.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[5] ; iCLK_50                                                                   ; 4.705 ; 4.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX0_D[6] ; iCLK_50                                                                   ; 4.613 ; 4.613 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX1_D[*]  ; iCLK_50                                                                   ; 3.792 ; 3.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[0] ; iCLK_50                                                                   ; 3.792 ; 3.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[1] ; iCLK_50                                                                   ; 4.205 ; 4.205 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[2] ; iCLK_50                                                                   ; 4.086 ; 4.086 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[3] ; iCLK_50                                                                   ; 4.225 ; 4.225 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[4] ; iCLK_50                                                                   ; 4.191 ; 4.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[5] ; iCLK_50                                                                   ; 4.311 ; 4.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX1_D[6] ; iCLK_50                                                                   ; 4.176 ; 4.176 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX2_D[*]  ; iCLK_50                                                                   ; 5.027 ; 5.027 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[0] ; iCLK_50                                                                   ; 5.371 ; 5.371 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[1] ; iCLK_50                                                                   ; 5.027 ; 5.027 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[2] ; iCLK_50                                                                   ; 5.397 ; 5.397 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[3] ; iCLK_50                                                                   ; 5.244 ; 5.244 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[4] ; iCLK_50                                                                   ; 5.501 ; 5.501 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[5] ; iCLK_50                                                                   ; 5.242 ; 5.242 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX2_D[6] ; iCLK_50                                                                   ; 5.480 ; 5.480 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; oHEX3_D[*]  ; iCLK_50                                                                   ; 4.107 ; 4.107 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[0] ; iCLK_50                                                                   ; 4.407 ; 4.407 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[1] ; iCLK_50                                                                   ; 4.429 ; 4.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[2] ; iCLK_50                                                                   ; 4.127 ; 4.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[3] ; iCLK_50                                                                   ; 4.253 ; 4.253 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[4] ; iCLK_50                                                                   ; 4.270 ; 4.270 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[5] ; iCLK_50                                                                   ; 4.113 ; 4.113 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
;  oHEX3_D[6] ; iCLK_50                                                                   ; 4.107 ; 4.107 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ;
; GPIO_1[*]   ; iCLK_50                                                                   ; 3.117 ; 3.117 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[24] ; iCLK_50                                                                   ; 3.117 ; 3.117 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
;  GPIO_1[25] ; iCLK_50                                                                   ; 3.157 ; 3.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 2.223 ; 4.205 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.307 ; 4.307 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 2.223 ;       ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[5]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 4.205 ; 4.205 ; Rise       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_1[*]   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;       ; 2.223 ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
;  GPIO_1[3]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;       ; 2.223 ; Fall       ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.444 ; 4.639 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[1]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.836 ; 4.836 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 2.444 ;       ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[5]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 4.639 ; 4.639 ; Rise       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
; GPIO_0[*]   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;       ; 2.444 ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
;  GPIO_0[3]  ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;       ; 2.444 ; Fall       ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ;
+-------------+---------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.158 ;        ;        ; 12.158 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.126 ; 12.126 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.123 ;        ;        ; 12.123 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.381 ;        ;        ; 11.381 ;
; iSW[0]     ; oHEX4_D[5]  ; 11.817 ;        ;        ; 11.817 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 12.079 ; 12.079 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 12.048 ;        ;        ; 12.048 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 12.044 ; 12.044 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.771 ;        ;        ; 11.771 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.061 ; 11.061 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.938  ; 9.938  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.653  ;        ;        ; 9.653  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.169  ;        ;        ; 9.169  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.915  ; 8.915  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.193  ;        ;        ; 9.193  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.793 ;       ;       ; 6.793 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.741 ; 6.741 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.762 ;       ;       ; 6.762 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.424 ;       ;       ; 6.424 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.625 ;       ;       ; 6.625 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.732 ; 6.732 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.708 ;       ;       ; 6.708 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.701 ; 6.701 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.591 ;       ;       ; 6.591 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.279 ; 6.279 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.413 ;       ;       ; 5.413 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.127 ;       ;       ; 5.127 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.032 ; 5.032 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.245 ; 5.245 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 12059    ; 0        ; 0        ; 0        ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 4        ; 1        ; 0        ; 0        ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 67       ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 22       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 54       ; 0        ; 0        ; 0        ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 817      ; 0        ; 0        ; 0        ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 6        ; 0        ; 0        ; 0        ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 251      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; 40       ; 0        ; 0        ; 0        ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; 145      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 12059    ; 0        ; 0        ; 0        ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 4        ; 1        ; 0        ; 0        ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; 67       ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 22       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 54       ; 0        ; 0        ; 0        ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; CLKPLL_inst|altpll_component|pll|clk[1]                                   ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 817      ; 0        ; 0        ; 0        ;
; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]  ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 6        ; 0        ; 0        ; 0        ;
; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ; 251      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]                                   ; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; 40       ; 0        ; 0        ; 0        ;
; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; ultrasonicTransmitter:usonicTX_inst|usonic[9]                             ; 145      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 5471  ; 5471 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Sep 04 16:21:40 2015
Info: Command: quartus_sta LOGGER -c LOGGER
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LOGGER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 7 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 17 -multiply_by 14 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[1]} {CLKPLL_inst|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1]
    Info (332105): create_clock -period 1.000 -name uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name ultrasonicTransmitter:usonicTX_inst|usonic[9] ultrasonicTransmitter:usonicTX_inst|usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.416
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.416        -8.818 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -4.181      -237.352 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -3.454       -56.522 uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] 
    Info (332119):    -2.417       -70.649 ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] 
    Info (332119):    -1.408       -14.080 ultrasonicTransmitter:usonicTX_inst|usonic[9] 
Info (332146): Worst-case hold slack is -1.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.536        -3.894 ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] 
    Info (332119):    -1.140       -11.400 ultrasonicTransmitter:usonicTX_inst|usonic[9] 
    Info (332119):    -1.039        -1.911 uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] 
    Info (332119):    -0.049        -0.098 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.171         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] 
    Info (332119):    -0.500       -25.000 uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -10.000 ultrasonicTransmitter:usonicTX_inst|usonic[9] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.142         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.955        -3.143 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -2.358      -135.489 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.780       -25.074 uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] 
    Info (332119):    -0.650       -10.984 ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] 
    Info (332119):    -0.154        -1.540 ultrasonicTransmitter:usonicTX_inst|usonic[9] 
Info (332146): Worst-case hold slack is -1.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.079        -2.929 ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] 
    Info (332119):    -0.975        -9.750 ultrasonicTransmitter:usonicTX_inst|usonic[9] 
    Info (332119):    -0.869        -4.852 uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] 
    Info (332119):    -0.030        -0.060 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.073         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 ultrasonicReceiver:usonicRX_ch0_inst|SPI_MASTER_ADC:ADC_instant|CLK_16[1] 
    Info (332119):    -0.500       -25.000 uController:uController_inst|SPI_MASTER_UC:mbed_SPI_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -10.000 ultrasonicTransmitter:usonicTX_inst|usonic[9] 
    Info (332119):     5.015         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.142         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Fri Sep 04 16:21:43 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


