{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652622480676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652622480677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 22:48:00 2022 " "Processing started: Sun May 15 22:48:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652622480677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652622480677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_08_cudp -c lab_08_cudp " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_08_cudp -c lab_08_cudp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652622480677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1652622481069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_cudp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_cudp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_cudp-src " "Found design unit 1: lab_08_cudp-src" {  } { { "lab_08_cudp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622481406 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_cudp " "Found entity 1: lab_08_cudp" {  } { { "lab_08_cudp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622481406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652622481406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_cu-dataflow " "Found design unit 1: lab_08_cu-dataflow" {  } { { "lab_08_cu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622481409 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_cu " "Found entity 1: lab_08_cu" {  } { { "lab_08_cu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622481409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652622481409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_cudp_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_cudp_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_cudp_tb-dataflow " "Found design unit 1: lab_08_cudp_tb-dataflow" {  } { { "lab_08_cudp_tb.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622481411 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_cudp_tb " "Found entity 1: lab_08_cudp_tb" {  } { { "lab_08_cudp_tb.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622481411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652622481411 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "reset lab_08_cudp.vhd(43) " "VHDL Association List error at lab_08_cudp.vhd(43): formal \"reset\" does not exist" {  } { { "lab_08_cudp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 43 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1652622481411 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652622481498 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 15 22:48:01 2022 " "Processing ended: Sun May 15 22:48:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652622481498 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652622481498 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652622481498 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652622481498 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652622482078 ""}
