/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module compare #(
        parameter SIZE = 6'h20
    ) (
        input wire z,
        input wire v,
        input wire n,
        input wire [1:0] alufn,
        output reg out
    );
    logic eq;
    logic lt;
    logic le;
    logic gt;
    logic M_mux_modeSel;
    logic [3:0] M_mux_in;
    logic M_mux_out;
    
    compare_mux_4 mux (
        .modeSel(M_mux_modeSel),
        .in(M_mux_in),
        .out(M_mux_out)
    );
    
    
    always @* begin
        eq = z;
        lt = !(n ^ v);
        le = eq | lt;
        gt = ~(le);
        M_mux_modeSel = alufn;
        M_mux_in[1'h0] = eq;
        M_mux_in[1'h1] = lt;
        M_mux_in[2'h2] = le;
        M_mux_in[2'h3] = gt;
        out = M_mux_out;
    end
    
    
endmodule