// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pointwise_conv2d_fix_3.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pointwise_conv2d_fix_3::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pointwise_conv2d_fix_3::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state1 = "1";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state2 = "10";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state3 = "100";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state4 = "1000";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state10 = "100000";
const bool pointwise_conv2d_fix_3::ap_const_boolean_1 = true;
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_1 = "1";
const sc_lv<1> pointwise_conv2d_fix_3::ap_const_lv1_0 = "0";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_2 = "10";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_4 = "100";
const bool pointwise_conv2d_fix_3::ap_const_boolean_0 = false;
const sc_lv<1> pointwise_conv2d_fix_3::ap_const_lv1_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_3 = "11";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_0 = "00000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_5 = "101";
const sc_lv<12> pointwise_conv2d_fix_3::ap_const_lv12_0 = "000000000000";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_0 = "0000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_0 = "00000000000";
const sc_lv<8> pointwise_conv2d_fix_3::ap_const_lv8_0 = "00000000";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_1 = "1";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_2 = "10";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_3 = "11";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_4 = "100";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_5 = "101";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_6 = "110";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_7 = "111";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_9 = "1001";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_A = "1010";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_B = "1011";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_C = "1100";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_D = "1101";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_E = "1110";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_F = "1111";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_8 = "1000";
const sc_lv<12> pointwise_conv2d_fix_3::ap_const_lv12_C4 = "11000100";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_10 = "10000";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_1 = "1";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_105F = "1000001011111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_CE3 = "110011100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D9 = "11011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F33C = "1111001100111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1279 = "1001001111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E8F = "111010001111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FB8E = "1111101110001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5E3 = "1111010111100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F25C = "1111001001011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F9E5 = "1111100111100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F836 = "1111100000110110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F619 = "1111011000011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F989 = "1111100110001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FE80 = "1111111010000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_7D8 = "11111011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_8E1 = "100011100001";
const sc_lv<3> pointwise_conv2d_fix_3::ap_const_lv3_0 = "000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2194 = "10000110010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_C72 = "110001110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_8D9 = "100011011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F129 = "1111000100101001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D76A = "1101011101101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_138C = "1001110001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E9C3 = "1110100111000011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EABF = "1110101010111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F6DA = "1111011011011010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_45F8 = "100010111111000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_24C = "1001001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_63F = "11000111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_DD4E = "1101110101001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D5E1 = "1101010111100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D9A = "110110011010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_207D = "10000001111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_139B = "1001110011011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_161 = "101100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_9DB = "100111011011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EB7A = "1110101101111010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FB55 = "1111101101010101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F9A7 = "1111100110100111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_7E6 = "11111100110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E7C8 = "1110011111001000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_BCB = "101111001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E89D = "1110100010011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_36A5 = "11011010100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F73A = "1111011100111010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EB56 = "1110101101010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_B4F = "101101001111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D152 = "1101000101010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_B2D = "101100101101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F6FC = "1111011011111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_888 = "100010001000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_266 = "1001100110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_20D6 = "10000011010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FE89 = "1111111010001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E153 = "1110000101010011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FDB3 = "1111110110110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F676 = "1111011001110110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_26 = "100110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E76A = "1110011101101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_63E = "11000111110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_8B1 = "100010110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1956 = "1100101010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC2C = "1110110000101100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D73 = "110101110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FEF8 = "1111111011111000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F531 = "1111010100110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_40E = "10000001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_15F2 = "1010111110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FD54 = "1111110101010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1500 = "1010100000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5F6 = "1111010111110110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1FCE = "1111111001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_23F6 = "10001111110110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_197E = "1100101111110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D42 = "110101000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F58A = "1111010110001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F9B8 = "1111100110111000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E383 = "1110001110000011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_CE7 = "110011100111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA49 = "1110101001001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_23 = "100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F9A2 = "1111100110100010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2A0 = "1010100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA37 = "1110101000110111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F03F = "1111000000111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_205 = "1000000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_45F = "10001011111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_742 = "11101000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_403 = "10000000011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FDE1 = "1111110111100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_582 = "10110000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_B6E = "101101101110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F97A = "1111100101111010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E934 = "1110100100110100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_DBC6 = "1101101111000110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F55F = "1111010101011111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1B6A = "1101101101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F83C = "1111100000111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F90C = "1111100100001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_108E = "1000010001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF5D = "1110111101011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC89 = "1110110010001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2037 = "10000000110111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E5C0 = "1110010111000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FE2B = "1111111000101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_13A8 = "1001110101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_88E = "100010001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EE65 = "1110111001100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_3E8 = "1111101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_A6A = "101001101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F3DE = "1111001111011110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_11F1 = "1000111110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1047 = "1000001000111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E16 = "111000010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1D = "11101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_5E3 = "10111100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E41B = "1110010000011011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_DD80 = "1101110110000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2254 = "10001001010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F032 = "1111000000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F3D1 = "1111001111010001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1238 = "1001000111000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_B = "1011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_22E8 = "10001011101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E718 = "1110011100011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_CC08 = "1100110000001000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2D02 = "10110100000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E057 = "1110000001010111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D681 = "1101011010000001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_CC61 = "1100110001100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_726 = "11100100110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F222 = "1111001000100010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_658 = "11001011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_CBA = "110010111010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F77D = "1111011101111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1223 = "1001000100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1061 = "1000001100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1049 = "1000001001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F933 = "1111100100110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1DFC = "1110111111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FC0B = "1111110000001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F1CD = "1111000111001101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_53B = "10100111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_38B = "1110001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D114 = "1101000100010100";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_620 = "11000100000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_1 = "1";
const sc_lv<8> pointwise_conv2d_fix_3::ap_const_lv8_70 = "1110000";
const sc_lv<8> pointwise_conv2d_fix_3::ap_const_lv8_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_D = "1101";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_1F = "11111";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_16 = "10110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFFF = "1111111111111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_0 = "0000000000000000";

pointwise_conv2d_fix_3::pointwise_conv2d_fix_3(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_164_16_1_1_x_U105 = new network_mux_164_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>("network_mux_164_16_1_1_x_U105");
    network_mux_164_16_1_1_x_U105->din0(ap_var_for_const0);
    network_mux_164_16_1_1_x_U105->din1(ap_var_for_const1);
    network_mux_164_16_1_1_x_U105->din2(ap_var_for_const2);
    network_mux_164_16_1_1_x_U105->din3(ap_var_for_const3);
    network_mux_164_16_1_1_x_U105->din4(ap_var_for_const4);
    network_mux_164_16_1_1_x_U105->din5(ap_var_for_const5);
    network_mux_164_16_1_1_x_U105->din6(ap_var_for_const6);
    network_mux_164_16_1_1_x_U105->din7(ap_var_for_const7);
    network_mux_164_16_1_1_x_U105->din8(ap_var_for_const8);
    network_mux_164_16_1_1_x_U105->din9(ap_var_for_const9);
    network_mux_164_16_1_1_x_U105->din10(ap_var_for_const10);
    network_mux_164_16_1_1_x_U105->din11(ap_var_for_const11);
    network_mux_164_16_1_1_x_U105->din12(ap_var_for_const12);
    network_mux_164_16_1_1_x_U105->din13(ap_var_for_const13);
    network_mux_164_16_1_1_x_U105->din14(ap_var_for_const14);
    network_mux_164_16_1_1_x_U105->din15(ap_var_for_const15);
    network_mux_164_16_1_1_x_U105->din16(trunc_ln25_fu_612_p1);
    network_mux_164_16_1_1_x_U105->dout(tmp_9_fu_616_p18);
    network_mux_1287_16_1_1_x_U106 = new network_mux_1287_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,7,16>("network_mux_1287_16_1_1_x_U106");
    network_mux_1287_16_1_1_x_U106->din0(ap_var_for_const16);
    network_mux_1287_16_1_1_x_U106->din1(ap_var_for_const17);
    network_mux_1287_16_1_1_x_U106->din2(ap_var_for_const18);
    network_mux_1287_16_1_1_x_U106->din3(ap_var_for_const19);
    network_mux_1287_16_1_1_x_U106->din4(ap_var_for_const20);
    network_mux_1287_16_1_1_x_U106->din5(ap_var_for_const21);
    network_mux_1287_16_1_1_x_U106->din6(ap_var_for_const22);
    network_mux_1287_16_1_1_x_U106->din7(ap_var_for_const23);
    network_mux_1287_16_1_1_x_U106->din8(ap_var_for_const24);
    network_mux_1287_16_1_1_x_U106->din9(ap_var_for_const25);
    network_mux_1287_16_1_1_x_U106->din10(ap_var_for_const26);
    network_mux_1287_16_1_1_x_U106->din11(ap_var_for_const27);
    network_mux_1287_16_1_1_x_U106->din12(ap_var_for_const28);
    network_mux_1287_16_1_1_x_U106->din13(ap_var_for_const29);
    network_mux_1287_16_1_1_x_U106->din14(ap_var_for_const30);
    network_mux_1287_16_1_1_x_U106->din15(ap_var_for_const31);
    network_mux_1287_16_1_1_x_U106->din16(ap_var_for_const32);
    network_mux_1287_16_1_1_x_U106->din17(ap_var_for_const33);
    network_mux_1287_16_1_1_x_U106->din18(ap_var_for_const34);
    network_mux_1287_16_1_1_x_U106->din19(ap_var_for_const35);
    network_mux_1287_16_1_1_x_U106->din20(ap_var_for_const36);
    network_mux_1287_16_1_1_x_U106->din21(ap_var_for_const37);
    network_mux_1287_16_1_1_x_U106->din22(ap_var_for_const38);
    network_mux_1287_16_1_1_x_U106->din23(ap_var_for_const39);
    network_mux_1287_16_1_1_x_U106->din24(ap_var_for_const40);
    network_mux_1287_16_1_1_x_U106->din25(ap_var_for_const41);
    network_mux_1287_16_1_1_x_U106->din26(ap_var_for_const42);
    network_mux_1287_16_1_1_x_U106->din27(ap_var_for_const43);
    network_mux_1287_16_1_1_x_U106->din28(ap_var_for_const44);
    network_mux_1287_16_1_1_x_U106->din29(ap_var_for_const45);
    network_mux_1287_16_1_1_x_U106->din30(ap_var_for_const46);
    network_mux_1287_16_1_1_x_U106->din31(ap_var_for_const47);
    network_mux_1287_16_1_1_x_U106->din32(ap_var_for_const48);
    network_mux_1287_16_1_1_x_U106->din33(ap_var_for_const49);
    network_mux_1287_16_1_1_x_U106->din34(ap_var_for_const50);
    network_mux_1287_16_1_1_x_U106->din35(ap_var_for_const51);
    network_mux_1287_16_1_1_x_U106->din36(ap_var_for_const52);
    network_mux_1287_16_1_1_x_U106->din37(ap_var_for_const53);
    network_mux_1287_16_1_1_x_U106->din38(ap_var_for_const54);
    network_mux_1287_16_1_1_x_U106->din39(ap_var_for_const55);
    network_mux_1287_16_1_1_x_U106->din40(ap_var_for_const56);
    network_mux_1287_16_1_1_x_U106->din41(ap_var_for_const57);
    network_mux_1287_16_1_1_x_U106->din42(ap_var_for_const58);
    network_mux_1287_16_1_1_x_U106->din43(ap_var_for_const59);
    network_mux_1287_16_1_1_x_U106->din44(ap_var_for_const60);
    network_mux_1287_16_1_1_x_U106->din45(ap_var_for_const61);
    network_mux_1287_16_1_1_x_U106->din46(ap_var_for_const62);
    network_mux_1287_16_1_1_x_U106->din47(ap_var_for_const63);
    network_mux_1287_16_1_1_x_U106->din48(ap_var_for_const64);
    network_mux_1287_16_1_1_x_U106->din49(ap_var_for_const65);
    network_mux_1287_16_1_1_x_U106->din50(ap_var_for_const66);
    network_mux_1287_16_1_1_x_U106->din51(ap_var_for_const67);
    network_mux_1287_16_1_1_x_U106->din52(ap_var_for_const68);
    network_mux_1287_16_1_1_x_U106->din53(ap_var_for_const69);
    network_mux_1287_16_1_1_x_U106->din54(ap_var_for_const70);
    network_mux_1287_16_1_1_x_U106->din55(ap_var_for_const71);
    network_mux_1287_16_1_1_x_U106->din56(ap_var_for_const72);
    network_mux_1287_16_1_1_x_U106->din57(ap_var_for_const73);
    network_mux_1287_16_1_1_x_U106->din58(ap_var_for_const74);
    network_mux_1287_16_1_1_x_U106->din59(ap_var_for_const75);
    network_mux_1287_16_1_1_x_U106->din60(ap_var_for_const76);
    network_mux_1287_16_1_1_x_U106->din61(ap_var_for_const77);
    network_mux_1287_16_1_1_x_U106->din62(ap_var_for_const78);
    network_mux_1287_16_1_1_x_U106->din63(ap_var_for_const79);
    network_mux_1287_16_1_1_x_U106->din64(ap_var_for_const80);
    network_mux_1287_16_1_1_x_U106->din65(ap_var_for_const81);
    network_mux_1287_16_1_1_x_U106->din66(ap_var_for_const82);
    network_mux_1287_16_1_1_x_U106->din67(ap_var_for_const83);
    network_mux_1287_16_1_1_x_U106->din68(ap_var_for_const84);
    network_mux_1287_16_1_1_x_U106->din69(ap_var_for_const85);
    network_mux_1287_16_1_1_x_U106->din70(ap_var_for_const86);
    network_mux_1287_16_1_1_x_U106->din71(ap_var_for_const87);
    network_mux_1287_16_1_1_x_U106->din72(ap_var_for_const88);
    network_mux_1287_16_1_1_x_U106->din73(ap_var_for_const89);
    network_mux_1287_16_1_1_x_U106->din74(ap_var_for_const90);
    network_mux_1287_16_1_1_x_U106->din75(ap_var_for_const91);
    network_mux_1287_16_1_1_x_U106->din76(ap_var_for_const92);
    network_mux_1287_16_1_1_x_U106->din77(ap_var_for_const93);
    network_mux_1287_16_1_1_x_U106->din78(ap_var_for_const94);
    network_mux_1287_16_1_1_x_U106->din79(ap_var_for_const95);
    network_mux_1287_16_1_1_x_U106->din80(ap_var_for_const96);
    network_mux_1287_16_1_1_x_U106->din81(ap_var_for_const97);
    network_mux_1287_16_1_1_x_U106->din82(ap_var_for_const98);
    network_mux_1287_16_1_1_x_U106->din83(ap_var_for_const99);
    network_mux_1287_16_1_1_x_U106->din84(ap_var_for_const100);
    network_mux_1287_16_1_1_x_U106->din85(ap_var_for_const101);
    network_mux_1287_16_1_1_x_U106->din86(ap_var_for_const102);
    network_mux_1287_16_1_1_x_U106->din87(ap_var_for_const103);
    network_mux_1287_16_1_1_x_U106->din88(ap_var_for_const104);
    network_mux_1287_16_1_1_x_U106->din89(ap_var_for_const105);
    network_mux_1287_16_1_1_x_U106->din90(ap_var_for_const106);
    network_mux_1287_16_1_1_x_U106->din91(ap_var_for_const107);
    network_mux_1287_16_1_1_x_U106->din92(ap_var_for_const108);
    network_mux_1287_16_1_1_x_U106->din93(ap_var_for_const109);
    network_mux_1287_16_1_1_x_U106->din94(ap_var_for_const110);
    network_mux_1287_16_1_1_x_U106->din95(ap_var_for_const111);
    network_mux_1287_16_1_1_x_U106->din96(ap_var_for_const112);
    network_mux_1287_16_1_1_x_U106->din97(ap_var_for_const113);
    network_mux_1287_16_1_1_x_U106->din98(ap_var_for_const114);
    network_mux_1287_16_1_1_x_U106->din99(ap_var_for_const115);
    network_mux_1287_16_1_1_x_U106->din100(ap_var_for_const116);
    network_mux_1287_16_1_1_x_U106->din101(ap_var_for_const117);
    network_mux_1287_16_1_1_x_U106->din102(ap_var_for_const118);
    network_mux_1287_16_1_1_x_U106->din103(ap_var_for_const119);
    network_mux_1287_16_1_1_x_U106->din104(ap_var_for_const120);
    network_mux_1287_16_1_1_x_U106->din105(ap_var_for_const121);
    network_mux_1287_16_1_1_x_U106->din106(ap_var_for_const122);
    network_mux_1287_16_1_1_x_U106->din107(ap_var_for_const123);
    network_mux_1287_16_1_1_x_U106->din108(ap_var_for_const124);
    network_mux_1287_16_1_1_x_U106->din109(ap_var_for_const125);
    network_mux_1287_16_1_1_x_U106->din110(ap_var_for_const126);
    network_mux_1287_16_1_1_x_U106->din111(ap_var_for_const127);
    network_mux_1287_16_1_1_x_U106->din112(ap_var_for_const128);
    network_mux_1287_16_1_1_x_U106->din113(ap_var_for_const129);
    network_mux_1287_16_1_1_x_U106->din114(ap_var_for_const130);
    network_mux_1287_16_1_1_x_U106->din115(ap_var_for_const131);
    network_mux_1287_16_1_1_x_U106->din116(ap_var_for_const132);
    network_mux_1287_16_1_1_x_U106->din117(ap_var_for_const133);
    network_mux_1287_16_1_1_x_U106->din118(ap_var_for_const134);
    network_mux_1287_16_1_1_x_U106->din119(ap_var_for_const135);
    network_mux_1287_16_1_1_x_U106->din120(ap_var_for_const136);
    network_mux_1287_16_1_1_x_U106->din121(ap_var_for_const137);
    network_mux_1287_16_1_1_x_U106->din122(ap_var_for_const138);
    network_mux_1287_16_1_1_x_U106->din123(ap_var_for_const139);
    network_mux_1287_16_1_1_x_U106->din124(ap_var_for_const140);
    network_mux_1287_16_1_1_x_U106->din125(ap_var_for_const141);
    network_mux_1287_16_1_1_x_U106->din126(ap_var_for_const142);
    network_mux_1287_16_1_1_x_U106->din127(ap_var_for_const143);
    network_mux_1287_16_1_1_x_U106->din128(tmp_3_fu_687_p129);
    network_mux_1287_16_1_1_x_U106->dout(tmp_3_fu_687_p130);
    network_mux_164_32_1_1_U107 = new network_mux_164_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>("network_mux_164_32_1_1_U107");
    network_mux_164_32_1_1_U107->din0(kernel_buffer_15_fu_406);
    network_mux_164_32_1_1_U107->din1(kernel_buffer_15_17_fu_410);
    network_mux_164_32_1_1_U107->din2(kernel_buffer_15_18_fu_414);
    network_mux_164_32_1_1_U107->din3(kernel_buffer_15_19_fu_418);
    network_mux_164_32_1_1_U107->din4(kernel_buffer_15_20_fu_422);
    network_mux_164_32_1_1_U107->din5(kernel_buffer_15_21_fu_426);
    network_mux_164_32_1_1_U107->din6(kernel_buffer_15_22_fu_430);
    network_mux_164_32_1_1_U107->din7(kernel_buffer_15_23_fu_434);
    network_mux_164_32_1_1_U107->din8(ap_var_for_const144);
    network_mux_164_32_1_1_U107->din9(kernel_buffer_15_24_fu_438);
    network_mux_164_32_1_1_U107->din10(kernel_buffer_15_25_fu_442);
    network_mux_164_32_1_1_U107->din11(kernel_buffer_15_26_fu_446);
    network_mux_164_32_1_1_U107->din12(kernel_buffer_15_27_fu_450);
    network_mux_164_32_1_1_U107->din13(kernel_buffer_15_28_fu_454);
    network_mux_164_32_1_1_U107->din14(kernel_buffer_15_29_fu_458);
    network_mux_164_32_1_1_U107->din15(kernel_buffer_15_016_fu_462);
    network_mux_164_32_1_1_U107->din16(select_ln36_4_reg_1603_pp1_iter1_reg);
    network_mux_164_32_1_1_U107->dout(tmp_fu_1310_p18);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U108 = new network_mac_muladd_4ns_9ns_9s_12_1_1<1,1,4,9,9,12>("network_mac_muladd_4ns_9ns_9s_12_1_1_U108");
    network_mac_muladd_4ns_9ns_9s_12_1_1_U108->din0(grp_fu_1436_p0);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U108->din1(grp_fu_1436_p1);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U108->din2(select_ln36_6_reg_1615);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U108->dout(grp_fu_1436_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln24_fu_594_p2);
    sensitive << ( phi_mul_reg_503 );

    SC_METHOD(thread_add_ln31_fu_1074_p2);
    sensitive << ( indvar_flatten18_reg_525 );

    SC_METHOD(thread_add_ln33_fu_1224_p2);
    sensitive << ( indvar_flatten_reg_547 );

    SC_METHOD(thread_add_ln39_4_fu_1204_p2);
    sensitive << ( select_ln32_4_fu_1130_p3 );
    sensitive << ( zext_ln36_2_fu_1192_p1 );

    SC_METHOD(thread_add_ln39_fu_1062_p2);
    sensitive << ( sub_ln39_fu_1052_p2 );
    sensitive << ( zext_ln36_fu_1058_p1 );

    SC_METHOD(thread_add_ln47_1_fu_1422_p2);
    sensitive << ( zext_ln24_reg_1535 );
    sensitive << ( sext_ln47_fu_1419_p1 );

    SC_METHOD(thread_add_ln47_fu_1260_p2);
    sensitive << ( select_ln32_4_reg_1588 );
    sensitive << ( zext_ln36_3_fu_1238_p1 );

    SC_METHOD(thread_and_ln32_fu_1158_p2);
    sensitive << ( icmp_ln36_fu_1152_p2 );
    sensitive << ( xor_ln32_fu_1146_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter4);

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state5);
    sensitive << ( icmp_ln31_fu_1068_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_600_p2 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_518_p4);
    sensitive << ( i_0_reg_514 );

    SC_METHOD(thread_ap_phi_mux_in_d_0_phi_fu_583_p4);
    sensitive << ( in_d_0_reg_579 );
    sensitive << ( icmp_ln31_reg_1574 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( in_d_reg_1620 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_562_p4);
    sensitive << ( out_w_0_reg_558 );
    sensitive << ( icmp_ln31_reg_1574 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln36_5_reg_1609 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_600_p2 );

    SC_METHOD(thread_buffer_fu_1380_p2);
    sensitive << ( sext_ln39_3_fu_1376_p1 );
    sensitive << ( select_ln36_fu_1361_p3 );

    SC_METHOD(thread_grp_fu_1436_p0);
    sensitive << ( icmp_ln31_reg_1574 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( grp_fu_1436_p00 );

    SC_METHOD(thread_grp_fu_1436_p00);
    sensitive << ( select_ln36_4_reg_1603 );

    SC_METHOD(thread_grp_fu_1436_p1);
    sensitive << ( icmp_ln31_reg_1574 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_i_fu_672_p2);
    sensitive << ( i_0_reg_514 );

    SC_METHOD(thread_icmp_ln24_fu_600_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_d_0_reg_492 );

    SC_METHOD(thread_icmp_ln26_fu_666_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( i_0_reg_514 );

    SC_METHOD(thread_icmp_ln31_fu_1068_p2);
    sensitive << ( indvar_flatten18_reg_525 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln33_fu_1086_p2);
    sensitive << ( indvar_flatten_reg_547 );
    sensitive << ( icmp_ln31_fu_1068_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln36_2_fu_1255_p2);
    sensitive << ( icmp_ln31_reg_1574 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( in_d_reg_1620 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_icmp_ln36_fu_1152_p2);
    sensitive << ( icmp_ln31_fu_1068_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_583_p4 );

    SC_METHOD(thread_in_d_fu_1218_p2);
    sensitive << ( select_ln36_4_fu_1184_p3 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln39_6_fu_1250_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_kernel_buffer_0_fu_949_p1);
    sensitive << ( tmp_3_fu_687_p130 );

    SC_METHOD(thread_mul_ln39_fu_1350_p1);
    sensitive << ( input_load_reg_1645 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_mul_ln39_fu_1350_p2);
    sensitive << ( tmp_reg_1650 );
    sensitive << ( mul_ln39_fu_1350_p1 );

    SC_METHOD(thread_or_ln36_fu_1178_p2);
    sensitive << ( icmp_ln33_fu_1086_p2 );
    sensitive << ( and_ln32_fu_1158_p2 );

    SC_METHOD(thread_out_d_fu_606_p2);
    sensitive << ( out_d_0_reg_492 );

    SC_METHOD(thread_out_h_fu_1080_p2);
    sensitive << ( out_h_0_reg_536 );

    SC_METHOD(thread_out_w_fu_1172_p2);
    sensitive << ( select_ln32_fu_1092_p3 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln47_fu_1431_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( select_ln46_fu_1404_p3 );
    sensitive << ( trunc_ln46_fu_1394_p1 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln36_2_reg_1636_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_select_ln31_fu_1164_p3);
    sensitive << ( out_h_0_reg_536 );
    sensitive << ( icmp_ln33_fu_1086_p2 );
    sensitive << ( out_h_fu_1080_p2 );

    SC_METHOD(thread_select_ln32_3_fu_1355_p3);
    sensitive << ( buffer_0_reg_569 );
    sensitive << ( sext_ln34_reg_1554 );
    sensitive << ( icmp_ln33_reg_1583_pp1_iter3_reg );

    SC_METHOD(thread_select_ln32_4_fu_1130_p3);
    sensitive << ( icmp_ln33_fu_1086_p2 );
    sensitive << ( sub_ln39_fu_1052_p2 );
    sensitive << ( sub_ln39_2_fu_1124_p2 );

    SC_METHOD(thread_select_ln32_5_fu_1138_p3);
    sensitive << ( icmp_ln33_fu_1086_p2 );
    sensitive << ( sub_ln39_2_fu_1124_p2 );
    sensitive << ( add_ln39_fu_1062_p2 );

    SC_METHOD(thread_select_ln32_fu_1092_p3);
    sensitive << ( icmp_ln33_fu_1086_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_562_p4 );

    SC_METHOD(thread_select_ln33_fu_1230_p3);
    sensitive << ( icmp_ln33_fu_1086_p2 );
    sensitive << ( add_ln33_fu_1224_p2 );

    SC_METHOD(thread_select_ln36_4_fu_1184_p3);
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_583_p4 );
    sensitive << ( or_ln36_fu_1178_p2 );

    SC_METHOD(thread_select_ln36_5_fu_1196_p3);
    sensitive << ( and_ln32_fu_1158_p2 );
    sensitive << ( select_ln32_fu_1092_p3 );
    sensitive << ( out_w_fu_1172_p2 );

    SC_METHOD(thread_select_ln36_6_fu_1210_p3);
    sensitive << ( and_ln32_fu_1158_p2 );
    sensitive << ( add_ln39_4_fu_1204_p2 );
    sensitive << ( select_ln32_5_fu_1138_p3 );

    SC_METHOD(thread_select_ln36_fu_1361_p3);
    sensitive << ( sext_ln34_reg_1554 );
    sensitive << ( and_ln32_reg_1593_pp1_iter3_reg );
    sensitive << ( select_ln32_3_fu_1355_p3 );

    SC_METHOD(thread_select_ln46_fu_1404_p3);
    sensitive << ( xor_ln46_fu_1398_p2 );

    SC_METHOD(thread_sext_ln34_fu_654_p1);
    sensitive << ( tmp_9_fu_616_p18 );

    SC_METHOD(thread_sext_ln39_3_fu_1376_p1);
    sensitive << ( trunc_ln3_fu_1367_p4 );

    SC_METHOD(thread_sext_ln39_fu_1247_p1);
    sensitive << ( grp_fu_1436_p3 );

    SC_METHOD(thread_sext_ln47_1_fu_1427_p1);
    sensitive << ( add_ln47_1_fu_1422_p2 );

    SC_METHOD(thread_sext_ln47_fu_1419_p1);
    sensitive << ( add_ln47_reg_1640_pp1_iter3_reg );

    SC_METHOD(thread_shl_ln1_fu_1028_p3);
    sensitive << ( out_h_0_reg_536 );

    SC_METHOD(thread_shl_ln39_3_fu_1040_p3);
    sensitive << ( out_h_0_reg_536 );

    SC_METHOD(thread_shl_ln39_3_mid1_fu_1112_p3);
    sensitive << ( out_h_fu_1080_p2 );

    SC_METHOD(thread_shl_ln39_mid1_fu_1100_p3);
    sensitive << ( out_h_fu_1080_p2 );

    SC_METHOD(thread_shl_ln_fu_658_p3);
    sensitive << ( trunc_ln25_fu_612_p1 );

    SC_METHOD(thread_sub_ln39_2_fu_1124_p2);
    sensitive << ( zext_ln39_8_fu_1108_p1 );
    sensitive << ( zext_ln39_9_fu_1120_p1 );

    SC_METHOD(thread_sub_ln39_fu_1052_p2);
    sensitive << ( zext_ln39_fu_1036_p1 );
    sensitive << ( zext_ln39_7_fu_1048_p1 );

    SC_METHOD(thread_tmp_3_fu_687_p129);
    sensitive << ( shl_ln_reg_1561 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( zext_ln28_fu_678_p1 );

    SC_METHOD(thread_tmp_4_fu_1386_p3);
    sensitive << ( buffer_fu_1380_p2 );

    SC_METHOD(thread_trunc_ln25_fu_612_p1);
    sensitive << ( out_d_0_reg_492 );

    SC_METHOD(thread_trunc_ln3_fu_1367_p4);
    sensitive << ( mul_ln39_reg_1655 );

    SC_METHOD(thread_trunc_ln46_fu_1394_p1);
    sensitive << ( buffer_fu_1380_p2 );

    SC_METHOD(thread_xor_ln32_fu_1146_p2);
    sensitive << ( icmp_ln33_fu_1086_p2 );

    SC_METHOD(thread_xor_ln46_fu_1398_p2);
    sensitive << ( tmp_4_fu_1386_p3 );

    SC_METHOD(thread_zext_ln24_fu_590_p1);
    sensitive << ( phi_mul_reg_503 );

    SC_METHOD(thread_zext_ln28_fu_678_p1);
    sensitive << ( i_0_reg_514 );

    SC_METHOD(thread_zext_ln36_2_fu_1192_p1);
    sensitive << ( out_w_fu_1172_p2 );

    SC_METHOD(thread_zext_ln36_3_fu_1238_p1);
    sensitive << ( select_ln36_5_reg_1609 );

    SC_METHOD(thread_zext_ln36_fu_1058_p1);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_562_p4 );

    SC_METHOD(thread_zext_ln39_6_fu_1250_p1);
    sensitive << ( sext_ln39_fu_1247_p1 );

    SC_METHOD(thread_zext_ln39_7_fu_1048_p1);
    sensitive << ( shl_ln39_3_fu_1040_p3 );

    SC_METHOD(thread_zext_ln39_8_fu_1108_p1);
    sensitive << ( shl_ln39_mid1_fu_1100_p3 );

    SC_METHOD(thread_zext_ln39_9_fu_1120_p1);
    sensitive << ( shl_ln39_3_mid1_fu_1112_p3 );

    SC_METHOD(thread_zext_ln39_fu_1036_p1);
    sensitive << ( shl_ln1_fu_1028_p3 );

    SC_METHOD(thread_zext_ln47_fu_1431_p1);
    sensitive << ( sext_ln47_1_fu_1427_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_600_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln31_fu_1068_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( icmp_ln26_fu_666_p2 );

    SC_THREAD(thread_ap_var_for_const144);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    SC_THREAD(thread_ap_var_for_const41);

    SC_THREAD(thread_ap_var_for_const42);

    SC_THREAD(thread_ap_var_for_const43);

    SC_THREAD(thread_ap_var_for_const44);

    SC_THREAD(thread_ap_var_for_const45);

    SC_THREAD(thread_ap_var_for_const46);

    SC_THREAD(thread_ap_var_for_const47);

    SC_THREAD(thread_ap_var_for_const48);

    SC_THREAD(thread_ap_var_for_const49);

    SC_THREAD(thread_ap_var_for_const50);

    SC_THREAD(thread_ap_var_for_const51);

    SC_THREAD(thread_ap_var_for_const52);

    SC_THREAD(thread_ap_var_for_const53);

    SC_THREAD(thread_ap_var_for_const54);

    SC_THREAD(thread_ap_var_for_const55);

    SC_THREAD(thread_ap_var_for_const56);

    SC_THREAD(thread_ap_var_for_const57);

    SC_THREAD(thread_ap_var_for_const58);

    SC_THREAD(thread_ap_var_for_const59);

    SC_THREAD(thread_ap_var_for_const60);

    SC_THREAD(thread_ap_var_for_const61);

    SC_THREAD(thread_ap_var_for_const62);

    SC_THREAD(thread_ap_var_for_const63);

    SC_THREAD(thread_ap_var_for_const64);

    SC_THREAD(thread_ap_var_for_const65);

    SC_THREAD(thread_ap_var_for_const66);

    SC_THREAD(thread_ap_var_for_const67);

    SC_THREAD(thread_ap_var_for_const68);

    SC_THREAD(thread_ap_var_for_const69);

    SC_THREAD(thread_ap_var_for_const70);

    SC_THREAD(thread_ap_var_for_const71);

    SC_THREAD(thread_ap_var_for_const72);

    SC_THREAD(thread_ap_var_for_const73);

    SC_THREAD(thread_ap_var_for_const74);

    SC_THREAD(thread_ap_var_for_const75);

    SC_THREAD(thread_ap_var_for_const76);

    SC_THREAD(thread_ap_var_for_const77);

    SC_THREAD(thread_ap_var_for_const78);

    SC_THREAD(thread_ap_var_for_const79);

    SC_THREAD(thread_ap_var_for_const80);

    SC_THREAD(thread_ap_var_for_const81);

    SC_THREAD(thread_ap_var_for_const82);

    SC_THREAD(thread_ap_var_for_const83);

    SC_THREAD(thread_ap_var_for_const84);

    SC_THREAD(thread_ap_var_for_const85);

    SC_THREAD(thread_ap_var_for_const86);

    SC_THREAD(thread_ap_var_for_const87);

    SC_THREAD(thread_ap_var_for_const88);

    SC_THREAD(thread_ap_var_for_const89);

    SC_THREAD(thread_ap_var_for_const90);

    SC_THREAD(thread_ap_var_for_const91);

    SC_THREAD(thread_ap_var_for_const92);

    SC_THREAD(thread_ap_var_for_const93);

    SC_THREAD(thread_ap_var_for_const94);

    SC_THREAD(thread_ap_var_for_const95);

    SC_THREAD(thread_ap_var_for_const96);

    SC_THREAD(thread_ap_var_for_const97);

    SC_THREAD(thread_ap_var_for_const98);

    SC_THREAD(thread_ap_var_for_const99);

    SC_THREAD(thread_ap_var_for_const100);

    SC_THREAD(thread_ap_var_for_const101);

    SC_THREAD(thread_ap_var_for_const102);

    SC_THREAD(thread_ap_var_for_const103);

    SC_THREAD(thread_ap_var_for_const104);

    SC_THREAD(thread_ap_var_for_const105);

    SC_THREAD(thread_ap_var_for_const106);

    SC_THREAD(thread_ap_var_for_const107);

    SC_THREAD(thread_ap_var_for_const108);

    SC_THREAD(thread_ap_var_for_const109);

    SC_THREAD(thread_ap_var_for_const110);

    SC_THREAD(thread_ap_var_for_const111);

    SC_THREAD(thread_ap_var_for_const112);

    SC_THREAD(thread_ap_var_for_const113);

    SC_THREAD(thread_ap_var_for_const114);

    SC_THREAD(thread_ap_var_for_const115);

    SC_THREAD(thread_ap_var_for_const116);

    SC_THREAD(thread_ap_var_for_const117);

    SC_THREAD(thread_ap_var_for_const118);

    SC_THREAD(thread_ap_var_for_const119);

    SC_THREAD(thread_ap_var_for_const120);

    SC_THREAD(thread_ap_var_for_const121);

    SC_THREAD(thread_ap_var_for_const122);

    SC_THREAD(thread_ap_var_for_const123);

    SC_THREAD(thread_ap_var_for_const124);

    SC_THREAD(thread_ap_var_for_const125);

    SC_THREAD(thread_ap_var_for_const126);

    SC_THREAD(thread_ap_var_for_const127);

    SC_THREAD(thread_ap_var_for_const128);

    SC_THREAD(thread_ap_var_for_const129);

    SC_THREAD(thread_ap_var_for_const130);

    SC_THREAD(thread_ap_var_for_const131);

    SC_THREAD(thread_ap_var_for_const132);

    SC_THREAD(thread_ap_var_for_const133);

    SC_THREAD(thread_ap_var_for_const134);

    SC_THREAD(thread_ap_var_for_const135);

    SC_THREAD(thread_ap_var_for_const136);

    SC_THREAD(thread_ap_var_for_const137);

    SC_THREAD(thread_ap_var_for_const138);

    SC_THREAD(thread_ap_var_for_const139);

    SC_THREAD(thread_ap_var_for_const140);

    SC_THREAD(thread_ap_var_for_const141);

    SC_THREAD(thread_ap_var_for_const142);

    SC_THREAD(thread_ap_var_for_const143);

    ap_CS_fsm = "000001";
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pointwise_conv2d_fix_3_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten18_reg_525, "indvar_flatten18_reg_525");
    sc_trace(mVcdFile, out_h_0_reg_536, "out_h_0_reg_536");
    sc_trace(mVcdFile, indvar_flatten_reg_547, "indvar_flatten_reg_547");
    sc_trace(mVcdFile, out_w_0_reg_558, "out_w_0_reg_558");
    sc_trace(mVcdFile, buffer_0_reg_569, "buffer_0_reg_569");
    sc_trace(mVcdFile, in_d_0_reg_579, "in_d_0_reg_579");
    sc_trace(mVcdFile, zext_ln24_fu_590_p1, "zext_ln24_fu_590_p1");
    sc_trace(mVcdFile, zext_ln24_reg_1535, "zext_ln24_reg_1535");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln24_fu_594_p2, "add_ln24_fu_594_p2");
    sc_trace(mVcdFile, add_ln24_reg_1540, "add_ln24_reg_1540");
    sc_trace(mVcdFile, icmp_ln24_fu_600_p2, "icmp_ln24_fu_600_p2");
    sc_trace(mVcdFile, out_d_fu_606_p2, "out_d_fu_606_p2");
    sc_trace(mVcdFile, out_d_reg_1549, "out_d_reg_1549");
    sc_trace(mVcdFile, sext_ln34_fu_654_p1, "sext_ln34_fu_654_p1");
    sc_trace(mVcdFile, sext_ln34_reg_1554, "sext_ln34_reg_1554");
    sc_trace(mVcdFile, shl_ln_fu_658_p3, "shl_ln_fu_658_p3");
    sc_trace(mVcdFile, shl_ln_reg_1561, "shl_ln_reg_1561");
    sc_trace(mVcdFile, i_fu_672_p2, "i_fu_672_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln31_fu_1068_p2, "icmp_ln31_fu_1068_p2");
    sc_trace(mVcdFile, icmp_ln31_reg_1574, "icmp_ln31_reg_1574");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter0, "ap_block_state5_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter1, "ap_block_state6_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter2, "ap_block_state7_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter3, "ap_block_state8_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter4, "ap_block_state9_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln31_reg_1574_pp1_iter1_reg, "icmp_ln31_reg_1574_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1574_pp1_iter2_reg, "icmp_ln31_reg_1574_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1574_pp1_iter3_reg, "icmp_ln31_reg_1574_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln31_fu_1074_p2, "add_ln31_fu_1074_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, icmp_ln33_fu_1086_p2, "icmp_ln33_fu_1086_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1583, "icmp_ln33_reg_1583");
    sc_trace(mVcdFile, icmp_ln33_reg_1583_pp1_iter1_reg, "icmp_ln33_reg_1583_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1583_pp1_iter2_reg, "icmp_ln33_reg_1583_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1583_pp1_iter3_reg, "icmp_ln33_reg_1583_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln32_4_fu_1130_p3, "select_ln32_4_fu_1130_p3");
    sc_trace(mVcdFile, select_ln32_4_reg_1588, "select_ln32_4_reg_1588");
    sc_trace(mVcdFile, and_ln32_fu_1158_p2, "and_ln32_fu_1158_p2");
    sc_trace(mVcdFile, and_ln32_reg_1593, "and_ln32_reg_1593");
    sc_trace(mVcdFile, and_ln32_reg_1593_pp1_iter1_reg, "and_ln32_reg_1593_pp1_iter1_reg");
    sc_trace(mVcdFile, and_ln32_reg_1593_pp1_iter2_reg, "and_ln32_reg_1593_pp1_iter2_reg");
    sc_trace(mVcdFile, and_ln32_reg_1593_pp1_iter3_reg, "and_ln32_reg_1593_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln31_fu_1164_p3, "select_ln31_fu_1164_p3");
    sc_trace(mVcdFile, select_ln36_4_fu_1184_p3, "select_ln36_4_fu_1184_p3");
    sc_trace(mVcdFile, select_ln36_4_reg_1603, "select_ln36_4_reg_1603");
    sc_trace(mVcdFile, select_ln36_4_reg_1603_pp1_iter1_reg, "select_ln36_4_reg_1603_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln36_5_fu_1196_p3, "select_ln36_5_fu_1196_p3");
    sc_trace(mVcdFile, select_ln36_5_reg_1609, "select_ln36_5_reg_1609");
    sc_trace(mVcdFile, select_ln36_6_fu_1210_p3, "select_ln36_6_fu_1210_p3");
    sc_trace(mVcdFile, select_ln36_6_reg_1615, "select_ln36_6_reg_1615");
    sc_trace(mVcdFile, in_d_fu_1218_p2, "in_d_fu_1218_p2");
    sc_trace(mVcdFile, in_d_reg_1620, "in_d_reg_1620");
    sc_trace(mVcdFile, select_ln33_fu_1230_p3, "select_ln33_fu_1230_p3");
    sc_trace(mVcdFile, icmp_ln36_2_fu_1255_p2, "icmp_ln36_2_fu_1255_p2");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1636, "icmp_ln36_2_reg_1636");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1636_pp1_iter2_reg, "icmp_ln36_2_reg_1636_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1636_pp1_iter3_reg, "icmp_ln36_2_reg_1636_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln47_fu_1260_p2, "add_ln47_fu_1260_p2");
    sc_trace(mVcdFile, add_ln47_reg_1640, "add_ln47_reg_1640");
    sc_trace(mVcdFile, add_ln47_reg_1640_pp1_iter2_reg, "add_ln47_reg_1640_pp1_iter2_reg");
    sc_trace(mVcdFile, add_ln47_reg_1640_pp1_iter3_reg, "add_ln47_reg_1640_pp1_iter3_reg");
    sc_trace(mVcdFile, input_load_reg_1645, "input_load_reg_1645");
    sc_trace(mVcdFile, tmp_fu_1310_p18, "tmp_fu_1310_p18");
    sc_trace(mVcdFile, tmp_reg_1650, "tmp_reg_1650");
    sc_trace(mVcdFile, mul_ln39_fu_1350_p2, "mul_ln39_fu_1350_p2");
    sc_trace(mVcdFile, mul_ln39_reg_1655, "mul_ln39_reg_1655");
    sc_trace(mVcdFile, buffer_fu_1380_p2, "buffer_fu_1380_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state5, "ap_condition_pp1_exit_iter0_state5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, out_d_0_reg_492, "out_d_0_reg_492");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, phi_mul_reg_503, "phi_mul_reg_503");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_518_p4, "ap_phi_mux_i_0_phi_fu_518_p4");
    sc_trace(mVcdFile, i_0_reg_514, "i_0_reg_514");
    sc_trace(mVcdFile, icmp_ln26_fu_666_p2, "icmp_ln26_fu_666_p2");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_562_p4, "ap_phi_mux_out_w_0_phi_fu_562_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_in_d_0_phi_fu_583_p4, "ap_phi_mux_in_d_0_phi_fu_583_p4");
    sc_trace(mVcdFile, zext_ln39_6_fu_1250_p1, "zext_ln39_6_fu_1250_p1");
    sc_trace(mVcdFile, zext_ln47_fu_1431_p1, "zext_ln47_fu_1431_p1");
    sc_trace(mVcdFile, kernel_buffer_15_fu_406, "kernel_buffer_15_fu_406");
    sc_trace(mVcdFile, kernel_buffer_0_fu_949_p1, "kernel_buffer_0_fu_949_p1");
    sc_trace(mVcdFile, kernel_buffer_15_17_fu_410, "kernel_buffer_15_17_fu_410");
    sc_trace(mVcdFile, kernel_buffer_15_18_fu_414, "kernel_buffer_15_18_fu_414");
    sc_trace(mVcdFile, kernel_buffer_15_19_fu_418, "kernel_buffer_15_19_fu_418");
    sc_trace(mVcdFile, kernel_buffer_15_20_fu_422, "kernel_buffer_15_20_fu_422");
    sc_trace(mVcdFile, kernel_buffer_15_21_fu_426, "kernel_buffer_15_21_fu_426");
    sc_trace(mVcdFile, kernel_buffer_15_22_fu_430, "kernel_buffer_15_22_fu_430");
    sc_trace(mVcdFile, kernel_buffer_15_23_fu_434, "kernel_buffer_15_23_fu_434");
    sc_trace(mVcdFile, kernel_buffer_15_24_fu_438, "kernel_buffer_15_24_fu_438");
    sc_trace(mVcdFile, kernel_buffer_15_25_fu_442, "kernel_buffer_15_25_fu_442");
    sc_trace(mVcdFile, kernel_buffer_15_26_fu_446, "kernel_buffer_15_26_fu_446");
    sc_trace(mVcdFile, kernel_buffer_15_27_fu_450, "kernel_buffer_15_27_fu_450");
    sc_trace(mVcdFile, kernel_buffer_15_28_fu_454, "kernel_buffer_15_28_fu_454");
    sc_trace(mVcdFile, kernel_buffer_15_29_fu_458, "kernel_buffer_15_29_fu_458");
    sc_trace(mVcdFile, kernel_buffer_15_016_fu_462, "kernel_buffer_15_016_fu_462");
    sc_trace(mVcdFile, trunc_ln25_fu_612_p1, "trunc_ln25_fu_612_p1");
    sc_trace(mVcdFile, tmp_9_fu_616_p18, "tmp_9_fu_616_p18");
    sc_trace(mVcdFile, zext_ln28_fu_678_p1, "zext_ln28_fu_678_p1");
    sc_trace(mVcdFile, tmp_3_fu_687_p129, "tmp_3_fu_687_p129");
    sc_trace(mVcdFile, tmp_3_fu_687_p130, "tmp_3_fu_687_p130");
    sc_trace(mVcdFile, shl_ln1_fu_1028_p3, "shl_ln1_fu_1028_p3");
    sc_trace(mVcdFile, shl_ln39_3_fu_1040_p3, "shl_ln39_3_fu_1040_p3");
    sc_trace(mVcdFile, zext_ln39_fu_1036_p1, "zext_ln39_fu_1036_p1");
    sc_trace(mVcdFile, zext_ln39_7_fu_1048_p1, "zext_ln39_7_fu_1048_p1");
    sc_trace(mVcdFile, sub_ln39_fu_1052_p2, "sub_ln39_fu_1052_p2");
    sc_trace(mVcdFile, zext_ln36_fu_1058_p1, "zext_ln36_fu_1058_p1");
    sc_trace(mVcdFile, out_h_fu_1080_p2, "out_h_fu_1080_p2");
    sc_trace(mVcdFile, shl_ln39_mid1_fu_1100_p3, "shl_ln39_mid1_fu_1100_p3");
    sc_trace(mVcdFile, shl_ln39_3_mid1_fu_1112_p3, "shl_ln39_3_mid1_fu_1112_p3");
    sc_trace(mVcdFile, zext_ln39_8_fu_1108_p1, "zext_ln39_8_fu_1108_p1");
    sc_trace(mVcdFile, zext_ln39_9_fu_1120_p1, "zext_ln39_9_fu_1120_p1");
    sc_trace(mVcdFile, sub_ln39_2_fu_1124_p2, "sub_ln39_2_fu_1124_p2");
    sc_trace(mVcdFile, add_ln39_fu_1062_p2, "add_ln39_fu_1062_p2");
    sc_trace(mVcdFile, icmp_ln36_fu_1152_p2, "icmp_ln36_fu_1152_p2");
    sc_trace(mVcdFile, xor_ln32_fu_1146_p2, "xor_ln32_fu_1146_p2");
    sc_trace(mVcdFile, select_ln32_fu_1092_p3, "select_ln32_fu_1092_p3");
    sc_trace(mVcdFile, or_ln36_fu_1178_p2, "or_ln36_fu_1178_p2");
    sc_trace(mVcdFile, out_w_fu_1172_p2, "out_w_fu_1172_p2");
    sc_trace(mVcdFile, zext_ln36_2_fu_1192_p1, "zext_ln36_2_fu_1192_p1");
    sc_trace(mVcdFile, add_ln39_4_fu_1204_p2, "add_ln39_4_fu_1204_p2");
    sc_trace(mVcdFile, select_ln32_5_fu_1138_p3, "select_ln32_5_fu_1138_p3");
    sc_trace(mVcdFile, add_ln33_fu_1224_p2, "add_ln33_fu_1224_p2");
    sc_trace(mVcdFile, grp_fu_1436_p3, "grp_fu_1436_p3");
    sc_trace(mVcdFile, sext_ln39_fu_1247_p1, "sext_ln39_fu_1247_p1");
    sc_trace(mVcdFile, zext_ln36_3_fu_1238_p1, "zext_ln36_3_fu_1238_p1");
    sc_trace(mVcdFile, mul_ln39_fu_1350_p1, "mul_ln39_fu_1350_p1");
    sc_trace(mVcdFile, select_ln32_3_fu_1355_p3, "select_ln32_3_fu_1355_p3");
    sc_trace(mVcdFile, trunc_ln3_fu_1367_p4, "trunc_ln3_fu_1367_p4");
    sc_trace(mVcdFile, sext_ln39_3_fu_1376_p1, "sext_ln39_3_fu_1376_p1");
    sc_trace(mVcdFile, select_ln36_fu_1361_p3, "select_ln36_fu_1361_p3");
    sc_trace(mVcdFile, tmp_4_fu_1386_p3, "tmp_4_fu_1386_p3");
    sc_trace(mVcdFile, xor_ln46_fu_1398_p2, "xor_ln46_fu_1398_p2");
    sc_trace(mVcdFile, select_ln46_fu_1404_p3, "select_ln46_fu_1404_p3");
    sc_trace(mVcdFile, trunc_ln46_fu_1394_p1, "trunc_ln46_fu_1394_p1");
    sc_trace(mVcdFile, sext_ln47_fu_1419_p1, "sext_ln47_fu_1419_p1");
    sc_trace(mVcdFile, add_ln47_1_fu_1422_p2, "add_ln47_1_fu_1422_p2");
    sc_trace(mVcdFile, sext_ln47_1_fu_1427_p1, "sext_ln47_1_fu_1427_p1");
    sc_trace(mVcdFile, grp_fu_1436_p0, "grp_fu_1436_p0");
    sc_trace(mVcdFile, grp_fu_1436_p1, "grp_fu_1436_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, grp_fu_1436_p00, "grp_fu_1436_p00");
#endif

    }
}

pointwise_conv2d_fix_3::~pointwise_conv2d_fix_3() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_164_16_1_1_x_U105;
    delete network_mux_1287_16_1_1_x_U106;
    delete network_mux_164_32_1_1_U107;
    delete network_mac_muladd_4ns_9ns_9s_12_1_1_U108;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const144() {
    ap_var_for_const144 = ap_const_lv32_0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_105F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv16_CE3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv16_D9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv16_F33C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv16_1279;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv16_E8F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv16_FB8E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv16_F5E3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_F25C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_F9E5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv16_F836;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv16_F619;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv16_F989;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv16_FE80;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv16_7D8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv16_8E1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv16_2194;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv16_C72;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv16_8D9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv16_F129;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv16_D76A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv16_138C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv16_E9C3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv16_EABF;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv16_F6DA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv16_45F8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv16_24C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv16_63F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv16_DD4E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv16_D5E1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv16_D9A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv16_207D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv16_139B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv16_161;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv16_9DB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv16_EB7A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv16_FB55;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv16_F9A7;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv16_7E6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv16_E7C8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv16_BCB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const41() {
    ap_var_for_const41 = ap_const_lv16_E89D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const42() {
    ap_var_for_const42 = ap_const_lv16_36A5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const43() {
    ap_var_for_const43 = ap_const_lv16_F73A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const44() {
    ap_var_for_const44 = ap_const_lv16_EB56;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const45() {
    ap_var_for_const45 = ap_const_lv16_B4F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const46() {
    ap_var_for_const46 = ap_const_lv16_D152;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const47() {
    ap_var_for_const47 = ap_const_lv16_B2D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const48() {
    ap_var_for_const48 = ap_const_lv16_F6FC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const49() {
    ap_var_for_const49 = ap_const_lv16_888;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const50() {
    ap_var_for_const50 = ap_const_lv16_266;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const51() {
    ap_var_for_const51 = ap_const_lv16_20D6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const52() {
    ap_var_for_const52 = ap_const_lv16_FE89;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const53() {
    ap_var_for_const53 = ap_const_lv16_E153;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const54() {
    ap_var_for_const54 = ap_const_lv16_FDB3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const55() {
    ap_var_for_const55 = ap_const_lv16_F676;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const56() {
    ap_var_for_const56 = ap_const_lv16_26;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const57() {
    ap_var_for_const57 = ap_const_lv16_E76A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const58() {
    ap_var_for_const58 = ap_const_lv16_63E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const59() {
    ap_var_for_const59 = ap_const_lv16_8B1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const60() {
    ap_var_for_const60 = ap_const_lv16_1956;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const61() {
    ap_var_for_const61 = ap_const_lv16_EC2C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const62() {
    ap_var_for_const62 = ap_const_lv16_D73;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const63() {
    ap_var_for_const63 = ap_const_lv16_FEF8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const64() {
    ap_var_for_const64 = ap_const_lv16_F531;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const65() {
    ap_var_for_const65 = ap_const_lv16_40E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const66() {
    ap_var_for_const66 = ap_const_lv16_15F2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const67() {
    ap_var_for_const67 = ap_const_lv16_FD54;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const68() {
    ap_var_for_const68 = ap_const_lv16_1500;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const69() {
    ap_var_for_const69 = ap_const_lv16_F5F6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const70() {
    ap_var_for_const70 = ap_const_lv16_1FCE;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const71() {
    ap_var_for_const71 = ap_const_lv16_23F6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const72() {
    ap_var_for_const72 = ap_const_lv16_197E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const73() {
    ap_var_for_const73 = ap_const_lv16_D42;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const74() {
    ap_var_for_const74 = ap_const_lv16_F58A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const75() {
    ap_var_for_const75 = ap_const_lv16_F9B8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const76() {
    ap_var_for_const76 = ap_const_lv16_E383;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const77() {
    ap_var_for_const77 = ap_const_lv16_CE7;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const78() {
    ap_var_for_const78 = ap_const_lv16_EA49;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const79() {
    ap_var_for_const79 = ap_const_lv16_23;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const80() {
    ap_var_for_const80 = ap_const_lv16_F9A2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const81() {
    ap_var_for_const81 = ap_const_lv16_2A0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const82() {
    ap_var_for_const82 = ap_const_lv16_EA37;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const83() {
    ap_var_for_const83 = ap_const_lv16_F03F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const84() {
    ap_var_for_const84 = ap_const_lv16_205;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const85() {
    ap_var_for_const85 = ap_const_lv16_45F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const86() {
    ap_var_for_const86 = ap_const_lv16_742;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const87() {
    ap_var_for_const87 = ap_const_lv16_403;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const88() {
    ap_var_for_const88 = ap_const_lv16_FDE1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const89() {
    ap_var_for_const89 = ap_const_lv16_582;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const90() {
    ap_var_for_const90 = ap_const_lv16_B6E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const91() {
    ap_var_for_const91 = ap_const_lv16_F97A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const92() {
    ap_var_for_const92 = ap_const_lv16_E934;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const93() {
    ap_var_for_const93 = ap_const_lv16_DBC6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const94() {
    ap_var_for_const94 = ap_const_lv16_F55F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const95() {
    ap_var_for_const95 = ap_const_lv16_1B6A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const96() {
    ap_var_for_const96 = ap_const_lv16_F83C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const97() {
    ap_var_for_const97 = ap_const_lv16_F90C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const98() {
    ap_var_for_const98 = ap_const_lv16_108E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const99() {
    ap_var_for_const99 = ap_const_lv16_EF5D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const100() {
    ap_var_for_const100 = ap_const_lv16_EC89;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const101() {
    ap_var_for_const101 = ap_const_lv16_2037;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const102() {
    ap_var_for_const102 = ap_const_lv16_E5C0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const103() {
    ap_var_for_const103 = ap_const_lv16_FE2B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const104() {
    ap_var_for_const104 = ap_const_lv16_13A8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const105() {
    ap_var_for_const105 = ap_const_lv16_88E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const106() {
    ap_var_for_const106 = ap_const_lv16_EE65;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const107() {
    ap_var_for_const107 = ap_const_lv16_3E8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const108() {
    ap_var_for_const108 = ap_const_lv16_A6A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const109() {
    ap_var_for_const109 = ap_const_lv16_F3DE;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const110() {
    ap_var_for_const110 = ap_const_lv16_11F1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const111() {
    ap_var_for_const111 = ap_const_lv16_1047;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const112() {
    ap_var_for_const112 = ap_const_lv16_E16;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const113() {
    ap_var_for_const113 = ap_const_lv16_1D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const114() {
    ap_var_for_const114 = ap_const_lv16_5E3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const115() {
    ap_var_for_const115 = ap_const_lv16_E41B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const116() {
    ap_var_for_const116 = ap_const_lv16_DD80;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const117() {
    ap_var_for_const117 = ap_const_lv16_2254;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const118() {
    ap_var_for_const118 = ap_const_lv16_F032;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const119() {
    ap_var_for_const119 = ap_const_lv16_F3D1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const120() {
    ap_var_for_const120 = ap_const_lv16_1238;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const121() {
    ap_var_for_const121 = ap_const_lv16_B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const122() {
    ap_var_for_const122 = ap_const_lv16_22E8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const123() {
    ap_var_for_const123 = ap_const_lv16_E718;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const124() {
    ap_var_for_const124 = ap_const_lv16_CC08;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const125() {
    ap_var_for_const125 = ap_const_lv16_2D02;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const126() {
    ap_var_for_const126 = ap_const_lv16_E057;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const127() {
    ap_var_for_const127 = ap_const_lv16_D681;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const128() {
    ap_var_for_const128 = ap_const_lv16_CC61;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const129() {
    ap_var_for_const129 = ap_const_lv16_726;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const130() {
    ap_var_for_const130 = ap_const_lv16_F222;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const131() {
    ap_var_for_const131 = ap_const_lv16_658;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const132() {
    ap_var_for_const132 = ap_const_lv16_CBA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const133() {
    ap_var_for_const133 = ap_const_lv16_F77D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const134() {
    ap_var_for_const134 = ap_const_lv16_1223;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const135() {
    ap_var_for_const135 = ap_const_lv16_1061;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const136() {
    ap_var_for_const136 = ap_const_lv16_1049;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const137() {
    ap_var_for_const137 = ap_const_lv16_F933;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const138() {
    ap_var_for_const138 = ap_const_lv16_1DFC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const139() {
    ap_var_for_const139 = ap_const_lv16_FC0B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const140() {
    ap_var_for_const140 = ap_const_lv16_F1CD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const141() {
    ap_var_for_const141 = ap_const_lv16_53B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const142() {
    ap_var_for_const142 = ap_const_lv16_38B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const143() {
    ap_var_for_const143 = ap_const_lv16_D114;
}

void pointwise_conv2d_fix_3::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state5.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        buffer_0_reg_569 = sext_ln34_reg_1554.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574_pp1_iter3_reg.read()))) {
        buffer_0_reg_569 = buffer_fu_1380_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()))) {
        i_0_reg_514 = i_fu_672_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln24_fu_600_p2.read(), ap_const_lv1_0))) {
        i_0_reg_514 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        in_d_0_reg_579 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        in_d_0_reg_579 = in_d_reg_1620.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        indvar_flatten18_reg_525 = ap_const_lv11_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1068_p2.read()))) {
        indvar_flatten18_reg_525 = add_ln31_fu_1074_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        indvar_flatten_reg_547 = ap_const_lv8_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1068_p2.read()))) {
        indvar_flatten_reg_547 = select_ln33_fu_1230_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        out_d_0_reg_492 = out_d_reg_1549.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_492 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        out_h_0_reg_536 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1068_p2.read()))) {
        out_h_0_reg_536 = select_ln31_fu_1164_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        out_w_0_reg_558 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        out_w_0_reg_558 = select_ln36_5_reg_1609.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        phi_mul_reg_503 = add_ln24_reg_1540.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_mul_reg_503 = ap_const_lv12_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln24_reg_1540 = add_ln24_fu_594_p2.read();
        out_d_reg_1549 = out_d_fu_606_p2.read();
        zext_ln24_reg_1535 = zext_ln24_fu_590_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln36_2_fu_1255_p2.read(), ap_const_lv1_1))) {
        add_ln47_reg_1640 = add_ln47_fu_1260_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln47_reg_1640_pp1_iter2_reg = add_ln47_reg_1640.read();
        add_ln47_reg_1640_pp1_iter3_reg = add_ln47_reg_1640_pp1_iter2_reg.read();
        and_ln32_reg_1593_pp1_iter2_reg = and_ln32_reg_1593_pp1_iter1_reg.read();
        and_ln32_reg_1593_pp1_iter3_reg = and_ln32_reg_1593_pp1_iter2_reg.read();
        icmp_ln31_reg_1574_pp1_iter2_reg = icmp_ln31_reg_1574_pp1_iter1_reg.read();
        icmp_ln31_reg_1574_pp1_iter3_reg = icmp_ln31_reg_1574_pp1_iter2_reg.read();
        icmp_ln33_reg_1583_pp1_iter2_reg = icmp_ln33_reg_1583_pp1_iter1_reg.read();
        icmp_ln33_reg_1583_pp1_iter3_reg = icmp_ln33_reg_1583_pp1_iter2_reg.read();
        icmp_ln36_2_reg_1636_pp1_iter2_reg = icmp_ln36_2_reg_1636.read();
        icmp_ln36_2_reg_1636_pp1_iter3_reg = icmp_ln36_2_reg_1636_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1068_p2.read()))) {
        and_ln32_reg_1593 = and_ln32_fu_1158_p2.read();
        icmp_ln33_reg_1583 = icmp_ln33_fu_1086_p2.read();
        select_ln32_4_reg_1588 = select_ln32_4_fu_1130_p3.read();
        select_ln36_4_reg_1603 = select_ln36_4_fu_1184_p3.read();
        select_ln36_6_reg_1615 = select_ln36_6_fu_1210_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        and_ln32_reg_1593_pp1_iter1_reg = and_ln32_reg_1593.read();
        icmp_ln31_reg_1574 = icmp_ln31_fu_1068_p2.read();
        icmp_ln31_reg_1574_pp1_iter1_reg = icmp_ln31_reg_1574.read();
        icmp_ln33_reg_1583_pp1_iter1_reg = icmp_ln33_reg_1583.read();
        select_ln36_4_reg_1603_pp1_iter1_reg = select_ln36_4_reg_1603.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574.read()))) {
        icmp_ln36_2_reg_1636 = icmp_ln36_2_fu_1255_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1068_p2.read()))) {
        in_d_reg_1620 = in_d_fu_1218_p2.read();
        select_ln36_5_reg_1609 = select_ln36_5_fu_1196_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574_pp1_iter1_reg.read()))) {
        input_load_reg_1645 = input_r_q0.read();
        tmp_reg_1650 = tmp_fu_1310_p18.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && 
   esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_F)) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && 
   esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_8))))) {
        kernel_buffer_15_016_fu_462 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_1))) {
        kernel_buffer_15_17_fu_410 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_2))) {
        kernel_buffer_15_18_fu_414 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_3))) {
        kernel_buffer_15_19_fu_418 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_4))) {
        kernel_buffer_15_20_fu_422 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_5))) {
        kernel_buffer_15_21_fu_426 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_6))) {
        kernel_buffer_15_22_fu_430 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_7))) {
        kernel_buffer_15_23_fu_434 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_9))) {
        kernel_buffer_15_24_fu_438 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_A))) {
        kernel_buffer_15_25_fu_442 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_B))) {
        kernel_buffer_15_26_fu_446 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_C))) {
        kernel_buffer_15_27_fu_450 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_D))) {
        kernel_buffer_15_28_fu_454 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_518_p4.read(), ap_const_lv4_E))) {
        kernel_buffer_15_29_fu_458 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()) && esl_seteq<1,4,4>(ap_const_lv4_0, ap_phi_mux_i_0_phi_fu_518_p4.read()))) {
        kernel_buffer_15_fu_406 = kernel_buffer_0_fu_949_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574_pp1_iter2_reg.read()))) {
        mul_ln39_reg_1655 = mul_ln39_fu_1350_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln24_fu_600_p2.read(), ap_const_lv1_0))) {
        sext_ln34_reg_1554 = sext_ln34_fu_654_p1.read();
        shl_ln_reg_1561 = shl_ln_fu_658_p3.read();
    }
}

void pointwise_conv2d_fix_3::thread_add_ln24_fu_594_p2() {
    add_ln24_fu_594_p2 = (!phi_mul_reg_503.read().is_01() || !ap_const_lv12_C4.is_01())? sc_lv<12>(): (sc_biguint<12>(phi_mul_reg_503.read()) + sc_biguint<12>(ap_const_lv12_C4));
}

void pointwise_conv2d_fix_3::thread_add_ln31_fu_1074_p2() {
    add_ln31_fu_1074_p2 = (!indvar_flatten18_reg_525.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten18_reg_525.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void pointwise_conv2d_fix_3::thread_add_ln33_fu_1224_p2() {
    add_ln33_fu_1224_p2 = (!indvar_flatten_reg_547.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(indvar_flatten_reg_547.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void pointwise_conv2d_fix_3::thread_add_ln39_4_fu_1204_p2() {
    add_ln39_4_fu_1204_p2 = (!select_ln32_4_fu_1130_p3.read().is_01() || !zext_ln36_2_fu_1192_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(select_ln32_4_fu_1130_p3.read()) + sc_biguint<9>(zext_ln36_2_fu_1192_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln39_fu_1062_p2() {
    add_ln39_fu_1062_p2 = (!sub_ln39_fu_1052_p2.read().is_01() || !zext_ln36_fu_1058_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(sub_ln39_fu_1052_p2.read()) + sc_biguint<9>(zext_ln36_fu_1058_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln47_1_fu_1422_p2() {
    add_ln47_1_fu_1422_p2 = (!zext_ln24_reg_1535.read().is_01() || !sext_ln47_fu_1419_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln24_reg_1535.read()) + sc_bigint<13>(sext_ln47_fu_1419_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln47_fu_1260_p2() {
    add_ln47_fu_1260_p2 = (!zext_ln36_3_fu_1238_p1.read().is_01() || !select_ln32_4_reg_1588.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln36_3_fu_1238_p1.read()) + sc_biguint<9>(select_ln32_4_reg_1588.read()));
}

void pointwise_conv2d_fix_3::thread_and_ln32_fu_1158_p2() {
    and_ln32_fu_1158_p2 = (icmp_ln36_fu_1152_p2.read() & xor_ln32_fu_1146_p2.read());
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[5];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void pointwise_conv2d_fix_3::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state5_pp1_stage0_iter0() {
    ap_block_state5_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state6_pp1_stage0_iter1() {
    ap_block_state6_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state7_pp1_stage0_iter2() {
    ap_block_state7_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state8_pp1_stage0_iter3() {
    ap_block_state8_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state9_pp1_stage0_iter4() {
    ap_block_state9_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_condition_pp1_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(icmp_ln31_fu_1068_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln24_fu_600_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void pointwise_conv2d_fix_3::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_i_0_phi_fu_518_p4() {
    ap_phi_mux_i_0_phi_fu_518_p4 = i_0_reg_514.read();
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_in_d_0_phi_fu_583_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_in_d_0_phi_fu_583_p4 = in_d_reg_1620.read();
    } else {
        ap_phi_mux_in_d_0_phi_fu_583_p4 = in_d_0_reg_579.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_out_w_0_phi_fu_562_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1574.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_562_p4 = select_ln36_5_reg_1609.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_562_p4 = out_w_0_reg_558.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln24_fu_600_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_buffer_fu_1380_p2() {
    buffer_fu_1380_p2 = (!sext_ln39_3_fu_1376_p1.read().is_01() || !select_ln36_fu_1361_p3.read().is_01())? sc_lv<23>(): (sc_bigint<23>(sext_ln39_3_fu_1376_p1.read()) + sc_biguint<23>(select_ln36_fu_1361_p3.read()));
}

void pointwise_conv2d_fix_3::thread_grp_fu_1436_p0() {
    grp_fu_1436_p0 =  (sc_lv<4>) (grp_fu_1436_p00.read());
}

void pointwise_conv2d_fix_3::thread_grp_fu_1436_p00() {
    grp_fu_1436_p00 = esl_zext<12,4>(select_ln36_4_reg_1603.read());
}

void pointwise_conv2d_fix_3::thread_grp_fu_1436_p1() {
    grp_fu_1436_p1 =  (sc_lv<9>) (ap_const_lv12_C4);
}

void pointwise_conv2d_fix_3::thread_i_fu_672_p2() {
    i_fu_672_p2 = (!i_0_reg_514.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_reg_514.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_icmp_ln24_fu_600_p2() {
    icmp_ln24_fu_600_p2 = (!out_d_0_reg_492.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(out_d_0_reg_492.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_3::thread_icmp_ln26_fu_666_p2() {
    icmp_ln26_fu_666_p2 = (!i_0_reg_514.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_514.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_icmp_ln31_fu_1068_p2() {
    icmp_ln31_fu_1068_p2 = (!indvar_flatten18_reg_525.read().is_01() || !ap_const_lv11_620.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten18_reg_525.read() == ap_const_lv11_620);
}

void pointwise_conv2d_fix_3::thread_icmp_ln33_fu_1086_p2() {
    icmp_ln33_fu_1086_p2 = (!indvar_flatten_reg_547.read().is_01() || !ap_const_lv8_70.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_547.read() == ap_const_lv8_70);
}

void pointwise_conv2d_fix_3::thread_icmp_ln36_2_fu_1255_p2() {
    icmp_ln36_2_fu_1255_p2 = (!in_d_reg_1620.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(in_d_reg_1620.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_icmp_ln36_fu_1152_p2() {
    icmp_ln36_fu_1152_p2 = (!ap_phi_mux_in_d_0_phi_fu_583_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_in_d_0_phi_fu_583_p4.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_in_d_fu_1218_p2() {
    in_d_fu_1218_p2 = (!select_ln36_4_fu_1184_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln36_4_fu_1184_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (zext_ln39_6_fu_1250_p1.read());
}

void pointwise_conv2d_fix_3::thread_input_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_kernel_buffer_0_fu_949_p1() {
    kernel_buffer_0_fu_949_p1 = esl_sext<32,16>(tmp_3_fu_687_p130.read());
}

void pointwise_conv2d_fix_3::thread_mul_ln39_fu_1350_p1() {
    mul_ln39_fu_1350_p1 = input_load_reg_1645.read();
}

void pointwise_conv2d_fix_3::thread_mul_ln39_fu_1350_p2() {
    mul_ln39_fu_1350_p2 = (!tmp_reg_1650.read().is_01() || !mul_ln39_fu_1350_p1.read().is_01())? sc_lv<32>(): sc_bigint<32>(tmp_reg_1650.read()) * sc_bigint<16>(mul_ln39_fu_1350_p1.read());
}

void pointwise_conv2d_fix_3::thread_or_ln36_fu_1178_p2() {
    or_ln36_fu_1178_p2 = (and_ln32_fu_1158_p2.read() | icmp_ln33_fu_1086_p2.read());
}

void pointwise_conv2d_fix_3::thread_out_d_fu_606_p2() {
    out_d_fu_606_p2 = (!out_d_0_reg_492.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(out_d_0_reg_492.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void pointwise_conv2d_fix_3::thread_out_h_fu_1080_p2() {
    out_h_fu_1080_p2 = (!out_h_0_reg_536.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(out_h_0_reg_536.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_out_w_fu_1172_p2() {
    out_w_fu_1172_p2 = (!select_ln32_fu_1092_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln32_fu_1092_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln47_fu_1431_p1.read());
}

void pointwise_conv2d_fix_3::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_output_r_d0() {
    output_r_d0 = (select_ln46_fu_1404_p3.read() & trunc_ln46_fu_1394_p1.read());
}

void pointwise_conv2d_fix_3::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(icmp_ln36_2_reg_1636_pp1_iter3_reg.read(), ap_const_lv1_1))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_select_ln31_fu_1164_p3() {
    select_ln31_fu_1164_p3 = (!icmp_ln33_fu_1086_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln33_fu_1086_p2.read()[0].to_bool())? out_h_fu_1080_p2.read(): out_h_0_reg_536.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_3_fu_1355_p3() {
    select_ln32_3_fu_1355_p3 = (!icmp_ln33_reg_1583_pp1_iter3_reg.read()[0].is_01())? sc_lv<23>(): ((icmp_ln33_reg_1583_pp1_iter3_reg.read()[0].to_bool())? sext_ln34_reg_1554.read(): buffer_0_reg_569.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_4_fu_1130_p3() {
    select_ln32_4_fu_1130_p3 = (!icmp_ln33_fu_1086_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln33_fu_1086_p2.read()[0].to_bool())? sub_ln39_2_fu_1124_p2.read(): sub_ln39_fu_1052_p2.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_5_fu_1138_p3() {
    select_ln32_5_fu_1138_p3 = (!icmp_ln33_fu_1086_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln33_fu_1086_p2.read()[0].to_bool())? sub_ln39_2_fu_1124_p2.read(): add_ln39_fu_1062_p2.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_fu_1092_p3() {
    select_ln32_fu_1092_p3 = (!icmp_ln33_fu_1086_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln33_fu_1086_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_w_0_phi_fu_562_p4.read());
}

void pointwise_conv2d_fix_3::thread_select_ln33_fu_1230_p3() {
    select_ln33_fu_1230_p3 = (!icmp_ln33_fu_1086_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln33_fu_1086_p2.read()[0].to_bool())? ap_const_lv8_1: add_ln33_fu_1224_p2.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_4_fu_1184_p3() {
    select_ln36_4_fu_1184_p3 = (!or_ln36_fu_1178_p2.read()[0].is_01())? sc_lv<4>(): ((or_ln36_fu_1178_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_in_d_0_phi_fu_583_p4.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_5_fu_1196_p3() {
    select_ln36_5_fu_1196_p3 = (!and_ln32_fu_1158_p2.read()[0].is_01())? sc_lv<4>(): ((and_ln32_fu_1158_p2.read()[0].to_bool())? out_w_fu_1172_p2.read(): select_ln32_fu_1092_p3.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_6_fu_1210_p3() {
    select_ln36_6_fu_1210_p3 = (!and_ln32_fu_1158_p2.read()[0].is_01())? sc_lv<9>(): ((and_ln32_fu_1158_p2.read()[0].to_bool())? add_ln39_4_fu_1204_p2.read(): select_ln32_5_fu_1138_p3.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_fu_1361_p3() {
    select_ln36_fu_1361_p3 = (!and_ln32_reg_1593_pp1_iter3_reg.read()[0].is_01())? sc_lv<23>(): ((and_ln32_reg_1593_pp1_iter3_reg.read()[0].to_bool())? sext_ln34_reg_1554.read(): select_ln32_3_fu_1355_p3.read());
}

void pointwise_conv2d_fix_3::thread_select_ln46_fu_1404_p3() {
    select_ln46_fu_1404_p3 = (!xor_ln46_fu_1398_p2.read()[0].is_01())? sc_lv<16>(): ((xor_ln46_fu_1398_p2.read()[0].to_bool())? ap_const_lv16_FFFF: ap_const_lv16_0);
}

void pointwise_conv2d_fix_3::thread_sext_ln34_fu_654_p1() {
    sext_ln34_fu_654_p1 = esl_sext<23,16>(tmp_9_fu_616_p18.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln39_3_fu_1376_p1() {
    sext_ln39_3_fu_1376_p1 = esl_sext<23,19>(trunc_ln3_fu_1367_p4.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln39_fu_1247_p1() {
    sext_ln39_fu_1247_p1 = esl_sext<32,12>(grp_fu_1436_p3.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln47_1_fu_1427_p1() {
    sext_ln47_1_fu_1427_p1 = esl_sext<32,13>(add_ln47_1_fu_1422_p2.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln47_fu_1419_p1() {
    sext_ln47_fu_1419_p1 = esl_sext<13,9>(add_ln47_reg_1640_pp1_iter3_reg.read());
}

void pointwise_conv2d_fix_3::thread_shl_ln1_fu_1028_p3() {
    shl_ln1_fu_1028_p3 = esl_concat<4,4>(out_h_0_reg_536.read(), ap_const_lv4_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln39_3_fu_1040_p3() {
    shl_ln39_3_fu_1040_p3 = esl_concat<4,1>(out_h_0_reg_536.read(), ap_const_lv1_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln39_3_mid1_fu_1112_p3() {
    shl_ln39_3_mid1_fu_1112_p3 = esl_concat<4,1>(out_h_fu_1080_p2.read(), ap_const_lv1_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln39_mid1_fu_1100_p3() {
    shl_ln39_mid1_fu_1100_p3 = esl_concat<4,4>(out_h_fu_1080_p2.read(), ap_const_lv4_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln_fu_658_p3() {
    shl_ln_fu_658_p3 = esl_concat<4,3>(trunc_ln25_fu_612_p1.read(), ap_const_lv3_0);
}

void pointwise_conv2d_fix_3::thread_sub_ln39_2_fu_1124_p2() {
    sub_ln39_2_fu_1124_p2 = (!zext_ln39_8_fu_1108_p1.read().is_01() || !zext_ln39_9_fu_1120_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln39_8_fu_1108_p1.read()) - sc_biguint<9>(zext_ln39_9_fu_1120_p1.read()));
}

void pointwise_conv2d_fix_3::thread_sub_ln39_fu_1052_p2() {
    sub_ln39_fu_1052_p2 = (!zext_ln39_fu_1036_p1.read().is_01() || !zext_ln39_7_fu_1048_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln39_fu_1036_p1.read()) - sc_biguint<9>(zext_ln39_7_fu_1048_p1.read()));
}

void pointwise_conv2d_fix_3::thread_tmp_3_fu_687_p129() {
    tmp_3_fu_687_p129 = (!shl_ln_reg_1561.read().is_01() || !zext_ln28_fu_678_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(shl_ln_reg_1561.read()) + sc_biguint<7>(zext_ln28_fu_678_p1.read()));
}

void pointwise_conv2d_fix_3::thread_tmp_4_fu_1386_p3() {
    tmp_4_fu_1386_p3 = buffer_fu_1380_p2.read().range(22, 22);
}

void pointwise_conv2d_fix_3::thread_trunc_ln25_fu_612_p1() {
    trunc_ln25_fu_612_p1 = out_d_0_reg_492.read().range(4-1, 0);
}

void pointwise_conv2d_fix_3::thread_trunc_ln3_fu_1367_p4() {
    trunc_ln3_fu_1367_p4 = mul_ln39_reg_1655.read().range(31, 13);
}

void pointwise_conv2d_fix_3::thread_trunc_ln46_fu_1394_p1() {
    trunc_ln46_fu_1394_p1 = buffer_fu_1380_p2.read().range(16-1, 0);
}

void pointwise_conv2d_fix_3::thread_xor_ln32_fu_1146_p2() {
    xor_ln32_fu_1146_p2 = (icmp_ln33_fu_1086_p2.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_3::thread_xor_ln46_fu_1398_p2() {
    xor_ln46_fu_1398_p2 = (tmp_4_fu_1386_p3.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_3::thread_zext_ln24_fu_590_p1() {
    zext_ln24_fu_590_p1 = esl_zext<13,12>(phi_mul_reg_503.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln28_fu_678_p1() {
    zext_ln28_fu_678_p1 = esl_zext<7,4>(i_0_reg_514.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln36_2_fu_1192_p1() {
    zext_ln36_2_fu_1192_p1 = esl_zext<9,4>(out_w_fu_1172_p2.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln36_3_fu_1238_p1() {
    zext_ln36_3_fu_1238_p1 = esl_zext<9,4>(select_ln36_5_reg_1609.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln36_fu_1058_p1() {
    zext_ln36_fu_1058_p1 = esl_zext<9,4>(ap_phi_mux_out_w_0_phi_fu_562_p4.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_6_fu_1250_p1() {
    zext_ln39_6_fu_1250_p1 = esl_zext<64,32>(sext_ln39_fu_1247_p1.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_7_fu_1048_p1() {
    zext_ln39_7_fu_1048_p1 = esl_zext<9,5>(shl_ln39_3_fu_1040_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_8_fu_1108_p1() {
    zext_ln39_8_fu_1108_p1 = esl_zext<9,8>(shl_ln39_mid1_fu_1100_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_9_fu_1120_p1() {
    zext_ln39_9_fu_1120_p1 = esl_zext<9,5>(shl_ln39_3_mid1_fu_1112_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_fu_1036_p1() {
    zext_ln39_fu_1036_p1 = esl_zext<9,8>(shl_ln1_fu_1028_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln47_fu_1431_p1() {
    zext_ln47_fu_1431_p1 = esl_zext<64,32>(sext_ln47_1_fu_1427_p1.read());
}

void pointwise_conv2d_fix_3::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln24_fu_600_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_666_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_fu_1068_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln31_fu_1068_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXXXX";
            break;
    }
}

}

