INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/FSM/lift controller using case statement/lift_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lift_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/FSM/lift controller using case statement/lift_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lift_tb
