-- -------------------------------------------------------------
--
-- Generated Configuration for ent_b
--
-- Generated
--  by:  wig
--  on:  Thu Oct 20 06:53:04 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_b-struct-conf-c.vhd,v 1.1 2005/10/24 12:14:04 wig Exp $
-- $Date: 2005/10/24 12:14:04 $
-- $Log: ent_b-struct-conf-c.vhd,v $
-- Revision 1.1  2005/10/24 12:14:04  wig
-- added output.language.verilog = ansistyle,2001param
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.62 2005/10/19 15:40:06 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.38 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_b_struct_conf / ent_b
--
configuration ent_b_struct_conf of ent_b is

	for struct

			-- Generated Configuration
			for inst_ba : ent_ba
				use configuration work.ent_ba_struct_conf;
			end for;


	end for; 
end ent_b_struct_conf;
--
-- End of Generated Configuration ent_b_struct_conf
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
