INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhep/vivado_proj/clock_divider1/clock_divider1.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
ERROR: [VRFC 10-3760] type 'unsigned' does not match with the integer literal [/home/dhep/vivado_proj/clock_divider1/clock_divider1.srcs/sources_1/new/Clock_Divider.vhd:12]
ERROR: [VRFC 10-3760] type 'unsigned' does not match with the integer literal [/home/dhep/vivado_proj/clock_divider1/clock_divider1.srcs/sources_1/new/Clock_Divider.vhd:20]
ERROR: [VRFC 10-3760] type 'unsigned' does not match with the integer literal [/home/dhep/vivado_proj/clock_divider1/clock_divider1.srcs/sources_1/new/Clock_Divider.vhd:26]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/dhep/vivado_proj/clock_divider1/clock_divider1.srcs/sources_1/new/Clock_Divider.vhd:10]
INFO: [VRFC 10-8704] VHDL file '/home/dhep/vivado_proj/clock_divider1/clock_divider1.srcs/sources_1/new/Clock_Divider.vhd' is ignored due to errors
