library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity dynamic_clk_divider is
port(

);
end dynamic_clk_divider;

architecture divider of dynamic_clk_divider is
begin

end divider;