// Seed: 2612627078
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    input  id_3
);
  assign id_2 = id_3 ? 1 : id_0;
  logic id_4;
  logic id_5 = 1;
  logic id_6;
  logic id_7 = 1;
  assign id_2 = 1;
  type_12(
      id_1, 1
  );
endmodule
