<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="441" />
   <clocksource preferredWidth="441" />
   <frequency preferredWidth="422" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Embedded Processors,Library/Verification/Debug &amp; Performance,Library/Peripherals,Library/Peripherals/Debug and Performance,Library/Verification,Project,Library" />
 <window width="1600" height="860" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   simulation="VHDL"
   testbench_system="STANDARD"
   synthesis="VHDL"
   testbench_simulation="VHDL" />
</preferences>
