t analyt delay model vlsi interconnect ramp input a elmor delay wide use analyt estim interconnect delay performancedriven synthesi layout vlsi rout topolog howev typic rlc interconnect ramp input elmor delay deviat spicecomput delay sinc independ rise time input ramp signal develop new analyt delay model base first second moment interconnect transfer function input ramp signal finit rise time delay estim use first moment base analyt model within spicecomput delay model base first second moment within spice across wide rang interconnect paramet valu evalu analyt model sever order magnitud faster simul use spice also describ extens approach estim sourcesink delay arbitrari interconnect tree b introduct accur calcul propag delay vlsi interconnect critic design high speed system transmiss line effect play import role determin interconnect delay system perform exist techniqu basedon either simul analyt formula simul method spice give accur insight arbitrari interconnect structur comput expens faster methodsbasedonmo match techniqu propos still expens use layout optim thu elmor delay first order approxim delay step input still wide use delay model performancedriven synthesi clock distribut steiner global rout topolog howev elmor delay cannot appli estim delay interconnect line ramp input sourc inaccuraci harm current performancedriven rout method tri determin optim interconnect segment length width as well driver size previou momentbas approach comput respons interconnect ramp input within simulationbas methodolog previou work given analyt delay estim modelsbasedon first moment recent present lower upper bound ramp input delay model elmor model ramp input we refer model analyt ramp input model t ad paper delay estim analyt ramp input model much spicecomput delay threshold voltag analyt ramp input model cannot use obtain threshold delay variou threshold voltag author use elmor delay upper bound threshold delay rc interconnect line arbitrari input waveform howev find elmor delay close spicecomput threshold delay and depend input slew time driver resist either greater less spicecomput delay see section below paper give new accur analyt delay estim distribut rlc interconnect ramp input experiment valid analysi delay formula model vlsi interconnect line variou combin sourc load paramet ap princip author correspond address sudhakar muddu muddumtisgicom andrew b kahng current sabbat leav cadenc design system akcadencecom pli differ input rise time obtain delay estim spice elmor delay propos analyt delay model rang test case elmor delay estim vari much spicecomput delay input rise time increas elmor delay deviat even spicecomput delay contrast singlepol delay estim within spice delay twopol delay estim within spice delay sinc analyt model time complex evalu elmor model believ use performancedriven rout methodolog organ paper follow section discuss delay model previous propos interconnect line step input section present new analyt delay definit interconnect line ramp input section discuss variou threshold delay model singlepol approxim interconnect transfer function section give variou threshold delay model twopol approxim section extend delay model approach interconnect tree section conclud experiment result variou combin input rise time interconnect paramet previou delay model step input transfer function rlc interconnect line sourc load imped figur obtain use abcd paramet coshqh z sinhqh slsc propag constant z rsl characterist imped h resist in ductanc capacit per unit length h length line variabl b k call coeffici transfer function directli relat moment transfer function expand transfer function maclaurin seri around infinit seri comput respons seri truncat desir order method pad e approxim wide use comput respons transfer function case resist sourc r capacit load c l imped coeffici transfer function obtain b effici delay estim interconnect line typic deriv consid singl interconnect line resist sourc capacit load imped delay formula interconnect tree come recurs applic formula singl line elmor delay first order delay estim interconnect line step input equal first moment system impuls respons ie coeffici first moment system transfer function hs appli definit hs equat see elmor delay equal coeffici b use threshold delay refer delay measur point input signal zero comput delay rel input signal subtract correspond threshold delay input signal eg threshold voltag delay input ramp r z distribut rlc line figur port model distribut rlc line sourc imped z load imped z consid one pole transfer function ie approxim denomin polynomi first moment singl pole respons obtain singl pole transfer function equal invers elmor delay ed henc delay arbitrari threshold singl pole respons directli relat elmor delay elmor delay actual correspondsto threshold voltag singl pole respons exampl delay threshold voltag b delay threshold voltag b although elmor delay wide use interconnect time analysi cannot accur estim delay rlc interconnect line appropri represent interconnect whose induct imped cannot neglect crit ical elmor delay cannot estim delay input signal ramp analyt ramp delay definit practic input gate root tree ramp finit rise or fall time publish analyt delay model ramp input wenow propos variou ramp delay definit also comput analyt delay expressionsus first one two moment transfer function discuss delay model rise ramp input onli sinc analys easili extend fall ramp input time voltag time voltag a b figur ramp input function a finit ramp rise time r b finit ramp decompos two shift infinit ramp rise ramp input finit rise ramp input shown figur express time domain v denot step function finit ramp input transform domain v transform domain output respons recent havedevelopeda accur analyt delay model consideringinduc tive effect basedon first andsecondmo transfer function model give accur estim compar spicecomput delay valid step input give two distinct deriv analyt ramp delay estim elmor definit appli elmor origin definit delay step input yield analyt delay ad ramp input ie t deriv output respons finit ramp input take laplac transform v t z tv equat impli analyt ramp input delay ad time domain equal first moment deriv re spons transform domain ad equal first moment or coeffici s function v equal delta v deriv respons transform domain therefor analyt ramp input delay ed elmor delay step input ie first moment transfer function anoth definit delay base formula given yield result equat group delay definit concept group delay initi defin step input vlach et al give group delay definit comput ramp input delay similar show converg analyt express equat recal group delay defineda neg rate chang phase characterist f output responsev w respect frequenc zero frequenc ie w comput phase characterist output respons first comput output responsev s transform domain substitut laplac variabl r r r real imaginari part input ramp function write transfer function term numer denomin polynomi then phase characterist output respons tan obtain group delay f singlepol analysi approxim system transfer function first moment or coeffici s hs then output respons infinit ramp u correspond timedomain respons gammat timedomain respons finit ramp therefor gammat gammat gammat r note v t tend final valu v expect useda similar singlepol analysi comput delay transit time solv respons equat appli newtonraphson iter analyt delay model turn use analyt ramp delay comput use definit section output respons given equat lead result tdt v tdt threshold voltag correspond analyt ramp delay section gave two differ method comput analyt ramp input delay output respons threshold voltag correspond analyt delay known must comput substitut ad time either infinit finit ramp respons comput threshold voltag infinit ramp respons equat get limit b threshold voltag reduc u henc larg risetim small first moment transfer function analyt delay ad correspondsto threshold voltag use finit ramp respons equat give e limit b threshold voltag reduc v henc small risetim larg first moment transfer function analyt delay ad correspond threshold voltag see choic r b threshold voltag correspond analyt delay ad transform time domain respect use ux uxt indic respons infinit ramp input vx vxt indic respons finit ramp input threshold delay model condit comput threshold delay use finit infinit ramp respons ramp input delay threshold voltag comput use infinit ramp respons equat ramp delay less rise time r use finit ramp respons equat ramp delay greater r exampl delay threshold th figur comput use infinit ramp respons delay threshold th comput use finit ramp respons determin infinit ramp respons use write threshold voltag correspond risetim r term interconnect rise time paramet time voltag th th figur ramp input delay variou threshold voltag here v r threshold voltag delay interconnect equal r let v th threshold voltag interest finit ramp respons express fraction steadi state voltag delay calcul use equat v th v r delay calcul use equat th figur variat threshold voltag delay equal risetim r respect factor b observ equat rearrang obtain condit given threshold voltag v th condit delay calcul use infinit ramp respons condit delay calcul use finit ramp respons figur show variat v r respect factor b threshold voltag v r v ie sinc submicron interconnect network small risetim larg propag delay delay threshold voltag interest like comput consid finit ramp respons develop equat threshold delay use infinit ramp respons model infinit ramp respons equat threshold delay gammat rd u th threshold voltag interest infinit ramp re spons solv recurs equat less iter simpl backsubstitut with ad start valu interconnect configur consid obtain closedform delay formula approxim rd exponenti term f t ad yield here f t ad dependson threshold voltag ad delay estim improv express rd u th r t rd sinc threshold delay infinit ramp responset rd greater threshold delay infinit ramp input u th r make chang delay variabl equat get expand taylor seri consid first three term yield th r th r solv rd equat threshold delay express th r e th r use rd valu f t ad exponenti term equat obtain delay valu close valu obtain solv equat iter threshold delay use finit ramp respons model finit ramp respons equat th t r gammat rd gammat rd gammat r collect threshold delay rd term obtain th a threshold condit delay calcul use infinit ramp respons delay calcul use finit ramp respons otherwis similarli threshold condit delay calcul use infinit ramp respons b function f t ad approximatedbi f t ad th threshold delay system analyt delay time constant delay estim use approxim reason close spicecomput delay factor f larg variat f difficult fit threshold delay correspond spice delay model sinc threshold delay comput finit ramp respons greater r altern formula threshold delay obtain express rd substitut equat yield th t r gammat r gammat rd gammat rd therefor delay factor f shown figur factor f r find good approxim f fit spicecomput de lay sinc variat f valu small howev rang interconnect configur studi model model gave essenti ident result henc section report result model onli figur variat factor f respect b twopol analysi twopol methodolog interconnect respons comput step input discuss interconnect tree or line transfer function special form numer polynomi constant ie approxim term yield hssb s b case resist sourc r capacit load c l imped transfer function coeffici given rc form transfer function output respons infinit ramp input u correspond timedomain respons ut unit step function timedomain respons finit ramp note first second moment transfer function obtain coeffici b b ie use coeffici notat moment notat interchang accord simplic express threshold delay model depend sign b pole transfer function either real complex howev case interest pole turn real discuss delay model case real pole condit pole real b magnitud js j greater js j second term timedomain responsedecreasesrapidli compar first term henc twopol infinit ramp respons approxim finit ramp respons v t note residu k posit quantiti pole neg valu respons converg threshold delay infinit ramp respons model delay rd threshold voltag u th obtain again solv recurs equat less iter simpl backsubstitut with ad start valu interconnect configurationsw consid anoth way evalu iter equat substitut f t ad rd exponenti term yield depend threshold voltag ad exampl threshold voltag f t ad threshold voltag found delay valu use equat close valu obtain solv equat it erat similar analysi model better approxim f t ad term obtain express rd u th sinc rd greater threshold delay infinit ramp input th r threshold delay finit ramp respons model delay rd threshold voltag v th obtain respons th sinc valu pole neg quantiti e gamma posit residu b also posit thu delay express reduc factor f vari wide model sinc threshold delay comput finit ramp respons greater r altern formula threshold delay obtain assum form substitut equat yield th therefor delay factor f vari small rang rang interconnect configur studi model model gave essenti ident result henc section report result model onli give detail discuss twopol model case complex pole interconnect tree final describ extend analyt model estim delay arbitrari interconnect tree rlc network call rlc tree contain close path resistor inductor ie resistor inductor float respect ground capacitor connect ground consid rlc interconnect tree root or sourc set sink or leav ng uniqu path root sink node denot pi refer main path edgesnod main path refer offpath edgesnod model edg main path tree use lump rlc segment eg l t p model approxim offpath subtre root node admit tanc node i admitt equal i capacit node c subtre node i ii sum capacit node c subtre admitt ti otherwis word node offpath subtre node offpath subtre approxim main path reduc rli equival circuit two admitt moment need comput exact transfer function moment comput main path k th model limit tradit segment model accuraci result would like improv use nonuniform segment model design perfectli match loword moment distribut rlc line r l n figur represent main path tree distribut line model use rlc segment indic offpath subtre admitt node i coeffici b k transfer function gener rli circuit figur obtain use recurs equat given first second coeffici transfer function first second moment express term coeffici given sourcesink pair coeffici comput linear time travers main path use equat obtain transfer function coeffici experiment result evalu model simul variou rlc interconnect line differ sourceloadimpedancesand differ input rise time consid typic interconnect paramet encount singlechip interconnect length interconnect m sourc resist vari w load capacit vari p f also consid ps ps rise time input ramp experi comput exact delay respons load use spice simul step input delay comput use elmor delay formula multipli appropri constant given threshold voltag exampl elmor delay threshold voltag b threshold voltag b unlik find elmor delay close spicecomput threshold delay and depend rise time signal driver resist either greater less spicecomput delay eg rise time ps elmor delay case less spicecomput delay also increas rise time input signal caus elmor delay deviat spicecomput delay see tabl comparison also present delay estim use analyt ramp delay model ad rise time ramp input increas ps ps spice delay threshold increas approxim ps suggest delay threshold voltag proport r effect rise time well model analyt ramp delay model ad comput ramp input delay use singlepol methodolog use either model model depend valu first moment b threshold voltag interest similarli comput ramp input delay use twopol methodolog use either model model depend valu b threshold voltag interest if delay comput use infinit ramp respons mark delay tabl tabl give and delay estim ramp input ps rise time tabl give delay estim ramp input ps rise time rang test case elmor delay estim much away spicecomput delay contrast singlepol delay estim within spice delay twopol delay estim within spice delay conclus fast delay estim method opposedto simul techniqu need increment performancedriven layout synthesi estim method base elmor delay step input although effici cannot accur estim delay rlc interconnect line obtain new analyt delay model ramp input base first second moment rlc interconnect line result delay estim significantli accur elmor delay estim also describ extend delay model estim sourcesink delay arbitrari interconnect tree r modern transmiss line theori applic the transient respons damp linear network particular regard wideband amplifi ramp input respons rc tree network timingmodel formo circuit the elmor delay bound rc tree gener input signal signal degradationthroughmodul pin vlsi pack age twopoleanalysi interconnectiontre accur analyt delay model vlsi intercon nect analyt delay model vlsi interconnect ramp input signal delay gener rc network waveform moment method improv interconnect analysi asymptot waveform evalu time anali si awespic gener tool accur effici simul interconnect problem rice rapid interconnect circuit evalu ator signal delay rc tree network simpl express interconnect delay input transit time fast approximationof transient respons lossi transmiss line tree group delay estim delay logic exact momentmatch model transmiss line applic interconnect delay estim a simplifi synthesi transmiss line tree structur tr signal degrad modul pin vlsi packag awespic gener tool accur effici simul interconnect problem waveform moment method improv interconnect analysi fast approxim transient respons lossi transmis line tree simplifi synthesi transmiss line tree structur exact moment match model transmiss line applic interconnect delay estim elmor delay bound rc tree gener input signal ctr jun chen lei he decoupl method analysi coupl rlc interconnect proceed th acm great lake symposium vlsi april new york new york usa tao lin emrah acar lawrenc pileggi hgamma rc delay metric base gamma distribut approxim homogen respons proceed ieeeacm intern confer computeraid design p novemb san jose california unit state andrew b kahng sudhakar muddu new effici algorithm comput effect capacit proceed intern symposium physic design p april monterey california unit state kanak agarw denni sylvest david blaauw simpl metric slew rate rc circuit base two circuit moment proceed th confer design autom june anaheim ca usa taeyong je yungseon eo effici signal integr verif method multicoupl rlc interconnect line asynchron circuit switch proceed th intern symposium qualiti electron design p march roni kay lawrenc pileggi primo probabl interpret moment delay calcul proceed th annual confer design autom p june san francisco california unit state lawrenc pileggi time metric physic design deep submicron technolog proceed intern symposium physic design p april monterey california unit state youxin gao d f wong shape vlsi wire minim delay use transmiss line model proceed ieeeacm intern confer computeraid design p novemb san jose california unit state min chen yu cao analysi puls signal lowpow onchip global bu design proceed th intern symposium qualiti electron design p march youxin gao d f wong wires delay minim ring control use transmiss line model proceed confer design autom test europ p march pari franc