// Generated by CIRCT unknown git version
module alu_slice(	// file.cleaned.mlir:2:3
  input  op2,	// file.cleaned.mlir:2:27
         op1,	// file.cleaned.mlir:2:41
         cy_in,	// file.cleaned.mlir:2:55
         R,	// file.cleaned.mlir:2:71
         S,	// file.cleaned.mlir:2:83
         V,	// file.cleaned.mlir:2:95
  output cy_out,	// file.cleaned.mlir:2:108
         result	// file.cleaned.mlir:2:125
);

  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:15:11
  wire _GEN;	// file.cleaned.mlir:13:10
  assign _GEN = cy_in & (op2 | op1) | op1 & op2 | S;	// file.cleaned.mlir:8:10, :9:10, :10:10, :13:10
  assign SYNTHESIZED_WIRE_1 = V | ~_GEN;	// file.cleaned.mlir:13:10, :14:11, :15:11
  assign cy_out = ~(R | ~_GEN);	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:11, :16:5
  assign result = (op2 | cy_in | op1) & SYNTHESIZED_WIRE_1 | cy_in & op2 & op1;	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :15:11, :16:5
endmodule

