// megafunction wizard: %ALTIOBUF%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altiobuf_in

// ============================================================
// File Name: altiobuf.v
// Megafunction Name(s):
// 			altiobuf_in
//
// Simulation Library Files(s):
// 			cyclonev
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 19.1.0 Build 670 09/22/2019 SJ Standard Edition
// ************************************************************


//Copyright (C) 2019  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and any partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altiobuf_in CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Cyclone V" ENABLE_BUS_HOLD="TRUE" NUMBER_OF_CHANNELS=1 USE_DIFFERENTIAL_MODE="FALSE" USE_DYNAMIC_TERMINATION_CONTROL="FALSE" USE_IN_DYNAMIC_DELAY_CHAIN="TRUE" datain dataout io_config_clk io_config_clkena io_config_datain io_config_update
//VERSION_BEGIN 19.1 cbx_altiobuf_in 2019:09:22:08:02:34:SJ cbx_mgl 2019:09:22:09:26:20:SJ cbx_stratixiii 2019:09:22:08:02:34:SJ cbx_stratixv 2019:09:22:08:02:34:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = cyclonev_delay_chain 1 cyclonev_io_config 1 cyclonev_io_ibuf 1
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  altiobuf_iobuf_in_ogr
	(
	datain,
	dataout,
	io_config_clk,
	io_config_clkena,
	io_config_datain,
	io_config_update) ;
	input   [0:0]  datain;
	output   [0:0]  dataout;
	input   io_config_clk;
	input   [0:0]  io_config_clkena;
	input   io_config_datain;
	input   io_config_update;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   io_config_clk;
	tri0   [0:0]  io_config_clkena;
	tri0   io_config_datain;
	tri0   io_config_update;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  wire_sd1_dataout;
	wire  [4:0]   wire_ioconfiga_padtoinputregisterdelaysetting;
	wire  [0:0]   wire_ibufa_o;

	cyclonev_delay_chain   sd1
	(
	.datain(wire_ibufa_o[0]),
	.dataout(wire_sd1_dataout),
	.delayctrlin({wire_ioconfiga_padtoinputregisterdelaysetting[4:0]}));
	cyclonev_io_config   ioconfiga_0
	(
	.clk(io_config_clk),
	.datain(io_config_datain),
	.dataout(),
	.ena(io_config_clkena),
	.outputenabledelaysetting(),
	.outputhalfratebypass(),
	.outputregdelaysetting(),
	.padtoinputregisterdelaysetting(wire_ioconfiga_padtoinputregisterdelaysetting[4:0]),
	.readfifomode(),
	.readfiforeadclockselect(),
	.update(io_config_update));
	cyclonev_io_ibuf   ibufa_0
	(
	.i(datain),
	.o(wire_ibufa_o[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.dynamicterminationcontrol(1'b0),
	.ibar(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		ibufa_0.bus_hold = "true",
		ibufa_0.differential_mode = "false",
		ibufa_0.lpm_type = "cyclonev_io_ibuf";
	assign
		dataout = {wire_sd1_dataout};
endmodule //altiobuf_iobuf_in_ogr
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module altiobuf (
	datain,
	io_config_clk,
	io_config_clkena,
	io_config_datain,
	io_config_update,
	dataout);

	input	[0:0]  datain;
	input	  io_config_clk;
	input	[0:0]  io_config_clkena;
	input	  io_config_datain;
	input	  io_config_update;
	output	[0:0]  dataout;

	wire [0:0] sub_wire0;
	wire [0:0] dataout = sub_wire0[0:0];

	altiobuf_iobuf_in_ogr	altiobuf_iobuf_in_ogr_component (
				.datain (datain),
				.io_config_clk (io_config_clk),
				.io_config_clkena (io_config_clkena),
				.io_config_datain (io_config_datain),
				.io_config_update (io_config_update),
				.dataout (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: enable_bus_hold STRING "TRUE"
// Retrieval info: CONSTANT: number_of_channels NUMERIC "1"
// Retrieval info: CONSTANT: use_differential_mode STRING "FALSE"
// Retrieval info: CONSTANT: use_dynamic_termination_control STRING "FALSE"
// Retrieval info: CONSTANT: use_in_dynamic_delay_chain STRING "TRUE"
// Retrieval info: USED_PORT: datain 0 0 1 0 INPUT NODEFVAL "datain[0..0]"
// Retrieval info: USED_PORT: dataout 0 0 1 0 OUTPUT NODEFVAL "dataout[0..0]"
// Retrieval info: USED_PORT: io_config_clk 0 0 0 0 INPUT NODEFVAL "io_config_clk"
// Retrieval info: USED_PORT: io_config_clkena 0 0 1 0 INPUT NODEFVAL "io_config_clkena[0..0]"
// Retrieval info: USED_PORT: io_config_datain 0 0 0 0 INPUT NODEFVAL "io_config_datain"
// Retrieval info: USED_PORT: io_config_update 0 0 0 0 INPUT NODEFVAL "io_config_update"
// Retrieval info: CONNECT: @datain 0 0 1 0 datain 0 0 1 0
// Retrieval info: CONNECT: @io_config_clk 0 0 0 0 io_config_clk 0 0 0 0
// Retrieval info: CONNECT: @io_config_clkena 0 0 1 0 io_config_clkena 0 0 1 0
// Retrieval info: CONNECT: @io_config_datain 0 0 0 0 io_config_datain 0 0 0 0
// Retrieval info: CONNECT: @io_config_update 0 0 0 0 io_config_update 0 0 0 0
// Retrieval info: CONNECT: dataout 0 0 1 0 @dataout 0 0 1 0
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL altiobuf_syn.v TRUE
// Retrieval info: LIB_FILE: cyclonev
