Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.007416486,S0-C0,Frontend_Bound,39.41,% Slots,,,0.00,6.7,
1.007416486,S0-C0,Bad_Speculation,15.20,% Slots,,,0.00,6.31,
1.007416486,S0-C0,Backend_Bound,17.22,% Slots,,,0.00,6.31,
1.007416486,S0-C0,Frontend_Bound.Frontend_Latency,34.10,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.007416486,S0-C0,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.31,
1.007416486,S0-C0,Backend_Bound.Memory_Bound,12.10,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.46,
1.007416486,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.007416486,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.36,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.31,<==
1.007416486,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.007416486,S0-C0-T0,MUX,5.02,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.007416486,S0-C1,Frontend_Bound,32.71,% Slots,,,0.00,6.7,
1.007416486,S0-C1,Bad_Speculation,17.55,% Slots,,,0.00,6.31,
1.007416486,S0-C1,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S0-C1,Bad_Speculation.Branch_Mispredicts,17.33,% Slots,,br_misp_retired.all_branches,0.00,6.31,
1.007416486,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.54,
1.007416486,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007416486,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C2,Frontend_Bound,27.87,% Slots,,,0.00,6.7,
1.007416486,S0-C2,Bad_Speculation,19.55,% Slots,,,0.00,6.31,
1.007416486,S0-C2,Backend_Bound,22.26,% Slots,,,0.00,6.31,
1.007416486,S0-C2,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S0-C2,Bad_Speculation.Branch_Mispredicts,19.34,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S0-C2,Backend_Bound.Core_Bound,14.50,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.46,
1.007416486,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.53,
1.007416486,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.007416486,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C3,Frontend_Bound,26.75,% Slots,,,0.00,6.69,
1.007416486,S0-C3,Backend_Bound,54.16,% Slots,,,0.00,6.3,
1.007416486,S0-C3,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S0-C3,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.46,
1.007416486,S0-C3,Backend_Bound.Core_Bound,36.89,% Slots,,,0.00,5.46,<==
1.007416486,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.06,% Clocks,,,0.00,5.54,
1.007416486,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007416486,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
1.007416486,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
1.007416486,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C4,Backend_Bound,69.27,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.3,
1.007416486,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
1.007416486,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.007416486,S0-C5,Frontend_Bound,33.75,% Slots,,,0.00,6.69,
1.007416486,S0-C5,Bad_Speculation,14.48,% Slots,,,0.00,6.29,
1.007416486,S0-C5,Backend_Bound,17.15,% Slots,,,0.00,6.29,
1.007416486,S0-C5,Frontend_Bound.Frontend_Latency,24.27,% Slots,,rs_events.empty_end,0.00,5.51,
1.007416486,S0-C5,Bad_Speculation.Branch_Mispredicts,14.11,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S0-C5,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.47,
1.007416486,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.54,
1.007416486,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007416486,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.007416486,S0-C6,Frontend_Bound,31.49,% Slots,,,0.00,6.68,<==
1.007416486,S0-C6,Bad_Speculation,22.95,% Slots,,,0.00,6.28,
1.007416486,S0-C6,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.51,
1.007416486,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.89,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.68,
1.007416486,S0-C6,Bad_Speculation.Branch_Mispredicts,22.62,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.76,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.007416486,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.22,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.007416486,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C7,Frontend_Bound,35.63,% Slots,,,0.00,6.67,
1.007416486,S0-C7,Bad_Speculation,14.43,% Slots,,,0.00,6.27,
1.007416486,S0-C7,Backend_Bound,24.03,% Slots,,,0.00,6.27,
1.007416486,S0-C7,Frontend_Bound.Frontend_Latency,29.31,% Slots,,rs_events.empty_end,0.00,5.51,
1.007416486,S0-C7,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S0-C7,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.46,
1.007416486,S0-C7,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.46,
1.007416486,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.54,
1.007416486,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
1.007416486,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.007416486,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C0,Backend_Bound,68.32,% Slots,,,0.00,6.27,
1.007416486,S1-C0,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007416486,S1-C0,Backend_Bound.Memory_Bound,22.33,% Slots,,,0.00,5.47,
1.007416486,S1-C0,Backend_Bound.Core_Bound,45.98,% Slots,,,0.00,5.47,<==
1.007416486,S1-C0,Retiring.Microcode_Sequencer,6.84,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,
1.007416486,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.46,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.007416486,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.007416486,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C1,Frontend_Bound,27.32,% Slots,,,0.00,6.66,
1.007416486,S1-C1,Bad_Speculation,10.86,% Slots,,,0.00,6.26,
1.007416486,S1-C1,Backend_Bound,48.69,% Slots,,,0.00,6.26,
1.007416486,S1-C1,Frontend_Bound.Frontend_Latency,35.02,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S1-C1,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.78,
1.007416486,S1-C1,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.47,
1.007416486,S1-C1,Backend_Bound.Core_Bound,31.38,% Slots,,,0.00,5.47,
1.007416486,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.55,
1.007416486,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.007416486,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.69,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,<==
1.007416486,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C2,Frontend_Bound,32.94,% Slots,,,0.00,6.66,<==
1.007416486,S1-C2,Bad_Speculation,25.65,% Slots,,,0.00,6.26,
1.007416486,S1-C2,Frontend_Bound.Frontend_Latency,15.14,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,6.66,
1.007416486,S1-C2,Bad_Speculation.Branch_Mispredicts,25.28,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.55,
1.007416486,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
1.007416486,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.89,% Core_Clocks,,,0.00,5.23,
1.007416486,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.83,% Core_Clocks,,,0.00,5.26,
1.007416486,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.007416486,S1-C3,Frontend_Bound,28.99,% Slots,,,0.00,6.65,<==
1.007416486,S1-C3,Bad_Speculation,19.85,% Slots,,,0.00,6.25,
1.007416486,S1-C3,Backend_Bound,12.92,% Slots,,,0.00,6.25,
1.007416486,S1-C3,Frontend_Bound.Frontend_Latency,17.88,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.65,% Slots,,,0.00,6.65,
1.007416486,S1-C3,Bad_Speculation.Branch_Mispredicts,19.55,% Slots,,br_misp_retired.all_branches,0.00,5.78,
1.007416486,S1-C3,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.47,
1.007416486,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.55,
1.007416486,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.31,% Core_Clocks,,,0.00,5.23,
1.007416486,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
1.007416486,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C4,Frontend_Bound,23.54,% Slots,,,0.00,6.65,
1.007416486,S1-C4,Bad_Speculation,21.07,% Slots,,,0.00,6.25,
1.007416486,S1-C4,Backend_Bound,23.63,% Slots,,,0.00,6.25,
1.007416486,S1-C4,Retiring,23.27,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007416486,S1-C4,Frontend_Bound.Frontend_Latency,25.10,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S1-C4,Bad_Speculation.Branch_Mispredicts,20.69,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S1-C4,Backend_Bound.Core_Bound,69.59,% Slots,,,0.00,5.47,<==
1.007416486,S1-C4,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,6.14,
1.007416486,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.19,% Clocks,,,0.00,5.55,
1.007416486,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.36,% Clocks,,idq.ms_switches,0.00,5.54,
1.007416486,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C5,Frontend_Bound,30.72,% Slots,,,0.00,6.64,<==
1.007416486,S1-C5,Bad_Speculation,22.65,% Slots,,,0.00,6.25,
1.007416486,S1-C5,Backend_Bound,10.62,% Slots,,,0.00,6.25,
1.007416486,S1-C5,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.38,% Slots,,,0.00,6.64,
1.007416486,S1-C5,Bad_Speculation.Branch_Mispredicts,22.22,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.007416486,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.54,
1.007416486,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.58,% Core_Clocks,,,0.00,5.23,
1.007416486,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.95,% Core_Clocks,,,0.00,5.26,
1.007416486,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C6,Frontend_Bound,51.74,% Slots,,,0.00,6.64,<==
1.007416486,S1-C6,Bad_Speculation,15.32,% Slots,,,0.00,6.24,
1.007416486,S1-C6,Frontend_Bound.Frontend_Latency,25.33,% Slots,,rs_events.empty_end,0.00,5.5,
1.007416486,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.12,% Slots,,,0.00,6.64,
1.007416486,S1-C6,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.78,
1.007416486,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.85,% Clocks,,,0.00,5.55,
1.007416486,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.01,% Core_Clocks,,,0.00,5.23,
1.007416486,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.90,% Core_Clocks,,,0.00,5.26,
1.007416486,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C7,Frontend_Bound,36.72,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.95,
1.007416486,S1-C7,Backend_Bound,39.19,% Slots,,,0.00,6.54,
1.007416486,S1-C7,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.5,
1.007416486,S1-C7,Backend_Bound.Core_Bound,22.84,% Slots,,,0.00,5.5,
1.007416486,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.55,
1.007416486,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.007416486,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
1.007416486,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.02,% Clocks,,,0.00,5.09,<==
1.007416486,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
1.007416486,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
1.007416486,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
1.007416486,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.007416486,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.007416486,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.007416486,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.007416486,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007416486,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
2.073376603,S0-C0,Frontend_Bound,35.04,% Slots,,,0.00,5.27,
2.073376603,S0-C0,Bad_Speculation,15.06,% Slots,,,0.00,5.27,
2.073376603,S0-C0,Backend_Bound,27.83,% Slots,,,0.00,5.27,
2.073376603,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.27,
2.073376603,S0-C0,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.073376603,S0-C0,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.18,
2.073376603,S0-C0,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.18,
2.073376603,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.56,% Core_Clocks,,,0.00,5.25,<==
2.073376603,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.88,% Clocks,,,0.00,5.25,
2.073376603,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.073376603,S0-C1,Frontend_Bound,59.48,% Slots,,,0.00,5.26,
2.073376603,S0-C1,Bad_Speculation,10.85,% Slots,,,0.00,5.26,
2.073376603,S0-C1,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.073376603,S0-C1,Frontend_Bound.Frontend_Latency,32.21,% Slots,,rs_events.empty_end,0.00,5.26,<==
2.073376603,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.33,% Slots,,,0.00,5.26,
2.073376603,S0-C1,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C1,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.26,
2.073376603,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.25,% Clocks,,idq.ms_switches,0.00,5.27,
2.073376603,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.77,% Core_Clocks,,,0.00,5.26,
2.073376603,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.073376603,S0-C2,Frontend_Bound,27.04,% Slots,,,0.00,5.26,
2.073376603,S0-C2,Bad_Speculation,15.42,% Slots,,,0.00,5.26,
2.073376603,S0-C2,Backend_Bound,29.34,% Slots,,,0.00,5.26,
2.073376603,S0-C2,Retiring,36.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.073376603,S0-C2,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S0-C2,Bad_Speculation.Branch_Mispredicts,15.24,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C2,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.2,
2.073376603,S0-C2,Retiring.Microcode_Sequencer,1.62,% Slots,,idq.ms_uops,0.00,5.26,<==
2.073376603,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.27,
2.073376603,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.83,% Clocks,,,0.00,5.25,
2.073376603,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S0-C3,Frontend_Bound,32.94,% Slots,,,0.00,5.26,
2.073376603,S0-C3,Bad_Speculation,15.68,% Slots,,,0.00,5.26,
2.073376603,S0-C3,Backend_Bound,15.42,% Slots,,,0.00,5.26,
2.073376603,S0-C3,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S0-C3,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.27,
2.073376603,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
2.073376603,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S0-C4,Frontend_Bound,31.58,% Slots,,,0.00,5.26,
2.073376603,S0-C4,Bad_Speculation,20.41,% Slots,,,0.00,5.26,
2.073376603,S0-C4,Frontend_Bound.Frontend_Bandwidth,34.08,% Slots,,,0.00,5.26,
2.073376603,S0-C4,Bad_Speculation.Branch_Mispredicts,20.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.58,% Core_Clocks,,,0.00,5.25,<==
2.073376603,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.11,% Core_Clocks,,,0.00,5.26,
2.073376603,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S0-C5,Bad_Speculation,16.47,% Slots,,,0.00,5.26,
2.073376603,S0-C5,Bad_Speculation.Branch_Mispredicts,16.30,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C5,Backend_Bound,39.93,% Slots,,,0.00,5.26,<==
2.073376603,S0-C5,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.19,
2.073376603,S0-C5,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.19,
2.073376603,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
2.073376603,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
2.073376603,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S0-C6,Frontend_Bound,30.97,% Slots,,,0.00,5.26,
2.073376603,S0-C6,Bad_Speculation,20.12,% Slots,,,0.00,5.26,
2.073376603,S0-C6,Backend_Bound,16.65,% Slots,,,0.00,5.26,
2.073376603,S0-C6,Retiring,34.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.073376603,S0-C6,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.66,% Slots,,,0.00,5.26,
2.073376603,S0-C6,Bad_Speculation.Branch_Mispredicts,19.88,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C6,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.2,
2.073376603,S0-C6,Retiring.Microcode_Sequencer,3.74,% Slots,,idq.ms_uops,0.00,5.26,<==
2.073376603,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
2.073376603,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.27,
2.073376603,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.34,% Core_Clocks,,,0.00,5.25,
2.073376603,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
2.073376603,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
2.073376603,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S0-C7,Frontend_Bound,28.19,% Slots,,,0.00,5.26,
2.073376603,S0-C7,Bad_Speculation,16.48,% Slots,,,0.00,5.26,
2.073376603,S0-C7,Backend_Bound,32.19,% Slots,,,0.00,5.26,
2.073376603,S0-C7,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S0-C7,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S0-C7,Backend_Bound.Memory_Bound,19.39,% Slots,,,0.00,5.2,
2.073376603,S0-C7,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.2,
2.073376603,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
2.073376603,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
2.073376603,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.54,% Clocks,,,0.00,5.25,
2.073376603,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S1-C0,Frontend_Bound,32.15,% Slots,,,0.00,5.27,
2.073376603,S1-C0,Bad_Speculation,17.54,% Slots,,,0.00,5.27,
2.073376603,S1-C0,Backend_Bound,23.16,% Slots,,,0.00,5.27,
2.073376603,S1-C0,Frontend_Bound.Frontend_Bandwidth,44.58,% Slots,,,0.00,5.27,
2.073376603,S1-C0,Bad_Speculation.Branch_Mispredicts,17.38,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S1-C0,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.21,
2.073376603,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.23,% Core_Clocks,,,0.00,5.26,
2.073376603,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.96,% Core_Clocks,,,0.00,5.26,<==
2.073376603,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S1-C1,Frontend_Bound,33.85,% Slots,,,0.00,5.26,<==
2.073376603,S1-C1,Bad_Speculation,23.92,% Slots,,,0.00,5.26,
2.073376603,S1-C1,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.86,% Slots,,,0.00,5.26,
2.073376603,S1-C1,Bad_Speculation.Branch_Mispredicts,23.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.26,
2.073376603,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
2.073376603,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.48,% Core_Clocks,,,0.00,5.26,
2.073376603,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.34,% Core_Clocks,,,0.00,5.27,
2.073376603,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.073376603,S1-C2,Frontend_Bound,23.22,% Slots,,,0.00,5.26,
2.073376603,S1-C2,Bad_Speculation,18.23,% Slots,,,0.00,5.26,
2.073376603,S1-C2,Backend_Bound,24.65,% Slots,,,0.00,5.26,
2.073376603,S1-C2,Frontend_Bound.Frontend_Latency,27.05,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S1-C2,Bad_Speculation.Branch_Mispredicts,18.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S1-C2,Backend_Bound.Memory_Bound,26.94,% Slots,,,0.00,5.21,
2.073376603,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
2.073376603,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
2.073376603,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S1-C3,Frontend_Bound,31.79,% Slots,,,0.00,5.26,
2.073376603,S1-C3,Bad_Speculation,19.98,% Slots,,,0.00,5.26,
2.073376603,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.31,% Slots,,,0.00,5.26,
2.073376603,S1-C3,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.82,% Core_Clocks,,,0.00,5.27,<==
2.073376603,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.073376603,S1-C4,Frontend_Bound,24.59,% Slots,,,0.00,5.26,
2.073376603,S1-C4,Bad_Speculation,22.38,% Slots,,,0.00,5.26,
2.073376603,S1-C4,Backend_Bound,28.04,% Slots,,,0.00,5.26,
2.073376603,S1-C4,Frontend_Bound.Frontend_Latency,30.46,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.73,% Slots,,,0.00,5.26,
2.073376603,S1-C4,Bad_Speculation.Branch_Mispredicts,22.04,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S1-C4,Backend_Bound.Memory_Bound,36.42,% Slots,,,0.00,5.2,<==
2.073376603,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.26,
2.073376603,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
2.073376603,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.17,% Core_Clocks,,,0.00,5.26,
2.073376603,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.31,% Core_Clocks,,,0.00,5.27,
2.073376603,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
2.073376603,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
2.073376603,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S1-C5,Frontend_Bound,29.51,% Slots,,,0.00,5.26,
2.073376603,S1-C5,Bad_Speculation,17.69,% Slots,,,0.00,5.26,
2.073376603,S1-C5,Backend_Bound,34.47,% Slots,,,0.00,5.26,
2.073376603,S1-C5,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.26,
2.073376603,S1-C5,Frontend_Bound.Frontend_Bandwidth,42.23,% Slots,,,0.00,5.26,
2.073376603,S1-C5,Bad_Speculation.Branch_Mispredicts,17.51,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.073376603,S1-C5,Backend_Bound.Core_Bound,27.47,% Slots,,,0.00,5.2,<==
2.073376603,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
2.073376603,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.45,% Core_Clocks,,,0.00,5.26,
2.073376603,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
2.073376603,S1-C6,Frontend_Bound,20.83,% Slots,,,0.00,5.26,
2.073376603,S1-C6,Backend_Bound,41.18,% Slots,,,0.00,5.26,
2.073376603,S1-C6,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.19,
2.073376603,S1-C6,Backend_Bound.Core_Bound,28.11,% Slots,,,0.00,5.19,<==
2.073376603,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
2.073376603,S1-C7,Frontend_Bound,32.67,% Slots,,,0.00,5.27,
2.073376603,S1-C7,Bad_Speculation,10.55,% Slots,,,0.00,5.27,
2.073376603,S1-C7,Backend_Bound,23.87,% Slots,,,0.00,5.27,
2.073376603,S1-C7,Frontend_Bound.Frontend_Latency,23.50,% Slots,,rs_events.empty_end,0.00,5.27,
2.073376603,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.27,
2.073376603,S1-C7,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.073376603,S1-C7,Backend_Bound.Memory_Bound,57.19,% Slots,,,0.00,5.19,
2.073376603,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.26,
2.073376603,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,<==
2.073376603,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.50,% Core_Clocks,,,0.00,5.26,
2.073376603,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.63,% Core_Clocks,,,0.00,5.26,
2.073376603,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
2.073376603,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
2.073376603,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
2.073376603,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
2.073376603,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
2.073376603,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
2.073376603,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
2.073376603,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
2.073376603,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
2.073376603,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
3.573649727,S0-C0,Frontend_Bound,40.23,% Slots,,,0.00,5.32,<==
3.573649727,S0-C0,Bad_Speculation,21.77,% Slots,,,0.00,5.32,
3.573649727,S0-C0,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.32,
3.573649727,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.53,% Slots,,,0.00,5.32,
3.573649727,S0-C0,Bad_Speculation.Branch_Mispredicts,21.42,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.32,
3.573649727,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
3.573649727,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.75,% Core_Clocks,,,0.00,5.34,
3.573649727,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.14,% Core_Clocks,,,0.00,5.33,
3.573649727,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C1,Frontend_Bound,42.04,% Slots,,,0.00,5.32,
3.573649727,S0-C1,Bad_Speculation,19.07,% Slots,,,0.00,5.32,
3.573649727,S0-C1,Frontend_Bound.Frontend_Latency,39.39,% Slots,,rs_events.empty_end,0.00,5.32,
3.573649727,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.39,% Slots,,,0.00,5.32,
3.573649727,S0-C1,Bad_Speculation.Branch_Mispredicts,18.85,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.32,
3.573649727,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
3.573649727,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.92,% Core_Clocks,,,0.00,5.33,
3.573649727,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C2,Frontend_Bound,32.51,% Slots,,,0.00,5.32,
3.573649727,S0-C2,Bad_Speculation,14.78,% Slots,,,0.00,5.32,
3.573649727,S0-C2,Backend_Bound,25.27,% Slots,,,0.00,5.32,
3.573649727,S0-C2,Retiring,30.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
3.573649727,S0-C2,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.32,
3.573649727,S0-C2,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.573649727,S0-C2,Backend_Bound.Memory_Bound,14.07,% Slots,,,0.00,5.21,
3.573649727,S0-C2,Backend_Bound.Core_Bound,11.20,% Slots,,,0.00,5.21,
3.573649727,S0-C2,Retiring.Microcode_Sequencer,1.37,% Slots,,idq.ms_uops,0.00,5.05,
3.573649727,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.32,
3.573649727,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
3.573649727,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.31,
3.573649727,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
3.573649727,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C3,Frontend_Bound,25.18,% Slots,,,0.00,5.33,
3.573649727,S0-C3,Bad_Speculation,11.62,% Slots,,,0.00,5.33,
3.573649727,S0-C3,Backend_Bound,39.65,% Slots,,,0.00,5.33,
3.573649727,S0-C3,Frontend_Bound.Frontend_Latency,25.07,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S0-C3,Bad_Speculation.Branch_Mispredicts,11.41,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.573649727,S0-C3,Backend_Bound.Memory_Bound,29.22,% Slots,,,0.00,5.22,<==
3.573649727,S0-C3,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.22,
3.573649727,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.32,
3.573649727,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
3.573649727,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
3.573649727,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.573649727,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C4,Frontend_Bound,24.53,% Slots,,,0.00,5.32,
3.573649727,S0-C4,Bad_Speculation,17.06,% Slots,,,0.00,5.32,
3.573649727,S0-C4,Backend_Bound,28.62,% Slots,,,0.00,5.32,
3.573649727,S0-C4,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.32,
3.573649727,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.32,
3.573649727,S0-C4,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.573649727,S0-C4,Backend_Bound.Memory_Bound,29.70,% Slots,,,0.00,5.21,
3.573649727,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.33,
3.573649727,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
3.573649727,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.29,% Core_Clocks,,,0.00,5.33,
3.573649727,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
3.573649727,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.573649727,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C5,Frontend_Bound,34.62,% Slots,,,0.00,5.33,
3.573649727,S0-C5,Bad_Speculation,16.02,% Slots,,,0.00,5.33,
3.573649727,S0-C5,Backend_Bound,14.33,% Slots,,,0.00,5.33,
3.573649727,S0-C5,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.33,
3.573649727,S0-C5,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.573649727,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.90,% Clocks,,,0.00,5.32,
3.573649727,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.573649727,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.00,% Core_Clocks,,,0.00,5.33,
3.573649727,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.81,% Core_Clocks,,,0.00,5.33,
3.573649727,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C6,Frontend_Bound,26.82,% Slots,,,0.00,5.33,
3.573649727,S0-C6,Bad_Speculation,25.19,% Slots,,,0.00,5.33,
3.573649727,S0-C6,Frontend_Bound.Frontend_Latency,15.22,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S0-C6,Bad_Speculation.Branch_Mispredicts,24.94,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.06,
3.573649727,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,<==
3.573649727,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C7,Frontend_Bound,43.88,% Slots,,,0.00,5.33,
3.573649727,S0-C7,Bad_Speculation,24.51,% Slots,,,0.00,5.33,
3.573649727,S0-C7,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.83,% Slots,,,0.00,5.33,
3.573649727,S0-C7,Bad_Speculation.Branch_Mispredicts,24.14,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.06,
3.573649727,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
3.573649727,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.49,% Core_Clocks,,,0.00,5.33,<==
3.573649727,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C0,Frontend_Bound,21.74,% Slots,,,0.00,5.32,
3.573649727,S1-C0,Bad_Speculation,28.10,% Slots,,,0.00,5.32,
3.573649727,S1-C0,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.32,
3.573649727,S1-C0,Bad_Speculation.Branch_Mispredicts,27.88,% Slots,,br_misp_retired.all_branches,0.00,5.06,<==
3.573649727,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
3.573649727,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
3.573649727,S1-C1,Frontend_Bound,36.77,% Slots,,,0.00,5.33,<==
3.573649727,S1-C1,Bad_Speculation,12.63,% Slots,,,0.00,5.33,
3.573649727,S1-C1,Backend_Bound,22.85,% Slots,,,0.00,5.33,
3.573649727,S1-C1,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.33,
3.573649727,S1-C1,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S1-C1,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.2,
3.573649727,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.06,
3.573649727,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
3.573649727,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.49,% Core_Clocks,,,0.00,5.33,
3.573649727,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C2,Frontend_Bound,45.04,% Slots,,,0.00,5.33,
3.573649727,S1-C2,Retiring,15.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
3.573649727,S1-C2,Frontend_Bound.Frontend_Latency,32.70,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S1-C2,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.13,
3.573649727,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.07,
3.573649727,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.07,<==
3.573649727,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C3,Frontend_Bound,35.41,% Slots,,,0.00,5.33,
3.573649727,S1-C3,Bad_Speculation,11.23,% Slots,,,0.00,5.33,
3.573649727,S1-C3,Backend_Bound,28.97,% Slots,,,0.00,5.33,
3.573649727,S1-C3,Frontend_Bound.Frontend_Latency,27.00,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S1-C3,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S1-C3,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.2,
3.573649727,S1-C3,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.2,
3.573649727,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.06,
3.573649727,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
3.573649727,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.573649727,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.15,% Clocks,,,0.00,5.33,
3.573649727,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C4,Frontend_Bound,40.32,% Slots,,,0.00,5.33,
3.573649727,S1-C4,Backend_Bound,33.47,% Slots,,,0.00,5.33,
3.573649727,S1-C4,Retiring,11.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.573649727,S1-C4,Frontend_Bound.Frontend_Latency,32.67,% Slots,,rs_events.empty_end,0.00,5.33,<==
3.573649727,S1-C4,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.19,
3.573649727,S1-C4,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.19,
3.573649727,S1-C4,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.14,
3.573649727,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.06,
3.573649727,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.573649727,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.06,
3.573649727,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
3.573649727,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
3.573649727,S1-C5,Frontend_Bound,24.81,% Slots,,,0.00,5.33,
3.573649727,S1-C5,Bad_Speculation,19.65,% Slots,,,0.00,5.33,
3.573649727,S1-C5,Backend_Bound,24.79,% Slots,,,0.00,5.33,
3.573649727,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.79,% Slots,,,0.00,5.33,<==
3.573649727,S1-C5,Bad_Speculation.Branch_Mispredicts,19.35,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.573649727,S1-C5,Backend_Bound.Memory_Bound,15.62,% Slots,,,0.00,5.19,
3.573649727,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.53,% Core_Clocks,,,0.00,5.33,
3.573649727,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.33,
3.573649727,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.573649727,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C6,Frontend_Bound,33.70,% Slots,,,0.00,5.33,<==
3.573649727,S1-C6,Backend_Bound,14.63,% Slots,,,0.00,5.33,
3.573649727,S1-C6,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.45,% Slots,,,0.00,5.33,
3.573649727,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.07,
3.573649727,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.573649727,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.29,% Core_Clocks,,,0.00,5.33,
3.573649727,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C7,Frontend_Bound,35.46,% Slots,,,0.00,5.33,
3.573649727,S1-C7,Backend_Bound,39.42,% Slots,,,0.00,5.33,<==
3.573649727,S1-C7,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.573649727,S1-C7,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.33,
3.573649727,S1-C7,Backend_Bound.Memory_Bound,20.91,% Slots,,,0.00,5.19,
3.573649727,S1-C7,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.19,
3.573649727,S1-C7,Retiring.Microcode_Sequencer,15.29,% Slots,,idq.ms_uops,0.00,5.14,
3.573649727,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.06,
3.573649727,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.573649727,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.06,
3.573649727,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
3.573649727,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.573649727,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
3.573649727,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.573649727,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
5.105701536,S0-C0,Frontend_Bound,29.50,% Slots,,,0.00,5.21,
5.105701536,S0-C0,Bad_Speculation,11.08,% Slots,,,0.00,5.21,
5.105701536,S0-C0,Backend_Bound,18.44,% Slots,,,0.00,5.21,
5.105701536,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.21,
5.105701536,S0-C0,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S0-C0,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.21,
5.105701536,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.09,% Core_Clocks,,,0.00,5.22,<==
5.105701536,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C1,Backend_Bound,61.16,% Slots,,,0.00,5.21,
5.105701536,S0-C1,Retiring,27.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S0-C1,Backend_Bound.Memory_Bound,68.36,% Slots,,,0.00,5.21,
5.105701536,S0-C1,Retiring.Microcode_Sequencer,9.53,% Slots,,idq.ms_uops,0.00,5.21,
5.105701536,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.22,
5.105701536,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
5.105701536,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.105701536,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C2,Frontend_Bound,51.85,% Slots,,,0.00,5.21,
5.105701536,S0-C2,Bad_Speculation,21.81,% Slots,,,0.00,5.21,
5.105701536,S0-C2,Retiring,43.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
5.105701536,S0-C2,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.21,
5.105701536,S0-C2,Frontend_Bound.Frontend_Bandwidth,32.16,% Slots,,,0.00,5.21,<==
5.105701536,S0-C2,Bad_Speculation.Branch_Mispredicts,20.89,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S0-C2,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.2,
5.105701536,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
5.105701536,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.22,
5.105701536,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
5.105701536,S0-C3,Bad_Speculation,20.99,% Slots,,,0.00,5.21,
5.105701536,S0-C3,Bad_Speculation.Branch_Mispredicts,20.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S0-C3,Backend_Bound,28.20,% Slots,,,0.00,5.21,
5.105701536,S0-C3,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.21,
5.105701536,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
5.105701536,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C4,Backend_Bound,61.62,% Slots,,,0.00,5.21,
5.105701536,S0-C4,Retiring,23.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S0-C4,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.21,
5.105701536,S0-C4,Backend_Bound.Core_Bound,44.74,% Slots,,,0.00,5.21,<==
5.105701536,S0-C4,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.21,
5.105701536,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.22,
5.105701536,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
5.105701536,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.105701536,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C5,Frontend_Bound,38.27,% Slots,,,0.00,5.21,<==
5.105701536,S0-C5,Bad_Speculation,15.93,% Slots,,,0.00,5.21,
5.105701536,S0-C5,Backend_Bound,14.47,% Slots,,,0.00,5.21,
5.105701536,S0-C5,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S0-C5,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.21,
5.105701536,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.21,
5.105701536,S0-C5,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S0-C5,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.21,
5.105701536,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.22,
5.105701536,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
5.105701536,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.73,% Clocks,,idq.ms_switches,0.00,5.22,
5.105701536,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.19,% Core_Clocks,,,0.00,5.22,
5.105701536,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.03,% Core_Clocks,,,0.00,5.21,
5.105701536,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C6,Frontend_Bound,21.52,% Slots,,,0.00,5.21,
5.105701536,S0-C6,Bad_Speculation,23.98,% Slots,,,0.00,5.21,
5.105701536,S0-C6,Backend_Bound,13.41,% Slots,,,0.00,5.21,
5.105701536,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.21,
5.105701536,S0-C6,Bad_Speculation.Branch_Mispredicts,23.69,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
5.105701536,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C7,Backend_Bound,68.54,% Slots,,,0.00,5.21,
5.105701536,S0-C7,Retiring,49.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S0-C7,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.21,
5.105701536,S0-C7,Backend_Bound.Core_Bound,44.44,% Slots,,,0.00,5.21,<==
5.105701536,S0-C7,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.21,
5.105701536,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.26,% Clocks,,idq.ms_switches,0.00,5.48,
5.105701536,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
5.105701536,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.105701536,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C0,Bad_Speculation,14.11,% Slots,,,0.00,5.21,
5.105701536,S1-C0,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S1-C0,Backend_Bound,26.68,% Slots,,,0.00,5.21,
5.105701536,S1-C0,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.21,
5.105701536,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.27,% Clocks,,,0.00,5.22,<==
5.105701536,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C1,Backend_Bound,58.22,% Slots,,,0.00,5.22,
5.105701536,S1-C1,Retiring,41.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S1-C1,Backend_Bound.Memory_Bound,12.00,% Slots,,,0.00,5.21,
5.105701536,S1-C1,Backend_Bound.Core_Bound,46.23,% Slots,,,0.00,5.21,<==
5.105701536,S1-C1,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.21,
5.105701536,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.19,% Clocks,,idq.ms_switches,0.00,5.48,
5.105701536,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
5.105701536,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C2,Frontend_Bound,25.36,% Slots,,,0.00,5.21,
5.105701536,S1-C2,Backend_Bound,34.16,% Slots,,,0.00,5.21,<==
5.105701536,S1-C2,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.21,
5.105701536,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.48,
5.105701536,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
5.105701536,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C3,Frontend_Bound,37.86,% Slots,,,0.00,5.22,
5.105701536,S1-C3,Backend_Bound,33.66,% Slots,,,0.00,5.22,
5.105701536,S1-C3,Retiring,21.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.22,
5.105701536,S1-C3,Backend_Bound.Core_Bound,26.71,% Slots,,,0.00,5.22,
5.105701536,S1-C3,Retiring.Microcode_Sequencer,8.77,% Slots,,idq.ms_uops,0.00,5.21,
5.105701536,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.48,
5.105701536,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.58,% Core_Clocks,,,0.00,5.22,<==
5.105701536,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.54,% Clocks,,,0.00,5.22,
5.105701536,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C4,Frontend_Bound,30.23,% Slots,,,0.00,5.21,
5.105701536,S1-C4,Bad_Speculation,20.98,% Slots,,,0.00,5.21,
5.105701536,S1-C4,Retiring,33.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S1-C4,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.21,
5.105701536,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.67,% Slots,,,0.00,5.21,
5.105701536,S1-C4,Bad_Speculation.Branch_Mispredicts,20.73,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S1-C4,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.21,<==
5.105701536,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
5.105701536,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.70,% Clocks,,idq.ms_switches,0.00,5.48,
5.105701536,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.73,% Core_Clocks,,,0.00,5.22,
5.105701536,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.11,% Core_Clocks,,,0.00,5.22,
5.105701536,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C5,Frontend_Bound,23.84,% Slots,,,0.00,5.21,
5.105701536,S1-C5,Bad_Speculation,10.79,% Slots,,,0.00,5.21,
5.105701536,S1-C5,Backend_Bound,32.02,% Slots,,,0.00,5.21,
5.105701536,S1-C5,Retiring,36.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
5.105701536,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.58,% Slots,,,0.00,5.21,
5.105701536,S1-C5,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S1-C5,Backend_Bound.Memory_Bound,42.79,% Slots,,,0.00,5.21,
5.105701536,S1-C5,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.21,<==
5.105701536,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.26,% Clocks,,idq.ms_switches,0.00,5.48,
5.105701536,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.97,% Core_Clocks,,,0.00,5.21,
5.105701536,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.72,% Core_Clocks,,,0.00,5.22,
5.105701536,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.48,
5.105701536,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C6,Frontend_Bound,40.80,% Slots,,,0.00,5.21,
5.105701536,S1-C6,Bad_Speculation,11.15,% Slots,,,0.00,5.21,
5.105701536,S1-C6,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.21,<==
5.105701536,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.21,
5.105701536,S1-C6,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.48,
5.105701536,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
5.105701536,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.48,% Core_Clocks,,,0.00,5.22,
5.105701536,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C7,Frontend_Bound,27.31,% Slots,,,0.00,5.21,
5.105701536,S1-C7,Bad_Speculation,13.11,% Slots,,,0.00,5.21,
5.105701536,S1-C7,Backend_Bound,25.45,% Slots,,,0.00,5.21,
5.105701536,S1-C7,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,0.00,5.21,<==
5.105701536,S1-C7,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.105701536,S1-C7,Backend_Bound.Memory_Bound,17.82,% Slots,,,0.00,5.21,
5.105701536,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.48,
5.105701536,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
5.105701536,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.48,
5.105701536,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.105701536,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
5.105701536,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
6.60268463,S0-C0,Frontend_Bound,33.20,% Slots,,,0.00,5.11,
6.60268463,S0-C0,Backend_Bound,39.30,% Slots,,,0.00,5.11,
6.60268463,S0-C0,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C0,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.11,
6.60268463,S0-C0,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.11,
6.60268463,S0-C0,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.11,
6.60268463,S0-C0,Retiring.Microcode_Sequencer,11.41,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.08,
6.60268463,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
6.60268463,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
6.60268463,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C1,Frontend_Bound,36.03,% Slots,,,0.00,5.1,
6.60268463,S0-C1,Backend_Bound,41.64,% Slots,,,0.00,5.1,<==
6.60268463,S0-C1,Retiring,14.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C1,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.1,
6.60268463,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.14,
6.60268463,S0-C1,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,5.1,
6.60268463,S0-C1,Backend_Bound.Core_Bound,22.66,% Slots,,,0.00,5.1,
6.60268463,S0-C1,Retiring.Microcode_Sequencer,11.24,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.08,
6.60268463,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
6.60268463,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.68,% Core_Clocks,,,0.00,5.35,
6.60268463,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
6.60268463,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C2,Frontend_Bound,37.50,% Slots,,,0.00,5.11,
6.60268463,S0-C2,Backend_Bound,38.32,% Slots,,,0.00,5.11,
6.60268463,S0-C2,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C2,Frontend_Bound.Frontend_Latency,28.72,% Slots,,rs_events.empty_end,0.00,5.11,
6.60268463,S0-C2,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.11,
6.60268463,S0-C2,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.11,
6.60268463,S0-C2,Retiring.Microcode_Sequencer,14.24,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.08,
6.60268463,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
6.60268463,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
6.60268463,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
6.60268463,S0-C3,Frontend_Bound,32.26,% Slots,,,0.00,5.11,
6.60268463,S0-C3,Backend_Bound,44.53,% Slots,,,0.00,5.11,
6.60268463,S0-C3,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C3,Frontend_Bound.Frontend_Latency,29.80,% Slots,,rs_events.empty_end,0.00,5.11,
6.60268463,S0-C3,Backend_Bound.Memory_Bound,29.98,% Slots,,,0.00,5.11,
6.60268463,S0-C3,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.11,
6.60268463,S0-C3,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.08,
6.60268463,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
6.60268463,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
6.60268463,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C4,Frontend_Bound,31.38,% Slots,,,0.00,5.11,
6.60268463,S0-C4,Backend_Bound,47.28,% Slots,,,0.00,5.11,
6.60268463,S0-C4,Retiring,50.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C4,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.11,
6.60268463,S0-C4,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.11,
6.60268463,S0-C4,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.11,
6.60268463,S0-C4,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.08,<==
6.60268463,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.08,
6.60268463,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
6.60268463,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
6.60268463,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C5,Frontend_Bound,34.21,% Slots,,,0.00,5.12,
6.60268463,S0-C5,Backend_Bound,41.75,% Slots,,,0.00,5.12,
6.60268463,S0-C5,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C5,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.12,
6.60268463,S0-C5,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.12,
6.60268463,S0-C5,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.12,
6.60268463,S0-C5,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.08,
6.60268463,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
6.60268463,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
6.60268463,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C6,Frontend_Bound,37.41,% Slots,,,0.00,5.12,
6.60268463,S0-C6,Backend_Bound,38.86,% Slots,,,0.00,5.12,
6.60268463,S0-C6,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C6,Frontend_Bound.Frontend_Latency,25.63,% Slots,,rs_events.empty_end,0.00,5.12,
6.60268463,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.15,
6.60268463,S0-C6,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.12,
6.60268463,S0-C6,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.12,
6.60268463,S0-C6,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.09,
6.60268463,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.09,
6.60268463,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.15,% Core_Clocks,,,0.00,5.35,
6.60268463,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
6.60268463,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C7,Frontend_Bound,34.70,% Slots,,,0.00,5.12,
6.60268463,S0-C7,Backend_Bound,41.52,% Slots,,,0.00,5.12,
6.60268463,S0-C7,Retiring,20.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S0-C7,Frontend_Bound.Frontend_Latency,27.68,% Slots,,rs_events.empty_end,0.00,5.12,
6.60268463,S0-C7,Backend_Bound.Memory_Bound,23.89,% Slots,,,0.00,5.12,
6.60268463,S0-C7,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.12,
6.60268463,S0-C7,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.09,
6.60268463,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.71,% Clocks,,idq.ms_switches,0.00,5.09,
6.60268463,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
6.60268463,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C0,Frontend_Bound,22.40,% Slots,,,0.00,5.13,
6.60268463,S1-C0,Backend_Bound,59.84,% Slots,,,0.00,5.13,
6.60268463,S1-C0,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C0,Frontend_Bound.Frontend_Latency,25.74,% Slots,,rs_events.empty_end,0.00,5.13,
6.60268463,S1-C0,Backend_Bound.Memory_Bound,46.42,% Slots,,,0.00,5.13,
6.60268463,S1-C0,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.13,
6.60268463,S1-C0,Retiring.Microcode_Sequencer,15.35,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.09,
6.60268463,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.09,
6.60268463,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
6.60268463,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C1,Frontend_Bound,26.26,% Slots,,,0.00,5.13,
6.60268463,S1-C1,Backend_Bound,51.82,% Slots,,,0.00,5.13,
6.60268463,S1-C1,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C1,Frontend_Bound.Frontend_Latency,25.06,% Slots,,rs_events.empty_end,0.00,5.13,
6.60268463,S1-C1,Backend_Bound.Memory_Bound,31.46,% Slots,,,0.00,5.13,
6.60268463,S1-C1,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.13,
6.60268463,S1-C1,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.08,
6.60268463,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
6.60268463,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.91,% Clocks,,,0.00,5.35,
6.60268463,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C2,Frontend_Bound,38.26,% Slots,,,0.00,5.13,
6.60268463,S1-C2,Backend_Bound,19.01,% Slots,,,0.00,5.13,
6.60268463,S1-C2,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C2,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.13,
6.60268463,S1-C2,Frontend_Bound.Frontend_Bandwidth,55.22,% Slots,,,0.00,5.17,
6.60268463,S1-C2,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.13,
6.60268463,S1-C2,Retiring.Microcode_Sequencer,15.92,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.10,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.95,% Core_Clocks,,,0.00,5.35,<==
6.60268463,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
6.60268463,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C3,Frontend_Bound,32.10,% Slots,,,0.00,5.13,
6.60268463,S1-C3,Backend_Bound,44.06,% Slots,,,0.00,5.13,
6.60268463,S1-C3,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C3,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.13,
6.60268463,S1-C3,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.13,
6.60268463,S1-C3,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.13,
6.60268463,S1-C3,Retiring.Microcode_Sequencer,15.17,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.08,
6.60268463,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
6.60268463,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C4,Frontend_Bound,31.12,% Slots,,,0.00,5.13,
6.60268463,S1-C4,Backend_Bound,44.85,% Slots,,,0.00,5.13,
6.60268463,S1-C4,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C4,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.13,
6.60268463,S1-C4,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.13,<==
6.60268463,S1-C4,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.13,
6.60268463,S1-C4,Retiring.Microcode_Sequencer,15.19,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.08,
6.60268463,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
6.60268463,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.19,% Clocks,,,0.00,5.35,
6.60268463,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C5,Frontend_Bound.Frontend_Bandwidth,63.18,% Slots,,,0.00,5.17,
6.60268463,S1-C5,Backend_Bound.Memory_Bound,39.98,% Slots,,,0.00,5.13,
6.60268463,S1-C5,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.08,<==
6.60268463,S1-C5,Backend_Bound,26.94,% Slots,,,0.00,5.13,
6.60268463,S1-C5,Retiring,50.05,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.37,% Core_Clocks,,,0.00,5.35,
6.60268463,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
6.60268463,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C6,Frontend_Bound,35.52,% Slots,,,0.00,5.14,<==
6.60268463,S1-C6,Backend_Bound,10.13,% Slots,,,0.00,5.14,
6.60268463,S1-C6,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.14,
6.60268463,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.18,% Slots,,,0.00,5.18,
6.60268463,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.08,
6.60268463,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.14,% Core_Clocks,,,0.00,5.35,
6.60268463,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C7,Frontend_Bound,46.93,% Slots,,,0.00,5.11,
6.60268463,S1-C7,Backend_Bound,30.90,% Slots,,,0.00,5.11,
6.60268463,S1-C7,Retiring,19.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
6.60268463,S1-C7,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.11,
6.60268463,S1-C7,Frontend_Bound.Frontend_Bandwidth,38.31,% Slots,,,0.00,5.14,
6.60268463,S1-C7,Backend_Bound.Memory_Bound,21.10,% Slots,,,0.00,5.11,
6.60268463,S1-C7,Retiring.Microcode_Sequencer,15.72,% Slots,,idq.ms_uops,0.00,5.08,
6.60268463,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.08,
6.60268463,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
6.60268463,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.08,
6.60268463,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.84,% Core_Clocks,,,0.00,5.35,<==
6.60268463,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
6.60268463,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
6.60268463,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
6.60268463,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
6.60268463,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
6.60268463,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
6.60268463,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
6.60268463,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
6.60268463,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
8.100919793,S0-C0,Backend_Bound,45.01,% Slots,,,0.00,5.18,
8.100919793,S0-C0,Retiring,31.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
8.100919793,S0-C0,Backend_Bound.Core_Bound,35.25,% Slots,,,0.00,5.18,
8.100919793,S0-C0,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.33,
8.100919793,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.84,% Clocks,,,0.00,5.07,<==
8.100919793,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S0-C1,Frontend_Bound,30.21,% Slots,,,0.00,5.23,
8.100919793,S0-C1,Backend_Bound,49.52,% Slots,,,0.00,5.17,
8.100919793,S0-C1,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S0-C1,Frontend_Bound.Frontend_Latency,48.44,% Slots,,rs_events.empty_end,0.00,5.21,
8.100919793,S0-C1,Backend_Bound.Memory_Bound,55.52,% Slots,,,0.00,5.14,<==
8.100919793,S0-C1,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.33,
8.100919793,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.100919793,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.02,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
8.100919793,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C2,Frontend_Bound,31.69,% Slots,,,0.00,5.23,
8.100919793,S0-C2,Backend_Bound,47.06,% Slots,,,0.00,5.17,
8.100919793,S0-C2,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S0-C2,Frontend_Bound.Frontend_Latency,30.02,% Slots,,rs_events.empty_end,0.00,5.22,
8.100919793,S0-C2,Backend_Bound.Memory_Bound,30.55,% Slots,,,0.00,5.15,
8.100919793,S0-C2,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.15,
8.100919793,S0-C2,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.33,
8.100919793,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.100919793,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.82,% Clocks,,,0.00,5.07,
8.100919793,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C3,Frontend_Bound,28.73,% Slots,,,0.00,5.23,
8.100919793,S0-C3,Backend_Bound,50.31,% Slots,,,0.00,5.17,
8.100919793,S0-C3,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S0-C3,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.22,
8.100919793,S0-C3,Backend_Bound.Memory_Bound,38.31,% Slots,,,0.00,5.15,
8.100919793,S0-C3,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.15,
8.100919793,S0-C3,Retiring.Microcode_Sequencer,15.22,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,0.00,5.33,
8.100919793,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.100919793,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.04,% Clocks,,,0.00,5.07,
8.100919793,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C4,Frontend_Bound,33.83,% Slots,,,0.00,5.23,
8.100919793,S0-C4,Backend_Bound,44.90,% Slots,,,0.00,5.16,
8.100919793,S0-C4,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.100919793,S0-C4,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.22,
8.100919793,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.27,
8.100919793,S0-C4,Backend_Bound.Memory_Bound,31.82,% Slots,,,0.00,5.15,
8.100919793,S0-C4,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.15,
8.100919793,S0-C4,Retiring.Microcode_Sequencer,14.78,% Slots,,idq.ms_uops,0.00,5.35,
8.100919793,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.33,
8.100919793,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.100919793,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.48,% Core_Clocks,,,0.00,5.34,
8.100919793,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.63,% Clocks,,,0.00,5.06,
8.100919793,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S0-C5,Frontend_Bound,31.80,% Slots,,,0.00,5.24,
8.100919793,S0-C5,Backend_Bound,45.69,% Slots,,,0.00,5.16,
8.100919793,S0-C5,Retiring,18.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S0-C5,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.22,
8.100919793,S0-C5,Backend_Bound.Memory_Bound,32.63,% Slots,,,0.00,5.15,
8.100919793,S0-C5,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.15,
8.100919793,S0-C5,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.33,
8.100919793,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.100919793,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.11,% Clocks,,,0.00,5.07,
8.100919793,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C6,Frontend_Bound,40.37,% Slots,,,0.00,5.24,
8.100919793,S0-C6,Backend_Bound,18.55,% Slots,,,0.00,5.16,
8.100919793,S0-C6,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S0-C6,Frontend_Bound.Frontend_Latency,27.90,% Slots,,rs_events.empty_end,0.00,5.23,
8.100919793,S0-C6,Frontend_Bound.Frontend_Bandwidth,37.50,% Slots,,,0.00,5.27,
8.100919793,S0-C6,Backend_Bound.Memory_Bound,22.20,% Slots,,,0.00,5.16,
8.100919793,S0-C6,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.33,
8.100919793,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
8.100919793,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.15,% Core_Clocks,,,0.00,5.34,<==
8.100919793,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
8.100919793,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S0-C7,Frontend_Bound,20.47,% Slots,,,0.00,5.24,
8.100919793,S0-C7,Backend_Bound,67.56,% Slots,,,0.00,5.16,
8.100919793,S0-C7,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S0-C7,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.23,
8.100919793,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.48,% Slots,,,0.00,5.27,
8.100919793,S0-C7,Backend_Bound.Memory_Bound,73.01,% Slots,,,0.00,5.16,
8.100919793,S0-C7,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.33,
8.100919793,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.33,
8.100919793,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.03,% Core_Clocks,,,0.00,5.34,
8.100919793,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S1-C0,Frontend_Bound,35.22,% Slots,,,0.00,5.24,
8.100919793,S1-C0,Backend_Bound,40.22,% Slots,,,0.00,5.15,
8.100919793,S1-C0,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S1-C0,Frontend_Bound.Frontend_Latency,30.35,% Slots,,rs_events.empty_end,0.00,5.23,
8.100919793,S1-C0,Backend_Bound.Memory_Bound,27.11,% Slots,,,0.00,5.15,
8.100919793,S1-C0,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.15,
8.100919793,S1-C0,Retiring.Microcode_Sequencer,15.78,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.34,
8.100919793,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.34,
8.100919793,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.07,
8.100919793,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S1-C1,Frontend_Bound,37.38,% Slots,,,0.00,5.24,
8.100919793,S1-C1,Backend_Bound,37.87,% Slots,,,0.00,5.15,
8.100919793,S1-C1,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S1-C1,Frontend_Bound.Frontend_Latency,34.64,% Slots,,rs_events.empty_end,0.00,5.23,
8.100919793,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.26,
8.100919793,S1-C1,Backend_Bound.Memory_Bound,32.26,% Slots,,,0.00,5.15,
8.100919793,S1-C1,Retiring.Microcode_Sequencer,15.34,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.34,
8.100919793,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.34,
8.100919793,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.50,% Core_Clocks,,,0.00,5.34,
8.100919793,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.77,% Slots,,,0.00,5.26,
8.100919793,S1-C2,Backend_Bound.Memory_Bound,23.64,% Slots,,,0.00,5.15,
8.100919793,S1-C2,Backend_Bound.Core_Bound,47.94,% Slots,,,0.00,5.15,<==
8.100919793,S1-C2,Retiring.Microcode_Sequencer,11.08,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S1-C2,Backend_Bound,71.58,% Slots,,,0.00,5.15,
8.100919793,S1-C2,Retiring,36.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.34,
8.100919793,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.06,% Core_Clocks,,,0.00,5.34,
8.100919793,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
8.100919793,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C3,Frontend_Bound,32.85,% Slots,,,0.00,5.25,
8.100919793,S1-C3,Backend_Bound,43.05,% Slots,,,0.00,5.15,
8.100919793,S1-C3,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S1-C3,Frontend_Bound.Frontend_Latency,39.62,% Slots,,rs_events.empty_end,0.00,5.23,
8.100919793,S1-C3,Backend_Bound.Memory_Bound,33.56,% Slots,,,0.00,5.15,
8.100919793,S1-C3,Retiring.Microcode_Sequencer,15.00,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.34,
8.100919793,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.34,
8.100919793,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.100919793,S1-C4,Frontend_Bound,34.00,% Slots,,,0.00,5.25,
8.100919793,S1-C4,Backend_Bound,42.12,% Slots,,,0.00,5.15,
8.100919793,S1-C4,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S1-C4,Frontend_Bound.Frontend_Latency,39.47,% Slots,,rs_events.empty_end,0.00,5.24,
8.100919793,S1-C4,Backend_Bound.Memory_Bound,30.74,% Slots,,,0.00,5.15,
8.100919793,S1-C4,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.15,
8.100919793,S1-C4,Retiring.Microcode_Sequencer,15.51,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.34,
8.100919793,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.34,
8.100919793,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C5,Frontend_Bound,21.22,% Slots,,,0.00,5.25,
8.100919793,S1-C5,Backend_Bound,27.11,% Slots,,,0.00,5.14,
8.100919793,S1-C5,Backend_Bound.Memory_Bound,18.53,% Slots,,,0.00,5.14,
8.100919793,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C6,Frontend_Bound,35.14,% Slots,,,0.00,5.25,
8.100919793,S1-C6,Bad_Speculation,10.05,% Slots,,,0.00,5.14,
8.100919793,S1-C6,Backend_Bound,14.90,% Slots,,,0.00,5.14,
8.100919793,S1-C6,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.24,<==
8.100919793,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.25,
8.100919793,S1-C6,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,
8.100919793,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.34,
8.100919793,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.78,% Core_Clocks,,,0.00,5.34,
8.100919793,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C7,Frontend_Bound,31.10,% Slots,,,0.00,5.25,
8.100919793,S1-C7,Backend_Bound,47.85,% Slots,,,0.00,5.14,
8.100919793,S1-C7,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.100919793,S1-C7,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.24,
8.100919793,S1-C7,Backend_Bound.Memory_Bound,35.12,% Slots,,,0.00,5.14,
8.100919793,S1-C7,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.14,
8.100919793,S1-C7,Retiring.Microcode_Sequencer,15.05,% Slots,,idq.ms_uops,0.00,5.34,
8.100919793,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.34,
8.100919793,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
8.100919793,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.34,
8.100919793,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
8.100919793,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.100919793,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.100919793,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.100919793,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
8.100919793,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
9.609194947,S0-C0,Backend_Bound,70.99,% Slots,,,0.00,5.03,
9.609194947,S0-C0,Backend_Bound.Memory_Bound,49.89,% Slots,,,0.00,5.03,
9.609194947,S0-C0,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.03,
9.609194947,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
9.609194947,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.44,% Clocks,,,0.00,5.31,
9.609194947,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C1,Frontend_Bound,37.66,% Slots,,,0.00,5.09,
9.609194947,S0-C1,Backend_Bound,39.25,% Slots,,,0.00,5.02,
9.609194947,S0-C1,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
9.609194947,S0-C1,Frontend_Bound.Frontend_Latency,37.85,% Slots,,rs_events.empty_end,0.00,5.13,
9.609194947,S0-C1,Backend_Bound.Memory_Bound,26.92,% Slots,,,0.00,5.02,<==
9.609194947,S0-C1,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.02,
9.609194947,S0-C1,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.02,
9.609194947,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.3,
9.609194947,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
9.609194947,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
9.609194947,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
9.609194947,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
9.609194947,S0-C2,Frontend_Bound,36.74,% Slots,,,0.00,5.09,
9.609194947,S0-C2,Backend_Bound,41.04,% Slots,,,0.00,5.03,
9.609194947,S0-C2,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S0-C2,Frontend_Bound.Frontend_Latency,35.85,% Slots,,rs_events.empty_end,0.00,5.13,
9.609194947,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.09,
9.609194947,S0-C2,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.03,
9.609194947,S0-C2,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.03,
9.609194947,S0-C2,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.3,
9.609194947,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.609194947,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.77,% Core_Clocks,,,0.00,5.3,
9.609194947,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
9.609194947,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.609194947,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C3,Frontend_Bound,36.94,% Slots,,,0.00,5.09,
9.609194947,S0-C3,Backend_Bound,39.84,% Slots,,,0.00,5.03,
9.609194947,S0-C3,Retiring,32.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S0-C3,Frontend_Bound.Frontend_Latency,36.75,% Slots,,rs_events.empty_end,0.00,5.12,
9.609194947,S0-C3,Backend_Bound.Memory_Bound,11.59,% Slots,,,0.00,5.03,
9.609194947,S0-C3,Backend_Bound.Core_Bound,28.25,% Slots,,,0.00,5.03,<==
9.609194947,S0-C3,Retiring.Microcode_Sequencer,18.27,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.3,
9.609194947,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.609194947,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
9.609194947,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
9.609194947,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C4,Frontend_Bound,32.92,% Slots,,,0.00,5.09,
9.609194947,S0-C4,Backend_Bound,44.58,% Slots,,,0.00,5.03,
9.609194947,S0-C4,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S0-C4,Frontend_Bound.Frontend_Latency,37.35,% Slots,,rs_events.empty_end,0.00,5.12,
9.609194947,S0-C4,Backend_Bound.Memory_Bound,27.58,% Slots,,,0.00,5.03,
9.609194947,S0-C4,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.03,
9.609194947,S0-C4,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.3,
9.609194947,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.609194947,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
9.609194947,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
9.609194947,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C5,Frontend_Bound,31.40,% Slots,,,0.00,5.09,
9.609194947,S0-C5,Backend_Bound,46.13,% Slots,,,0.00,5.03,
9.609194947,S0-C5,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S0-C5,Frontend_Bound.Frontend_Latency,31.17,% Slots,,rs_events.empty_end,0.00,5.12,
9.609194947,S0-C5,Backend_Bound.Memory_Bound,31.43,% Slots,,,0.00,5.03,
9.609194947,S0-C5,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.03,
9.609194947,S0-C5,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.3,
9.609194947,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.609194947,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
9.609194947,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
9.609194947,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.3,
9.609194947,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C6,Frontend_Bound,34.07,% Slots,,,0.00,5.08,
9.609194947,S0-C6,Backend_Bound,43.83,% Slots,,,0.00,5.03,
9.609194947,S0-C6,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S0-C6,Frontend_Bound.Frontend_Latency,27.16,% Slots,,rs_events.empty_end,0.00,5.11,
9.609194947,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.08,
9.609194947,S0-C6,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.03,
9.609194947,S0-C6,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.03,
9.609194947,S0-C6,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.31,
9.609194947,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
9.609194947,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.31,
9.609194947,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.02,% Core_Clocks,,,0.00,5.3,
9.609194947,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
9.609194947,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.609194947,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.62,% Clocks,,,0.00,5.3,
9.609194947,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C7,Frontend_Bound,33.04,% Slots,,,0.00,5.08,
9.609194947,S0-C7,Backend_Bound,44.64,% Slots,,,0.00,5.03,
9.609194947,S0-C7,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S0-C7,Frontend_Bound.Frontend_Latency,39.31,% Slots,,rs_events.empty_end,0.00,5.11,
9.609194947,S0-C7,Backend_Bound.Memory_Bound,29.72,% Slots,,,0.00,5.03,<==
9.609194947,S0-C7,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.03,
9.609194947,S0-C7,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.3,
9.609194947,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
9.609194947,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
9.609194947,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.609194947,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C0,Frontend_Bound,32.90,% Slots,,,0.00,5.08,
9.609194947,S1-C0,Backend_Bound,44.15,% Slots,,,0.00,5.03,
9.609194947,S1-C0,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S1-C0,Frontend_Bound.Frontend_Latency,35.00,% Slots,,rs_events.empty_end,0.00,5.11,
9.609194947,S1-C0,Backend_Bound.Memory_Bound,34.40,% Slots,,,0.00,5.03,<==
9.609194947,S1-C0,Retiring.Microcode_Sequencer,15.96,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.31,
9.609194947,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
9.609194947,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.31,
9.609194947,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
9.609194947,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.49,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
9.609194947,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C1,Frontend_Bound,35.36,% Slots,,,0.00,5.08,
9.609194947,S1-C1,Backend_Bound,40.83,% Slots,,,0.00,5.03,
9.609194947,S1-C1,Retiring,19.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S1-C1,Frontend_Bound.Frontend_Latency,34.12,% Slots,,rs_events.empty_end,0.00,5.1,
9.609194947,S1-C1,Backend_Bound.Memory_Bound,29.06,% Slots,,,0.00,5.03,
9.609194947,S1-C1,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.03,
9.609194947,S1-C1,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.3,
9.609194947,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
9.609194947,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
9.609194947,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.609194947,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C2,Backend_Bound,80.31,% Slots,,,0.00,5.03,<==
9.609194947,S1-C2,Retiring,32.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S1-C2,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.64,% Clocks,,idq.ms_switches,0.00,5.31,
9.609194947,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C3,Frontend_Bound,36.94,% Slots,,,0.00,5.08,
9.609194947,S1-C3,Backend_Bound,39.37,% Slots,,,0.00,5.03,
9.609194947,S1-C3,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S1-C3,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.1,
9.609194947,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.08,
9.609194947,S1-C3,Backend_Bound.Memory_Bound,26.41,% Slots,,,0.00,5.03,
9.609194947,S1-C3,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.03,
9.609194947,S1-C3,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.31,
9.609194947,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
9.609194947,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.31,
9.609194947,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.32,% Core_Clocks,,,0.00,5.3,
9.609194947,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
9.609194947,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.609194947,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.38,% Clocks,,,0.00,5.31,
9.609194947,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C4,Frontend_Bound,37.68,% Slots,,,0.00,5.08,
9.609194947,S1-C4,Backend_Bound,37.67,% Slots,,,0.00,5.03,
9.609194947,S1-C4,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S1-C4,Frontend_Bound.Frontend_Latency,33.05,% Slots,,rs_events.empty_end,0.00,5.1,<==
9.609194947,S1-C4,Backend_Bound.Memory_Bound,28.37,% Slots,,,0.00,5.03,
9.609194947,S1-C4,Retiring.Microcode_Sequencer,16.10,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.31,
9.609194947,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
9.609194947,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.31,
9.609194947,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
9.609194947,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.609194947,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C5,Frontend_Bound,40.54,% Slots,,,0.00,5.07,
9.609194947,S1-C5,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
9.609194947,S1-C5,Frontend_Bound.Frontend_Bandwidth,38.08,% Slots,,,0.00,5.07,
9.609194947,S1-C5,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.29,
9.609194947,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.45,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.59,% Core_Clocks,,,0.00,5.3,<==
9.609194947,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C6,Frontend_Bound,24.22,% Slots,,,0.00,5.07,
9.609194947,S1-C6,Backend_Bound,35.29,% Slots,,,0.00,5.03,<==
9.609194947,S1-C6,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.03,
9.609194947,S1-C6,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.03,
9.609194947,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.52,% Clocks,,,0.00,5.3,
9.609194947,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C7,Frontend_Bound,39.12,% Slots,,,0.00,5.29,
9.609194947,S1-C7,Backend_Bound,38.11,% Slots,,,0.00,5.29,
9.609194947,S1-C7,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
9.609194947,S1-C7,Frontend_Bound.Frontend_Latency,28.06,% Slots,,rs_events.empty_end,0.00,5.1,<==
9.609194947,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.60,% Slots,,,0.00,5.29,
9.609194947,S1-C7,Backend_Bound.Memory_Bound,30.40,% Slots,,,0.00,5.04,
9.609194947,S1-C7,Retiring.Microcode_Sequencer,15.83,% Slots,,idq.ms_uops,0.00,5.03,
9.609194947,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.3,
9.609194947,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
9.609194947,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.3,
9.609194947,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.79,% Core_Clocks,,,0.00,5.3,
9.609194947,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
9.609194947,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
9.609194947,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
9.609194947,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
9.609194947,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
11.12917311,S0-C0,Frontend_Bound,42.37,% Slots,,,0.00,5.29,
11.12917311,S0-C0,Backend_Bound,23.21,% Slots,,,0.00,5.29,
11.12917311,S0-C0,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
11.12917311,S0-C0,Frontend_Bound.Frontend_Latency,26.47,% Slots,,rs_events.empty_end,0.00,5.28,<==
11.12917311,S0-C0,Backend_Bound.Memory_Bound,14.49,% Slots,,,0.00,5.14,
11.12917311,S0-C0,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.29,
11.12917311,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.28,
11.12917311,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.12917311,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
11.12917311,S0-C1,Frontend_Bound,21.55,% Slots,,,0.00,5.28,
11.12917311,S0-C1,Backend_Bound,61.11,% Slots,,,0.00,5.28,
11.12917311,S0-C1,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
11.12917311,S0-C1,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S0-C1,Backend_Bound.Memory_Bound,37.59,% Slots,,,0.00,5.14,<==
11.12917311,S0-C1,Backend_Bound.Core_Bound,23.52,% Slots,,,0.00,5.14,
11.12917311,S0-C1,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.29,
11.12917311,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.57,% Clocks,,,0.00,5.28,
11.12917311,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.12917311,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
11.12917311,S0-C2,Backend_Bound,68.22,% Slots,,,0.00,5.28,
11.12917311,S0-C2,Retiring,15.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S0-C2,Backend_Bound.Memory_Bound,47.07,% Slots,,,0.00,5.14,
11.12917311,S0-C2,Backend_Bound.Core_Bound,21.15,% Slots,,,0.00,5.14,
11.12917311,S0-C2,Retiring.Microcode_Sequencer,11.68,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.82,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
11.12917311,S0-C3,Frontend_Bound,34.83,% Slots,,,0.00,5.28,
11.12917311,S0-C3,Backend_Bound,41.55,% Slots,,,0.00,5.28,
11.12917311,S0-C3,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S0-C3,Frontend_Bound.Frontend_Latency,31.18,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S0-C3,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.15,<==
11.12917311,S0-C3,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.15,
11.12917311,S0-C3,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.28,
11.12917311,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.12917311,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
11.12917311,S0-C4,Frontend_Bound,36.20,% Slots,,,0.00,5.28,
11.12917311,S0-C4,Backend_Bound,39.76,% Slots,,,0.00,5.28,
11.12917311,S0-C4,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S0-C4,Frontend_Bound.Frontend_Latency,26.36,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S0-C4,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.15,
11.12917311,S0-C4,Backend_Bound.Core_Bound,16.69,% Slots,,,0.00,5.15,
11.12917311,S0-C4,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.28,
11.12917311,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.12917311,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.12917311,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
11.12917311,S0-C5,Frontend_Bound,34.86,% Slots,,,0.00,5.28,
11.12917311,S0-C5,Backend_Bound,41.27,% Slots,,,0.00,5.28,
11.12917311,S0-C5,Retiring,15.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S0-C5,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S0-C5,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.15,
11.12917311,S0-C5,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.15,
11.12917311,S0-C5,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.28,
11.12917311,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.12917311,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.21,% Clocks,,,0.00,5.26,
11.12917311,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
11.12917311,S0-C6,Frontend_Bound,34.37,% Slots,,,0.00,5.28,
11.12917311,S0-C6,Backend_Bound,42.01,% Slots,,,0.00,5.28,
11.12917311,S0-C6,Retiring,15.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S0-C6,Frontend_Bound.Frontend_Latency,48.32,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S0-C6,Backend_Bound.Memory_Bound,33.28,% Slots,,,0.00,5.15,
11.12917311,S0-C6,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.28,
11.12917311,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
11.12917311,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
11.12917311,S0-C7,Frontend_Bound,35.56,% Slots,,,0.00,5.29,
11.12917311,S0-C7,Backend_Bound,41.37,% Slots,,,0.00,5.29,
11.12917311,S0-C7,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S0-C7,Frontend_Bound.Frontend_Latency,32.05,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S0-C7,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.16,<==
11.12917311,S0-C7,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.16,
11.12917311,S0-C7,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.28,
11.12917311,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
11.12917311,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.57,% Clocks,,,0.00,5.26,
11.12917311,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
11.12917311,S1-C0,Frontend_Bound,32.03,% Slots,,,0.00,5.29,
11.12917311,S1-C0,Backend_Bound,44.51,% Slots,,,0.00,5.29,
11.12917311,S1-C0,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S1-C0,Frontend_Bound.Frontend_Latency,28.59,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S1-C0,Backend_Bound.Memory_Bound,25.81,% Slots,,,0.00,5.15,
11.12917311,S1-C0,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.15,
11.12917311,S1-C0,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.28,
11.12917311,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
11.12917311,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.04,% Clocks,,,0.00,5.26,
11.12917311,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C1,Frontend_Bound,33.56,% Slots,,,0.00,5.29,
11.12917311,S1-C1,Backend_Bound,41.27,% Slots,,,0.00,5.29,
11.12917311,S1-C1,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S1-C1,Frontend_Bound.Frontend_Latency,35.30,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S1-C1,Backend_Bound.Memory_Bound,24.62,% Slots,,,0.00,5.16,
11.12917311,S1-C1,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.16,
11.12917311,S1-C1,Retiring.Microcode_Sequencer,14.64,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.28,
11.12917311,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
11.12917311,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.19,% Clocks,,,0.00,5.26,
11.12917311,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C2,Frontend_Bound,27.66,% Slots,,,0.00,5.28,
11.12917311,S1-C2,Backend_Bound,34.65,% Slots,,,0.00,5.28,
11.12917311,S1-C2,Retiring,25.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.28,
11.12917311,S1-C2,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.16,
11.12917311,S1-C2,Backend_Bound.Core_Bound,24.01,% Slots,,,0.00,5.16,
11.12917311,S1-C2,Retiring.Microcode_Sequencer,8.35,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.26,<==
11.12917311,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C3,Frontend_Bound,31.32,% Slots,,,0.00,5.29,
11.12917311,S1-C3,Backend_Bound,44.26,% Slots,,,0.00,5.29,
11.12917311,S1-C3,Retiring,20.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S1-C3,Frontend_Bound.Frontend_Latency,28.49,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S1-C3,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.16,
11.12917311,S1-C3,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.16,
11.12917311,S1-C3,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.28,
11.12917311,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
11.12917311,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.89,% Clocks,,,0.00,5.26,
11.12917311,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C4,Frontend_Bound,32.47,% Slots,,,0.00,5.29,
11.12917311,S1-C4,Backend_Bound,43.69,% Slots,,,0.00,5.29,
11.12917311,S1-C4,Retiring,20.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S1-C4,Frontend_Bound.Frontend_Latency,27.75,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S1-C4,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.16,
11.12917311,S1-C4,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.16,
11.12917311,S1-C4,Retiring.Microcode_Sequencer,15.44,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.28,
11.12917311,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
11.12917311,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
11.12917311,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C5,Backend_Bound,78.31,% Slots,,,0.00,5.28,
11.12917311,S1-C5,Retiring,21.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.12917311,S1-C5,Backend_Bound.Memory_Bound,27.47,% Slots,,,0.00,5.17,
11.12917311,S1-C5,Backend_Bound.Core_Bound,50.84,% Slots,,,0.00,5.17,
11.12917311,S1-C5,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.28,
11.12917311,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.23,% Clocks,,,0.00,5.26,<==
11.12917311,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C6,Frontend_Bound,34.47,% Slots,,,0.00,5.29,<==
11.12917311,S1-C6,Backend_Bound,15.29,% Slots,,,0.00,5.29,
11.12917311,S1-C6,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.28,
11.12917311,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.29,
11.12917311,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.28,
11.12917311,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
11.12917311,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.91,% Core_Clocks,,,0.00,5.14,
11.12917311,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
11.12917311,S1-C7,Frontend_Bound.Frontend_Bandwidth,72.26,% Slots,,,0.00,5.28,
11.12917311,S1-C7,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.28,
11.12917311,S1-C7,Backend_Bound.Core_Bound,28.35,% Slots,,,0.00,5.28,<==
11.12917311,S1-C7,Retiring.Microcode_Sequencer,15.58,% Slots,,idq.ms_uops,0.00,5.29,
11.12917311,S1-C7,Backend_Bound,43.62,% Slots,,,0.00,5.28,
11.12917311,S1-C7,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
11.12917311,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.28,
11.12917311,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.66,% Core_Clocks,,,0.00,5.15,
11.12917311,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
11.12917311,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.12917311,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
11.12917311,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
11.12917311,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
11.12917311,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
11.12917311,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
11.12917311,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
11.12917311,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
11.12917311,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
11.12917311,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
11.12917311,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
11.12917311,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
11.12917311,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
11.12917311,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
11.12917311,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
11.12917311,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
11.12917311,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
11.12917311,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
12.637448308,S0-C0,Frontend_Bound,31.69,% Slots,,,0.00,5.29,
12.637448308,S0-C0,Backend_Bound,46.13,% Slots,,,0.00,5.29,
12.637448308,S0-C0,Retiring,13.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C0,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S0-C0,Backend_Bound.Memory_Bound,29.54,% Slots,,,0.00,5.08,
12.637448308,S0-C0,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.08,
12.637448308,S0-C0,Retiring.Microcode_Sequencer,10.48,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.29,
12.637448308,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.637448308,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
12.637448308,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.45,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.29,<==
12.637448308,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C1,Frontend_Bound,38.10,% Slots,,,0.00,5.29,
12.637448308,S0-C1,Backend_Bound,38.16,% Slots,,,0.00,5.29,
12.637448308,S0-C1,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.637448308,S0-C1,Frontend_Bound.Frontend_Latency,43.48,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S0-C1,Backend_Bound.Memory_Bound,32.29,% Slots,,,0.00,5.08,
12.637448308,S0-C1,Retiring.Microcode_Sequencer,12.37,% Slots,,idq.ms_uops,0.00,5.3,
12.637448308,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.29,
12.637448308,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.637448308,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
12.637448308,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S0-C2,Frontend_Bound,37.05,% Slots,,,0.00,5.29,
12.637448308,S0-C2,Backend_Bound,40.07,% Slots,,,0.00,5.29,
12.637448308,S0-C2,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C2,Frontend_Bound.Frontend_Latency,29.80,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S0-C2,Backend_Bound.Memory_Bound,24.39,% Slots,,,0.00,5.08,
12.637448308,S0-C2,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.08,
12.637448308,S0-C2,Retiring.Microcode_Sequencer,12.74,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.29,
12.637448308,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.637448308,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
12.637448308,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C3,Frontend_Bound,38.92,% Slots,,,0.00,5.29,
12.637448308,S0-C3,Backend_Bound,37.29,% Slots,,,0.00,5.29,
12.637448308,S0-C3,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C3,Frontend_Bound.Frontend_Latency,34.45,% Slots,,rs_events.empty_end,0.00,5.29,<==
12.637448308,S0-C3,Backend_Bound.Memory_Bound,31.23,% Slots,,,0.00,5.07,
12.637448308,S0-C3,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.29,
12.637448308,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.637448308,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
12.637448308,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
12.637448308,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S0-C4,Frontend_Bound,37.10,% Slots,,,0.00,5.29,
12.637448308,S0-C4,Backend_Bound,38.75,% Slots,,,0.00,5.29,
12.637448308,S0-C4,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C4,Frontend_Bound.Frontend_Latency,38.32,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S0-C4,Backend_Bound.Memory_Bound,28.58,% Slots,,,0.00,5.07,
12.637448308,S0-C4,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.07,
12.637448308,S0-C4,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.29,
12.637448308,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.637448308,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
12.637448308,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S0-C5,Frontend_Bound,39.15,% Slots,,,0.00,5.29,
12.637448308,S0-C5,Backend_Bound,36.15,% Slots,,,0.00,5.29,
12.637448308,S0-C5,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C5,Frontend_Bound.Frontend_Latency,32.63,% Slots,,rs_events.empty_end,0.00,5.29,<==
12.637448308,S0-C5,Backend_Bound.Memory_Bound,22.92,% Slots,,,0.00,5.07,
12.637448308,S0-C5,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.07,
12.637448308,S0-C5,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.29,
12.637448308,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.637448308,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
12.637448308,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S0-C6,Frontend_Bound,33.85,% Slots,,,0.00,5.29,
12.637448308,S0-C6,Backend_Bound,42.78,% Slots,,,0.00,5.29,
12.637448308,S0-C6,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C6,Frontend_Bound.Frontend_Latency,34.02,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S0-C6,Backend_Bound.Memory_Bound,24.66,% Slots,,,0.00,5.07,
12.637448308,S0-C6,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.07,
12.637448308,S0-C6,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.29,
12.637448308,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
12.637448308,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
12.637448308,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
12.637448308,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S0-C7,Frontend_Bound,33.26,% Slots,,,0.00,5.29,
12.637448308,S0-C7,Backend_Bound,44.57,% Slots,,,0.00,5.29,
12.637448308,S0-C7,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S0-C7,Frontend_Bound.Frontend_Latency,38.72,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S0-C7,Backend_Bound.Memory_Bound,40.38,% Slots,,,0.00,5.06,
12.637448308,S0-C7,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.29,
12.637448308,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
12.637448308,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
12.637448308,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C0,Frontend_Bound,36.77,% Slots,,,0.00,5.29,
12.637448308,S1-C0,Backend_Bound,38.82,% Slots,,,0.00,5.29,
12.637448308,S1-C0,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S1-C0,Frontend_Bound.Frontend_Latency,31.25,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S1-C0,Backend_Bound.Memory_Bound,23.26,% Slots,,,0.00,5.06,
12.637448308,S1-C0,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.06,
12.637448308,S1-C0,Retiring.Microcode_Sequencer,15.18,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.29,
12.637448308,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
12.637448308,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
12.637448308,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
12.637448308,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.79,% Clocks,,,0.00,5.3,
12.637448308,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C1,Frontend_Bound,32.87,% Slots,,,0.00,5.29,
12.637448308,S1-C1,Backend_Bound,43.25,% Slots,,,0.00,5.29,
12.637448308,S1-C1,Retiring,20.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S1-C1,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S1-C1,Backend_Bound.Memory_Bound,26.10,% Slots,,,0.00,5.06,
12.637448308,S1-C1,Backend_Bound.Core_Bound,17.16,% Slots,,,0.00,5.06,
12.637448308,S1-C1,Retiring.Microcode_Sequencer,16.11,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.29,
12.637448308,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
12.637448308,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
12.637448308,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.03,% Clocks,,,0.00,5.31,
12.637448308,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C2,Frontend_Bound,29.32,% Slots,,,0.00,5.29,
12.637448308,S1-C2,Backend_Bound,31.91,% Slots,,,0.00,5.29,
12.637448308,S1-C2,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S1-C2,Frontend_Bound.Frontend_Latency,16.84,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.29,
12.637448308,S1-C2,Backend_Bound.Memory_Bound,39.12,% Slots,,,0.00,5.06,
12.637448308,S1-C2,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.29,
12.637448308,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
12.637448308,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C3,Frontend_Bound,31.18,% Slots,,,0.00,5.29,
12.637448308,S1-C3,Backend_Bound,45.16,% Slots,,,0.00,5.29,
12.637448308,S1-C3,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S1-C3,Frontend_Bound.Frontend_Latency,33.36,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S1-C3,Backend_Bound.Memory_Bound,28.64,% Slots,,,0.00,5.06,
12.637448308,S1-C3,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.06,
12.637448308,S1-C3,Retiring.Microcode_Sequencer,14.18,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.29,
12.637448308,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
12.637448308,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
12.637448308,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C4,Frontend_Bound,35.62,% Slots,,,0.00,5.29,
12.637448308,S1-C4,Backend_Bound,39.71,% Slots,,,0.00,5.29,
12.637448308,S1-C4,Retiring,18.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S1-C4,Frontend_Bound.Frontend_Latency,32.34,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S1-C4,Backend_Bound.Memory_Bound,24.15,% Slots,,,0.00,5.05,
12.637448308,S1-C4,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.05,
12.637448308,S1-C4,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.29,
12.637448308,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
12.637448308,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
12.637448308,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.64,% Clocks,,,0.00,5.3,
12.637448308,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C5,Backend_Bound,67.20,% Slots,,,0.00,5.29,<==
12.637448308,S1-C5,Backend_Bound.Memory_Bound,32.75,% Slots,,,0.00,5.05,
12.637448308,S1-C5,Backend_Bound.Core_Bound,34.45,% Slots,,,0.00,5.05,
12.637448308,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
12.637448308,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
12.637448308,S1-C6,Frontend_Bound,34.62,% Slots,,,0.00,5.29,<==
12.637448308,S1-C6,Backend_Bound,15.64,% Slots,,,0.00,5.29,
12.637448308,S1-C6,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.29,
12.637448308,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.29,
12.637448308,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.29,
12.637448308,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
12.637448308,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.34,% Core_Clocks,,,0.00,5.04,
12.637448308,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C7,Frontend_Bound.Frontend_Bandwidth,33.51,% Slots,,,0.00,5.29,
12.637448308,S1-C7,Backend_Bound.Memory_Bound,82.48,% Slots,,,0.00,5.11,
12.637448308,S1-C7,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.29,
12.637448308,S1-C7,Backend_Bound,44.29,% Slots,,,0.00,5.29,
12.637448308,S1-C7,Retiring,24.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.637448308,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.29,
12.637448308,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.81,% Core_Clocks,,,0.00,5.05,
12.637448308,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
12.637448308,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
12.637448308,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
12.637448308,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
12.637448308,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
17.477978231,S0-C0,Frontend_Bound,33.49,% Slots,,,0.00,5.29,
17.477978231,S0-C0,Backend_Bound,43.16,% Slots,,,0.00,5.29,
17.477978231,S0-C0,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
17.477978231,S0-C0,Frontend_Bound.Frontend_Latency,34.67,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S0-C0,Backend_Bound.Memory_Bound,27.43,% Slots,,,0.00,5.23,
17.477978231,S0-C0,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.23,
17.477978231,S0-C0,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.23,
17.477978231,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.22,
17.477978231,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
17.477978231,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.22,
17.477978231,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
17.477978231,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.33,% Clocks,,,0.00,5.29,
17.477978231,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C1,Frontend_Bound,37.35,% Slots,,,0.00,5.29,
17.477978231,S0-C1,Backend_Bound,38.56,% Slots,,,0.00,5.29,
17.477978231,S0-C1,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
17.477978231,S0-C1,Frontend_Bound.Frontend_Latency,29.72,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S0-C1,Backend_Bound.Memory_Bound,22.61,% Slots,,,0.00,5.23,
17.477978231,S0-C1,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.23,
17.477978231,S0-C1,Retiring.Microcode_Sequencer,13.00,% Slots,,idq.ms_uops,0.00,5.23,
17.477978231,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.22,
17.477978231,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
17.477978231,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.22,% Clocks,,idq.ms_switches,0.00,5.22,
17.477978231,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
17.477978231,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C2,Frontend_Bound,36.73,% Slots,,,0.00,5.29,
17.477978231,S0-C2,Backend_Bound,33.57,% Slots,,,0.00,5.29,
17.477978231,S0-C2,Retiring,32.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S0-C2,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.29,
17.477978231,S0-C2,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.23,
17.477978231,S0-C2,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.23,
17.477978231,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
17.477978231,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.22,
17.477978231,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.58,% Core_Clocks,,,0.00,5.29,
17.477978231,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.477978231,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
17.477978231,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C3,Frontend_Bound,33.76,% Slots,,,0.00,5.29,
17.477978231,S0-C3,Backend_Bound,43.02,% Slots,,,0.00,5.29,
17.477978231,S0-C3,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S0-C3,Frontend_Bound.Frontend_Latency,32.38,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S0-C3,Backend_Bound.Memory_Bound,26.64,% Slots,,,0.00,5.22,
17.477978231,S0-C3,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.22,
17.477978231,S0-C3,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.23,
17.477978231,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
17.477978231,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.22,
17.477978231,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.477978231,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.02,% Clocks,,,0.00,5.29,
17.477978231,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C4,Frontend_Bound,39.36,% Slots,,,0.00,5.29,
17.477978231,S0-C4,Backend_Bound,35.75,% Slots,,,0.00,5.29,
17.477978231,S0-C4,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S0-C4,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.29,<==
17.477978231,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.29,
17.477978231,S0-C4,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.22,
17.477978231,S0-C4,Backend_Bound.Core_Bound,21.85,% Slots,,,0.00,5.22,
17.477978231,S0-C4,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.23,
17.477978231,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
17.477978231,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.22,
17.477978231,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.16,% Core_Clocks,,,0.00,5.29,
17.477978231,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.477978231,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.23,% Clocks,,,0.00,5.29,
17.477978231,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C5,Frontend_Bound,31.56,% Slots,,,0.00,5.29,
17.477978231,S0-C5,Backend_Bound,45.21,% Slots,,,0.00,5.29,
17.477978231,S0-C5,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S0-C5,Frontend_Bound.Frontend_Latency,30.67,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S0-C5,Backend_Bound.Memory_Bound,28.79,% Slots,,,0.00,5.22,
17.477978231,S0-C5,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.22,
17.477978231,S0-C5,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.23,
17.477978231,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
17.477978231,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.22,
17.477978231,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.477978231,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.29,
17.477978231,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C6,Frontend_Bound,37.02,% Slots,,,0.00,5.29,
17.477978231,S0-C6,Backend_Bound,36.13,% Slots,,,0.00,5.29,
17.477978231,S0-C6,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S0-C6,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.29,<==
17.477978231,S0-C6,Backend_Bound.Memory_Bound,22.24,% Slots,,,0.00,5.22,
17.477978231,S0-C6,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.22,
17.477978231,S0-C6,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.21,
17.477978231,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
17.477978231,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.21,
17.477978231,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.477978231,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.92,% Clocks,,,0.00,5.29,
17.477978231,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C7,Frontend_Bound,38.44,% Slots,,,0.00,5.29,
17.477978231,S0-C7,Backend_Bound,37.30,% Slots,,,0.00,5.29,
17.477978231,S0-C7,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S0-C7,Frontend_Bound.Frontend_Latency,32.80,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S0-C7,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.22,
17.477978231,S0-C7,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.22,
17.477978231,S0-C7,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.21,
17.477978231,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
17.477978231,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.21,<==
17.477978231,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.477978231,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.11,% Clocks,,,0.00,5.29,
17.477978231,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C0,Frontend_Bound,34.20,% Slots,,,0.00,5.29,
17.477978231,S1-C0,Backend_Bound,36.53,% Slots,,,0.00,5.29,<==
17.477978231,S1-C0,Retiring,23.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S1-C0,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S1-C0,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.22,
17.477978231,S1-C0,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.22,
17.477978231,S1-C0,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
17.477978231,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.2,
17.477978231,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.477978231,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.97,% Clocks,,,0.00,5.29,
17.477978231,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C1,Frontend_Bound,23.43,% Slots,,,0.00,5.29,<==
17.477978231,S1-C1,Bad_Speculation,21.62,% Slots,,,0.00,5.29,
17.477978231,S1-C1,Backend_Bound,16.41,% Slots,,,0.00,5.29,
17.477978231,S1-C1,Bad_Speculation.Branch_Mispredicts,21.19,% Slots,,br_misp_retired.all_branches,0.00,5.2,
17.477978231,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C2,Frontend_Bound,40.56,% Slots,,,0.00,5.29,
17.477978231,S1-C2,Backend_Bound,23.31,% Slots,,,0.00,5.29,
17.477978231,S1-C2,Retiring,29.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S1-C2,Frontend_Bound.Frontend_Latency,32.55,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S1-C2,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.22,
17.477978231,S1-C2,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.22,
17.477978231,S1-C2,Retiring.Microcode_Sequencer,15.22,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.21,
17.477978231,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
17.477978231,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.21,<==
17.477978231,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.477978231,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.06,% Clocks,,,0.00,5.29,
17.477978231,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C3,Backend_Bound,59.84,% Slots,,,0.00,5.29,
17.477978231,S1-C3,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S1-C3,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.22,
17.477978231,S1-C3,Backend_Bound.Core_Bound,37.66,% Slots,,,0.00,5.22,
17.477978231,S1-C3,Retiring.Microcode_Sequencer,11.78,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.80,% Clocks,,idq.ms_switches,0.00,5.21,
17.477978231,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.477978231,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.29,<==
17.477978231,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C4,Frontend_Bound,35.88,% Slots,,,0.00,5.29,
17.477978231,S1-C4,Backend_Bound,40.58,% Slots,,,0.00,5.29,
17.477978231,S1-C4,Retiring,15.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S1-C4,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S1-C4,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.22,
17.477978231,S1-C4,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.22,
17.477978231,S1-C4,Retiring.Microcode_Sequencer,12.74,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.21,
17.477978231,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
17.477978231,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.21,
17.477978231,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.477978231,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.06,% Clocks,,,0.00,5.29,
17.477978231,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C5,Frontend_Bound,28.36,% Slots,,,0.00,5.29,
17.477978231,S1-C5,Backend_Bound,51.19,% Slots,,,0.00,5.29,
17.477978231,S1-C5,Retiring,17.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S1-C5,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S1-C5,Backend_Bound.Memory_Bound,33.14,% Slots,,,0.00,5.22,
17.477978231,S1-C5,Backend_Bound.Core_Bound,18.04,% Slots,,,0.00,5.22,
17.477978231,S1-C5,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.2,
17.477978231,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
17.477978231,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.2,
17.477978231,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.477978231,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.477978231,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.20,% Clocks,,,0.00,5.29,
17.477978231,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C6,Frontend_Bound,30.76,% Slots,,,0.00,5.29,<==
17.477978231,S1-C6,Backend_Bound,19.18,% Slots,,,0.00,5.29,
17.477978231,S1-C6,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.29,
17.477978231,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.2,
17.477978231,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
17.477978231,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.58,% Core_Clocks,,,0.00,5.29,
17.477978231,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C7,Frontend_Bound,24.77,% Slots,,,0.00,5.29,
17.477978231,S1-C7,Backend_Bound,44.03,% Slots,,,0.00,5.29,
17.477978231,S1-C7,Retiring,20.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
17.477978231,S1-C7,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.29,
17.477978231,S1-C7,Backend_Bound.Memory_Bound,25.15,% Slots,,,0.00,5.22,
17.477978231,S1-C7,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.22,
17.477978231,S1-C7,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.2,
17.477978231,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
17.477978231,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.86,% Clocks,,idq.ms_switches,0.00,5.21,
17.477978231,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.477978231,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
17.477978231,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
17.477978231,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.88,% Clocks,,,0.00,5.29,
17.477978231,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
17.477978231,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
22.745473229,S0-C0,Frontend_Bound,44.46,% Slots,,,0.00,5.23,<==
22.745473229,S0-C0,Backend_Bound,24.13,% Slots,,,0.00,5.23,
22.745473229,S0-C0,Retiring,12.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
22.745473229,S0-C0,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.23,
22.745473229,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.74,% Slots,,,0.00,5.23,
22.745473229,S0-C0,Backend_Bound.Memory_Bound,16.07,% Slots,,,0.00,5.23,
22.745473229,S0-C0,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.23,
22.745473229,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.28,
22.745473229,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.745473229,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.70,% Clocks,,idq.ms_switches,0.00,5.28,
22.745473229,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.25,% Core_Clocks,,,0.00,5.24,
22.745473229,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
22.745473229,S0-C1,Frontend_Bound,46.61,% Slots,,,0.00,5.24,<==
22.745473229,S0-C1,Backend_Bound,21.83,% Slots,,,0.00,5.24,
22.745473229,S0-C1,Retiring,13.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
22.745473229,S0-C1,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S0-C1,Frontend_Bound.Frontend_Bandwidth,23.94,% Slots,,,0.00,5.24,
22.745473229,S0-C1,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.24,
22.745473229,S0-C1,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.24,
22.745473229,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.28,
22.745473229,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
22.745473229,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.28,
22.745473229,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.59,% Core_Clocks,,,0.00,5.24,
22.745473229,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
22.745473229,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C2,Frontend_Bound,46.26,% Slots,,,0.00,5.24,
22.745473229,S0-C2,Backend_Bound,20.24,% Slots,,,0.00,5.24,
22.745473229,S0-C2,Retiring,10.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
22.745473229,S0-C2,Frontend_Bound.Frontend_Latency,50.90,% Slots,,rs_events.empty_end,0.00,5.24,<==
22.745473229,S0-C2,Backend_Bound.Memory_Bound,40.81,% Slots,,,0.00,5.24,
22.745473229,S0-C2,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.26,
22.745473229,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.28,
22.745473229,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.745473229,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.28,
22.745473229,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C3,Frontend_Bound,33.37,% Slots,,,0.00,5.24,<==
22.745473229,S0-C3,Backend_Bound,33.30,% Slots,,,0.00,5.24,
22.745473229,S0-C3,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
22.745473229,S0-C3,Frontend_Bound.Frontend_Latency,27.93,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S0-C3,Frontend_Bound.Frontend_Bandwidth,23.09,% Slots,,,0.00,5.24,
22.745473229,S0-C3,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.24,
22.745473229,S0-C3,Retiring.Microcode_Sequencer,12.56,% Slots,,idq.ms_uops,0.00,5.26,
22.745473229,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.28,
22.745473229,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.745473229,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.17,% Clocks,,idq.ms_switches,0.00,5.28,
22.745473229,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.82,% Core_Clocks,,,0.00,5.24,
22.745473229,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C4,Frontend_Bound,44.49,% Slots,,,0.00,5.24,<==
22.745473229,S0-C4,Backend_Bound,17.67,% Slots,,,0.00,5.24,
22.745473229,S0-C4,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
22.745473229,S0-C4,Frontend_Bound.Frontend_Latency,27.60,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S0-C4,Frontend_Bound.Frontend_Bandwidth,29.32,% Slots,,,0.00,5.24,
22.745473229,S0-C4,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.24,
22.745473229,S0-C4,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.26,
22.745473229,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.28,
22.745473229,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.745473229,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.28,
22.745473229,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.85,% Core_Clocks,,,0.00,5.24,
22.745473229,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C5,Frontend_Bound,41.20,% Slots,,,0.00,5.24,
22.745473229,S0-C5,Backend_Bound,33.05,% Slots,,,0.00,5.24,
22.745473229,S0-C5,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
22.745473229,S0-C5,Frontend_Bound.Frontend_Latency,25.26,% Slots,,rs_events.empty_end,0.00,5.24,<==
22.745473229,S0-C5,Backend_Bound.Memory_Bound,20.56,% Slots,,,0.00,5.24,
22.745473229,S0-C5,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.24,
22.745473229,S0-C5,Retiring.Microcode_Sequencer,14.67,% Slots,,idq.ms_uops,0.00,5.26,
22.745473229,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.28,
22.745473229,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.745473229,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.28,
22.745473229,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.19,% Clocks,,,0.00,5.24,
22.745473229,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C6,Frontend_Bound,36.51,% Slots,,,0.00,5.24,
22.745473229,S0-C6,Backend_Bound,39.17,% Slots,,,0.00,5.24,
22.745473229,S0-C6,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
22.745473229,S0-C6,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S0-C6,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.24,
22.745473229,S0-C6,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.24,
22.745473229,S0-C6,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.26,
22.745473229,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.32,
22.745473229,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
22.745473229,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.31,
22.745473229,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
22.745473229,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.36,% Clocks,,,0.00,5.24,
22.745473229,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C7,Frontend_Bound,42.47,% Slots,,,0.00,5.24,
22.745473229,S0-C7,Backend_Bound,31.08,% Slots,,,0.00,5.24,
22.745473229,S0-C7,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
22.745473229,S0-C7,Frontend_Bound.Frontend_Latency,25.50,% Slots,,rs_events.empty_end,0.00,5.24,<==
22.745473229,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.63,% Slots,,,0.00,5.24,
22.745473229,S0-C7,Backend_Bound.Memory_Bound,18.73,% Slots,,,0.00,5.24,
22.745473229,S0-C7,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.24,
22.745473229,S0-C7,Retiring.Microcode_Sequencer,13.72,% Slots,,idq.ms_uops,0.00,5.26,
22.745473229,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.32,
22.745473229,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.41,% Core_Clocks,,,0.00,5.24,
22.745473229,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C0,Frontend_Bound,34.75,% Slots,,,0.00,5.24,
22.745473229,S1-C0,Backend_Bound,41.60,% Slots,,,0.00,5.24,
22.745473229,S1-C0,Retiring,20.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
22.745473229,S1-C0,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S1-C0,Backend_Bound.Memory_Bound,27.43,% Slots,,,0.00,5.24,
22.745473229,S1-C0,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.24,
22.745473229,S1-C0,Retiring.Microcode_Sequencer,10.95,% Slots,,idq.ms_uops,0.00,5.25,
22.745473229,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.32,
22.745473229,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
22.745473229,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.24,% Clocks,,,0.00,5.24,
22.745473229,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C1,Frontend_Bound,35.46,% Slots,,,0.00,5.24,
22.745473229,S1-C1,Backend_Bound,39.68,% Slots,,,0.00,5.24,
22.745473229,S1-C1,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
22.745473229,S1-C1,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S1-C1,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.24,
22.745473229,S1-C1,Backend_Bound.Core_Bound,25.60,% Slots,,,0.00,5.24,
22.745473229,S1-C1,Retiring.Microcode_Sequencer,15.39,% Slots,,idq.ms_uops,0.00,5.25,
22.745473229,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.32,
22.745473229,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.46,% Clocks,,,0.00,5.24,<==
22.745473229,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C2,Frontend_Bound,27.97,% Slots,,,0.00,5.24,
22.745473229,S1-C2,Backend_Bound,52.41,% Slots,,,0.00,5.24,
22.745473229,S1-C2,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
22.745473229,S1-C2,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S1-C2,Backend_Bound.Memory_Bound,51.82,% Slots,,,0.00,5.24,
22.745473229,S1-C2,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.25,
22.745473229,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.32,
22.745473229,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
22.745473229,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C3,Frontend_Bound,36.88,% Slots,,,0.00,5.24,
22.745473229,S1-C3,Backend_Bound,39.15,% Slots,,,0.00,5.24,
22.745473229,S1-C3,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
22.745473229,S1-C3,Frontend_Bound.Frontend_Latency,33.58,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S1-C3,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.24,
22.745473229,S1-C3,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.24,<==
22.745473229,S1-C3,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.25,
22.745473229,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.32,
22.745473229,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.82,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C4,Frontend_Bound,35.93,% Slots,,,0.00,5.24,<==
22.745473229,S1-C4,Backend_Bound,13.56,% Slots,,,0.00,5.24,
22.745473229,S1-C4,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.03,% Slots,,,0.00,5.24,
22.745473229,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.32,
22.745473229,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.05,% Core_Clocks,,,0.00,5.24,
22.745473229,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C5,Frontend_Bound,38.92,% Slots,,,0.00,5.24,
22.745473229,S1-C5,Backend_Bound,32.07,% Slots,,,0.00,5.24,
22.745473229,S1-C5,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
22.745473229,S1-C5,Frontend_Bound.Frontend_Latency,28.24,% Slots,,rs_events.empty_end,0.00,5.24,<==
22.745473229,S1-C5,Backend_Bound.Memory_Bound,28.37,% Slots,,,0.00,5.24,
22.745473229,S1-C5,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,5.24,
22.745473229,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.32,
22.745473229,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
22.745473229,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.745473229,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C6,Frontend_Bound,23.68,% Slots,,,0.00,5.24,
22.745473229,S1-C6,Backend_Bound,36.87,% Slots,,,0.00,5.24,
22.745473229,S1-C6,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
22.745473229,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.29,% Slots,,,0.00,5.24,
22.745473229,S1-C6,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.24,
22.745473229,S1-C6,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.24,<==
22.745473229,S1-C6,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.24,
22.745473229,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.37,% Core_Clocks,,,0.00,5.24,
22.745473229,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
22.745473229,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C7,Frontend_Bound,20.19,% Slots,,,0.00,5.24,
22.745473229,S1-C7,Backend_Bound,44.85,% Slots,,,0.00,5.24,
22.745473229,S1-C7,Retiring,27.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
22.745473229,S1-C7,Frontend_Bound.Frontend_Latency,16.43,% Slots,,rs_events.empty_end,0.00,5.24,
22.745473229,S1-C7,Backend_Bound.Memory_Bound,24.93,% Slots,,,0.00,5.24,
22.745473229,S1-C7,Backend_Bound.Core_Bound,19.91,% Slots,,,0.00,5.24,
22.745473229,S1-C7,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.24,
22.745473229,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
22.745473229,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.32,
22.745473229,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
22.745473229,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
22.745473229,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
22.745473229,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
24.251756255,S0-C0,Frontend_Bound,33.35,% Slots,,,0.00,5.31,
24.251756255,S0-C0,Backend_Bound,41.68,% Slots,,,0.00,5.31,
24.251756255,S0-C0,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S0-C0,Frontend_Bound.Frontend_Latency,28.96,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C0,Backend_Bound.Memory_Bound,28.95,% Slots,,,0.00,5.05,
24.251756255,S0-C0,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.05,
24.251756255,S0-C0,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.31,
24.251756255,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.251756255,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.37,% Clocks,,idq.ms_switches,0.00,5.31,
24.251756255,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C1,Frontend_Bound,20.58,% Slots,,,0.00,5.31,
24.251756255,S0-C1,Backend_Bound,48.55,% Slots,,,0.00,5.31,
24.251756255,S0-C1,Retiring,9.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S0-C1,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.31,
24.251756255,S0-C1,Backend_Bound.Memory_Bound,34.85,% Slots,,,0.00,5.05,
24.251756255,S0-C1,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.05,
24.251756255,S0-C1,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.31,
24.251756255,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.251756255,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.31,
24.251756255,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.12,% Core_Clocks,,,0.00,5.31,
24.251756255,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.59,% Clocks,,,0.00,5.31,
24.251756255,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C2,Frontend_Bound,36.09,% Slots,,,0.00,5.31,
24.251756255,S0-C2,Backend_Bound,39.10,% Slots,,,0.00,5.31,
24.251756255,S0-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
24.251756255,S0-C2,Frontend_Bound.Frontend_Latency,33.84,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.31,
24.251756255,S0-C2,Backend_Bound.Memory_Bound,29.76,% Slots,,,0.00,5.05,
24.251756255,S0-C2,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.04,
24.251756255,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.31,
24.251756255,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.251756255,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.31,
24.251756255,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.05,% Core_Clocks,,,0.00,5.31,
24.251756255,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C3,Frontend_Bound,37.45,% Slots,,,0.00,5.31,
24.251756255,S0-C3,Backend_Bound,37.62,% Slots,,,0.00,5.31,
24.251756255,S0-C3,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
24.251756255,S0-C3,Frontend_Bound.Frontend_Latency,41.33,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C3,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.05,
24.251756255,S0-C3,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.05,
24.251756255,S0-C3,Retiring.Microcode_Sequencer,12.25,% Slots,,idq.ms_uops,0.00,5.05,
24.251756255,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.31,
24.251756255,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.251756255,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.31,
24.251756255,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
24.251756255,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C4,Frontend_Bound,35.53,% Slots,,,0.00,5.31,
24.251756255,S0-C4,Backend_Bound,39.43,% Slots,,,0.00,5.31,
24.251756255,S0-C4,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
24.251756255,S0-C4,Frontend_Bound.Frontend_Latency,36.25,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C4,Backend_Bound.Memory_Bound,28.77,% Slots,,,0.00,5.05,
24.251756255,S0-C4,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.05,
24.251756255,S0-C4,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.04,
24.251756255,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.31,
24.251756255,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.251756255,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.31,
24.251756255,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
24.251756255,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
24.251756255,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C5,Frontend_Bound,34.73,% Slots,,,0.00,5.31,
24.251756255,S0-C5,Backend_Bound,41.16,% Slots,,,0.00,5.31,
24.251756255,S0-C5,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
24.251756255,S0-C5,Frontend_Bound.Frontend_Latency,33.41,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C5,Backend_Bound.Memory_Bound,30.76,% Slots,,,0.00,5.05,
24.251756255,S0-C5,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.05,
24.251756255,S0-C5,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.04,
24.251756255,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.31,
24.251756255,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.251756255,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.31,
24.251756255,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.13,% Clocks,,,0.00,5.31,
24.251756255,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C6,Frontend_Bound,35.44,% Slots,,,0.00,5.31,
24.251756255,S0-C6,Backend_Bound,40.07,% Slots,,,0.00,5.31,
24.251756255,S0-C6,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
24.251756255,S0-C6,Frontend_Bound.Frontend_Latency,29.93,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S0-C6,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.05,
24.251756255,S0-C6,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.05,
24.251756255,S0-C6,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.04,
24.251756255,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.23,
24.251756255,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
24.251756255,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.17,
24.251756255,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.83,% Clocks,,,0.00,5.31,
24.251756255,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C7,Frontend_Bound,39.44,% Slots,,,0.00,5.31,
24.251756255,S0-C7,Backend_Bound,36.36,% Slots,,,0.00,5.31,
24.251756255,S0-C7,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
24.251756255,S0-C7,Frontend_Bound.Frontend_Latency,38.76,% Slots,,rs_events.empty_end,0.00,5.31,<==
24.251756255,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.31,
24.251756255,S0-C7,Backend_Bound.Memory_Bound,31.06,% Slots,,,0.00,5.05,
24.251756255,S0-C7,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.04,
24.251756255,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.23,
24.251756255,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
24.251756255,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.17,
24.251756255,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.90,% Core_Clocks,,,0.00,5.31,
24.251756255,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
24.251756255,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C0,Backend_Bound,61.44,% Slots,,,0.00,5.31,
24.251756255,S1-C0,Backend_Bound.Memory_Bound,23.66,% Slots,,,0.00,5.05,
24.251756255,S1-C0,Backend_Bound.Core_Bound,37.78,% Slots,,,0.00,5.05,<==
24.251756255,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
24.251756255,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C1,Frontend_Bound,34.46,% Slots,,,0.00,5.31,
24.251756255,S1-C1,Backend_Bound,40.04,% Slots,,,0.00,5.31,
24.251756255,S1-C1,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S1-C1,Frontend_Bound.Frontend_Latency,31.27,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S1-C1,Backend_Bound.Memory_Bound,25.33,% Slots,,,0.00,5.05,
24.251756255,S1-C1,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.05,
24.251756255,S1-C1,Retiring.Microcode_Sequencer,16.31,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.23,
24.251756255,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
24.251756255,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.17,
24.251756255,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
24.251756255,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.90,% Clocks,,,0.00,5.31,
24.251756255,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C2,Frontend_Bound,31.19,% Slots,,,0.00,5.31,
24.251756255,S1-C2,Backend_Bound,32.01,% Slots,,,0.00,5.31,<==
24.251756255,S1-C2,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S1-C2,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S1-C2,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.05,
24.251756255,S1-C2,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.05,
24.251756255,S1-C2,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
24.251756255,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.18,
24.251756255,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
24.251756255,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.97,% Clocks,,,0.00,5.31,
24.251756255,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C3,Frontend_Bound,21.07,% Slots,,,0.00,5.31,
24.251756255,S1-C3,Backend_Bound,63.32,% Slots,,,0.00,5.31,
24.251756255,S1-C3,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S1-C3,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S1-C3,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.05,
24.251756255,S1-C3,Backend_Bound.Core_Bound,37.07,% Slots,,,0.00,5.05,<==
24.251756255,S1-C3,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.23,
24.251756255,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
24.251756255,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.91,% Clocks,,idq.ms_switches,0.00,5.18,
24.251756255,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
24.251756255,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
24.251756255,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C4,Frontend_Bound,33.73,% Slots,,,0.00,5.31,<==
24.251756255,S1-C4,Backend_Bound,14.77,% Slots,,,0.00,5.31,
24.251756255,S1-C4,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.28,% Slots,,,0.00,5.31,
24.251756255,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.23,
24.251756255,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
24.251756255,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.17,% Core_Clocks,,,0.00,5.31,
24.251756255,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C5,Backend_Bound,66.45,% Slots,,,0.00,5.31,<==
24.251756255,S1-C5,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S1-C5,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.18,
24.251756255,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C6,Backend_Bound,75.83,% Slots,,,0.00,5.31,
24.251756255,S1-C6,Retiring,56.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S1-C6,Backend_Bound.Memory_Bound,56.61,% Slots,,,0.00,5.05,<==
24.251756255,S1-C6,Backend_Bound.Core_Bound,19.22,% Slots,,,0.00,5.05,
24.251756255,S1-C6,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.09,% Clocks,,idq.ms_switches,0.00,5.19,
24.251756255,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
24.251756255,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
24.251756255,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
24.251756255,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C7,Frontend_Bound,23.62,% Slots,,,0.00,5.31,
24.251756255,S1-C7,Backend_Bound,47.10,% Slots,,,0.00,5.31,
24.251756255,S1-C7,Retiring,22.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
24.251756255,S1-C7,Frontend_Bound.Frontend_Latency,28.86,% Slots,,rs_events.empty_end,0.00,5.31,
24.251756255,S1-C7,Backend_Bound.Memory_Bound,42.55,% Slots,,,0.00,5.04,
24.251756255,S1-C7,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.31,
24.251756255,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.24,
24.251756255,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
24.251756255,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.67,% Clocks,,idq.ms_switches,0.00,5.19,
24.251756255,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
24.251756255,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
24.251756255,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
26.835985014,S0-C0,Frontend_Bound,37.91,% Slots,,,0.00,5.26,
26.835985014,S0-C0,Backend_Bound,37.47,% Slots,,,0.00,5.26,
26.835985014,S0-C0,Retiring,18.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C0,Frontend_Bound.Frontend_Latency,26.97,% Slots,,rs_events.empty_end,0.00,5.26,<==
26.835985014,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.26,
26.835985014,S0-C0,Backend_Bound.Memory_Bound,30.64,% Slots,,,0.00,5.26,
26.835985014,S0-C0,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.26,
26.835985014,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
26.835985014,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.64,% Core_Clocks,,,0.00,5.26,
26.835985014,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
26.835985014,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C1,Frontend_Bound,38.30,% Slots,,,0.00,5.26,
26.835985014,S0-C1,Backend_Bound,37.09,% Slots,,,0.00,5.26,
26.835985014,S0-C1,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C1,Frontend_Bound.Frontend_Latency,34.51,% Slots,,rs_events.empty_end,0.00,5.26,<==
26.835985014,S0-C1,Backend_Bound.Memory_Bound,28.72,% Slots,,,0.00,5.26,
26.835985014,S0-C1,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.26,
26.835985014,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
26.835985014,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
26.835985014,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C2,Frontend_Bound,38.60,% Slots,,,0.00,5.26,
26.835985014,S0-C2,Backend_Bound,36.72,% Slots,,,0.00,5.26,
26.835985014,S0-C2,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C2,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.26,<==
26.835985014,S0-C2,Backend_Bound.Memory_Bound,23.17,% Slots,,,0.00,5.26,
26.835985014,S0-C2,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.26,
26.835985014,S0-C2,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.26,
26.835985014,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
26.835985014,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
26.835985014,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.33,% Clocks,,,0.00,5.26,
26.835985014,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C3,Frontend_Bound,39.25,% Slots,,,0.00,5.26,
26.835985014,S0-C3,Backend_Bound,37.37,% Slots,,,0.00,5.26,
26.835985014,S0-C3,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C3,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.26,<==
26.835985014,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.26,
26.835985014,S0-C3,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.26,
26.835985014,S0-C3,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.26,
26.835985014,S0-C3,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.26,
26.835985014,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
26.835985014,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.09,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.49,% Core_Clocks,,,0.00,5.27,
26.835985014,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
26.835985014,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.22,% Clocks,,,0.00,5.26,
26.835985014,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C4,Frontend_Bound,35.49,% Slots,,,0.00,5.26,
26.835985014,S0-C4,Backend_Bound,40.85,% Slots,,,0.00,5.26,
26.835985014,S0-C4,Retiring,21.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C4,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S0-C4,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.26,<==
26.835985014,S0-C4,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.26,
26.835985014,S0-C4,Retiring.Microcode_Sequencer,14.78,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.26,
26.835985014,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
26.835985014,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
26.835985014,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.48,% Clocks,,,0.00,5.26,
26.835985014,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C5,Frontend_Bound,34.83,% Slots,,,0.00,5.26,
26.835985014,S0-C5,Backend_Bound,41.47,% Slots,,,0.00,5.26,
26.835985014,S0-C5,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C5,Frontend_Bound.Frontend_Latency,29.33,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S0-C5,Backend_Bound.Memory_Bound,29.79,% Slots,,,0.00,5.26,
26.835985014,S0-C5,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.26,
26.835985014,S0-C5,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.26,
26.835985014,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
26.835985014,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
26.835985014,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C6,Frontend_Bound,34.67,% Slots,,,0.00,5.26,
26.835985014,S0-C6,Backend_Bound,42.06,% Slots,,,0.00,5.26,
26.835985014,S0-C6,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C6,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S0-C6,Backend_Bound.Memory_Bound,30.39,% Slots,,,0.00,5.26,
26.835985014,S0-C6,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.26,
26.835985014,S0-C6,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.26,
26.835985014,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
26.835985014,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
26.835985014,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C7,Frontend_Bound,36.83,% Slots,,,0.00,5.26,
26.835985014,S0-C7,Backend_Bound,40.21,% Slots,,,0.00,5.26,
26.835985014,S0-C7,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S0-C7,Frontend_Bound.Frontend_Latency,26.62,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S0-C7,Backend_Bound.Memory_Bound,23.94,% Slots,,,0.00,5.26,
26.835985014,S0-C7,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.26,
26.835985014,S0-C7,Retiring.Microcode_Sequencer,12.75,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.26,
26.835985014,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
26.835985014,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
26.835985014,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.37,% Clocks,,,0.00,5.26,
26.835985014,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C0,Frontend_Bound,24.71,% Slots,,,0.00,5.26,
26.835985014,S1-C0,Backend_Bound,20.20,% Slots,,,0.00,5.26,
26.835985014,S1-C0,Retiring,23.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C0,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.26,<==
26.835985014,S1-C0,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.26,
26.835985014,S1-C0,Retiring.Microcode_Sequencer,11.08,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.26,
26.835985014,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
26.835985014,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.83,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C1,Frontend_Bound,32.11,% Slots,,,0.00,5.26,
26.835985014,S1-C1,Backend_Bound,44.01,% Slots,,,0.00,5.26,
26.835985014,S1-C1,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C1,Frontend_Bound.Frontend_Latency,33.83,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C1,Backend_Bound.Memory_Bound,31.76,% Slots,,,0.00,5.26,
26.835985014,S1-C1,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.26,
26.835985014,S1-C1,Retiring.Microcode_Sequencer,15.14,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.26,
26.835985014,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
26.835985014,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.835985014,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.98,% Clocks,,,0.00,5.26,
26.835985014,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C2,Frontend_Bound,31.28,% Slots,,,0.00,5.26,
26.835985014,S1-C2,Backend_Bound,36.04,% Slots,,,0.00,5.26,
26.835985014,S1-C2,Retiring,29.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C2,Frontend_Bound.Frontend_Latency,23.05,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C2,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,26.43,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
26.835985014,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.835985014,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C3,Frontend_Bound,27.88,% Slots,,,0.00,5.26,
26.835985014,S1-C3,Backend_Bound,53.86,% Slots,,,0.00,5.26,
26.835985014,S1-C3,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C3,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C3,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.26,
26.835985014,S1-C3,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.26,
26.835985014,S1-C3,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.26,
26.835985014,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
26.835985014,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.835985014,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C4,Frontend_Bound,33.28,% Slots,,,0.00,5.26,<==
26.835985014,S1-C4,Backend_Bound,16.03,% Slots,,,0.00,5.26,
26.835985014,S1-C4,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.26,
26.835985014,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.26,
26.835985014,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
26.835985014,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.02,% Core_Clocks,,,0.00,5.26,
26.835985014,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C5,Frontend_Bound,29.04,% Slots,,,0.00,5.26,
26.835985014,S1-C5,Backend_Bound,40.07,% Slots,,,0.00,5.26,
26.835985014,S1-C5,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C5,Frontend_Bound.Frontend_Latency,26.52,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C5,Backend_Bound.Memory_Bound,59.61,% Slots,,,0.00,5.26,
26.835985014,S1-C5,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.26,
26.835985014,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
26.835985014,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C6,Frontend_Bound,33.20,% Slots,,,0.00,5.26,
26.835985014,S1-C6,Backend_Bound,40.33,% Slots,,,0.00,5.26,
26.835985014,S1-C6,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C6,Frontend_Bound.Frontend_Latency,26.96,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C6,Backend_Bound.Memory_Bound,26.21,% Slots,,,0.00,5.26,
26.835985014,S1-C6,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.26,
26.835985014,S1-C6,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.26,
26.835985014,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.80,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
26.835985014,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C7,Frontend_Bound,28.89,% Slots,,,0.00,5.26,
26.835985014,S1-C7,Backend_Bound,44.20,% Slots,,,0.00,5.26,
26.835985014,S1-C7,Retiring,24.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.835985014,S1-C7,Frontend_Bound.Frontend_Latency,22.78,% Slots,,rs_events.empty_end,0.00,5.26,
26.835985014,S1-C7,Backend_Bound.Memory_Bound,25.93,% Slots,,,0.00,5.26,
26.835985014,S1-C7,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.26,
26.835985014,S1-C7,Retiring.Microcode_Sequencer,11.39,% Slots,,idq.ms_uops,0.00,5.26,
26.835985014,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.26,
26.835985014,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
26.835985014,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.92,% Clocks,,idq.ms_switches,0.00,5.26,
26.835985014,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
26.835985014,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.835985014,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.17,% Clocks,,,0.00,5.26,
26.835985014,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
26.835985014,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
28.345931302,S0-C0,Frontend_Bound,30.17,% Slots,,,0.00,5.31,
28.345931302,S0-C0,Backend_Bound,46.82,% Slots,,,0.00,5.31,
28.345931302,S0-C0,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
28.345931302,S0-C0,Frontend_Bound.Frontend_Latency,43.81,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C0,Backend_Bound.Memory_Bound,39.86,% Slots,,,0.00,5.3,
28.345931302,S0-C0,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.12,
28.345931302,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.1,
28.345931302,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
28.345931302,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.78,% Clocks,,idq.ms_switches,0.00,5.08,
28.345931302,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C1,Frontend_Bound,32.20,% Slots,,,0.00,5.31,
28.345931302,S0-C1,Backend_Bound,45.86,% Slots,,,0.00,5.31,
28.345931302,S0-C1,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
28.345931302,S0-C1,Frontend_Bound.Frontend_Latency,29.97,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C1,Backend_Bound.Memory_Bound,34.26,% Slots,,,0.00,5.3,
28.345931302,S0-C1,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,5.3,
28.345931302,S0-C1,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.13,
28.345931302,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.1,
28.345931302,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
28.345931302,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.08,
28.345931302,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.63,% Clocks,,,0.00,5.29,
28.345931302,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C2,Frontend_Bound,37.05,% Slots,,,0.00,5.31,
28.345931302,S0-C2,Backend_Bound,40.09,% Slots,,,0.00,5.31,
28.345931302,S0-C2,Retiring,20.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
28.345931302,S0-C2,Frontend_Bound.Frontend_Latency,36.61,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C2,Backend_Bound.Memory_Bound,29.61,% Slots,,,0.00,5.3,
28.345931302,S0-C2,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.3,
28.345931302,S0-C2,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.13,
28.345931302,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.1,
28.345931302,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
28.345931302,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.89,% Clocks,,idq.ms_switches,0.00,5.08,
28.345931302,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C3,Frontend_Bound,35.24,% Slots,,,0.00,5.31,
28.345931302,S0-C3,Backend_Bound,42.02,% Slots,,,0.00,5.31,
28.345931302,S0-C3,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
28.345931302,S0-C3,Frontend_Bound.Frontend_Latency,41.56,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C3,Backend_Bound.Memory_Bound,32.93,% Slots,,,0.00,5.3,
28.345931302,S0-C3,Retiring.Microcode_Sequencer,12.87,% Slots,,idq.ms_uops,0.00,5.13,
28.345931302,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.11,
28.345931302,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
28.345931302,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.09,
28.345931302,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
28.345931302,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C4,Frontend_Bound,39.38,% Slots,,,0.00,5.31,
28.345931302,S0-C4,Backend_Bound,35.64,% Slots,,,0.00,5.31,
28.345931302,S0-C4,Retiring,19.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
28.345931302,S0-C4,Frontend_Bound.Frontend_Latency,46.44,% Slots,,rs_events.empty_end,0.00,5.3,<==
28.345931302,S0-C4,Backend_Bound.Memory_Bound,27.14,% Slots,,,0.00,5.3,
28.345931302,S0-C4,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.13,
28.345931302,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.11,
28.345931302,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
28.345931302,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.09,
28.345931302,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
28.345931302,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C5,Frontend_Bound,30.34,% Slots,,,0.00,5.31,
28.345931302,S0-C5,Backend_Bound,46.66,% Slots,,,0.00,5.31,
28.345931302,S0-C5,Retiring,20.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
28.345931302,S0-C5,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C5,Backend_Bound.Memory_Bound,28.16,% Slots,,,0.00,5.3,
28.345931302,S0-C5,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.3,
28.345931302,S0-C5,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.14,
28.345931302,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.11,
28.345931302,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
28.345931302,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.09,
28.345931302,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.29,
28.345931302,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C6,Frontend_Bound,33.47,% Slots,,,0.00,5.31,
28.345931302,S0-C6,Backend_Bound,43.93,% Slots,,,0.00,5.31,
28.345931302,S0-C6,Retiring,18.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
28.345931302,S0-C6,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C6,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.3,
28.345931302,S0-C6,Backend_Bound.Core_Bound,25.70,% Slots,,,0.00,5.3,
28.345931302,S0-C6,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.14,
28.345931302,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.03,
28.345931302,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
28.345931302,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.03,
28.345931302,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
28.345931302,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.28,% Clocks,,,0.00,5.29,<==
28.345931302,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C7,Frontend_Bound,32.36,% Slots,,,0.00,5.31,
28.345931302,S0-C7,Backend_Bound,45.52,% Slots,,,0.00,5.31,
28.345931302,S0-C7,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
28.345931302,S0-C7,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S0-C7,Backend_Bound.Memory_Bound,31.92,% Slots,,,0.00,5.3,<==
28.345931302,S0-C7,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.3,
28.345931302,S0-C7,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.14,
28.345931302,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.03,
28.345931302,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
28.345931302,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.03,
28.345931302,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
28.345931302,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.96,% Clocks,,,0.00,5.29,
28.345931302,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C0,Frontend_Bound,24.77,% Slots,,,0.00,5.31,
28.345931302,S1-C0,Backend_Bound,19.23,% Slots,,,0.00,5.31,
28.345931302,S1-C0,Retiring,24.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C0,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.3,<==
28.345931302,S1-C0,Backend_Bound.Core_Bound,46.28,% Slots,,,0.00,5.3,
28.345931302,S1-C0,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.04,
28.345931302,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.03,
28.345931302,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
28.345931302,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.03,
28.345931302,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.86,% Clocks,,,0.00,5.3,
28.345931302,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C1,Frontend_Bound,31.95,% Slots,,,0.00,5.31,
28.345931302,S1-C1,Backend_Bound,42.72,% Slots,,,0.00,5.31,
28.345931302,S1-C1,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C1,Frontend_Bound.Frontend_Latency,30.15,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S1-C1,Backend_Bound.Memory_Bound,27.38,% Slots,,,0.00,5.3,
28.345931302,S1-C1,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.3,
28.345931302,S1-C1,Retiring.Microcode_Sequencer,15.67,% Slots,,idq.ms_uops,0.00,5.03,
28.345931302,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.04,
28.345931302,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
28.345931302,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.08,% Clocks,,idq.ms_switches,0.00,5.04,
28.345931302,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
28.345931302,S1-C2,Frontend_Bound,49.28,% Slots,,,0.00,5.31,
28.345931302,S1-C2,Retiring,49.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C2,Frontend_Bound.Frontend_Latency,33.20,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S1-C2,Retiring.Microcode_Sequencer,17.85,% Slots,,idq.ms_uops,0.00,5.03,<==
28.345931302,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.04,
28.345931302,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
28.345931302,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.66,% Clocks,,idq.ms_switches,0.00,5.04,
28.345931302,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
28.345931302,S1-C3,Frontend_Bound,35.26,% Slots,,,0.00,5.31,
28.345931302,S1-C3,Backend_Bound,41.49,% Slots,,,0.00,5.31,
28.345931302,S1-C3,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C3,Frontend_Bound.Frontend_Latency,30.07,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S1-C3,Backend_Bound.Memory_Bound,27.07,% Slots,,,0.00,5.3,
28.345931302,S1-C3,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.3,
28.345931302,S1-C3,Retiring.Microcode_Sequencer,15.44,% Slots,,idq.ms_uops,0.00,5.04,
28.345931302,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.03,
28.345931302,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
28.345931302,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.03,
28.345931302,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.99,% Clocks,,,0.00,5.3,
28.345931302,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C4,Frontend_Bound,35.02,% Slots,,,0.00,5.31,<==
28.345931302,S1-C4,Backend_Bound,11.26,% Slots,,,0.00,5.31,
28.345931302,S1-C4,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.31,
28.345931302,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.04,
28.345931302,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
28.345931302,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.65,% Core_Clocks,,,0.00,5.3,
28.345931302,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
28.345931302,S1-C5,Frontend_Bound,21.99,% Slots,,,0.00,5.31,
28.345931302,S1-C5,Backend_Bound,61.85,% Slots,,,0.00,5.31,
28.345931302,S1-C5,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C5,Frontend_Bound.Frontend_Latency,29.59,% Slots,,rs_events.empty_end,0.00,5.31,
28.345931302,S1-C5,Backend_Bound.Memory_Bound,45.45,% Slots,,,0.00,5.3,
28.345931302,S1-C5,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.3,
28.345931302,S1-C5,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.03,
28.345931302,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.04,
28.345931302,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
28.345931302,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.04,
28.345931302,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
28.345931302,S1-C6,Frontend_Bound,32.89,% Slots,,,0.00,5.31,
28.345931302,S1-C6,Backend_Bound,42.01,% Slots,,,0.00,5.31,
28.345931302,S1-C6,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C6,Frontend_Bound.Frontend_Latency,31.91,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S1-C6,Backend_Bound.Memory_Bound,28.20,% Slots,,,0.00,5.3,
28.345931302,S1-C6,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.3,
28.345931302,S1-C6,Retiring.Microcode_Sequencer,15.77,% Slots,,idq.ms_uops,0.00,5.03,
28.345931302,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.03,
28.345931302,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
28.345931302,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.40,% Clocks,,idq.ms_switches,0.00,5.03,
28.345931302,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C7,Frontend_Bound,33.53,% Slots,,,0.00,5.31,
28.345931302,S1-C7,Backend_Bound,41.79,% Slots,,,0.00,5.31,
28.345931302,S1-C7,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
28.345931302,S1-C7,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.3,
28.345931302,S1-C7,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.3,
28.345931302,S1-C7,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.3,
28.345931302,S1-C7,Retiring.Microcode_Sequencer,15.45,% Slots,,idq.ms_uops,0.00,5.04,
28.345931302,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.04,
28.345931302,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
28.345931302,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.04,
28.345931302,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
28.345931302,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
28.345931302,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
28.345931302,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
28.345931302,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
29.860316197,S0-C0,Frontend_Bound,35.33,% Slots,,,0.00,5.28,
29.860316197,S0-C0,Backend_Bound,38.40,% Slots,,,0.00,5.28,
29.860316197,S0-C0,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
29.860316197,S0-C0,Frontend_Bound.Frontend_Latency,36.67,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S0-C0,Backend_Bound.Memory_Bound,30.02,% Slots,,,0.00,5.28,
29.860316197,S0-C0,Retiring.Microcode_Sequencer,13.09,% Slots,,idq.ms_uops,0.00,5.08,
29.860316197,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.19,
29.860316197,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.860316197,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.26,% Clocks,,idq.ms_switches,0.00,5.19,
29.860316197,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
29.860316197,S0-C1,Backend_Bound,50.98,% Slots,,,0.00,5.27,
29.860316197,S0-C1,Retiring,24.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
29.860316197,S0-C1,Backend_Bound.Memory_Bound,14.05,% Slots,,,0.00,5.27,
29.860316197,S0-C1,Backend_Bound.Core_Bound,36.93,% Slots,,,0.00,5.27,<==
29.860316197,S0-C1,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.08,
29.860316197,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.88,% Clocks,,idq.ms_switches,0.00,5.19,
29.860316197,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
29.860316197,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
29.860316197,S0-C2,Frontend_Bound,35.88,% Slots,,,0.00,5.28,
29.860316197,S0-C2,Backend_Bound,40.19,% Slots,,,0.00,5.28,
29.860316197,S0-C2,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
29.860316197,S0-C2,Frontend_Bound.Frontend_Latency,35.19,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S0-C2,Backend_Bound.Memory_Bound,28.71,% Slots,,,0.00,5.28,
29.860316197,S0-C2,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.28,
29.860316197,S0-C2,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.07,
29.860316197,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.19,
29.860316197,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.860316197,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.19,
29.860316197,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.85,% Clocks,,,0.00,5.29,
29.860316197,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
29.860316197,S0-C3,Frontend_Bound,37.56,% Slots,,,0.00,5.27,
29.860316197,S0-C3,Backend_Bound,38.99,% Slots,,,0.00,5.27,
29.860316197,S0-C3,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
29.860316197,S0-C3,Frontend_Bound.Frontend_Latency,48.13,% Slots,,rs_events.empty_end,0.00,5.27,
29.860316197,S0-C3,Backend_Bound.Memory_Bound,35.12,% Slots,,,0.00,5.27,<==
29.860316197,S0-C3,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.07,
29.860316197,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.19,
29.860316197,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.860316197,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.19,
29.860316197,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
29.860316197,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
29.860316197,S0-C4,Frontend_Bound,34.02,% Slots,,,0.00,5.28,
29.860316197,S0-C4,Backend_Bound,43.41,% Slots,,,0.00,5.28,
29.860316197,S0-C4,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
29.860316197,S0-C4,Frontend_Bound.Frontend_Latency,36.24,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S0-C4,Backend_Bound.Memory_Bound,32.46,% Slots,,,0.00,5.28,
29.860316197,S0-C4,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.28,
29.860316197,S0-C4,Retiring.Microcode_Sequencer,15.00,% Slots,,idq.ms_uops,0.00,5.07,
29.860316197,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.18,
29.860316197,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.860316197,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.18,
29.860316197,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
29.860316197,S0-C5,Frontend_Bound,40.41,% Slots,,,0.00,5.28,
29.860316197,S0-C5,Backend_Bound,34.10,% Slots,,,0.00,5.28,
29.860316197,S0-C5,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
29.860316197,S0-C5,Frontend_Bound.Frontend_Latency,33.12,% Slots,,rs_events.empty_end,0.00,5.28,<==
29.860316197,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.28,
29.860316197,S0-C5,Backend_Bound.Memory_Bound,23.67,% Slots,,,0.00,5.28,
29.860316197,S0-C5,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.28,
29.860316197,S0-C5,Retiring.Microcode_Sequencer,14.98,% Slots,,idq.ms_uops,0.00,5.07,
29.860316197,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.19,
29.860316197,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.860316197,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.19,
29.860316197,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.06,% Core_Clocks,,,0.00,5.29,
29.860316197,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
29.860316197,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.94,% Clocks,,,0.00,5.28,
29.860316197,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
29.860316197,S0-C6,Frontend_Bound,36.55,% Slots,,,0.00,5.28,
29.860316197,S0-C6,Backend_Bound,38.47,% Slots,,,0.00,5.28,
29.860316197,S0-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
29.860316197,S0-C6,Frontend_Bound.Frontend_Latency,46.57,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S0-C6,Backend_Bound.Memory_Bound,34.71,% Slots,,,0.00,5.28,
29.860316197,S0-C6,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.06,
29.860316197,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.29,
29.860316197,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
29.860316197,S0-C7,Frontend_Bound,36.77,% Slots,,,0.00,5.28,
29.860316197,S0-C7,Backend_Bound,39.22,% Slots,,,0.00,5.28,
29.860316197,S0-C7,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
29.860316197,S0-C7,Frontend_Bound.Frontend_Latency,40.86,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S0-C7,Backend_Bound.Memory_Bound,26.47,% Slots,,,0.00,5.28,
29.860316197,S0-C7,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.28,
29.860316197,S0-C7,Retiring.Microcode_Sequencer,15.00,% Slots,,idq.ms_uops,0.00,5.06,
29.860316197,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.29,
29.860316197,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.76,% Clocks,,,0.00,5.28,
29.860316197,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
29.860316197,S1-C0,Frontend_Bound,24.32,% Slots,,,0.00,5.28,
29.860316197,S1-C0,Backend_Bound,29.35,% Slots,,,0.00,5.28,
29.860316197,S1-C0,Backend_Bound.Memory_Bound,28.74,% Slots,,,0.00,5.28,<==
29.860316197,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
29.860316197,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
29.860316197,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
29.860316197,S1-C1,Frontend_Bound,35.18,% Slots,,,0.00,5.28,
29.860316197,S1-C1,Backend_Bound,39.82,% Slots,,,0.00,5.28,
29.860316197,S1-C1,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
29.860316197,S1-C1,Frontend_Bound.Frontend_Latency,26.04,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S1-C1,Backend_Bound.Memory_Bound,23.25,% Slots,,,0.00,5.28,
29.860316197,S1-C1,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.28,
29.860316197,S1-C1,Retiring.Microcode_Sequencer,15.83,% Slots,,idq.ms_uops,0.00,5.06,
29.860316197,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.29,
29.860316197,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
29.860316197,S1-C2,Frontend_Bound,49.23,% Slots,,,0.00,5.28,<==
29.860316197,S1-C2,Retiring,8.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
29.860316197,S1-C2,Frontend_Bound.Frontend_Latency,30.05,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.19,% Slots,,,0.00,5.28,
29.860316197,S1-C2,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.05,
29.860316197,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.29,
29.860316197,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.08,% Core_Clocks,,,0.00,5.29,
29.860316197,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
29.860316197,S1-C3,Frontend_Bound,38.03,% Slots,,,0.00,5.28,
29.860316197,S1-C3,Backend_Bound,37.98,% Slots,,,0.00,5.28,
29.860316197,S1-C3,Retiring,15.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
29.860316197,S1-C3,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.28,<==
29.860316197,S1-C3,Backend_Bound.Memory_Bound,23.51,% Slots,,,0.00,5.28,
29.860316197,S1-C3,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.28,
29.860316197,S1-C3,Retiring.Microcode_Sequencer,13.61,% Slots,,idq.ms_uops,0.00,5.05,
29.860316197,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.29,
29.860316197,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
29.860316197,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
29.860316197,S1-C4,Frontend_Bound,36.25,% Slots,,,0.00,5.28,<==
29.860316197,S1-C4,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.28,
29.860316197,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.29,
29.860316197,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.27,% Core_Clocks,,,0.00,5.29,
29.860316197,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
29.860316197,S1-C5,Backend_Bound,66.27,% Slots,,,0.00,5.27,
29.860316197,S1-C5,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.860316197,S1-C5,Backend_Bound.Memory_Bound,40.79,% Slots,,,0.00,5.27,
29.860316197,S1-C5,Backend_Bound.Core_Bound,25.48,% Slots,,,0.00,5.27,
29.860316197,S1-C5,Retiring.Microcode_Sequencer,14.61,% Slots,,idq.ms_uops,0.00,5.28,
29.860316197,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.56,% Clocks,,,0.00,5.29,
29.860316197,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
29.860316197,S1-C6,Frontend_Bound,31.61,% Slots,,,0.00,5.28,
29.860316197,S1-C6,Retiring,6.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.860316197,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.28,
29.860316197,S1-C6,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.28,
29.860316197,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.98,% Core_Clocks,,,0.00,5.29,<==
29.860316197,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
29.860316197,S1-C7,Frontend_Bound,34.97,% Slots,,,0.00,5.28,
29.860316197,S1-C7,Backend_Bound,41.23,% Slots,,,0.00,5.28,
29.860316197,S1-C7,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.860316197,S1-C7,Frontend_Bound.Frontend_Latency,31.31,% Slots,,rs_events.empty_end,0.00,5.28,
29.860316197,S1-C7,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.28,
29.860316197,S1-C7,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.28,
29.860316197,S1-C7,Retiring.Microcode_Sequencer,14.98,% Slots,,idq.ms_uops,0.00,5.28,
29.860316197,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.29,
29.860316197,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
29.860316197,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.29,
29.860316197,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
29.860316197,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.860316197,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.98,% Clocks,,,0.00,5.29,
29.860316197,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
29.860316197,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
29.860316197,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
29.860316197,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
29.860316197,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
29.860316197,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
29.860316197,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
29.860316197,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
29.860316197,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
29.860316197,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
29.860316197,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
29.860316197,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
29.860316197,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
29.860316197,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
29.860316197,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
29.860316197,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
29.860316197,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
31.36876238,S0-C0,Frontend_Bound,33.32,% Slots,,,0.00,5.04,
31.36876238,S0-C0,Backend_Bound,42.57,% Slots,,,0.00,5.04,
31.36876238,S0-C0,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C0,Frontend_Bound.Frontend_Latency,31.43,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C0,Backend_Bound.Memory_Bound,28.96,% Slots,,,0.00,5.04,
31.36876238,S0-C0,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.04,
31.36876238,S0-C0,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.3,
31.36876238,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.36876238,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.21,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.55,% Clocks,,,0.00,5.04,
31.36876238,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C1,Frontend_Bound,32.20,% Slots,,,0.00,5.04,
31.36876238,S0-C1,Backend_Bound,45.20,% Slots,,,0.00,5.04,
31.36876238,S0-C1,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C1,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C1,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.04,
31.36876238,S0-C1,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.04,
31.36876238,S0-C1,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.3,
31.36876238,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
31.36876238,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.39,% Clocks,,,0.00,5.03,
31.36876238,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C2,Frontend_Bound,30.88,% Slots,,,0.00,5.04,
31.36876238,S0-C2,Backend_Bound,46.90,% Slots,,,0.00,5.04,
31.36876238,S0-C2,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C2,Frontend_Bound.Frontend_Latency,34.64,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C2,Backend_Bound.Memory_Bound,32.09,% Slots,,,0.00,5.04,
31.36876238,S0-C2,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.04,
31.36876238,S0-C2,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.3,
31.36876238,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.36876238,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.99,% Clocks,,,0.00,5.03,
31.36876238,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C3,Frontend_Bound,37.53,% Slots,,,0.00,5.04,
31.36876238,S0-C3,Backend_Bound,39.20,% Slots,,,0.00,5.04,
31.36876238,S0-C3,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C3,Frontend_Bound.Frontend_Latency,37.54,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C3,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.04,
31.36876238,S0-C3,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.04,
31.36876238,S0-C3,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.3,
31.36876238,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.36876238,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.91,% Clocks,,,0.00,5.04,
31.36876238,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C4,Frontend_Bound,29.22,% Slots,,,0.00,5.04,
31.36876238,S0-C4,Backend_Bound,48.07,% Slots,,,0.00,5.04,
31.36876238,S0-C4,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C4,Frontend_Bound.Frontend_Latency,43.71,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C4,Backend_Bound.Memory_Bound,41.09,% Slots,,,0.00,5.04,
31.36876238,S0-C4,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.3,
31.36876238,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.36876238,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C5,Frontend_Bound,34.03,% Slots,,,0.00,5.04,
31.36876238,S0-C5,Backend_Bound,42.82,% Slots,,,0.00,5.04,
31.36876238,S0-C5,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C5,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C5,Backend_Bound.Memory_Bound,28.47,% Slots,,,0.00,5.04,
31.36876238,S0-C5,Backend_Bound.Core_Bound,14.35,% Slots,,,0.00,5.04,
31.36876238,S0-C5,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.3,
31.36876238,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.36876238,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.53,% Clocks,,,0.00,5.03,
31.36876238,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C6,Frontend_Bound,33.80,% Slots,,,0.00,5.04,
31.36876238,S0-C6,Backend_Bound,42.95,% Slots,,,0.00,5.04,
31.36876238,S0-C6,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C6,Frontend_Bound.Frontend_Latency,27.38,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C6,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.04,
31.36876238,S0-C6,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.04,
31.36876238,S0-C6,Retiring.Microcode_Sequencer,14.56,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.3,
31.36876238,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C7,Frontend_Bound,32.56,% Slots,,,0.00,5.04,
31.36876238,S0-C7,Backend_Bound,45.14,% Slots,,,0.00,5.04,
31.36876238,S0-C7,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S0-C7,Frontend_Bound.Frontend_Latency,32.69,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S0-C7,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.04,
31.36876238,S0-C7,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.04,
31.36876238,S0-C7,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.3,
31.36876238,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.88,% Clocks,,,0.00,5.03,
31.36876238,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C0,Frontend_Bound,23.43,% Slots,,,0.00,5.04,
31.36876238,S1-C0,Backend_Bound,27.04,% Slots,,,0.00,5.04,
31.36876238,S1-C0,Retiring,45.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S1-C0,Frontend_Bound.Frontend_Latency,19.71,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.77,% Slots,,,0.00,5.04,
31.36876238,S1-C0,Backend_Bound.Core_Bound,59.36,% Slots,,,0.00,5.04,
31.36876238,S1-C0,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.3,<==
31.36876238,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.89,% Core_Clocks,,,0.00,5.29,
31.36876238,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C1,Frontend_Bound,35.26,% Slots,,,0.00,5.04,
31.36876238,S1-C1,Backend_Bound,39.26,% Slots,,,0.00,5.04,
31.36876238,S1-C1,Retiring,20.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
31.36876238,S1-C1,Frontend_Bound.Frontend_Latency,29.19,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C1,Backend_Bound.Memory_Bound,23.54,% Slots,,,0.00,5.04,
31.36876238,S1-C1,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.04,
31.36876238,S1-C1,Retiring.Microcode_Sequencer,16.95,% Slots,,idq.ms_uops,0.00,5.31,
31.36876238,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.3,
31.36876238,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.43,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.65,% Clocks,,,0.00,5.03,
31.36876238,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C2,Frontend_Bound,48.30,% Slots,,,0.00,5.04,
31.36876238,S1-C2,Retiring,24.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S1-C2,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C2,Frontend_Bound.Frontend_Bandwidth,33.65,% Slots,,,0.00,5.04,
31.36876238,S1-C2,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.55,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.06,% Core_Clocks,,,0.00,5.29,<==
31.36876238,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C3,Frontend_Bound,38.13,% Slots,,,0.00,5.04,
31.36876238,S1-C3,Backend_Bound,28.51,% Slots,,,0.00,5.04,
31.36876238,S1-C3,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
31.36876238,S1-C3,Frontend_Bound.Frontend_Bandwidth,41.20,% Slots,,,0.00,5.04,
31.36876238,S1-C3,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.04,
31.36876238,S1-C3,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.04,
31.36876238,S1-C3,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.3,
31.36876238,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.83,% Core_Clocks,,,0.00,5.29,<==
31.36876238,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
31.36876238,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.64,% Clocks,,,0.00,5.03,
31.36876238,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C4,Frontend_Bound,35.62,% Slots,,,0.00,5.04,<==
31.36876238,S1-C4,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.42,% Slots,,,0.00,5.04,
31.36876238,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.3,
31.36876238,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.67,% Core_Clocks,,,0.00,5.29,
31.36876238,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C5,Frontend_Bound,32.09,% Slots,,,0.00,5.04,
31.36876238,S1-C5,Backend_Bound,43.53,% Slots,,,0.00,5.04,
31.36876238,S1-C5,Retiring,26.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
31.36876238,S1-C5,Frontend_Bound.Frontend_Latency,36.10,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C5,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.04,
31.36876238,S1-C5,Backend_Bound.Core_Bound,25.48,% Slots,,,0.00,5.04,
31.36876238,S1-C5,Retiring.Microcode_Sequencer,11.35,% Slots,,idq.ms_uops,0.00,5.04,
31.36876238,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.3,
31.36876238,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
31.36876238,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.03,% Clocks,,,0.00,5.03,<==
31.36876238,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C6,Frontend_Bound,32.40,% Slots,,,0.00,5.04,
31.36876238,S1-C6,Backend_Bound,43.14,% Slots,,,0.00,5.04,
31.36876238,S1-C6,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
31.36876238,S1-C6,Frontend_Bound.Frontend_Latency,32.46,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C6,Backend_Bound.Memory_Bound,30.22,% Slots,,,0.00,5.04,
31.36876238,S1-C6,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.04,
31.36876238,S1-C6,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.04,
31.36876238,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.3,
31.36876238,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.51,% Clocks,,,0.00,5.03,
31.36876238,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C7,Frontend_Bound,33.96,% Slots,,,0.00,5.04,
31.36876238,S1-C7,Backend_Bound,41.99,% Slots,,,0.00,5.04,
31.36876238,S1-C7,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
31.36876238,S1-C7,Frontend_Bound.Frontend_Latency,26.27,% Slots,,rs_events.empty_end,0.00,5.04,
31.36876238,S1-C7,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.04,
31.36876238,S1-C7,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.04,
31.36876238,S1-C7,Retiring.Microcode_Sequencer,15.59,% Slots,,idq.ms_uops,0.00,5.31,
31.36876238,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.3,
31.36876238,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
31.36876238,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.3,
31.36876238,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
31.36876238,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
31.36876238,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
31.36876238,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
31.36876238,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
31.36876238,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
31.36876238,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
31.36876238,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
32.876988089,S0-C0,Frontend_Bound,37.55,% Slots,,,0.00,5.3,
32.876988089,S0-C0,Backend_Bound,37.39,% Slots,,,0.00,5.3,
32.876988089,S0-C0,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S0-C0,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.3,<==
32.876988089,S0-C0,Backend_Bound.Memory_Bound,20.17,% Slots,,,0.00,5.3,
32.876988089,S0-C0,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.3,
32.876988089,S0-C0,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.3,
32.876988089,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
32.876988089,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.3,
32.876988089,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
32.876988089,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C1,Frontend_Bound,36.73,% Slots,,,0.00,5.29,
32.876988089,S0-C1,Backend_Bound,39.55,% Slots,,,0.00,5.29,
32.876988089,S0-C1,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S0-C1,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.29,
32.876988089,S0-C1,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.29,
32.876988089,S0-C1,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.29,
32.876988089,S0-C1,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.3,
32.876988089,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
32.876988089,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.62,% Clocks,,idq.ms_switches,0.00,5.3,
32.876988089,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
32.876988089,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.89,% Clocks,,,0.00,5.04,
32.876988089,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C2,Frontend_Bound,33.43,% Slots,,,0.00,5.29,
32.876988089,S0-C2,Bad_Speculation,10.89,% Slots,,,0.00,5.29,
32.876988089,S0-C2,Backend_Bound,25.16,% Slots,,,0.00,5.29,
32.876988089,S0-C2,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.29,
32.876988089,S0-C2,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.29,
32.876988089,S0-C2,Backend_Bound.Memory_Bound,25.59,% Slots,,,0.00,5.29,
32.876988089,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.3,
32.876988089,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
32.876988089,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
32.876988089,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C3,Frontend_Bound,38.01,% Slots,,,0.00,5.3,
32.876988089,S0-C3,Backend_Bound,38.78,% Slots,,,0.00,5.3,
32.876988089,S0-C3,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S0-C3,Frontend_Bound.Frontend_Latency,32.55,% Slots,,rs_events.empty_end,0.00,5.3,
32.876988089,S0-C3,Backend_Bound.Memory_Bound,23.86,% Slots,,,0.00,5.3,<==
32.876988089,S0-C3,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.3,
32.876988089,S0-C3,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
32.876988089,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.12,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
32.876988089,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
32.876988089,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C4,Frontend_Bound,37.19,% Slots,,,0.00,5.3,
32.876988089,S0-C4,Backend_Bound,38.70,% Slots,,,0.00,5.3,<==
32.876988089,S0-C4,Retiring,11.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S0-C4,Frontend_Bound.Frontend_Latency,27.72,% Slots,,rs_events.empty_end,0.00,5.3,
32.876988089,S0-C4,Backend_Bound.Memory_Bound,21.19,% Slots,,,0.00,5.3,
32.876988089,S0-C4,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.3,
32.876988089,S0-C4,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,32.88,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
32.876988089,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C5,Frontend_Bound,33.17,% Slots,,,0.00,5.29,
32.876988089,S0-C5,Backend_Bound,43.45,% Slots,,,0.00,5.29,
32.876988089,S0-C5,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S0-C5,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.29,
32.876988089,S0-C5,Backend_Bound.Memory_Bound,26.64,% Slots,,,0.00,5.29,
32.876988089,S0-C5,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.29,
32.876988089,S0-C5,Retiring.Microcode_Sequencer,14.52,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.31,
32.876988089,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
32.876988089,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.86,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
32.876988089,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
32.876988089,S0-C6,Frontend_Bound,43.93,% Slots,,,0.00,5.29,
32.876988089,S0-C6,Backend_Bound,30.31,% Slots,,,0.00,5.29,
32.876988089,S0-C6,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S0-C6,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.29,<==
32.876988089,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.29,
32.876988089,S0-C6,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.29,
32.876988089,S0-C6,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.29,
32.876988089,S0-C6,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.31,
32.876988089,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
32.876988089,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.66,% Core_Clocks,,,0.00,5.3,
32.876988089,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
32.876988089,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C7,Frontend_Bound,36.50,% Slots,,,0.00,5.3,
32.876988089,S0-C7,Backend_Bound,40.42,% Slots,,,0.00,5.3,
32.876988089,S0-C7,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S0-C7,Frontend_Bound.Frontend_Latency,28.96,% Slots,,rs_events.empty_end,0.00,5.3,
32.876988089,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.3,
32.876988089,S0-C7,Backend_Bound.Memory_Bound,27.19,% Slots,,,0.00,5.3,
32.876988089,S0-C7,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.3,
32.876988089,S0-C7,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.3,
32.876988089,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.3,
32.876988089,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.55,% Core_Clocks,,,0.00,5.3,
32.876988089,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
32.876988089,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
32.876988089,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C0,Frontend_Bound,31.70,% Slots,,,0.00,5.3,
32.876988089,S1-C0,Backend_Bound,31.38,% Slots,,,0.00,5.3,
32.876988089,S1-C0,Retiring,30.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S1-C0,Frontend_Bound.Frontend_Latency,24.35,% Slots,,rs_events.empty_end,0.00,5.3,<==
32.876988089,S1-C0,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,5.3,
32.876988089,S1-C0,Backend_Bound.Core_Bound,20.21,% Slots,,,0.00,5.3,
32.876988089,S1-C0,Retiring.Microcode_Sequencer,10.62,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
32.876988089,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
32.876988089,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
32.876988089,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.07,% Clocks,,,0.00,5.04,
32.876988089,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C1,Frontend_Bound,37.89,% Slots,,,0.00,5.29,
32.876988089,S1-C1,Backend_Bound,37.43,% Slots,,,0.00,5.29,
32.876988089,S1-C1,Retiring,19.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S1-C1,Frontend_Bound.Frontend_Latency,27.06,% Slots,,rs_events.empty_end,0.00,5.29,<==
32.876988089,S1-C1,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.29,
32.876988089,S1-C1,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.29,
32.876988089,S1-C1,Retiring.Microcode_Sequencer,15.17,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.15,% Clocks,,,0.00,5.3,
32.876988089,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
32.876988089,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.3,
32.876988089,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
32.876988089,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.79,% Clocks,,,0.00,5.04,
32.876988089,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C2,Backend_Bound,75.49,% Slots,,,0.00,5.29,
32.876988089,S1-C2,Retiring,30.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S1-C2,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.29,
32.876988089,S1-C2,Backend_Bound.Core_Bound,47.67,% Slots,,,0.00,5.29,
32.876988089,S1-C2,Retiring.Microcode_Sequencer,9.25,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
32.876988089,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
32.876988089,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.49,% Clocks,,,0.00,5.04,<==
32.876988089,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C3,Frontend_Bound,30.92,% Slots,,,0.00,5.3,
32.876988089,S1-C3,Backend_Bound,45.83,% Slots,,,0.00,5.3,
32.876988089,S1-C3,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
32.876988089,S1-C3,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.3,
32.876988089,S1-C3,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.3,
32.876988089,S1-C3,Backend_Bound.Core_Bound,27.59,% Slots,,,0.00,5.3,
32.876988089,S1-C3,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.29,
32.876988089,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.31,
32.876988089,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
32.876988089,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
32.876988089,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.56,% Clocks,,,0.00,5.04,<==
32.876988089,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C4,Frontend_Bound,33.32,% Slots,,,0.00,5.3,<==
32.876988089,S1-C4,Backend_Bound,18.22,% Slots,,,0.00,5.3,
32.876988089,S1-C4,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.3,
32.876988089,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.3,
32.876988089,S1-C4,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.3,
32.876988089,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.31,
32.876988089,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
32.876988089,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.28,% Core_Clocks,,,0.00,5.3,
32.876988089,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C5,Frontend_Bound,41.44,% Slots,,,0.00,5.29,
32.876988089,S1-C5,Backend_Bound,25.83,% Slots,,,0.00,5.29,
32.876988089,S1-C5,Retiring,10.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S1-C5,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.29,
32.876988089,S1-C5,Frontend_Bound.Frontend_Bandwidth,52.44,% Slots,,,0.00,5.29,
32.876988089,S1-C5,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.29,
32.876988089,S1-C5,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.29,
32.876988089,S1-C5,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.31,
32.876988089,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
32.876988089,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.29,% Core_Clocks,,,0.00,5.3,<==
32.876988089,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
32.876988089,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
32.876988089,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.29,% Clocks,,,0.00,5.04,
32.876988089,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C6,Frontend_Bound,35.77,% Slots,,,0.00,5.29,
32.876988089,S1-C6,Backend_Bound,39.23,% Slots,,,0.00,5.29,
32.876988089,S1-C6,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S1-C6,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.29,
32.876988089,S1-C6,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.29,
32.876988089,S1-C6,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.29,
32.876988089,S1-C6,Retiring.Microcode_Sequencer,15.58,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.31,
32.876988089,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
32.876988089,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
32.876988089,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
32.876988089,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.22,% Clocks,,,0.00,5.04,
32.876988089,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C7,Frontend_Bound,34.17,% Slots,,,0.00,5.3,
32.876988089,S1-C7,Backend_Bound,41.09,% Slots,,,0.00,5.3,
32.876988089,S1-C7,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
32.876988089,S1-C7,Frontend_Bound.Frontend_Latency,34.23,% Slots,,rs_events.empty_end,0.00,5.3,
32.876988089,S1-C7,Backend_Bound.Memory_Bound,28.83,% Slots,,,0.00,5.3,
32.876988089,S1-C7,Backend_Bound.Core_Bound,12.26,% Slots,,,0.00,5.3,
32.876988089,S1-C7,Retiring.Microcode_Sequencer,14.90,% Slots,,idq.ms_uops,0.00,5.3,
32.876988089,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.31,
32.876988089,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
32.876988089,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.31,
32.876988089,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
32.876988089,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.38,% Clocks,,,0.00,5.04,
32.876988089,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
32.876988089,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
32.876988089,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C0,Frontend_Bound,32.07,% Slots,,,0.00,5.04,
34.38522448,S0-C0,Backend_Bound,44.27,% Slots,,,0.00,5.04,
34.38522448,S0-C0,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
34.38522448,S0-C0,Frontend_Bound.Frontend_Latency,44.51,% Slots,,rs_events.empty_end,0.00,5.03,
34.38522448,S0-C0,Backend_Bound.Memory_Bound,28.29,% Slots,,,0.00,5.03,
34.38522448,S0-C0,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.03,
34.38522448,S0-C0,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.04,
34.38522448,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.31,
34.38522448,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.38522448,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
34.38522448,S0-C1,Frontend_Bound,38.89,% Slots,,,0.00,5.04,
34.38522448,S0-C1,Backend_Bound,36.33,% Slots,,,0.00,5.04,
34.38522448,S0-C1,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
34.38522448,S0-C1,Frontend_Bound.Frontend_Latency,30.81,% Slots,,rs_events.empty_end,0.00,5.04,<==
34.38522448,S0-C1,Backend_Bound.Memory_Bound,22.28,% Slots,,,0.00,5.04,
34.38522448,S0-C1,Backend_Bound.Core_Bound,14.05,% Slots,,,0.00,5.04,
34.38522448,S0-C1,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.04,
34.38522448,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.31,
34.38522448,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.38522448,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
34.38522448,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.47,% Clocks,,,0.00,5.3,
34.38522448,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C2,Frontend_Bound,32.60,% Slots,,,0.00,5.04,
34.38522448,S0-C2,Backend_Bound,44.31,% Slots,,,0.00,5.04,
34.38522448,S0-C2,Retiring,11.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.38522448,S0-C2,Frontend_Bound.Frontend_Latency,39.15,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S0-C2,Backend_Bound.Memory_Bound,28.81,% Slots,,,0.00,5.04,
34.38522448,S0-C2,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.04,
34.38522448,S0-C2,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.3,
34.38522448,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.31,
34.38522448,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.38522448,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.20,% Clocks,,,0.00,5.31,
34.38522448,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C3,Frontend_Bound,37.67,% Slots,,,0.00,5.04,
34.38522448,S0-C3,Backend_Bound,38.78,% Slots,,,0.00,5.04,
34.38522448,S0-C3,Retiring,15.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S0-C3,Frontend_Bound.Frontend_Latency,44.90,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S0-C3,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.04,<==
34.38522448,S0-C3,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.04,
34.38522448,S0-C3,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.31,
34.38522448,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.38522448,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
34.38522448,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C4,Frontend_Bound,35.21,% Slots,,,0.00,5.04,
34.38522448,S0-C4,Backend_Bound,40.46,% Slots,,,0.00,5.04,
34.38522448,S0-C4,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.38522448,S0-C4,Frontend_Bound.Frontend_Latency,49.02,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S0-C4,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.04,
34.38522448,S0-C4,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.3,
34.38522448,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.31,
34.38522448,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
34.38522448,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C5,Frontend_Bound,31.69,% Slots,,,0.00,5.04,
34.38522448,S0-C5,Backend_Bound,45.13,% Slots,,,0.00,5.04,
34.38522448,S0-C5,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.38522448,S0-C5,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S0-C5,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.04,
34.38522448,S0-C5,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.04,
34.38522448,S0-C5,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.3,
34.38522448,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.31,
34.38522448,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.38522448,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.37,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.60,% Clocks,,,0.00,5.3,
34.38522448,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C6,Frontend_Bound,31.20,% Slots,,,0.00,5.04,
34.38522448,S0-C6,Backend_Bound,46.05,% Slots,,,0.00,5.04,<==
34.38522448,S0-C6,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S0-C6,Frontend_Bound.Frontend_Latency,32.01,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S0-C6,Backend_Bound.Memory_Bound,21.10,% Slots,,,0.00,5.04,
34.38522448,S0-C6,Backend_Bound.Core_Bound,24.94,% Slots,,,0.00,5.04,
34.38522448,S0-C6,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.31,
34.38522448,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
34.38522448,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
34.38522448,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.72,% Clocks,,,0.00,5.3,
34.38522448,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C7,Frontend_Bound,32.09,% Slots,,,0.00,5.04,
34.38522448,S0-C7,Backend_Bound,44.91,% Slots,,,0.00,5.04,
34.38522448,S0-C7,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S0-C7,Frontend_Bound.Frontend_Latency,36.37,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S0-C7,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.04,
34.38522448,S0-C7,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.04,
34.38522448,S0-C7,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.31,
34.38522448,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
34.38522448,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.25,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.22,% Slots,,,0.00,5.04,
34.38522448,S1-C0,Backend_Bound.Memory_Bound,28.30,% Slots,,,0.00,5.04,
34.38522448,S1-C0,Backend_Bound.Core_Bound,29.84,% Slots,,,0.00,5.04,
34.38522448,S1-C0,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S1-C0,Backend_Bound,58.14,% Slots,,,0.00,5.04,<==
34.38522448,S1-C0,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.72,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.96,% Core_Clocks,,,0.00,5.32,
34.38522448,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
34.38522448,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
34.38522448,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C1,Frontend_Bound,31.82,% Slots,,,0.00,5.04,
34.38522448,S1-C1,Backend_Bound,44.48,% Slots,,,0.00,5.04,
34.38522448,S1-C1,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S1-C1,Frontend_Bound.Frontend_Latency,26.93,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S1-C1,Backend_Bound.Memory_Bound,27.06,% Slots,,,0.00,5.04,
34.38522448,S1-C1,Backend_Bound.Core_Bound,17.42,% Slots,,,0.00,5.04,
34.38522448,S1-C1,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.73,% Clocks,,,0.00,5.31,
34.38522448,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
34.38522448,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C2,Backend_Bound,70.96,% Slots,,,0.00,5.04,
34.38522448,S1-C2,Retiring,30.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S1-C2,Backend_Bound.Memory_Bound,44.48,% Slots,,,0.00,5.04,
34.38522448,S1-C2,Backend_Bound.Core_Bound,26.48,% Slots,,,0.00,5.04,
34.38522448,S1-C2,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.05,% Clocks,,,0.00,5.3,
34.38522448,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C3,Frontend_Bound,34.57,% Slots,,,0.00,5.04,
34.38522448,S1-C3,Backend_Bound,40.74,% Slots,,,0.00,5.04,
34.38522448,S1-C3,Retiring,19.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S1-C3,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S1-C3,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.04,
34.38522448,S1-C3,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.04,
34.38522448,S1-C3,Retiring.Microcode_Sequencer,15.79,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.31,
34.38522448,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
34.38522448,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C4,Frontend_Bound,34.71,% Slots,,,0.00,5.04,
34.38522448,S1-C4,Backend_Bound,15.64,% Slots,,,0.00,5.04,
34.38522448,S1-C4,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.04,<==
34.38522448,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.04,
34.38522448,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.31,
34.38522448,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
34.38522448,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.96,% Core_Clocks,,,0.00,5.31,
34.38522448,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C5,Frontend_Bound,38.52,% Slots,,,0.00,5.04,
34.38522448,S1-C5,Backend_Bound,27.56,% Slots,,,0.00,5.04,
34.38522448,S1-C5,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S1-C5,Frontend_Bound.Frontend_Latency,20.12,% Slots,,rs_events.empty_end,0.00,5.04,<==
34.38522448,S1-C5,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.04,
34.38522448,S1-C5,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.04,
34.38522448,S1-C5,Retiring.Microcode_Sequencer,8.93,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.31,
34.38522448,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
34.38522448,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
34.38522448,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C6,Frontend_Bound,32.58,% Slots,,,0.00,5.04,
34.38522448,S1-C6,Backend_Bound,42.87,% Slots,,,0.00,5.04,
34.38522448,S1-C6,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.38522448,S1-C6,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S1-C6,Backend_Bound.Memory_Bound,29.15,% Slots,,,0.00,5.04,
34.38522448,S1-C6,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.04,
34.38522448,S1-C6,Retiring.Microcode_Sequencer,15.54,% Slots,,idq.ms_uops,0.00,5.31,
34.38522448,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.13,% Clocks,,,0.00,5.31,
34.38522448,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
34.38522448,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.57,% Clocks,,,0.00,5.3,
34.38522448,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C7,Frontend_Bound,33.60,% Slots,,,0.00,5.31,
34.38522448,S1-C7,Backend_Bound,41.85,% Slots,,,0.00,5.31,
34.38522448,S1-C7,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
34.38522448,S1-C7,Frontend_Bound.Frontend_Latency,25.56,% Slots,,rs_events.empty_end,0.00,5.04,
34.38522448,S1-C7,Backend_Bound.Memory_Bound,26.70,% Slots,,,0.00,5.04,
34.38522448,S1-C7,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.04,
34.38522448,S1-C7,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.04,
34.38522448,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.31,
34.38522448,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
34.38522448,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.31,
34.38522448,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
34.38522448,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.38522448,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.29,% Clocks,,,0.00,5.3,
34.38522448,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
34.38522448,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
34.38522448,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C0,Frontend_Bound,36.87,% Slots,,,0.00,5.31,
35.893445492,S0-C0,Backend_Bound,39.43,% Slots,,,0.00,5.31,
35.893445492,S0-C0,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S0-C0,Frontend_Bound.Frontend_Latency,34.59,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C0,Backend_Bound.Memory_Bound,22.68,% Slots,,,0.00,5.04,
35.893445492,S0-C0,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.04,
35.893445492,S0-C0,Retiring.Microcode_Sequencer,12.04,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.31,
35.893445492,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.893445492,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.31,
35.893445492,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
35.893445492,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
35.893445492,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.18,% Clocks,,,0.00,5.3,
35.893445492,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S0-C1,Frontend_Bound,32.80,% Slots,,,0.00,5.31,
35.893445492,S0-C1,Backend_Bound,44.84,% Slots,,,0.00,5.31,
35.893445492,S0-C1,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C1,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C1,Backend_Bound.Memory_Bound,26.10,% Slots,,,0.00,5.04,
35.893445492,S0-C1,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.04,
35.893445492,S0-C1,Retiring.Microcode_Sequencer,12.06,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.3,
35.893445492,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.893445492,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
35.893445492,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
35.893445492,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.48,% Clocks,,,0.00,5.3,
35.893445492,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C2,Frontend_Bound,36.67,% Slots,,,0.00,5.31,
35.893445492,S0-C2,Backend_Bound,38.95,% Slots,,,0.00,5.31,<==
35.893445492,S0-C2,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C2,Frontend_Bound.Frontend_Latency,26.82,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C2,Backend_Bound.Memory_Bound,21.58,% Slots,,,0.00,5.04,
35.893445492,S0-C2,Backend_Bound.Core_Bound,17.37,% Slots,,,0.00,5.04,
35.893445492,S0-C2,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.3,
35.893445492,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.893445492,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
35.893445492,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
35.893445492,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.72,% Clocks,,,0.00,5.3,
35.893445492,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C3,Frontend_Bound,37.01,% Slots,,,0.00,5.31,
35.893445492,S0-C3,Backend_Bound,39.72,% Slots,,,0.00,5.31,<==
35.893445492,S0-C3,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C3,Frontend_Bound.Frontend_Latency,29.07,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C3,Backend_Bound.Memory_Bound,20.01,% Slots,,,0.00,5.04,
35.893445492,S0-C3,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.04,
35.893445492,S0-C3,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.3,
35.893445492,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.893445492,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
35.893445492,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
35.893445492,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
35.893445492,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.09,% Clocks,,,0.00,5.3,
35.893445492,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C4,Frontend_Bound,35.57,% Slots,,,0.00,5.31,
35.893445492,S0-C4,Backend_Bound,41.75,% Slots,,,0.00,5.31,<==
35.893445492,S0-C4,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C4,Frontend_Bound.Frontend_Latency,25.05,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C4,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.04,
35.893445492,S0-C4,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.04,
35.893445492,S0-C4,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.3,
35.893445492,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.893445492,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
35.893445492,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
35.893445492,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.36,% Clocks,,,0.00,5.3,
35.893445492,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C5,Frontend_Bound,32.02,% Slots,,,0.00,5.31,
35.893445492,S0-C5,Backend_Bound,44.65,% Slots,,,0.00,5.31,
35.893445492,S0-C5,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C5,Frontend_Bound.Frontend_Latency,41.41,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C5,Backend_Bound.Memory_Bound,28.72,% Slots,,,0.00,5.04,
35.893445492,S0-C5,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.04,
35.893445492,S0-C5,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.3,
35.893445492,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.893445492,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
35.893445492,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
35.893445492,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.03,% Clocks,,,0.00,5.3,
35.893445492,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C6,Frontend_Bound,37.39,% Slots,,,0.00,5.31,
35.893445492,S0-C6,Backend_Bound,39.02,% Slots,,,0.00,5.31,
35.893445492,S0-C6,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C6,Frontend_Bound.Frontend_Latency,37.52,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S0-C6,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.04,
35.893445492,S0-C6,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.04,
35.893445492,S0-C6,Retiring.Microcode_Sequencer,14.48,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.3,
35.893445492,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
35.893445492,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
35.893445492,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C7,Frontend_Bound,40.29,% Slots,,,0.00,5.31,
35.893445492,S0-C7,Backend_Bound,35.50,% Slots,,,0.00,5.31,
35.893445492,S0-C7,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S0-C7,Frontend_Bound.Frontend_Latency,29.94,% Slots,,rs_events.empty_end,0.00,5.3,<==
35.893445492,S0-C7,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.04,
35.893445492,S0-C7,Backend_Bound.Core_Bound,22.69,% Slots,,,0.00,5.04,
35.893445492,S0-C7,Retiring.Microcode_Sequencer,12.81,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.3,
35.893445492,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
35.893445492,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
35.893445492,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.59,% Clocks,,,0.00,5.3,
35.893445492,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S1-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.31,
35.893445492,S1-C0,Backend_Bound,51.99,% Slots,,,0.00,5.31,
35.893445492,S1-C0,Retiring,23.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S1-C0,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S1-C0,Backend_Bound.Memory_Bound,21.67,% Slots,,,0.00,5.05,
35.893445492,S1-C0,Backend_Bound.Core_Bound,30.32,% Slots,,,0.00,5.05,
35.893445492,S1-C0,Retiring.Microcode_Sequencer,9.07,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
35.893445492,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.36,% Clocks,,,0.00,5.3,<==
35.893445492,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C1,Backend_Bound,48.49,% Slots,,,0.00,5.31,
35.893445492,S1-C1,Retiring,27.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S1-C1,Backend_Bound.Memory_Bound,30.69,% Slots,,,0.00,5.04,
35.893445492,S1-C1,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.04,
35.893445492,S1-C1,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
35.893445492,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C2,Frontend_Bound,30.49,% Slots,,,0.00,5.31,
35.893445492,S1-C2,Backend_Bound,29.81,% Slots,,,0.00,5.31,
35.893445492,S1-C2,Retiring,27.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.29,% Slots,,,0.00,5.31,
35.893445492,S1-C2,Backend_Bound.Memory_Bound,30.88,% Slots,,,0.00,5.04,
35.893445492,S1-C2,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.33,% Clocks,,idq.ms_switches,0.00,5.31,
35.893445492,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.50,% Core_Clocks,,,0.00,5.03,<==
35.893445492,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
35.893445492,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
35.893445492,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C3,Frontend_Bound,39.59,% Slots,,,0.00,5.31,
35.893445492,S1-C3,Backend_Bound,27.04,% Slots,,,0.00,5.31,
35.893445492,S1-C3,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S1-C3,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S1-C3,Frontend_Bound.Frontend_Bandwidth,48.16,% Slots,,,0.00,5.31,
35.893445492,S1-C3,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,5.04,
35.893445492,S1-C3,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.3,
35.893445492,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.52,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.99,% Core_Clocks,,,0.00,5.03,<==
35.893445492,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
35.893445492,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
35.893445492,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
35.893445492,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C4,Frontend_Bound,34.92,% Slots,,,0.00,5.31,<==
35.893445492,S1-C4,Backend_Bound,15.49,% Slots,,,0.00,5.31,
35.893445492,S1-C4,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.31,
35.893445492,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.3,
35.893445492,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.40,% Core_Clocks,,,0.00,5.04,
35.893445492,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
35.893445492,S1-C5,Frontend_Bound,33.42,% Slots,,,0.00,5.31,
35.893445492,S1-C5,Backend_Bound,44.21,% Slots,,,0.00,5.31,
35.893445492,S1-C5,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S1-C5,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S1-C5,Backend_Bound.Memory_Bound,26.08,% Slots,,,0.00,5.04,
35.893445492,S1-C5,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.04,
35.893445492,S1-C5,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.3,
35.893445492,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
35.893445492,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
35.893445492,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.44,% Clocks,,,0.00,5.3,
35.893445492,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C6,Backend_Bound,64.25,% Slots,,,0.00,5.31,
35.893445492,S1-C6,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.893445492,S1-C6,Backend_Bound.Memory_Bound,40.94,% Slots,,,0.00,5.24,
35.893445492,S1-C6,Backend_Bound.Core_Bound,23.31,% Slots,,,0.00,5.24,
35.893445492,S1-C6,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.3,
35.893445492,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.73,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
35.893445492,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C7,Frontend_Bound,33.39,% Slots,,,0.00,5.31,
35.893445492,S1-C7,Backend_Bound,42.90,% Slots,,,0.00,5.31,
35.893445492,S1-C7,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
35.893445492,S1-C7,Frontend_Bound.Frontend_Latency,24.73,% Slots,,rs_events.empty_end,0.00,5.3,
35.893445492,S1-C7,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.25,
35.893445492,S1-C7,Backend_Bound.Core_Bound,27.72,% Slots,,,0.00,5.25,
35.893445492,S1-C7,Retiring.Microcode_Sequencer,15.15,% Slots,,idq.ms_uops,0.00,5.31,
35.893445492,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.19,% Clocks,,,0.00,5.3,
35.893445492,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
35.893445492,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.06,% Clocks,,idq.ms_switches,0.00,5.3,
35.893445492,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
35.893445492,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.25,% Clocks,,,0.00,5.3,<==
35.893445492,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
35.893445492,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
35.893445492,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
35.893445492,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
42.795968235,S0-C0,Backend_Bound,64.65,% Slots,,,0.00,5.27,
42.795968235,S0-C0,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S0-C0,Backend_Bound.Memory_Bound,25.54,% Slots,,,0.00,5.21,
42.795968235,S0-C0,Backend_Bound.Core_Bound,39.11,% Slots,,,0.00,5.21,
42.795968235,S0-C0,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
42.795968235,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.69,% Clocks,,,0.00,5.27,<==
42.795968235,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C1,Frontend_Bound,41.82,% Slots,,,0.00,5.27,
42.795968235,S0-C1,Backend_Bound,32.66,% Slots,,,0.00,5.27,
42.795968235,S0-C1,Retiring,16.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S0-C1,Frontend_Bound.Frontend_Latency,32.31,% Slots,,rs_events.empty_end,0.00,5.27,<==
42.795968235,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.27,
42.795968235,S0-C1,Backend_Bound.Memory_Bound,22.01,% Slots,,,0.00,5.21,
42.795968235,S0-C1,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.21,
42.795968235,S0-C1,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.27,
42.795968235,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
42.795968235,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.32,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.80,% Core_Clocks,,,0.00,5.27,
42.795968235,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
42.795968235,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C2,Frontend_Bound,34.89,% Slots,,,0.00,5.27,
42.795968235,S0-C2,Backend_Bound,40.13,% Slots,,,0.00,5.27,
42.795968235,S0-C2,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
42.795968235,S0-C2,Frontend_Bound.Frontend_Latency,31.62,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S0-C2,Backend_Bound.Memory_Bound,26.53,% Slots,,,0.00,5.21,
42.795968235,S0-C2,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.21,
42.795968235,S0-C2,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.22,
42.795968235,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.27,
42.795968235,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
42.795968235,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C3,Frontend_Bound,38.45,% Slots,,,0.00,5.27,
42.795968235,S0-C3,Backend_Bound,37.93,% Slots,,,0.00,5.27,
42.795968235,S0-C3,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
42.795968235,S0-C3,Frontend_Bound.Frontend_Latency,31.50,% Slots,,rs_events.empty_end,0.00,5.27,<==
42.795968235,S0-C3,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.21,
42.795968235,S0-C3,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.21,
42.795968235,S0-C3,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.22,
42.795968235,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.27,
42.795968235,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
42.795968235,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
42.795968235,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.30,% Clocks,,,0.00,5.27,
42.795968235,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C4,Frontend_Bound,41.73,% Slots,,,0.00,5.27,<==
42.795968235,S0-C4,Backend_Bound,23.23,% Slots,,,0.00,5.27,
42.795968235,S0-C4,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
42.795968235,S0-C4,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.11,% Slots,,,0.00,5.27,
42.795968235,S0-C4,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.21,
42.795968235,S0-C4,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.22,
42.795968235,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.27,
42.795968235,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
42.795968235,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.53,% Core_Clocks,,,0.00,5.27,
42.795968235,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
42.795968235,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C5,Frontend_Bound,34.81,% Slots,,,0.00,5.27,
42.795968235,S0-C5,Backend_Bound,41.60,% Slots,,,0.00,5.27,
42.795968235,S0-C5,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
42.795968235,S0-C5,Frontend_Bound.Frontend_Latency,28.79,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S0-C5,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.21,
42.795968235,S0-C5,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.21,
42.795968235,S0-C5,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.22,
42.795968235,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.27,
42.795968235,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
42.795968235,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C6,Frontend_Bound,35.69,% Slots,,,0.00,5.27,
42.795968235,S0-C6,Backend_Bound,41.02,% Slots,,,0.00,5.27,<==
42.795968235,S0-C6,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
42.795968235,S0-C6,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S0-C6,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.21,
42.795968235,S0-C6,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.21,
42.795968235,S0-C6,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.21,
42.795968235,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.27,
42.795968235,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
42.795968235,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
42.795968235,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.42,% Clocks,,,0.00,5.27,
42.795968235,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C7,Frontend_Bound,26.60,% Slots,,,0.00,5.27,
42.795968235,S0-C7,Backend_Bound,45.96,% Slots,,,0.00,5.27,<==
42.795968235,S0-C7,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
42.795968235,S0-C7,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S0-C7,Backend_Bound.Memory_Bound,24.89,% Slots,,,0.00,5.21,
42.795968235,S0-C7,Backend_Bound.Core_Bound,21.07,% Slots,,,0.00,5.21,
42.795968235,S0-C7,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.21,
42.795968235,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.27,
42.795968235,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
42.795968235,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
42.795968235,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.99,% Clocks,,,0.00,5.27,
42.795968235,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C0,Backend_Bound,57.74,% Slots,,,0.00,5.27,<==
42.795968235,S1-C0,Retiring,35.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C0,Backend_Bound.Memory_Bound,27.84,% Slots,,,0.00,5.21,
42.795968235,S1-C0,Backend_Bound.Core_Bound,29.91,% Slots,,,0.00,5.21,
42.795968235,S1-C0,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.50,% Clocks,,idq.ms_switches,0.00,5.26,
42.795968235,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
42.795968235,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C1,Frontend_Bound,21.99,% Slots,,,0.00,5.27,
42.795968235,S1-C1,Backend_Bound,48.34,% Slots,,,0.00,5.27,
42.795968235,S1-C1,Retiring,28.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C1,Frontend_Bound.Frontend_Latency,22.81,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S1-C1,Backend_Bound.Memory_Bound,98.45,% Slots,,,0.00,5.21,
42.795968235,S1-C1,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.27,
42.795968235,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
42.795968235,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C2,Frontend_Bound,29.76,% Slots,,,0.00,5.27,
42.795968235,S1-C2,Backend_Bound,43.55,% Slots,,,0.00,5.27,
42.795968235,S1-C2,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C2,Frontend_Bound.Frontend_Latency,24.01,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S1-C2,Backend_Bound.Memory_Bound,25.41,% Slots,,,0.00,5.21,
42.795968235,S1-C2,Backend_Bound.Core_Bound,18.14,% Slots,,,0.00,5.21,
42.795968235,S1-C2,Retiring.Microcode_Sequencer,14.73,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
42.795968235,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.55,% Clocks,,,0.00,5.27,
42.795968235,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C3,Frontend_Bound,27.59,% Slots,,,0.00,5.27,
42.795968235,S1-C3,Backend_Bound,50.24,% Slots,,,0.00,5.27,
42.795968235,S1-C3,Retiring,19.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C3,Frontend_Bound.Frontend_Latency,31.05,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S1-C3,Backend_Bound.Memory_Bound,35.46,% Slots,,,0.00,5.21,
42.795968235,S1-C3,Backend_Bound.Core_Bound,14.78,% Slots,,,0.00,5.21,
42.795968235,S1-C3,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.27,
42.795968235,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
42.795968235,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.27,
42.795968235,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C4,Frontend_Bound,32.38,% Slots,,,0.00,5.27,
42.795968235,S1-C4,Backend_Bound,19.24,% Slots,,,0.00,5.27,
42.795968235,S1-C4,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.27,<==
42.795968235,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.30,% Slots,,,0.00,5.27,
42.795968235,S1-C4,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.21,
42.795968235,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.27,
42.795968235,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
42.795968235,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.99,% Core_Clocks,,,0.00,5.27,
42.795968235,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C5,Frontend_Bound,31.90,% Slots,,,0.00,5.27,
42.795968235,S1-C5,Backend_Bound,45.81,% Slots,,,0.00,5.27,
42.795968235,S1-C5,Retiring,27.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C5,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S1-C5,Backend_Bound.Memory_Bound,29.65,% Slots,,,0.00,5.21,
42.795968235,S1-C5,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.21,
42.795968235,S1-C5,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.27,
42.795968235,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
42.795968235,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.49,% Clocks,,,0.00,5.27,
42.795968235,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C6,Frontend_Bound,31.88,% Slots,,,0.00,5.27,
42.795968235,S1-C6,Backend_Bound,36.76,% Slots,,,0.00,5.27,
42.795968235,S1-C6,Retiring,22.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C6,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S1-C6,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.21,
42.795968235,S1-C6,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.21,
42.795968235,S1-C6,Retiring.Microcode_Sequencer,12.64,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.27,
42.795968235,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
42.795968235,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.27,
42.795968235,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C7,Frontend_Bound,27.28,% Slots,,,0.00,5.27,
42.795968235,S1-C7,Backend_Bound,42.80,% Slots,,,0.00,5.27,
42.795968235,S1-C7,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
42.795968235,S1-C7,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.27,
42.795968235,S1-C7,Backend_Bound.Memory_Bound,30.96,% Slots,,,0.00,5.21,
42.795968235,S1-C7,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.21,
42.795968235,S1-C7,Retiring.Microcode_Sequencer,15.07,% Slots,,idq.ms_uops,0.00,5.27,
42.795968235,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.27,
42.795968235,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
42.795968235,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.27,
42.795968235,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
42.795968235,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.795968235,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.77,% Clocks,,,0.00,5.27,
42.795968235,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
42.795968235,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
45.796978481,S0-C0,Frontend_Bound,30.23,% Slots,,,0.00,5.2,
45.796978481,S0-C0,Backend_Bound,45.80,% Slots,,,0.00,5.2,
45.796978481,S0-C0,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C0,Frontend_Bound.Frontend_Latency,32.44,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C0,Backend_Bound.Memory_Bound,30.78,% Slots,,,0.00,5.2,
45.796978481,S0-C0,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.2,
45.796978481,S0-C0,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.2,
45.796978481,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.796978481,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.19,
45.796978481,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.10,% Clocks,,,0.00,5.2,
45.796978481,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
45.796978481,S0-C1,Frontend_Bound,37.39,% Slots,,,0.00,5.2,
45.796978481,S0-C1,Backend_Bound,39.32,% Slots,,,0.00,5.2,
45.796978481,S0-C1,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C1,Frontend_Bound.Frontend_Latency,29.19,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C1,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.2,<==
45.796978481,S0-C1,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.2,
45.796978481,S0-C1,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.2,
45.796978481,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.796978481,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
45.796978481,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C2,Frontend_Bound,32.16,% Slots,,,0.00,5.2,
45.796978481,S0-C2,Backend_Bound,45.24,% Slots,,,0.00,5.2,
45.796978481,S0-C2,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C2,Frontend_Bound.Frontend_Latency,35.69,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C2,Backend_Bound.Memory_Bound,31.41,% Slots,,,0.00,5.2,
45.796978481,S0-C2,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.2,
45.796978481,S0-C2,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.2,
45.796978481,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.796978481,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
45.796978481,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.41,% Clocks,,,0.00,5.2,
45.796978481,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C3,Frontend_Bound,35.08,% Slots,,,0.00,5.2,
45.796978481,S0-C3,Backend_Bound,42.25,% Slots,,,0.00,5.2,
45.796978481,S0-C3,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C3,Frontend_Bound.Frontend_Latency,38.03,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C3,Backend_Bound.Memory_Bound,32.36,% Slots,,,0.00,5.2,
45.796978481,S0-C3,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.2,
45.796978481,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.796978481,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C4,Frontend_Bound,34.19,% Slots,,,0.00,5.2,
45.796978481,S0-C4,Backend_Bound,42.16,% Slots,,,0.00,5.2,
45.796978481,S0-C4,Retiring,8.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C4,Frontend_Bound.Frontend_Latency,35.01,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C4,Backend_Bound.Memory_Bound,27.94,% Slots,,,0.00,5.2,<==
45.796978481,S0-C4,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.2,
45.796978481,S0-C4,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.2,
45.796978481,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.796978481,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
45.796978481,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.46,% Clocks,,,0.00,5.2,
45.796978481,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C5,Frontend_Bound,33.73,% Slots,,,0.00,5.2,
45.796978481,S0-C5,Backend_Bound,42.99,% Slots,,,0.00,5.2,
45.796978481,S0-C5,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C5,Frontend_Bound.Frontend_Latency,30.23,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C5,Backend_Bound.Memory_Bound,29.05,% Slots,,,0.00,5.2,
45.796978481,S0-C5,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.2,
45.796978481,S0-C5,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.2,
45.796978481,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.796978481,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.23,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.10,% Clocks,,,0.00,5.2,
45.796978481,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C6,Frontend_Bound,34.19,% Slots,,,0.00,5.2,
45.796978481,S0-C6,Backend_Bound,42.63,% Slots,,,0.00,5.2,
45.796978481,S0-C6,Retiring,15.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C6,Frontend_Bound.Frontend_Latency,36.53,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C6,Backend_Bound.Memory_Bound,31.00,% Slots,,,0.00,5.2,
45.796978481,S0-C6,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.2,
45.796978481,S0-C6,Retiring.Microcode_Sequencer,12.76,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.2,
45.796978481,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.83,% Clocks,,,0.00,5.2,
45.796978481,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C7,Frontend_Bound,36.09,% Slots,,,0.00,5.2,
45.796978481,S0-C7,Backend_Bound,40.89,% Slots,,,0.00,5.2,
45.796978481,S0-C7,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S0-C7,Frontend_Bound.Frontend_Latency,35.39,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S0-C7,Backend_Bound.Memory_Bound,32.49,% Slots,,,0.00,5.2,<==
45.796978481,S0-C7,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.2,
45.796978481,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
45.796978481,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
45.796978481,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C0,Frontend_Bound,28.06,% Slots,,,0.00,5.2,
45.796978481,S1-C0,Backend_Bound,43.30,% Slots,,,0.00,5.2,
45.796978481,S1-C0,Retiring,26.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C0,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S1-C0,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.2,
45.796978481,S1-C0,Backend_Bound.Core_Bound,16.78,% Slots,,,0.00,5.2,
45.796978481,S1-C0,Retiring.Microcode_Sequencer,10.50,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.2,
45.796978481,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
45.796978481,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.38,% Clocks,,,0.00,5.2,
45.796978481,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C1,Backend_Bound,41.72,% Slots,,,0.00,5.2,
45.796978481,S1-C1,Retiring,23.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C1,Backend_Bound.Memory_Bound,27.61,% Slots,,,0.00,5.2,
45.796978481,S1-C1,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.2,
45.796978481,S1-C1,Retiring.Microcode_Sequencer,11.19,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.02,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
45.796978481,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C2,Frontend_Bound,34.53,% Slots,,,0.00,5.2,
45.796978481,S1-C2,Backend_Bound,40.94,% Slots,,,0.00,5.2,<==
45.796978481,S1-C2,Retiring,28.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C2,Frontend_Bound.Frontend_Latency,37.80,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S1-C2,Backend_Bound.Memory_Bound,22.65,% Slots,,,0.00,5.2,
45.796978481,S1-C2,Backend_Bound.Core_Bound,18.29,% Slots,,,0.00,5.2,
45.796978481,S1-C2,Retiring.Microcode_Sequencer,10.64,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
45.796978481,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
45.796978481,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C3,Frontend_Bound,35.46,% Slots,,,0.00,5.2,
45.796978481,S1-C3,Backend_Bound,40.49,% Slots,,,0.00,5.2,
45.796978481,S1-C3,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C3,Frontend_Bound.Frontend_Latency,29.47,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S1-C3,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.2,
45.796978481,S1-C3,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.2,
45.796978481,S1-C3,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.2,
45.796978481,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C4,Frontend_Bound,34.31,% Slots,,,0.00,5.2,
45.796978481,S1-C4,Backend_Bound,16.54,% Slots,,,0.00,5.2,
45.796978481,S1-C4,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.2,<==
45.796978481,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.2,
45.796978481,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.2,
45.796978481,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.21,% Core_Clocks,,,0.00,5.33,
45.796978481,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C5,Frontend_Bound,35.18,% Slots,,,0.00,5.2,
45.796978481,S1-C5,Backend_Bound,41.02,% Slots,,,0.00,5.2,<==
45.796978481,S1-C5,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C5,Frontend_Bound.Frontend_Latency,34.49,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S1-C5,Backend_Bound.Memory_Bound,20.26,% Slots,,,0.00,5.2,
45.796978481,S1-C5,Backend_Bound.Core_Bound,20.76,% Slots,,,0.00,5.2,
45.796978481,S1-C5,Retiring.Microcode_Sequencer,14.07,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.2,
45.796978481,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
45.796978481,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C6,Frontend_Bound,31.72,% Slots,,,0.00,5.2,
45.796978481,S1-C6,Backend_Bound,43.81,% Slots,,,0.00,5.2,
45.796978481,S1-C6,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C6,Frontend_Bound.Frontend_Latency,30.35,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S1-C6,Backend_Bound.Memory_Bound,29.49,% Slots,,,0.00,5.2,
45.796978481,S1-C6,Backend_Bound.Core_Bound,14.31,% Slots,,,0.00,5.2,
45.796978481,S1-C6,Retiring.Microcode_Sequencer,15.31,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.2,
45.796978481,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.96,% Clocks,,,0.00,5.2,
45.796978481,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C7,Frontend_Bound,32.82,% Slots,,,0.00,5.2,
45.796978481,S1-C7,Backend_Bound,42.60,% Slots,,,0.00,5.2,
45.796978481,S1-C7,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.796978481,S1-C7,Frontend_Bound.Frontend_Latency,39.04,% Slots,,rs_events.empty_end,0.00,5.2,
45.796978481,S1-C7,Backend_Bound.Memory_Bound,29.15,% Slots,,,0.00,5.2,
45.796978481,S1-C7,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.2,
45.796978481,S1-C7,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.2,
45.796978481,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.2,
45.796978481,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
45.796978481,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.2,
45.796978481,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
45.796978481,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.796978481,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.17,% Clocks,,,0.00,5.2,
45.796978481,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
45.796978481,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
45.796978481,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
47.305239466,S0-C0,Frontend_Bound,40.57,% Slots,,,0.00,5.03,
47.305239466,S0-C0,Backend_Bound,35.27,% Slots,,,0.00,5.03,
47.305239466,S0-C0,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
47.305239466,S0-C0,Frontend_Bound.Frontend_Latency,26.79,% Slots,,rs_events.empty_end,0.00,5.03,<==
47.305239466,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.03,
47.305239466,S0-C0,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.03,
47.305239466,S0-C0,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.03,
47.305239466,S0-C0,Retiring.Microcode_Sequencer,12.47,% Slots,,idq.ms_uops,0.00,5.03,
47.305239466,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.3,
47.305239466,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
47.305239466,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.30,% Core_Clocks,,,0.00,5.3,
47.305239466,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
47.305239466,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.31,% Clocks,,,0.00,5.3,
47.305239466,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C1,Frontend_Bound,38.57,% Slots,,,0.00,5.03,
47.305239466,S0-C1,Backend_Bound,37.38,% Slots,,,0.00,5.03,
47.305239466,S0-C1,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
47.305239466,S0-C1,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.03,<==
47.305239466,S0-C1,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.03,
47.305239466,S0-C1,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.03,
47.305239466,S0-C1,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.03,
47.305239466,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.3,
47.305239466,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
47.305239466,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
47.305239466,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C2,Frontend_Bound,37.55,% Slots,,,0.00,5.03,
47.305239466,S0-C2,Backend_Bound,37.38,% Slots,,,0.00,5.03,
47.305239466,S0-C2,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S0-C2,Frontend_Bound.Frontend_Latency,30.28,% Slots,,rs_events.empty_end,0.00,5.03,<==
47.305239466,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.95,% Slots,,,0.00,5.03,
47.305239466,S0-C2,Backend_Bound.Memory_Bound,26.59,% Slots,,,0.00,5.03,
47.305239466,S0-C2,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.03,
47.305239466,S0-C2,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.3,
47.305239466,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
47.305239466,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.60,% Core_Clocks,,,0.00,5.3,
47.305239466,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
47.305239466,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
47.305239466,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.82,% Clocks,,,0.00,5.3,
47.305239466,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C3,Frontend_Bound,33.97,% Slots,,,0.00,5.03,
47.305239466,S0-C3,Backend_Bound,42.94,% Slots,,,0.00,5.03,<==
47.305239466,S0-C3,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S0-C3,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S0-C3,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.03,
47.305239466,S0-C3,Backend_Bound.Core_Bound,20.04,% Slots,,,0.00,5.03,
47.305239466,S0-C3,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.3,
47.305239466,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
47.305239466,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
47.305239466,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
47.305239466,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.06,% Clocks,,,0.00,5.3,
47.305239466,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C4,Frontend_Bound,34.55,% Slots,,,0.00,5.03,
47.305239466,S0-C4,Backend_Bound,40.58,% Slots,,,0.00,5.03,
47.305239466,S0-C4,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S0-C4,Frontend_Bound.Frontend_Latency,44.13,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S0-C4,Backend_Bound.Memory_Bound,33.77,% Slots,,,0.00,5.03,
47.305239466,S0-C4,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.3,
47.305239466,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
47.305239466,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
47.305239466,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C5,Frontend_Bound,39.10,% Slots,,,0.00,5.03,
47.305239466,S0-C5,Backend_Bound,36.16,% Slots,,,0.00,5.03,
47.305239466,S0-C5,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S0-C5,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.03,<==
47.305239466,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.03,
47.305239466,S0-C5,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.03,
47.305239466,S0-C5,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.03,
47.305239466,S0-C5,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.57,% Clocks,,,0.00,5.3,
47.305239466,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
47.305239466,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.11,% Core_Clocks,,,0.00,5.3,
47.305239466,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
47.305239466,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.13,% Clocks,,,0.00,5.3,
47.305239466,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C6,Frontend_Bound,38.26,% Slots,,,0.00,5.03,
47.305239466,S0-C6,Backend_Bound,36.96,% Slots,,,0.00,5.03,
47.305239466,S0-C6,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S0-C6,Frontend_Bound.Frontend_Latency,24.35,% Slots,,rs_events.empty_end,0.00,5.03,<==
47.305239466,S0-C6,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.03,
47.305239466,S0-C6,Backend_Bound.Core_Bound,20.53,% Slots,,,0.00,5.03,
47.305239466,S0-C6,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.3,
47.305239466,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
47.305239466,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
47.305239466,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C7,Frontend_Bound,37.16,% Slots,,,0.00,5.03,
47.305239466,S0-C7,Backend_Bound,38.76,% Slots,,,0.00,5.03,
47.305239466,S0-C7,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S0-C7,Frontend_Bound.Frontend_Latency,23.34,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S0-C7,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.03,
47.305239466,S0-C7,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.03,
47.305239466,S0-C7,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.3,
47.305239466,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
47.305239466,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
47.305239466,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.89,% Clocks,,,0.00,5.3,
47.305239466,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C0,Frontend_Bound,34.01,% Slots,,,0.00,5.03,
47.305239466,S1-C0,Backend_Bound,42.20,% Slots,,,0.00,5.03,
47.305239466,S1-C0,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S1-C0,Frontend_Bound.Frontend_Latency,30.07,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S1-C0,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.03,
47.305239466,S1-C0,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.03,
47.305239466,S1-C0,Retiring.Microcode_Sequencer,16.08,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.3,
47.305239466,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
47.305239466,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
47.305239466,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
47.305239466,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.29,% Clocks,,,0.00,5.3,
47.305239466,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C1,Frontend_Bound,21.04,% Slots,,,0.00,5.03,
47.305239466,S1-C1,Backend_Bound,44.25,% Slots,,,0.00,5.03,
47.305239466,S1-C1,Retiring,13.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
47.305239466,S1-C1,Frontend_Bound.Frontend_Latency,28.61,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S1-C1,Backend_Bound.Core_Bound,95.75,% Slots,,,0.00,5.03,
47.305239466,S1-C1,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.29,
47.305239466,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.31,
47.305239466,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.99,% Clocks,,,0.00,5.3,<==
47.305239466,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C2,Backend_Bound,76.10,% Slots,,,0.00,5.03,
47.305239466,S1-C2,Retiring,24.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
47.305239466,S1-C2,Backend_Bound.Memory_Bound,23.09,% Slots,,,0.00,5.03,
47.305239466,S1-C2,Backend_Bound.Core_Bound,53.01,% Slots,,,0.00,5.03,
47.305239466,S1-C2,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.29,
47.305239466,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
47.305239466,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.43,% Clocks,,,0.00,5.3,<==
47.305239466,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C3,Backend_Bound,64.69,% Slots,,,0.00,5.03,
47.305239466,S1-C3,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
47.305239466,S1-C3,Backend_Bound.Memory_Bound,43.36,% Slots,,,0.00,5.03,
47.305239466,S1-C3,Backend_Bound.Core_Bound,21.33,% Slots,,,0.00,5.03,
47.305239466,S1-C3,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.29,
47.305239466,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.18,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
47.305239466,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.49,% Clocks,,,0.00,5.3,
47.305239466,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C4,Frontend_Bound,34.81,% Slots,,,0.00,5.03,
47.305239466,S1-C4,Backend_Bound,15.34,% Slots,,,0.00,5.03,
47.305239466,S1-C4,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.03,<==
47.305239466,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.03,
47.305239466,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.3,
47.305239466,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
47.305239466,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.03,% Core_Clocks,,,0.00,5.3,
47.305239466,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C5,Frontend_Bound,33.43,% Slots,,,0.00,5.03,
47.305239466,S1-C5,Backend_Bound,41.85,% Slots,,,0.00,5.03,
47.305239466,S1-C5,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
47.305239466,S1-C5,Frontend_Bound.Frontend_Latency,39.87,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S1-C5,Backend_Bound.Memory_Bound,28.25,% Slots,,,0.00,5.03,
47.305239466,S1-C5,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.03,
47.305239466,S1-C5,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.29,
47.305239466,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.31,
47.305239466,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
47.305239466,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.31,
47.305239466,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
47.305239466,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
47.305239466,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.40,% Clocks,,,0.00,5.3,
47.305239466,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C6,Frontend_Bound,27.26,% Slots,,,0.00,5.03,
47.305239466,S1-C6,Backend_Bound,51.36,% Slots,,,0.00,5.03,
47.305239466,S1-C6,Retiring,22.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
47.305239466,S1-C6,Frontend_Bound.Frontend_Latency,23.95,% Slots,,rs_events.empty_end,0.00,5.03,
47.305239466,S1-C6,Backend_Bound.Memory_Bound,33.44,% Slots,,,0.00,5.03,
47.305239466,S1-C6,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.03,
47.305239466,S1-C6,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.3,
47.305239466,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.3,
47.305239466,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
47.305239466,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.97,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
47.305239466,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
47.305239466,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.69,% Clocks,,,0.00,5.3,
47.305239466,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C7,Frontend_Bound,35.20,% Slots,,,0.00,5.3,
47.305239466,S1-C7,Backend_Bound,40.85,% Slots,,,0.00,5.3,
47.305239466,S1-C7,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
47.305239466,S1-C7,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.04,
47.305239466,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.31,% Slots,,,0.00,5.3,
47.305239466,S1-C7,Backend_Bound.Memory_Bound,29.03,% Slots,,,0.00,5.04,
47.305239466,S1-C7,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.04,
47.305239466,S1-C7,Retiring.Microcode_Sequencer,15.28,% Slots,,idq.ms_uops,0.00,5.03,
47.305239466,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.3,
47.305239466,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
47.305239466,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.3,
47.305239466,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.38,% Core_Clocks,,,0.00,5.3,
47.305239466,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
47.305239466,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
47.305239466,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.11,% Clocks,,,0.00,5.3,
47.305239466,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
47.305239466,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
54.103666819,S0-C0,Frontend_Bound,34.95,% Slots,,,0.00,5.28,
54.103666819,S0-C0,Backend_Bound,40.45,% Slots,,,0.00,5.28,
54.103666819,S0-C0,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
54.103666819,S0-C0,Frontend_Bound.Frontend_Latency,36.20,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S0-C0,Backend_Bound.Memory_Bound,41.50,% Slots,,,0.00,5.24,
54.103666819,S0-C0,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.23,
54.103666819,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.24,
54.103666819,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.103666819,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
54.103666819,S0-C1,Frontend_Bound,31.82,% Slots,,,0.00,5.27,
54.103666819,S0-C1,Backend_Bound,46.50,% Slots,,,0.00,5.27,
54.103666819,S0-C1,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C1,Frontend_Bound.Frontend_Latency,28.03,% Slots,,rs_events.empty_end,0.00,5.27,
54.103666819,S0-C1,Backend_Bound.Memory_Bound,29.13,% Slots,,,0.00,5.24,
54.103666819,S0-C1,Backend_Bound.Core_Bound,17.37,% Slots,,,0.00,5.24,
54.103666819,S0-C1,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.24,
54.103666819,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.103666819,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C2,Frontend_Bound,32.27,% Slots,,,0.00,5.28,
54.103666819,S0-C2,Bad_Speculation,14.45,% Slots,,,0.00,5.28,
54.103666819,S0-C2,Backend_Bound,32.05,% Slots,,,0.00,5.28,
54.103666819,S0-C2,Retiring,41.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C2,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.28,
54.103666819,S0-C2,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.28,
54.103666819,S0-C2,Backend_Bound.Memory_Bound,56.27,% Slots,,,0.00,5.24,
54.103666819,S0-C2,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.24,<==
54.103666819,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.24,
54.103666819,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.85,% Core_Clocks,,,0.00,5.24,
54.103666819,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.76,% Core_Clocks,,,0.00,5.3,
54.103666819,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C3,Frontend_Bound,25.05,% Slots,,,0.00,5.27,
54.103666819,S0-C3,Backend_Bound,53.89,% Slots,,,0.00,5.27,
54.103666819,S0-C3,Retiring,12.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C3,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.27,
54.103666819,S0-C3,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.24,
54.103666819,S0-C3,Backend_Bound.Core_Bound,30.33,% Slots,,,0.00,5.24,<==
54.103666819,S0-C3,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.24,
54.103666819,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C4,Frontend_Bound,43.60,% Slots,,,0.00,5.28,<==
54.103666819,S0-C4,Bad_Speculation,10.32,% Slots,,,0.00,5.28,
54.103666819,S0-C4,Backend_Bound,21.34,% Slots,,,0.00,5.28,
54.103666819,S0-C4,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C4,Frontend_Bound.Frontend_Latency,37.60,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S0-C4,Frontend_Bound.Frontend_Bandwidth,33.25,% Slots,,,0.00,5.28,
54.103666819,S0-C4,Bad_Speculation.Branch_Mispredicts,9.49,% Slots,,br_misp_retired.all_branches,0.00,5.28,
54.103666819,S0-C4,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.24,
54.103666819,S0-C4,Retiring.Microcode_Sequencer,11.62,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.24,
54.103666819,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.56,% Core_Clocks,,,0.00,5.24,
54.103666819,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C5,Frontend_Bound,38.00,% Slots,,,0.00,5.28,<==
54.103666819,S0-C5,Bad_Speculation,17.83,% Slots,,,0.00,5.28,
54.103666819,S0-C5,Backend_Bound,11.36,% Slots,,,0.00,5.28,
54.103666819,S0-C5,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C5,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.74,% Slots,,,0.00,5.29,
54.103666819,S0-C5,Bad_Speculation.Branch_Mispredicts,16.45,% Slots,,br_misp_retired.all_branches,0.00,5.28,
54.103666819,S0-C5,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.24,
54.103666819,S0-C5,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.24,
54.103666819,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.34,% Core_Clocks,,,0.00,5.24,
54.103666819,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C6,Frontend_Bound,31.76,% Slots,,,0.00,5.28,
54.103666819,S0-C6,Backend_Bound,39.00,% Slots,,,0.00,5.28,
54.103666819,S0-C6,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C6,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.29,
54.103666819,S0-C6,Backend_Bound.Memory_Bound,25.69,% Slots,,,0.00,5.24,
54.103666819,S0-C6,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.24,
54.103666819,S0-C6,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.24,
54.103666819,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.53,% Core_Clocks,,,0.00,5.24,
54.103666819,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.103666819,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C7,Frontend_Bound,37.72,% Slots,,,0.00,5.28,
54.103666819,S0-C7,Bad_Speculation,23.37,% Slots,,,0.00,5.28,
54.103666819,S0-C7,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S0-C7,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.53,% Slots,,,0.00,5.29,
54.103666819,S0-C7,Bad_Speculation.Branch_Mispredicts,21.61,% Slots,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S0-C7,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.24,
54.103666819,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.88,% Core_Clocks,,,0.00,5.24,<==
54.103666819,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C0,Frontend_Bound,32.84,% Slots,,,0.00,5.28,
54.103666819,S1-C0,Backend_Bound,45.48,% Slots,,,0.00,5.28,<==
54.103666819,S1-C0,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C0,Frontend_Bound.Frontend_Latency,28.20,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S1-C0,Backend_Bound.Memory_Bound,24.39,% Slots,,,0.00,5.24,
54.103666819,S1-C0,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.24,
54.103666819,S1-C0,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.24,
54.103666819,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C1,Frontend_Bound,20.31,% Slots,,,0.00,5.28,
54.103666819,S1-C1,Backend_Bound,44.72,% Slots,,,0.00,5.28,
54.103666819,S1-C1,Retiring,48.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C1,Backend_Bound.Memory_Bound,19.94,% Slots,,,0.00,5.24,
54.103666819,S1-C1,Backend_Bound.Core_Bound,24.78,% Slots,,,0.00,5.24,
54.103666819,S1-C1,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.24,<==
54.103666819,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.67,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
54.103666819,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
54.103666819,S1-C2,Frontend_Bound,32.75,% Slots,,,0.00,5.28,
54.103666819,S1-C2,Backend_Bound,43.68,% Slots,,,0.00,5.28,
54.103666819,S1-C2,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C2,Frontend_Bound.Frontend_Latency,29.35,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S1-C2,Backend_Bound.Memory_Bound,28.71,% Slots,,,0.00,5.24,
54.103666819,S1-C2,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.24,
54.103666819,S1-C2,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.24,
54.103666819,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.103666819,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C3,Frontend_Bound,38.81,% Slots,,,0.00,5.28,
54.103666819,S1-C3,Backend_Bound,22.66,% Slots,,,0.00,5.28,
54.103666819,S1-C3,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C3,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.26,% Slots,,,0.00,5.29,
54.103666819,S1-C3,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.24,
54.103666819,S1-C3,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.24,
54.103666819,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.93,% Core_Clocks,,,0.00,5.24,<==
54.103666819,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C4,Frontend_Bound,37.07,% Slots,,,0.00,5.28,
54.103666819,S1-C4,Backend_Bound,32.94,% Slots,,,0.00,5.28,
54.103666819,S1-C4,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C4,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.28,<==
54.103666819,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.39,% Slots,,,0.00,5.29,
54.103666819,S1-C4,Backend_Bound.Memory_Bound,27.77,% Slots,,,0.00,5.24,
54.103666819,S1-C4,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.24,
54.103666819,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.52,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.90,% Core_Clocks,,,0.00,5.24,
54.103666819,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
54.103666819,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C5,Frontend_Bound,34.16,% Slots,,,0.00,5.28,
54.103666819,S1-C5,Backend_Bound,15.49,% Slots,,,0.00,5.28,
54.103666819,S1-C5,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.28,<==
54.103666819,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.29,
54.103666819,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.24,
54.103666819,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.95,% Core_Clocks,,,0.00,5.24,
54.103666819,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C6,Frontend_Bound,32.04,% Slots,,,0.00,5.28,
54.103666819,S1-C6,Backend_Bound,45.25,% Slots,,,0.00,5.28,
54.103666819,S1-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C6,Frontend_Bound.Frontend_Latency,30.40,% Slots,,rs_events.empty_end,0.00,5.28,
54.103666819,S1-C6,Backend_Bound.Memory_Bound,29.71,% Slots,,,0.00,5.24,
54.103666819,S1-C6,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.24,
54.103666819,S1-C6,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.24,
54.103666819,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
54.103666819,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.103666819,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C7,Frontend_Bound,30.74,% Slots,,,0.00,5.27,
54.103666819,S1-C7,Bad_Speculation,10.33,% Slots,,,0.00,5.27,
54.103666819,S1-C7,Backend_Bound,38.43,% Slots,,,0.00,5.27,
54.103666819,S1-C7,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.103666819,S1-C7,Bad_Speculation.Branch_Mispredicts,9.42,% Slots,,br_misp_retired.all_branches,0.00,5.24,
54.103666819,S1-C7,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.24,
54.103666819,S1-C7,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.24,
54.103666819,S1-C7,Retiring.Microcode_Sequencer,12.37,% Slots,,idq.ms_uops,0.00,5.24,
54.103666819,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.24,
54.103666819,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.103666819,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.103666819,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.80,% Clocks,,,0.00,5.29,
54.103666819,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
54.103666819,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
54.103666819,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
54.103666819,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S0-C0,Frontend_Bound,37.00,% Slots,,,0.00,5.24,
56.545893106,S0-C0,Backend_Bound,39.26,% Slots,,,0.00,5.24,<==
56.545893106,S0-C0,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C0,Frontend_Bound.Frontend_Latency,32.42,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S0-C0,Backend_Bound.Memory_Bound,20.77,% Slots,,,0.00,5.24,
56.545893106,S0-C0,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.24,
56.545893106,S0-C0,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.4,
56.545893106,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.545893106,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.4,
56.545893106,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
56.545893106,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C1,Frontend_Bound,37.17,% Slots,,,0.00,5.23,
56.545893106,S0-C1,Backend_Bound,39.15,% Slots,,,0.00,5.23,
56.545893106,S0-C1,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C1,Frontend_Bound.Frontend_Latency,33.66,% Slots,,rs_events.empty_end,0.00,5.23,
56.545893106,S0-C1,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.23,
56.545893106,S0-C1,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.23,
56.545893106,S0-C1,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.23,
56.545893106,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.4,
56.545893106,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.545893106,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.4,
56.545893106,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C2,Frontend_Bound,34.07,% Slots,,,0.00,5.24,
56.545893106,S0-C2,Backend_Bound,43.40,% Slots,,,0.00,5.24,
56.545893106,S0-C2,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C2,Frontend_Bound.Frontend_Latency,32.30,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S0-C2,Backend_Bound.Memory_Bound,25.30,% Slots,,,0.00,5.24,
56.545893106,S0-C2,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.24,
56.545893106,S0-C2,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.4,
56.545893106,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.545893106,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.4,
56.545893106,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C3,Frontend_Bound,34.16,% Slots,,,0.00,5.23,
56.545893106,S0-C3,Backend_Bound,43.35,% Slots,,,0.00,5.23,
56.545893106,S0-C3,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C3,Frontend_Bound.Frontend_Latency,32.70,% Slots,,rs_events.empty_end,0.00,5.23,
56.545893106,S0-C3,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.23,
56.545893106,S0-C3,Backend_Bound.Core_Bound,15.58,% Slots,,,0.00,5.23,
56.545893106,S0-C3,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.4,
56.545893106,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.545893106,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.4,
56.545893106,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.12,% Clocks,,,0.00,5.23,
56.545893106,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C4,Backend_Bound,54.88,% Slots,,,0.00,5.23,
56.545893106,S0-C4,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C4,Backend_Bound.Memory_Bound,23.40,% Slots,,,0.00,5.23,
56.545893106,S0-C4,Backend_Bound.Core_Bound,31.48,% Slots,,,0.00,5.23,<==
56.545893106,S0-C4,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.4,
56.545893106,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
56.545893106,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C5,Frontend_Bound,42.00,% Slots,,,0.00,5.23,
56.545893106,S0-C5,Bad_Speculation,32.17,% Slots,,,0.00,5.23,
56.545893106,S0-C5,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C5,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.23,<==
56.545893106,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.56,% Slots,,,0.00,5.24,
56.545893106,S0-C5,Bad_Speculation.Branch_Mispredicts,29.45,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.545893106,S0-C5,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.4,
56.545893106,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.545893106,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.93,% Clocks,,idq.ms_switches,0.00,5.4,
56.545893106,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.65,% Core_Clocks,,,0.00,5.23,
56.545893106,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.18,% Core_Clocks,,,0.00,5.24,
56.545893106,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C6,Frontend_Bound,36.48,% Slots,,,0.00,5.23,
56.545893106,S0-C6,Backend_Bound,40.63,% Slots,,,0.00,5.23,<==
56.545893106,S0-C6,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C6,Frontend_Bound.Frontend_Latency,31.73,% Slots,,rs_events.empty_end,0.00,5.23,
56.545893106,S0-C6,Backend_Bound.Memory_Bound,20.54,% Slots,,,0.00,5.23,
56.545893106,S0-C6,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.23,
56.545893106,S0-C6,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.24,
56.545893106,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
56.545893106,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
56.545893106,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.62,% Clocks,,,0.00,5.23,
56.545893106,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C7,Frontend_Bound,34.91,% Slots,,,0.00,5.24,
56.545893106,S0-C7,Backend_Bound,41.96,% Slots,,,0.00,5.24,
56.545893106,S0-C7,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S0-C7,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S0-C7,Backend_Bound.Memory_Bound,23.54,% Slots,,,0.00,5.24,
56.545893106,S0-C7,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.24,
56.545893106,S0-C7,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.24,
56.545893106,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
56.545893106,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.39,% Clocks,,,0.00,5.23,
56.545893106,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C0,Frontend_Bound,36.42,% Slots,,,0.00,5.24,
56.545893106,S1-C0,Backend_Bound,40.06,% Slots,,,0.00,5.24,
56.545893106,S1-C0,Retiring,20.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
56.545893106,S1-C0,Frontend_Bound.Frontend_Latency,28.07,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S1-C0,Backend_Bound.Memory_Bound,25.25,% Slots,,,0.00,5.24,
56.545893106,S1-C0,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.24,
56.545893106,S1-C0,Retiring.Microcode_Sequencer,16.03,% Slots,,idq.ms_uops,0.00,5.35,
56.545893106,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.24,
56.545893106,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
56.545893106,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.80,% Clocks,,,0.00,5.24,
56.545893106,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C1,Backend_Bound,76.16,% Slots,,,0.00,5.24,
56.545893106,S1-C1,Retiring,43.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
56.545893106,S1-C1,Backend_Bound.Memory_Bound,98.64,% Slots,,,0.00,5.23,
56.545893106,S1-C1,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.35,
56.545893106,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C2,Frontend_Bound,32.26,% Slots,,,0.00,5.24,
56.545893106,S1-C2,Backend_Bound,18.46,% Slots,,,0.00,5.24,
56.545893106,S1-C2,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.24,<==
56.545893106,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.24,
56.545893106,S1-C2,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.24,
56.545893106,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.24,
56.545893106,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
56.545893106,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.91,% Core_Clocks,,,0.00,5.24,
56.545893106,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C3,Frontend_Bound,30.10,% Slots,,,0.00,5.24,
56.545893106,S1-C3,Backend_Bound,38.45,% Slots,,,0.00,5.24,
56.545893106,S1-C3,Retiring,25.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
56.545893106,S1-C3,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S1-C3,Backend_Bound.Memory_Bound,25.93,% Slots,,,0.00,5.24,
56.545893106,S1-C3,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.24,
56.545893106,S1-C3,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.35,
56.545893106,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.24,
56.545893106,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
56.545893106,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C4,Frontend_Bound,33.80,% Slots,,,0.00,5.24,
56.545893106,S1-C4,Backend_Bound,37.97,% Slots,,,0.00,5.24,
56.545893106,S1-C4,Retiring,14.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
56.545893106,S1-C4,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S1-C4,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.24,
56.545893106,S1-C4,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.24,
56.545893106,S1-C4,Retiring.Microcode_Sequencer,12.04,% Slots,,idq.ms_uops,0.00,5.35,
56.545893106,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.24,
56.545893106,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
56.545893106,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.80,% Clocks,,,0.00,5.24,
56.545893106,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C5,Frontend_Bound,29.86,% Slots,,,0.00,5.24,
56.545893106,S1-C5,Backend_Bound,48.47,% Slots,,,0.00,5.24,
56.545893106,S1-C5,Retiring,8.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S1-C5,Frontend_Bound.Frontend_Latency,27.86,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S1-C5,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.24,
56.545893106,S1-C5,Backend_Bound.Core_Bound,35.41,% Slots,,,0.00,5.24,
56.545893106,S1-C5,Retiring.Microcode_Sequencer,6.31,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.24,
56.545893106,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
56.545893106,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.53,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.20,% Clocks,,,0.00,5.24,<==
56.545893106,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C6,Backend_Bound,75.11,% Slots,,,0.00,5.24,
56.545893106,S1-C6,Retiring,29.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S1-C6,Backend_Bound.Memory_Bound,51.27,% Slots,,,0.00,5.24,
56.545893106,S1-C6,Backend_Bound.Core_Bound,23.84,% Slots,,,0.00,5.24,
56.545893106,S1-C6,Retiring.Microcode_Sequencer,16.99,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.27,% Clocks,,,0.00,5.24,
56.545893106,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C7,Frontend_Bound,32.11,% Slots,,,0.00,5.26,
56.545893106,S1-C7,Backend_Bound,45.88,% Slots,,,0.00,5.24,
56.545893106,S1-C7,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
56.545893106,S1-C7,Frontend_Bound.Frontend_Latency,24.72,% Slots,,rs_events.empty_end,0.00,5.24,
56.545893106,S1-C7,Backend_Bound.Memory_Bound,30.66,% Slots,,,0.00,5.24,
56.545893106,S1-C7,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.24,
56.545893106,S1-C7,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.24,
56.545893106,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.24,
56.545893106,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
56.545893106,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.24,
56.545893106,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
56.545893106,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
56.545893106,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.89,% Clocks,,,0.00,5.24,
56.545893106,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
56.545893106,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
56.545893106,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
56.545893106,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
58.056319454,S0-C0,Frontend_Bound,35.51,% Slots,,,0.00,5.28,
58.056319454,S0-C0,Backend_Bound,41.63,% Slots,,,0.00,5.28,
58.056319454,S0-C0,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
58.056319454,S0-C0,Frontend_Bound.Frontend_Latency,27.15,% Slots,,rs_events.empty_end,0.00,5.28,
58.056319454,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.15,% Slots,,,0.00,5.28,
58.056319454,S0-C0,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.28,
58.056319454,S0-C0,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.28,
58.056319454,S0-C0,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.02,
58.056319454,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.04,
58.056319454,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
58.056319454,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.04,
58.056319454,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.94,% Core_Clocks,,,0.00,5.3,
58.056319454,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.32,% Clocks,,,0.00,5.3,
58.056319454,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
58.056319454,S0-C1,Frontend_Bound,33.30,% Slots,,,0.00,5.29,
58.056319454,S0-C1,Backend_Bound,43.99,% Slots,,,0.00,5.29,
58.056319454,S0-C1,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C1,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.29,
58.056319454,S0-C1,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.29,
58.056319454,S0-C1,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.29,
58.056319454,S0-C1,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.04,
58.056319454,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
58.056319454,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.04,
58.056319454,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.83,% Core_Clocks,,,0.00,5.3,
58.056319454,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
58.056319454,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C2,Frontend_Bound,33.23,% Slots,,,0.00,5.29,
58.056319454,S0-C2,Backend_Bound,44.16,% Slots,,,0.00,5.29,
58.056319454,S0-C2,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C2,Frontend_Bound.Frontend_Latency,29.02,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S0-C2,Backend_Bound.Memory_Bound,27.40,% Slots,,,0.00,5.29,
58.056319454,S0-C2,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.29,
58.056319454,S0-C2,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.03,
58.056319454,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
58.056319454,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.75,% Clocks,,idq.ms_switches,0.00,5.03,
58.056319454,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.21,% Clocks,,,0.00,5.3,
58.056319454,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C3,Frontend_Bound,32.84,% Slots,,,0.00,5.29,
58.056319454,S0-C3,Backend_Bound,44.74,% Slots,,,0.00,5.29,<==
58.056319454,S0-C3,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C3,Frontend_Bound.Frontend_Latency,25.32,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S0-C3,Backend_Bound.Memory_Bound,24.18,% Slots,,,0.00,5.29,
58.056319454,S0-C3,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.29,
58.056319454,S0-C3,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.04,
58.056319454,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
58.056319454,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.04,
58.056319454,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
58.056319454,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
58.056319454,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.44,% Clocks,,,0.00,5.29,
58.056319454,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C4,Frontend_Bound,36.13,% Slots,,,0.00,5.29,
58.056319454,S0-C4,Backend_Bound,41.18,% Slots,,,0.00,5.29,<==
58.056319454,S0-C4,Retiring,15.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C4,Frontend_Bound.Frontend_Latency,25.11,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.29,
58.056319454,S0-C4,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.29,
58.056319454,S0-C4,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.29,
58.056319454,S0-C4,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.04,
58.056319454,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
58.056319454,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.04,
58.056319454,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.12,% Core_Clocks,,,0.00,5.3,
58.056319454,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
58.056319454,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.77,% Clocks,,,0.00,5.29,
58.056319454,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C5,Frontend_Bound,34.93,% Slots,,,0.00,5.29,
58.056319454,S0-C5,Backend_Bound,42.34,% Slots,,,0.00,5.29,
58.056319454,S0-C5,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C5,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.29,
58.056319454,S0-C5,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.29,
58.056319454,S0-C5,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.29,
58.056319454,S0-C5,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.03,
58.056319454,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
58.056319454,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.03,
58.056319454,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.3,
58.056319454,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.80,% Clocks,,,0.00,5.29,
58.056319454,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C6,Frontend_Bound,39.15,% Slots,,,0.00,5.29,
58.056319454,S0-C6,Backend_Bound,37.46,% Slots,,,0.00,5.29,
58.056319454,S0-C6,Retiring,18.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C6,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.29,<==
58.056319454,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.29,
58.056319454,S0-C6,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.29,
58.056319454,S0-C6,Backend_Bound.Core_Bound,15.28,% Slots,,,0.00,5.29,
58.056319454,S0-C6,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.3,
58.056319454,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.17,% Core_Clocks,,,0.00,5.3,
58.056319454,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
58.056319454,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.45,% Clocks,,,0.00,5.29,
58.056319454,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C7,Frontend_Bound,34.45,% Slots,,,0.00,5.29,
58.056319454,S0-C7,Backend_Bound,43.29,% Slots,,,0.00,5.29,
58.056319454,S0-C7,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S0-C7,Frontend_Bound.Frontend_Latency,30.95,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.29,
58.056319454,S0-C7,Backend_Bound.Memory_Bound,28.04,% Slots,,,0.00,5.29,
58.056319454,S0-C7,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.29,
58.056319454,S0-C7,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.3,
58.056319454,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.40,% Core_Clocks,,,0.00,5.3,
58.056319454,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.75,% Clocks,,,0.00,5.29,
58.056319454,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S1-C0,Frontend_Bound,33.48,% Slots,,,0.00,5.29,
58.056319454,S1-C0,Backend_Bound,42.69,% Slots,,,0.00,5.29,
58.056319454,S1-C0,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S1-C0,Frontend_Bound.Frontend_Latency,29.29,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S1-C0,Backend_Bound.Memory_Bound,28.97,% Slots,,,0.00,5.29,
58.056319454,S1-C0,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.29,
58.056319454,S1-C0,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.3,
58.056319454,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.23,% Clocks,,,0.00,5.29,
58.056319454,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S1-C1,Frontend_Bound,20.35,% Slots,,,0.00,5.29,
58.056319454,S1-C1,Backend_Bound,56.17,% Slots,,,0.00,5.29,
58.056319454,S1-C1,Retiring,23.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S1-C1,Frontend_Bound.Frontend_Latency,17.27,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S1-C1,Backend_Bound.Memory_Bound,25.20,% Slots,,,0.00,5.29,
58.056319454,S1-C1,Backend_Bound.Core_Bound,30.97,% Slots,,,0.00,5.29,<==
58.056319454,S1-C1,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.3,
58.056319454,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
58.056319454,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S1-C2,Frontend_Bound,36.21,% Slots,,,0.00,5.29,<==
58.056319454,S1-C2,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.29,
58.056319454,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.3,
58.056319454,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.67,% Core_Clocks,,,0.00,5.3,
58.056319454,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S1-C3,Frontend_Bound,47.78,% Slots,,,0.00,5.29,
58.056319454,S1-C3,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S1-C3,Frontend_Bound.Frontend_Latency,32.64,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.82,% Slots,,,0.00,5.29,
58.056319454,S1-C3,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,<==
58.056319454,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.17,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.62,% Core_Clocks,,,0.00,5.3,
58.056319454,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S1-C4,Frontend_Bound,31.27,% Slots,,,0.00,5.29,
58.056319454,S1-C4,Backend_Bound,44.68,% Slots,,,0.00,5.29,
58.056319454,S1-C4,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
58.056319454,S1-C4,Frontend_Bound.Frontend_Latency,29.85,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S1-C4,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.29,
58.056319454,S1-C4,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.29,
58.056319454,S1-C4,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.03,
58.056319454,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.31,
58.056319454,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.31,
58.056319454,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.29,% Clocks,,,0.00,5.29,
58.056319454,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
58.056319454,S1-C5,Backend_Bound,67.16,% Slots,,,0.00,5.29,
58.056319454,S1-C5,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
58.056319454,S1-C5,Backend_Bound.Memory_Bound,44.02,% Slots,,,0.00,5.29,
58.056319454,S1-C5,Backend_Bound.Core_Bound,23.14,% Slots,,,0.00,5.29,
58.056319454,S1-C5,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.04,
58.056319454,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C6,Frontend_Bound,37.45,% Slots,,,0.00,5.29,
58.056319454,S1-C6,Backend_Bound,37.92,% Slots,,,0.00,5.29,
58.056319454,S1-C6,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
58.056319454,S1-C6,Frontend_Bound.Frontend_Latency,31.31,% Slots,,rs_events.empty_end,0.00,5.29,
58.056319454,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.29,
58.056319454,S1-C6,Backend_Bound.Memory_Bound,25.94,% Slots,,,0.00,5.29,
58.056319454,S1-C6,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.29,
58.056319454,S1-C6,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.04,
58.056319454,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.3,
58.056319454,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.79,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.80,% Core_Clocks,,,0.00,5.31,
58.056319454,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.53,% Clocks,,,0.00,5.3,
58.056319454,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C7,Frontend_Bound,31.89,% Slots,,,0.00,5.3,
58.056319454,S1-C7,Backend_Bound,43.94,% Slots,,,0.00,5.3,
58.056319454,S1-C7,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
58.056319454,S1-C7,Frontend_Bound.Frontend_Latency,27.58,% Slots,,rs_events.empty_end,0.00,5.3,
58.056319454,S1-C7,Backend_Bound.Memory_Bound,28.72,% Slots,,,0.00,5.3,
58.056319454,S1-C7,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.3,
58.056319454,S1-C7,Retiring.Microcode_Sequencer,15.11,% Slots,,idq.ms_uops,0.00,5.04,
58.056319454,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.3,
58.056319454,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
58.056319454,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.3,
58.056319454,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
58.056319454,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
58.056319454,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.10,% Clocks,,,0.00,5.29,
58.056319454,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
58.056319454,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
58.056319454,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
58.056319454,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
58.056319454,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
58.056319454,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
58.056319454,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
58.056319454,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
58.056319454,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
59.564695764,S0-C0,Frontend_Bound,37.83,% Slots,,,0.00,5.04,
59.564695764,S0-C0,Backend_Bound,38.45,% Slots,,,0.00,5.04,
59.564695764,S0-C0,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C0,Frontend_Bound.Frontend_Latency,35.94,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C0,Backend_Bound.Memory_Bound,25.93,% Slots,,,0.00,5.04,
59.564695764,S0-C0,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.04,
59.564695764,S0-C0,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.31,
59.564695764,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.564695764,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.31,
59.564695764,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
59.564695764,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.12,% Clocks,,,0.00,5.03,
59.564695764,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C1,Frontend_Bound,40.67,% Slots,,,0.00,5.04,
59.564695764,S0-C1,Backend_Bound,34.27,% Slots,,,0.00,5.04,
59.564695764,S0-C1,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
59.564695764,S0-C1,Frontend_Bound.Frontend_Latency,42.52,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C1,Backend_Bound.Memory_Bound,27.34,% Slots,,,0.00,5.04,
59.564695764,S0-C1,Retiring.Microcode_Sequencer,12.50,% Slots,,idq.ms_uops,0.00,5.31,
59.564695764,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.3,
59.564695764,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.564695764,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
59.564695764,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C2,Frontend_Bound,35.51,% Slots,,,0.00,5.04,
59.564695764,S0-C2,Backend_Bound,40.95,% Slots,,,0.00,5.04,
59.564695764,S0-C2,Retiring,28.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C2,Frontend_Bound.Frontend_Latency,37.09,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C2,Backend_Bound.Memory_Bound,28.84,% Slots,,,0.00,5.04,<==
59.564695764,S0-C2,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.04,
59.564695764,S0-C2,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.3,
59.564695764,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.564695764,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.85,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
59.564695764,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C3,Frontend_Bound,36.22,% Slots,,,0.00,5.04,
59.564695764,S0-C3,Backend_Bound,39.55,% Slots,,,0.00,5.04,
59.564695764,S0-C3,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C3,Frontend_Bound.Frontend_Latency,31.17,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.04,
59.564695764,S0-C3,Backend_Bound.Memory_Bound,23.59,% Slots,,,0.00,5.04,<==
59.564695764,S0-C3,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.04,
59.564695764,S0-C3,Retiring.Microcode_Sequencer,11.12,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.3,
59.564695764,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.564695764,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.86,% Core_Clocks,,,0.00,5.3,
59.564695764,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
59.564695764,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.66,% Clocks,,,0.00,5.03,
59.564695764,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C4,Frontend_Bound,38.83,% Slots,,,0.00,5.04,
59.564695764,S0-C4,Backend_Bound,35.54,% Slots,,,0.00,5.04,
59.564695764,S0-C4,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C4,Frontend_Bound.Frontend_Latency,46.23,% Slots,,rs_events.empty_end,0.00,5.04,<==
59.564695764,S0-C4,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.04,
59.564695764,S0-C4,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.04,
59.564695764,S0-C4,Retiring.Microcode_Sequencer,14.85,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.3,
59.564695764,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.564695764,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.96,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
59.564695764,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.68,% Clocks,,,0.00,5.03,
59.564695764,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C5,Frontend_Bound,35.34,% Slots,,,0.00,5.04,
59.564695764,S0-C5,Backend_Bound,40.05,% Slots,,,0.00,5.04,
59.564695764,S0-C5,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C5,Frontend_Bound.Frontend_Latency,38.51,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C5,Backend_Bound.Memory_Bound,28.60,% Slots,,,0.00,5.04,
59.564695764,S0-C5,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.04,
59.564695764,S0-C5,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.3,
59.564695764,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.564695764,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C6,Frontend_Bound,32.66,% Slots,,,0.00,5.04,
59.564695764,S0-C6,Backend_Bound,44.09,% Slots,,,0.00,5.04,
59.564695764,S0-C6,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C6,Frontend_Bound.Frontend_Latency,32.08,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C6,Backend_Bound.Memory_Bound,27.21,% Slots,,,0.00,5.04,
59.564695764,S0-C6,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.04,
59.564695764,S0-C6,Retiring.Microcode_Sequencer,14.48,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.3,
59.564695764,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.79,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
59.564695764,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.20,% Clocks,,,0.00,5.03,
59.564695764,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C7,Frontend_Bound,32.39,% Slots,,,0.00,5.04,
59.564695764,S0-C7,Backend_Bound,44.31,% Slots,,,0.00,5.04,
59.564695764,S0-C7,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S0-C7,Frontend_Bound.Frontend_Latency,35.97,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S0-C7,Backend_Bound.Memory_Bound,31.51,% Slots,,,0.00,5.04,
59.564695764,S0-C7,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.04,
59.564695764,S0-C7,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.3,
59.564695764,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.49,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.37,% Clocks,,,0.00,5.03,
59.564695764,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C0,Frontend_Bound,31.49,% Slots,,,0.00,5.04,
59.564695764,S1-C0,Backend_Bound,44.03,% Slots,,,0.00,5.04,
59.564695764,S1-C0,Retiring,19.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
59.564695764,S1-C0,Frontend_Bound.Frontend_Latency,37.79,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C0,Backend_Bound.Memory_Bound,29.38,% Slots,,,0.00,5.04,
59.564695764,S1-C0,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.04,
59.564695764,S1-C0,Retiring.Microcode_Sequencer,16.13,% Slots,,idq.ms_uops,0.00,5.31,
59.564695764,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.3,
59.564695764,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.40,% Clocks,,,0.00,5.03,
59.564695764,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C1,Frontend_Bound,22.26,% Slots,,,0.00,5.04,
59.564695764,S1-C1,Backend_Bound,52.43,% Slots,,,0.00,5.04,<==
59.564695764,S1-C1,Retiring,23.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
59.564695764,S1-C1,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C1,Backend_Bound.Memory_Bound,27.24,% Slots,,,0.00,5.04,
59.564695764,S1-C1,Backend_Bound.Core_Bound,25.19,% Slots,,,0.00,5.04,
59.564695764,S1-C1,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.3,
59.564695764,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.31,
59.564695764,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
59.564695764,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.58,% Clocks,,idq.ms_switches,0.00,5.31,
59.564695764,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
59.564695764,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C2,Frontend_Bound,35.68,% Slots,,,0.00,5.04,<==
59.564695764,S1-C2,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.11,% Slots,,,0.00,5.04,
59.564695764,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.3,
59.564695764,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.02,% Core_Clocks,,,0.00,5.29,
59.564695764,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C3,Frontend_Bound,48.79,% Slots,,,0.00,5.04,
59.564695764,S1-C3,Retiring,23.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
59.564695764,S1-C3,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.04,% Slots,,,0.00,5.04,
59.564695764,S1-C3,Retiring.Microcode_Sequencer,11.60,% Slots,,idq.ms_uops,0.00,5.31,
59.564695764,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.50,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.75,% Core_Clocks,,,0.00,5.29,<==
59.564695764,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C4,Frontend_Bound,40.72,% Slots,,,0.00,5.04,
59.564695764,S1-C4,Backend_Bound,23.40,% Slots,,,0.00,5.04,
59.564695764,S1-C4,Retiring,10.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
59.564695764,S1-C4,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.70,% Slots,,,0.00,5.04,
59.564695764,S1-C4,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.04,
59.564695764,S1-C4,Retiring.Microcode_Sequencer,8.52,% Slots,,idq.ms_uops,0.00,5.31,
59.564695764,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.82,% Core_Clocks,,,0.00,5.29,<==
59.564695764,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.16,% Clocks,,,0.00,5.03,
59.564695764,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C5,Frontend_Bound,33.72,% Slots,,,0.00,5.04,
59.564695764,S1-C5,Backend_Bound,42.06,% Slots,,,0.00,5.04,
59.564695764,S1-C5,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
59.564695764,S1-C5,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C5,Backend_Bound.Memory_Bound,27.78,% Slots,,,0.00,5.04,
59.564695764,S1-C5,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.04,
59.564695764,S1-C5,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.04,
59.564695764,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.3,
59.564695764,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.71,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C6,Frontend_Bound,33.94,% Slots,,,0.00,5.04,
59.564695764,S1-C6,Backend_Bound,42.21,% Slots,,,0.00,5.04,
59.564695764,S1-C6,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
59.564695764,S1-C6,Frontend_Bound.Frontend_Latency,39.54,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C6,Backend_Bound.Memory_Bound,27.99,% Slots,,,0.00,5.04,
59.564695764,S1-C6,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.04,
59.564695764,S1-C6,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.04,
59.564695764,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.3,
59.564695764,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C7,Frontend_Bound,32.01,% Slots,,,0.00,5.04,
59.564695764,S1-C7,Backend_Bound,43.19,% Slots,,,0.00,5.04,
59.564695764,S1-C7,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
59.564695764,S1-C7,Frontend_Bound.Frontend_Latency,69.47,% Slots,,rs_events.empty_end,0.00,5.04,
59.564695764,S1-C7,Backend_Bound.Memory_Bound,77.72,% Slots,,,0.00,5.04,
59.564695764,S1-C7,Retiring.Microcode_Sequencer,15.63,% Slots,,idq.ms_uops,0.00,5.31,
59.564695764,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.3,
59.564695764,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.564695764,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.3,
59.564695764,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.564695764,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.564695764,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
59.564695764,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
59.564695764,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
59.564695764,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
59.564695764,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
59.564695764,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
59.564695764,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
61.071002398,S0-C0,Frontend_Bound,23.97,% Slots,,,0.00,5.3,
61.071002398,S0-C0,Bad_Speculation,17.52,% Slots,,,0.00,5.3,
61.071002398,S0-C0,Backend_Bound,16.47,% Slots,,,0.00,5.3,
61.071002398,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.3,<==
61.071002398,S0-C0,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.74,% Core_Clocks,,,0.00,5.31,
61.071002398,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.66,% Core_Clocks,,,0.00,5.04,
61.071002398,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C1,Frontend_Bound,29.63,% Slots,,,0.00,5.3,
61.071002398,S0-C1,Bad_Speculation,22.75,% Slots,,,0.00,5.3,
61.071002398,S0-C1,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.3,
61.071002398,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.3,
61.071002398,S0-C1,Bad_Speculation.Branch_Mispredicts,22.44,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.3,
61.071002398,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
61.071002398,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.43,% Core_Clocks,,,0.00,5.3,
61.071002398,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.16,% Core_Clocks,,,0.00,5.04,
61.071002398,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C2,Frontend_Bound,46.08,% Slots,,,0.00,5.3,<==
61.071002398,S0-C2,Bad_Speculation,24.59,% Slots,,,0.00,5.3,
61.071002398,S0-C2,Bad_Speculation.Branch_Mispredicts,24.27,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C3,Frontend_Bound,47.21,% Slots,,,0.00,5.3,
61.071002398,S0-C3,Bad_Speculation,17.43,% Slots,,,0.00,5.3,
61.071002398,S0-C3,Backend_Bound,12.38,% Slots,,,0.00,5.3,
61.071002398,S0-C3,Frontend_Bound.Frontend_Latency,29.03,% Slots,,rs_events.empty_end,0.00,5.3,
61.071002398,S0-C3,Bad_Speculation.Branch_Mispredicts,17.11,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.3,
61.071002398,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
61.071002398,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C4,Bad_Speculation,10.13,% Slots,,,0.00,5.29,
61.071002398,S0-C4,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S0-C4,Backend_Bound,52.07,% Slots,,,0.00,5.29,
61.071002398,S0-C4,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.29,
61.071002398,S0-C4,Backend_Bound.Core_Bound,37.59,% Slots,,,0.00,5.29,
61.071002398,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.37,% Clocks,,,0.00,5.04,<==
61.071002398,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C5,Frontend_Bound,30.45,% Slots,,,0.00,5.29,
61.071002398,S0-C5,Bad_Speculation,23.11,% Slots,,,0.00,5.29,
61.071002398,S0-C5,Frontend_Bound.Frontend_Latency,43.43,% Slots,,rs_events.empty_end,0.00,5.29,
61.071002398,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.95,% Slots,,,0.00,5.29,
61.071002398,S0-C5,Bad_Speculation.Branch_Mispredicts,22.41,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.3,
61.071002398,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
61.071002398,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.13,% Core_Clocks,,,0.00,5.3,
61.071002398,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
61.071002398,S0-C6,Bad_Speculation,14.21,% Slots,,,0.00,5.3,
61.071002398,S0-C6,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S0-C6,Backend_Bound,41.99,% Slots,,,0.00,5.3,
61.071002398,S0-C6,Backend_Bound.Memory_Bound,31.34,% Slots,,,0.00,5.3,<==
61.071002398,S0-C6,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.3,
61.071002398,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C7,Bad_Speculation,18.44,% Slots,,,0.00,5.29,
61.071002398,S0-C7,Bad_Speculation.Branch_Mispredicts,18.32,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S0-C7,Backend_Bound,33.08,% Slots,,,0.00,5.29,<==
61.071002398,S0-C7,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.29,
61.071002398,S0-C7,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.29,
61.071002398,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
61.071002398,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.03,% Clocks,,,0.00,5.05,
61.071002398,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C0,Bad_Speculation,10.86,% Slots,,,0.00,5.3,
61.071002398,S1-C0,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S1-C0,Backend_Bound,19.69,% Slots,,,0.00,5.3,
61.071002398,S1-C0,Backend_Bound.Memory_Bound,21.99,% Slots,,,0.00,5.3,
61.071002398,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
61.071002398,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C1,Frontend_Bound,32.08,% Slots,,,0.00,5.29,<==
61.071002398,S1-C1,Bad_Speculation,18.58,% Slots,,,0.00,5.29,
61.071002398,S1-C1,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.29,
61.071002398,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.31,% Slots,,,0.00,5.29,
61.071002398,S1-C1,Bad_Speculation.Branch_Mispredicts,18.40,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.31,
61.071002398,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
61.071002398,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.31,% Core_Clocks,,,0.00,5.31,
61.071002398,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C2,Frontend_Bound,34.71,% Slots,,,0.00,5.3,<==
61.071002398,S1-C2,Backend_Bound,16.19,% Slots,,,0.00,5.3,
61.071002398,S1-C2,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.3,
61.071002398,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.78,% Slots,,,0.00,5.3,
61.071002398,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.31,
61.071002398,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
61.071002398,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.42,% Core_Clocks,,,0.00,5.31,
61.071002398,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C3,Frontend_Bound,27.76,% Slots,,,0.00,5.29,
61.071002398,S1-C3,Bad_Speculation,15.02,% Slots,,,0.00,5.29,
61.071002398,S1-C3,Backend_Bound,28.68,% Slots,,,0.00,5.29,
61.071002398,S1-C3,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.29,
61.071002398,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.29,
61.071002398,S1-C3,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S1-C3,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.29,
61.071002398,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.31,
61.071002398,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
61.071002398,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.42,% Core_Clocks,,,0.00,5.31,
61.071002398,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.51,% Core_Clocks,,,0.00,5.05,
61.071002398,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
61.071002398,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C4,Frontend_Bound,30.34,% Slots,,,0.00,5.3,<==
61.071002398,S1-C4,Bad_Speculation,20.39,% Slots,,,0.00,5.3,
61.071002398,S1-C4,Backend_Bound,10.10,% Slots,,,0.00,5.3,
61.071002398,S1-C4,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.3,
61.071002398,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.85,% Slots,,,0.00,5.3,
61.071002398,S1-C4,Bad_Speculation.Branch_Mispredicts,19.97,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S1-C4,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.3,
61.071002398,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.31,
61.071002398,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
61.071002398,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.54,% Core_Clocks,,,0.00,5.31,
61.071002398,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.71,% Core_Clocks,,,0.00,5.04,
61.071002398,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.27,% Clocks,,,0.00,5.05,
61.071002398,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C5,Frontend_Bound,43.52,% Slots,,,0.00,5.29,
61.071002398,S1-C5,Bad_Speculation,20.31,% Slots,,,0.00,5.29,
61.071002398,S1-C5,Retiring,13.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
61.071002398,S1-C5,Frontend_Bound.Frontend_Bandwidth,35.06,% Slots,,,0.00,5.29,<==
61.071002398,S1-C5,Bad_Speculation.Branch_Mispredicts,19.40,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S1-C5,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.29,
61.071002398,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.39,% Clocks,,idq.ms_switches,0.00,5.31,
61.071002398,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.71,% Core_Clocks,,,0.00,5.31,
61.071002398,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.69,% Core_Clocks,,,0.00,5.05,
61.071002398,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
61.071002398,S1-C6,Frontend_Bound,32.69,% Slots,,,0.00,5.29,<==
61.071002398,S1-C6,Bad_Speculation,29.67,% Slots,,,0.00,5.29,
61.071002398,S1-C6,Retiring,14.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
61.071002398,S1-C6,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.29,
61.071002398,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.74,% Slots,,,0.00,5.29,
61.071002398,S1-C6,Bad_Speculation.Branch_Mispredicts,27.93,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.071002398,S1-C6,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.29,
61.071002398,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.31,
61.071002398,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
61.071002398,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.31,
61.071002398,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.82,% Core_Clocks,,,0.00,5.3,
61.071002398,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
61.071002398,S1-C7,Bad_Speculation,16.20,% Slots,,,0.00,5.3,
61.071002398,S1-C7,Bad_Speculation.Branch_Mispredicts,16.03,% Slots,,br_misp_retired.all_branches,0.00,5.3,
61.071002398,S1-C7,Backend_Bound,30.53,% Slots,,,0.00,5.3,<==
61.071002398,S1-C7,Backend_Bound.Memory_Bound,13.86,% Slots,,,0.00,5.3,
61.071002398,S1-C7,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.3,
61.071002398,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
61.071002398,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
61.071002398,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
61.071002398,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.071002398,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
61.071002398,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C0,Frontend_Bound,27.94,% Slots,,,0.00,5.04,
62.580984431,S0-C0,Bad_Speculation,18.02,% Slots,,,0.00,5.04,
62.580984431,S0-C0,Backend_Bound,26.39,% Slots,,,0.00,5.04,
62.580984431,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.62,% Slots,,,0.00,5.04,
62.580984431,S0-C0,Bad_Speculation.Branch_Mispredicts,17.78,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S0-C0,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.04,
62.580984431,S0-C0,Backend_Bound.Core_Bound,11.64,% Slots,,,0.00,5.04,
62.580984431,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.35,% Core_Clocks,,,0.00,5.31,
62.580984431,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.59,% Core_Clocks,,,0.00,5.31,<==
62.580984431,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
62.580984431,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.39,% Clocks,,,0.00,5.3,
62.580984431,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C1,Frontend_Bound,31.30,% Slots,,,0.00,5.04,
62.580984431,S0-C1,Backend_Bound,39.13,% Slots,,,0.00,5.04,
62.580984431,S0-C1,Frontend_Bound.Frontend_Latency,35.81,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C1,Frontend_Bound.Frontend_Bandwidth,56.25,% Slots,,,0.00,5.04,
62.580984431,S0-C1,Backend_Bound.Memory_Bound,47.75,% Slots,,,0.00,5.04,
62.580984431,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.31,
62.580984431,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.580984431,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.57,% Core_Clocks,,,0.00,5.3,
62.580984431,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
62.580984431,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C2,Frontend_Bound,43.23,% Slots,,,0.00,5.04,
62.580984431,S0-C2,Bad_Speculation,15.13,% Slots,,,0.00,5.04,
62.580984431,S0-C2,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.04,
62.580984431,S0-C2,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.31,
62.580984431,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.580984431,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.12,% Core_Clocks,,,0.00,5.31,
62.580984431,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.46,% Core_Clocks,,,0.00,5.31,
62.580984431,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C3,Frontend_Bound,36.04,% Slots,,,0.00,5.04,
62.580984431,S0-C3,Bad_Speculation,12.64,% Slots,,,0.00,5.04,
62.580984431,S0-C3,Backend_Bound,29.72,% Slots,,,0.00,5.04,
62.580984431,S0-C3,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.04,
62.580984431,S0-C3,Bad_Speculation.Branch_Mispredicts,12.47,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S0-C3,Backend_Bound.Memory_Bound,23.04,% Slots,,,0.00,5.04,
62.580984431,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.31,
62.580984431,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.580984431,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.68,% Core_Clocks,,,0.00,5.31,
62.580984431,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.85,% Core_Clocks,,,0.00,5.31,
62.580984431,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C4,Frontend_Bound,29.04,% Slots,,,0.00,5.04,
62.580984431,S0-C4,Bad_Speculation,10.41,% Slots,,,0.00,5.04,
62.580984431,S0-C4,Backend_Bound,43.39,% Slots,,,0.00,5.04,<==
62.580984431,S0-C4,Frontend_Bound.Frontend_Latency,28.61,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C4,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S0-C4,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.04,
62.580984431,S0-C4,Backend_Bound.Core_Bound,23.39,% Slots,,,0.00,5.04,
62.580984431,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.31,
62.580984431,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
62.580984431,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C5,Frontend_Bound,24.18,% Slots,,,0.00,5.04,
62.580984431,S0-C5,Backend_Bound,49.14,% Slots,,,0.00,5.04,<==
62.580984431,S0-C5,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C5,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.04,
62.580984431,S0-C5,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.04,
62.580984431,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.31,
62.580984431,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
62.580984431,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
62.580984431,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.34,% Clocks,,,0.00,5.3,
62.580984431,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C6,Frontend_Bound,42.73,% Slots,,,0.00,5.04,
62.580984431,S0-C6,Bad_Speculation,13.47,% Slots,,,0.00,5.04,
62.580984431,S0-C6,Backend_Bound,15.45,% Slots,,,0.00,5.04,
62.580984431,S0-C6,Frontend_Bound.Frontend_Latency,32.85,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C6,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S0-C6,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.04,
62.580984431,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.3,
62.580984431,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
62.580984431,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
62.580984431,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C7,Frontend_Bound,28.37,% Slots,,,0.00,5.04,<==
62.580984431,S0-C7,Bad_Speculation,19.30,% Slots,,,0.00,5.04,
62.580984431,S0-C7,Backend_Bound,20.74,% Slots,,,0.00,5.04,
62.580984431,S0-C7,Frontend_Bound.Frontend_Latency,17.27,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.04,
62.580984431,S0-C7,Bad_Speculation.Branch_Mispredicts,19.12,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S0-C7,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.04,
62.580984431,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
62.580984431,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.97,% Core_Clocks,,,0.00,5.3,
62.580984431,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.58,% Core_Clocks,,,0.00,5.31,
62.580984431,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C0,Frontend_Bound,37.72,% Slots,,,0.00,5.04,
62.580984431,S1-C0,Bad_Speculation,14.67,% Slots,,,0.00,5.04,
62.580984431,S1-C0,Frontend_Bound.Frontend_Latency,31.15,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.15,% Slots,,,0.00,5.04,
62.580984431,S1-C0,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
62.580984431,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.56,% Core_Clocks,,,0.00,5.3,
62.580984431,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.52,% Core_Clocks,,,0.00,5.31,
62.580984431,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C1,Frontend_Bound,31.30,% Slots,,,0.00,5.04,
62.580984431,S1-C1,Bad_Speculation,18.76,% Slots,,,0.00,5.04,
62.580984431,S1-C1,Backend_Bound,14.34,% Slots,,,0.00,5.04,
62.580984431,S1-C1,Frontend_Bound.Frontend_Latency,20.31,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.04,
62.580984431,S1-C1,Bad_Speculation.Branch_Mispredicts,18.53,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C1,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.04,
62.580984431,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.31,
62.580984431,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
62.580984431,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.82,% Core_Clocks,,,0.00,5.3,
62.580984431,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.87,% Core_Clocks,,,0.00,5.31,
62.580984431,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C2,Frontend_Bound,35.08,% Slots,,,0.00,5.04,<==
62.580984431,S1-C2,Bad_Speculation,11.89,% Slots,,,0.00,5.04,
62.580984431,S1-C2,Backend_Bound,13.57,% Slots,,,0.00,5.04,
62.580984431,S1-C2,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.66,% Slots,,,0.00,5.04,
62.580984431,S1-C2,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.31,
62.580984431,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
62.580984431,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.55,% Core_Clocks,,,0.00,5.3,
62.580984431,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C3,Frontend_Bound,27.34,% Slots,,,0.00,5.04,<==
62.580984431,S1-C3,Bad_Speculation,23.97,% Slots,,,0.00,5.04,
62.580984431,S1-C3,Backend_Bound,15.21,% Slots,,,0.00,5.04,
62.580984431,S1-C3,Bad_Speculation.Branch_Mispredicts,23.69,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C4,Frontend_Bound,26.69,% Slots,,,0.00,5.04,
62.580984431,S1-C4,Bad_Speculation,22.42,% Slots,,,0.00,5.04,
62.580984431,S1-C4,Backend_Bound,14.77,% Slots,,,0.00,5.04,
62.580984431,S1-C4,Frontend_Bound.Frontend_Latency,34.77,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.72,% Slots,,,0.00,5.04,
62.580984431,S1-C4,Bad_Speculation.Branch_Mispredicts,22.23,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C4,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.04,
62.580984431,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.31,
62.580984431,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
62.580984431,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.72,% Core_Clocks,,,0.00,5.31,
62.580984431,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.71,% Core_Clocks,,,0.00,5.31,
62.580984431,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C5,Frontend_Bound,34.19,% Slots,,,0.00,5.04,
62.580984431,S1-C5,Bad_Speculation,23.82,% Slots,,,0.00,5.04,
62.580984431,S1-C5,Backend_Bound,10.43,% Slots,,,0.00,5.04,
62.580984431,S1-C5,Retiring,38.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
62.580984431,S1-C5,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S1-C5,Bad_Speculation.Branch_Mispredicts,23.06,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C5,Backend_Bound.Memory_Bound,18.15,% Slots,,,0.00,5.04,
62.580984431,S1-C5,Retiring.Microcode_Sequencer,3.10,% Slots,,idq.ms_uops,0.00,5.31,<==
62.580984431,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.31,
62.580984431,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
62.580984431,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.31,
62.580984431,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
62.580984431,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.580984431,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C6,Frontend_Bound,44.60,% Slots,,,0.00,5.04,
62.580984431,S1-C6,Bad_Speculation,15.29,% Slots,,,0.00,5.04,
62.580984431,S1-C6,Frontend_Bound.Frontend_Latency,40.76,% Slots,,rs_events.empty_end,0.00,5.04,
62.580984431,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.12,% Slots,,,0.00,5.04,
62.580984431,S1-C6,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
62.580984431,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.78,% Core_Clocks,,,0.00,5.3,
62.580984431,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C7,Bad_Speculation,12.72,% Slots,,,0.00,5.31,
62.580984431,S1-C7,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.04,
62.580984431,S1-C7,Backend_Bound,29.47,% Slots,,,0.00,5.31,
62.580984431,S1-C7,Backend_Bound.Memory_Bound,23.61,% Slots,,,0.00,5.05,
62.580984431,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
62.580984431,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
62.580984431,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
64.089592515,S0-C0,Frontend_Bound,28.28,% Slots,,,0.00,5.29,
64.089592515,S0-C0,Bad_Speculation,12.36,% Slots,,,0.00,5.29,
64.089592515,S0-C0,Backend_Bound,35.47,% Slots,,,0.00,5.29,<==
64.089592515,S0-C0,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C0,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C0,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.03,
64.089592515,S0-C0,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.03,
64.089592515,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.29,
64.089592515,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
64.089592515,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C1,Frontend_Bound,24.28,% Slots,,,0.00,5.29,
64.089592515,S0-C1,Bad_Speculation,12.72,% Slots,,,0.00,5.29,
64.089592515,S0-C1,Backend_Bound,40.10,% Slots,,,0.00,5.29,
64.089592515,S0-C1,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C1,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C1,Backend_Bound.Memory_Bound,43.33,% Slots,,,0.00,5.03,
64.089592515,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
64.089592515,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
64.089592515,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C2,Frontend_Bound,32.15,% Slots,,,0.00,5.29,
64.089592515,S0-C2,Bad_Speculation,19.29,% Slots,,,0.00,5.29,
64.089592515,S0-C2,Backend_Bound,23.06,% Slots,,,0.00,5.29,
64.089592515,S0-C2,Retiring,19.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S0-C2,Frontend_Bound.Frontend_Latency,30.89,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C2,Bad_Speculation.Branch_Mispredicts,19.10,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C2,Backend_Bound.Core_Bound,26.35,% Slots,,,0.00,5.03,
64.089592515,S0-C2,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.29,
64.089592515,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.50,% Clocks,,,0.00,5.29,
64.089592515,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
64.089592515,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.36,% Clocks,,,0.00,5.3,
64.089592515,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C3,Frontend_Bound,33.66,% Slots,,,0.00,5.29,
64.089592515,S0-C3,Bad_Speculation,22.96,% Slots,,,0.00,5.29,
64.089592515,S0-C3,Retiring,22.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
64.089592515,S0-C3,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C3,Bad_Speculation.Branch_Mispredicts,22.59,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C3,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.28,
64.089592515,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.51,% Clocks,,,0.00,5.29,
64.089592515,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
64.089592515,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C4,Frontend_Bound,40.94,% Slots,,,0.00,5.29,
64.089592515,S0-C4,Bad_Speculation,21.04,% Slots,,,0.00,5.29,
64.089592515,S0-C4,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.64,% Slots,,,0.00,5.29,
64.089592515,S0-C4,Bad_Speculation.Branch_Mispredicts,20.65,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.29,
64.089592515,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
64.089592515,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.49,% Core_Clocks,,,0.00,5.03,
64.089592515,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.44,% Core_Clocks,,,0.00,5.3,
64.089592515,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C5,Frontend_Bound,23.14,% Slots,,,0.00,5.29,
64.089592515,S0-C5,Bad_Speculation,16.27,% Slots,,,0.00,5.29,
64.089592515,S0-C5,Backend_Bound,23.45,% Slots,,,0.00,5.29,
64.089592515,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.29,
64.089592515,S0-C5,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S0-C5,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.03,
64.089592515,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.56,% Core_Clocks,,,0.00,5.3,
64.089592515,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,15.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
64.089592515,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C6,Frontend_Bound,30.65,% Slots,,,0.00,5.29,
64.089592515,S0-C6,Bad_Speculation,23.37,% Slots,,,0.00,5.29,
64.089592515,S0-C6,Backend_Bound,13.07,% Slots,,,0.00,5.29,
64.089592515,S0-C6,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.29,
64.089592515,S0-C6,Bad_Speculation.Branch_Mispredicts,23.12,% Slots,,br_misp_retired.all_branches,0.00,5.28,
64.089592515,S0-C6,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.03,
64.089592515,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
64.089592515,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.39,% Core_Clocks,,,0.00,5.03,
64.089592515,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.68,% Core_Clocks,,,0.00,5.29,
64.089592515,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C7,Frontend_Bound,46.40,% Slots,,,0.00,5.29,
64.089592515,S0-C7,Bad_Speculation,21.79,% Slots,,,0.00,5.29,
64.089592515,S0-C7,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S0-C7,Bad_Speculation.Branch_Mispredicts,21.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
64.089592515,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
64.089592515,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C0,Frontend_Bound,39.89,% Slots,,,0.00,5.29,
64.089592515,S1-C0,Bad_Speculation,10.23,% Slots,,,0.00,5.29,
64.089592515,S1-C0,Backend_Bound,23.49,% Slots,,,0.00,5.29,
64.089592515,S1-C0,Retiring,31.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C0,Frontend_Bound.Frontend_Latency,29.83,% Slots,,rs_events.empty_end,0.00,5.29,<==
64.089592515,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.29,
64.089592515,S1-C0,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S1-C0,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.03,
64.089592515,S1-C0,Retiring.Microcode_Sequencer,1.28,% Slots,,idq.ms_uops,0.00,5.29,
64.089592515,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.29,
64.089592515,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.87,% Core_Clocks,,,0.00,5.03,
64.089592515,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.93,% Core_Clocks,,,0.00,5.29,
64.089592515,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
64.089592515,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
64.089592515,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C1,Frontend_Bound,25.72,% Slots,,,0.00,5.29,
64.089592515,S1-C1,Backend_Bound,43.97,% Slots,,,0.00,5.29,
64.089592515,S1-C1,Retiring,48.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C1,Frontend_Bound.Frontend_Latency,49.51,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S1-C1,Backend_Bound.Core_Bound,56.97,% Slots,,,0.00,5.02,
64.089592515,S1-C1,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.29,<==
64.089592515,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.88,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
64.089592515,S1-C2,Frontend_Bound,38.48,% Slots,,,0.00,5.29,
64.089592515,S1-C2,Bad_Speculation,10.54,% Slots,,,0.00,5.29,
64.089592515,S1-C2,Retiring,41.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C2,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.30,% Slots,,,0.00,5.29,
64.089592515,S1-C2,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S1-C2,Retiring.Microcode_Sequencer,1.90,% Slots,,idq.ms_uops,0.00,5.29,<==
64.089592515,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.29,
64.089592515,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.60,% Core_Clocks,,,0.00,5.03,
64.089592515,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C3,Frontend_Bound,29.35,% Slots,,,0.00,5.29,
64.089592515,S1-C3,Backend_Bound,23.79,% Slots,,,0.00,5.29,
64.089592515,S1-C3,Retiring,23.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C3,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.29,
64.089592515,S1-C3,Backend_Bound.Core_Bound,48.99,% Slots,,,0.00,5.02,
64.089592515,S1-C3,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.29,
64.089592515,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.37,% Clocks,,idq.ms_switches,0.00,5.29,<==
64.089592515,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.72,% Core_Clocks,,,0.00,5.29,
64.089592515,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
64.089592515,S1-C4,Frontend_Bound,34.76,% Slots,,,0.00,5.29,<==
64.089592515,S1-C4,Bad_Speculation,12.66,% Slots,,,0.00,5.29,
64.089592515,S1-C4,Backend_Bound,19.08,% Slots,,,0.00,5.29,
64.089592515,S1-C4,Retiring,27.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C4,Frontend_Bound.Frontend_Latency,21.77,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.83,% Slots,,,0.00,5.29,
64.089592515,S1-C4,Bad_Speculation.Branch_Mispredicts,12.47,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S1-C4,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.03,
64.089592515,S1-C4,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.29,
64.089592515,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.29,
64.089592515,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.04,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.11,% Core_Clocks,,,0.00,5.03,
64.089592515,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.00,% Core_Clocks,,,0.00,5.3,
64.089592515,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
64.089592515,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
64.089592515,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C5,Frontend_Bound,29.37,% Slots,,,0.00,5.29,
64.089592515,S1-C5,Backend_Bound,37.65,% Slots,,,0.00,5.29,
64.089592515,S1-C5,Retiring,47.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C5,Frontend_Bound.Frontend_Latency,24.14,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S1-C5,Frontend_Bound.Frontend_Bandwidth,28.12,% Slots,,,0.00,5.29,
64.089592515,S1-C5,Backend_Bound.Core_Bound,101.24,% Slots,,,0.00,5.03,
64.089592515,S1-C5,Retiring.Microcode_Sequencer,4.23,% Slots,,idq.ms_uops,0.00,5.29,<==
64.089592515,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.38,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.94,% Core_Clocks,,,0.00,5.03,
64.089592515,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.52,% Core_Clocks,,,0.00,5.3,
64.089592515,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C6,Frontend_Bound,23.18,% Slots,,,0.00,5.29,
64.089592515,S1-C6,Bad_Speculation,14.36,% Slots,,,0.00,5.29,
64.089592515,S1-C6,Backend_Bound,36.11,% Slots,,,0.00,5.29,<==
64.089592515,S1-C6,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.29,
64.089592515,S1-C6,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S1-C6,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.29,
64.089592515,S1-C6,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.29,
64.089592515,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
64.089592515,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
64.089592515,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.59,% Clocks,,,0.00,5.3,
64.089592515,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C7,Frontend_Bound,35.82,% Slots,,,0.00,5.29,
64.089592515,S1-C7,Bad_Speculation,18.28,% Slots,,,0.00,5.29,
64.089592515,S1-C7,Backend_Bound,19.01,% Slots,,,0.00,5.29,
64.089592515,S1-C7,Retiring,31.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
64.089592515,S1-C7,Frontend_Bound.Frontend_Latency,34.27,% Slots,,rs_events.empty_end,0.00,5.29,<==
64.089592515,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.23,% Slots,,,0.00,5.29,
64.089592515,S1-C7,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.29,
64.089592515,S1-C7,Backend_Bound.Core_Bound,10.70,% Slots,,,0.00,5.29,
64.089592515,S1-C7,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.29,
64.089592515,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
64.089592515,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.29,
64.089592515,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.30,% Core_Clocks,,,0.00,5.03,
64.089592515,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.95,% Core_Clocks,,,0.00,5.29,
64.089592515,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
64.089592515,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
64.089592515,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
64.089592515,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
65.642302002,S0-C0,Frontend_Bound,32.57,% Slots,,,0.00,5.16,
65.642302002,S0-C0,Bad_Speculation,13.76,% Slots,,,0.00,5.16,
65.642302002,S0-C0,Backend_Bound,27.00,% Slots,,,0.00,5.16,
65.642302002,S0-C0,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.16,
65.642302002,S0-C0,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S0-C0,Backend_Bound.Memory_Bound,17.83,% Slots,,,0.00,5.15,
65.642302002,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.16,
65.642302002,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
65.642302002,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
65.642302002,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C1,Frontend_Bound,27.69,% Slots,,,0.00,5.16,
65.642302002,S0-C1,Bad_Speculation,12.46,% Slots,,,0.00,5.16,
65.642302002,S0-C1,Backend_Bound,34.77,% Slots,,,0.00,5.16,
65.642302002,S0-C1,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,0.00,5.16,
65.642302002,S0-C1,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S0-C1,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.16,
65.642302002,S0-C1,Backend_Bound.Core_Bound,22.28,% Slots,,,0.00,5.16,
65.642302002,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.16,
65.642302002,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
65.642302002,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
65.642302002,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.15,% Clocks,,,0.00,5.15,<==
65.642302002,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C2,Frontend_Bound,29.41,% Slots,,,0.00,5.15,
65.642302002,S0-C2,Bad_Speculation,13.17,% Slots,,,0.00,5.15,
65.642302002,S0-C2,Backend_Bound,30.50,% Slots,,,0.00,5.15,
65.642302002,S0-C2,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.15,
65.642302002,S0-C2,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S0-C2,Backend_Bound.Memory_Bound,26.83,% Slots,,,0.00,5.15,<==
65.642302002,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.16,
65.642302002,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
65.642302002,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
65.642302002,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C3,Bad_Speculation,13.46,% Slots,,,0.00,5.16,
65.642302002,S0-C3,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S0-C3,Backend_Bound,42.59,% Slots,,,0.00,5.16,<==
65.642302002,S0-C3,Backend_Bound.Memory_Bound,21.67,% Slots,,,0.00,5.15,
65.642302002,S0-C3,Backend_Bound.Core_Bound,20.92,% Slots,,,0.00,5.15,
65.642302002,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
65.642302002,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.36,% Clocks,,,0.00,5.15,
65.642302002,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C4,Frontend_Bound,20.16,% Slots,,,0.00,5.16,<==
65.642302002,S0-C4,Bad_Speculation,18.36,% Slots,,,0.00,5.16,
65.642302002,S0-C4,Backend_Bound,16.66,% Slots,,,0.00,5.16,
65.642302002,S0-C4,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C5,Frontend_Bound,22.62,% Slots,,,0.00,5.16,
65.642302002,S0-C5,Bad_Speculation,21.48,% Slots,,,0.00,5.16,
65.642302002,S0-C5,Backend_Bound,12.39,% Slots,,,0.00,5.16,
65.642302002,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.16,
65.642302002,S0-C5,Bad_Speculation.Branch_Mispredicts,21.27,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S0-C5,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.16,
65.642302002,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.41,<==
65.642302002,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
65.642302002,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C6,Frontend_Bound,24.61,% Slots,,,0.00,5.16,
65.642302002,S0-C6,Bad_Speculation,25.75,% Slots,,,0.00,5.16,
65.642302002,S0-C6,Bad_Speculation.Branch_Mispredicts,25.34,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
65.642302002,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C7,Frontend_Bound,36.66,% Slots,,,0.00,5.16,
65.642302002,S0-C7,Bad_Speculation,18.95,% Slots,,,0.00,5.16,
65.642302002,S0-C7,Frontend_Bound.Frontend_Latency,25.88,% Slots,,rs_events.empty_end,0.00,5.16,
65.642302002,S0-C7,Bad_Speculation.Branch_Mispredicts,18.70,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,<==
65.642302002,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C0,Frontend_Bound,28.90,% Slots,,,0.00,5.16,
65.642302002,S1-C0,Bad_Speculation,19.07,% Slots,,,0.00,5.16,
65.642302002,S1-C0,Backend_Bound,16.42,% Slots,,,0.00,5.16,
65.642302002,S1-C0,Retiring,24.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
65.642302002,S1-C0,Frontend_Bound.Frontend_Latency,31.01,% Slots,,rs_events.empty_end,0.00,5.16,
65.642302002,S1-C0,Bad_Speculation.Branch_Mispredicts,18.94,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S1-C0,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.15,
65.642302002,S1-C0,Retiring.Microcode_Sequencer,1.46,% Slots,,idq.ms_uops,0.00,5.15,
65.642302002,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,<==
65.642302002,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.16,
65.642302002,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C1,Frontend_Bound,30.12,% Slots,,,0.00,5.16,
65.642302002,S1-C1,Bad_Speculation,22.42,% Slots,,,0.00,5.16,
65.642302002,S1-C1,Backend_Bound,15.89,% Slots,,,0.00,5.16,
65.642302002,S1-C1,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
65.642302002,S1-C1,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.16,<==
65.642302002,S1-C1,Bad_Speculation.Branch_Mispredicts,22.09,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S1-C1,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.15,
65.642302002,S1-C1,Retiring.Microcode_Sequencer,1.34,% Slots,,idq.ms_uops,0.00,5.15,
65.642302002,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.16,
65.642302002,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
65.642302002,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.16,
65.642302002,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C2,Frontend_Bound,43.90,% Slots,,,0.00,5.16,<==
65.642302002,S1-C2,Bad_Speculation,12.87,% Slots,,,0.00,5.16,
65.642302002,S1-C2,Retiring,32.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
65.642302002,S1-C2,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.16,
65.642302002,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.99,% Slots,,,0.00,5.16,
65.642302002,S1-C2,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S1-C2,Retiring.Microcode_Sequencer,2.66,% Slots,,idq.ms_uops,0.00,5.15,
65.642302002,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.16,
65.642302002,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
65.642302002,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.84,% Clocks,,idq.ms_switches,0.00,5.16,
65.642302002,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C3,Frontend_Bound,50.05,% Slots,,,0.00,5.15,
65.642302002,S1-C3,Bad_Speculation,20.82,% Slots,,,0.00,5.15,
65.642302002,S1-C3,Retiring,11.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
65.642302002,S1-C3,Frontend_Bound.Frontend_Latency,54.15,% Slots,,rs_events.empty_end,0.00,5.15,
65.642302002,S1-C3,Bad_Speculation.Branch_Mispredicts,20.42,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S1-C3,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.15,
65.642302002,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.16,
65.642302002,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,<==
65.642302002,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.16,
65.642302002,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C4,Frontend_Bound,29.36,% Slots,,,0.00,5.15,<==
65.642302002,S1-C4,Bad_Speculation,14.47,% Slots,,,0.00,5.15,
65.642302002,S1-C4,Backend_Bound,14.86,% Slots,,,0.00,5.15,
65.642302002,S1-C4,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.15,
65.642302002,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.15,
65.642302002,S1-C4,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.642302002,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.16,
65.642302002,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
65.642302002,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.15,% Core_Clocks,,,0.00,5.41,
65.642302002,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.27,% Core_Clocks,,,0.00,5.41,
65.642302002,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C5,Frontend_Bound,47.68,% Slots,,,0.00,5.16,
65.642302002,S1-C5,Bad_Speculation,23.95,% Slots,,,0.00,5.16,
65.642302002,S1-C5,Retiring,25.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
65.642302002,S1-C5,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.16,
65.642302002,S1-C5,Frontend_Bound.Frontend_Bandwidth,29.18,% Slots,,,0.00,5.16,
65.642302002,S1-C5,Bad_Speculation.Branch_Mispredicts,23.66,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S1-C5,Retiring.Microcode_Sequencer,2.59,% Slots,,idq.ms_uops,0.00,5.15,
65.642302002,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.16,
65.642302002,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
65.642302002,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.68,% Clocks,,idq.ms_switches,0.00,5.16,
65.642302002,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.02,% Core_Clocks,,,0.00,5.41,<==
65.642302002,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.48,% Core_Clocks,,,0.00,5.41,
65.642302002,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C6,Bad_Speculation,15.41,% Slots,,,0.00,5.16,
65.642302002,S1-C6,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.16,
65.642302002,S1-C6,Backend_Bound,35.21,% Slots,,,0.00,5.16,
65.642302002,S1-C6,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.15,
65.642302002,S1-C6,Backend_Bound.Core_Bound,20.47,% Slots,,,0.00,5.15,<==
65.642302002,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
65.642302002,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C7,Frontend_Bound,36.62,% Slots,,,0.00,5.15,
65.642302002,S1-C7,Backend_Bound,22.94,% Slots,,,0.00,5.15,
65.642302002,S1-C7,Retiring,23.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
65.642302002,S1-C7,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.15,<==
65.642302002,S1-C7,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.15,
65.642302002,S1-C7,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.15,
65.642302002,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.16,
65.642302002,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
65.642302002,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.17,% Clocks,,idq.ms_switches,0.00,5.16,
65.642302002,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
65.642302002,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
65.642302002,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
65.642302002,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
67.142145049,S0-C0,Frontend_Bound,34.44,% Slots,,,0.00,5.06,<==
67.142145049,S0-C0,Bad_Speculation,18.71,% Slots,,,0.00,5.06,
67.142145049,S0-C0,Backend_Bound,13.09,% Slots,,,0.00,5.06,
67.142145049,S0-C0,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.06,
67.142145049,S0-C0,Frontend_Bound.Frontend_Bandwidth,22.80,% Slots,,,0.00,5.06,
67.142145049,S0-C0,Bad_Speculation.Branch_Mispredicts,18.46,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C0,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.06,
67.142145049,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.32,
67.142145049,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
67.142145049,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.46,% Core_Clocks,,,0.00,5.33,
67.142145049,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.33,% Core_Clocks,,,0.00,5.06,
67.142145049,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C1,Bad_Speculation,19.56,% Slots,,,0.00,5.06,
67.142145049,S0-C1,Bad_Speculation.Branch_Mispredicts,19.34,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C1,Backend_Bound,25.06,% Slots,,,0.00,5.06,<==
67.142145049,S0-C1,Backend_Bound.Memory_Bound,13.85,% Slots,,,0.00,5.06,
67.142145049,S0-C1,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.06,
67.142145049,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
67.142145049,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
67.142145049,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C2,Frontend_Bound,30.33,% Slots,,,0.00,5.05,
67.142145049,S0-C2,Bad_Speculation,12.79,% Slots,,,0.00,5.05,
67.142145049,S0-C2,Backend_Bound,33.38,% Slots,,,0.00,5.05,
67.142145049,S0-C2,Frontend_Bound.Frontend_Latency,22.76,% Slots,,rs_events.empty_end,0.00,5.05,
67.142145049,S0-C2,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.05,
67.142145049,S0-C2,Backend_Bound.Memory_Bound,90.13,% Slots,,,0.00,5.05,<==
67.142145049,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.69,% Clocks,,,0.00,5.33,
67.142145049,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
67.142145049,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
67.142145049,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
67.142145049,S0-C3,Bad_Speculation,18.57,% Slots,,,0.00,5.06,
67.142145049,S0-C3,Bad_Speculation.Branch_Mispredicts,18.33,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C3,Backend_Bound,24.62,% Slots,,,0.00,5.06,<==
67.142145049,S0-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.06,
67.142145049,S0-C3,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.06,
67.142145049,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C4,Frontend_Bound,22.02,% Slots,,,0.00,5.06,
67.142145049,S0-C4,Bad_Speculation,12.38,% Slots,,,0.00,5.06,
67.142145049,S0-C4,Backend_Bound,26.25,% Slots,,,0.00,5.06,
67.142145049,S0-C4,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C4,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.06,<==
67.142145049,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C5,Bad_Speculation,16.67,% Slots,,,0.00,5.06,
67.142145049,S0-C5,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C5,Backend_Bound,34.92,% Slots,,,0.00,5.06,<==
67.142145049,S0-C5,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.06,
67.142145049,S0-C5,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.06,
67.142145049,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
67.142145049,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.66,% Clocks,,,0.00,5.23,
67.142145049,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C6,Bad_Speculation,11.96,% Slots,,,0.00,5.06,
67.142145049,S0-C6,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C6,Backend_Bound,44.09,% Slots,,,0.00,5.06,<==
67.142145049,S0-C6,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.06,
67.142145049,S0-C6,Backend_Bound.Core_Bound,20.95,% Slots,,,0.00,5.06,
67.142145049,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
67.142145049,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.13,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
67.142145049,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.81,% Clocks,,,0.00,5.24,
67.142145049,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C7,Bad_Speculation,17.75,% Slots,,,0.00,5.07,
67.142145049,S0-C7,Bad_Speculation.Branch_Mispredicts,17.56,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S0-C7,Backend_Bound,26.37,% Slots,,,0.00,5.07,<==
67.142145049,S0-C7,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.06,
67.142145049,S0-C7,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.06,
67.142145049,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.96,% Clocks,,,0.00,5.24,
67.142145049,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C0,Bad_Speculation,10.33,% Slots,,,0.00,5.06,
67.142145049,S1-C0,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C0,Backend_Bound,46.50,% Slots,,,0.00,5.06,
67.142145049,S1-C0,Backend_Bound.Memory_Bound,26.66,% Slots,,,0.00,5.06,
67.142145049,S1-C0,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.06,
67.142145049,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
67.142145049,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.54,% Clocks,,,0.00,5.23,
67.142145049,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C1,Frontend_Bound,21.26,% Slots,,,0.00,5.06,
67.142145049,S1-C1,Bad_Speculation,16.25,% Slots,,,0.00,5.06,
67.142145049,S1-C1,Backend_Bound,31.33,% Slots,,,0.00,5.06,<==
67.142145049,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.06,
67.142145049,S1-C1,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C1,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.06,
67.142145049,S1-C1,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.06,
67.142145049,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.08,% Core_Clocks,,,0.00,5.33,
67.142145049,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.22,% Core_Clocks,,,0.00,5.06,
67.142145049,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
67.142145049,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.02,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.34,
67.142145049,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C2,Frontend_Bound,31.54,% Slots,,,0.00,5.06,
67.142145049,S1-C2,Bad_Speculation,17.48,% Slots,,,0.00,5.06,
67.142145049,S1-C2,Backend_Bound,23.04,% Slots,,,0.00,5.06,
67.142145049,S1-C2,Retiring,32.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
67.142145049,S1-C2,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.06,
67.142145049,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.04,% Slots,,,0.00,5.06,
67.142145049,S1-C2,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C2,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.06,
67.142145049,S1-C2,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.32,<==
67.142145049,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.33,
67.142145049,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
67.142145049,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.33,
67.142145049,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.47,% Core_Clocks,,,0.00,5.33,
67.142145049,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.19,% Core_Clocks,,,0.00,5.06,
67.142145049,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
67.142145049,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
67.142145049,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C3,Frontend_Bound,33.67,% Slots,,,0.00,5.07,
67.142145049,S1-C3,Bad_Speculation,11.36,% Slots,,,0.00,5.07,
67.142145049,S1-C3,Backend_Bound,31.80,% Slots,,,0.00,5.07,
67.142145049,S1-C3,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.07,
67.142145049,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.07,
67.142145049,S1-C3,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.07,
67.142145049,S1-C3,Backend_Bound.Memory_Bound,19.87,% Slots,,,0.00,5.07,
67.142145049,S1-C3,Backend_Bound.Core_Bound,11.92,% Slots,,,0.00,5.07,
67.142145049,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,<==
67.142145049,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.56,% Core_Clocks,,,0.00,5.33,
67.142145049,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.76,% Core_Clocks,,,0.00,5.06,
67.142145049,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
67.142145049,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.73,% Clocks,,,0.00,5.23,
67.142145049,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C4,Frontend_Bound,35.35,% Slots,,,0.00,5.06,<==
67.142145049,S1-C4,Bad_Speculation,11.66,% Slots,,,0.00,5.06,
67.142145049,S1-C4,Backend_Bound,11.83,% Slots,,,0.00,5.06,
67.142145049,S1-C4,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.06,
67.142145049,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.56,% Slots,,,0.00,5.06,
67.142145049,S1-C4,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.33,
67.142145049,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
67.142145049,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.37,% Core_Clocks,,,0.00,5.32,
67.142145049,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C5,Bad_Speculation,10.56,% Slots,,,0.00,5.06,
67.142145049,S1-C5,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C5,Backend_Bound,50.84,% Slots,,,0.00,5.06,<==
67.142145049,S1-C5,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.06,
67.142145049,S1-C5,Backend_Bound.Core_Bound,25.35,% Slots,,,0.00,5.06,
67.142145049,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
67.142145049,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.25,% Clocks,,,0.00,5.24,
67.142145049,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C6,Frontend_Bound,32.75,% Slots,,,0.00,5.06,
67.142145049,S1-C6,Bad_Speculation,13.04,% Slots,,,0.00,5.06,
67.142145049,S1-C6,Backend_Bound,33.32,% Slots,,,0.00,5.06,
67.142145049,S1-C6,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,0.00,5.06,
67.142145049,S1-C6,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C6,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.06,
67.142145049,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.33,
67.142145049,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
67.142145049,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
67.142145049,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C7,Frontend_Bound,20.03,% Slots,,,0.00,5.33,
67.142145049,S1-C7,Bad_Speculation,17.56,% Slots,,,0.00,5.33,
67.142145049,S1-C7,Backend_Bound,27.90,% Slots,,,0.00,5.33,<==
67.142145049,S1-C7,Bad_Speculation.Branch_Mispredicts,17.35,% Slots,,br_misp_retired.all_branches,0.00,5.06,
67.142145049,S1-C7,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.06,
67.142145049,S1-C7,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.06,
67.142145049,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.142145049,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
67.142145049,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
67.142145049,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
68.645586351,S0-C0,Frontend_Bound,31.49,% Slots,,,0.00,5.32,
68.645586351,S0-C0,Bad_Speculation,14.88,% Slots,,,0.00,5.32,
68.645586351,S0-C0,Backend_Bound,28.50,% Slots,,,0.00,5.32,
68.645586351,S0-C0,Frontend_Bound.Frontend_Latency,29.78,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S0-C0,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C0,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.06,
68.645586351,S0-C0,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.06,
68.645586351,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.32,
68.645586351,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
68.645586351,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.645586351,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
68.645586351,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C1,Frontend_Bound,38.96,% Slots,,,0.00,5.32,
68.645586351,S0-C1,Bad_Speculation,16.09,% Slots,,,0.00,5.32,
68.645586351,S0-C1,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.32,
68.645586351,S0-C1,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.32,
68.645586351,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
68.645586351,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.86,% Core_Clocks,,,0.00,5.05,
68.645586351,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.00,% Core_Clocks,,,0.00,5.33,
68.645586351,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C2,Frontend_Bound,31.46,% Slots,,,0.00,5.32,<==
68.645586351,S0-C2,Bad_Speculation,16.98,% Slots,,,0.00,5.32,
68.645586351,S0-C2,Backend_Bound,20.37,% Slots,,,0.00,5.32,
68.645586351,S0-C2,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.25,% Slots,,,0.00,5.32,
68.645586351,S0-C2,Bad_Speculation.Branch_Mispredicts,16.69,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C2,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.05,
68.645586351,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.20,% Clocks,,,0.00,5.33,
68.645586351,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.34,% Core_Clocks,,,0.00,5.06,
68.645586351,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.645586351,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C3,Frontend_Bound,38.42,% Slots,,,0.00,5.32,
68.645586351,S0-C3,Bad_Speculation,19.02,% Slots,,,0.00,5.32,
68.645586351,S0-C3,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.32,<==
68.645586351,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.51,% Slots,,,0.00,5.32,
68.645586351,S0-C3,Bad_Speculation.Branch_Mispredicts,18.76,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.72,% Clocks,,,0.00,5.33,
68.645586351,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.16,% Core_Clocks,,,0.00,5.06,
68.645586351,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.06,% Core_Clocks,,,0.00,5.32,
68.645586351,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C4,Backend_Bound,65.49,% Slots,,,0.00,5.32,
68.645586351,S0-C4,Backend_Bound.Memory_Bound,47.70,% Slots,,,0.00,5.05,<==
68.645586351,S0-C4,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.05,
68.645586351,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
68.645586351,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,22.11,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
68.645586351,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.25,% Clocks,,,0.00,5.32,
68.645586351,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C5,Frontend_Bound,36.71,% Slots,,,0.00,5.32,
68.645586351,S0-C5,Bad_Speculation,14.53,% Slots,,,0.00,5.32,
68.645586351,S0-C5,Backend_Bound,20.44,% Slots,,,0.00,5.32,
68.645586351,S0-C5,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S0-C5,Frontend_Bound.Frontend_Bandwidth,34.19,% Slots,,,0.00,5.32,<==
68.645586351,S0-C5,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C5,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.05,
68.645586351,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.32,
68.645586351,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.22,% Core_Clocks,,,0.00,5.06,
68.645586351,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.93,% Core_Clocks,,,0.00,5.33,
68.645586351,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.645586351,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
68.645586351,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C6,Frontend_Bound,42.33,% Slots,,,0.00,5.32,
68.645586351,S0-C6,Bad_Speculation,14.72,% Slots,,,0.00,5.32,
68.645586351,S0-C6,Backend_Bound,13.52,% Slots,,,0.00,5.32,
68.645586351,S0-C6,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.97,% Slots,,,0.00,5.32,<==
68.645586351,S0-C6,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.32,
68.645586351,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
68.645586351,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.15,% Core_Clocks,,,0.00,5.05,
68.645586351,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.44,% Core_Clocks,,,0.00,5.32,
68.645586351,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C7,Frontend_Bound,35.33,% Slots,,,0.00,5.32,<==
68.645586351,S0-C7,Bad_Speculation,17.89,% Slots,,,0.00,5.32,
68.645586351,S0-C7,Backend_Bound,21.65,% Slots,,,0.00,5.32,
68.645586351,S0-C7,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.44,% Slots,,,0.00,5.32,
68.645586351,S0-C7,Bad_Speculation.Branch_Mispredicts,17.66,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S0-C7,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.06,
68.645586351,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.33,
68.645586351,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
68.645586351,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.35,% Core_Clocks,,,0.00,5.06,
68.645586351,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.76,% Core_Clocks,,,0.00,5.33,
68.645586351,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C0,Frontend_Bound,44.83,% Slots,,,0.00,5.32,
68.645586351,S1-C0,Bad_Speculation,16.89,% Slots,,,0.00,5.32,
68.645586351,S1-C0,Frontend_Bound.Frontend_Latency,38.02,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.41,% Slots,,,0.00,5.32,
68.645586351,S1-C0,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.60,% Clocks,,,0.00,5.33,
68.645586351,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
68.645586351,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C1,Frontend_Bound,45.78,% Slots,,,0.00,5.31,<==
68.645586351,S1-C1,Bad_Speculation,17.64,% Slots,,,0.00,5.31,
68.645586351,S1-C1,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.31,
68.645586351,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.02,% Slots,,,0.00,5.31,
68.645586351,S1-C1,Bad_Speculation.Branch_Mispredicts,17.37,% Slots,,br_misp_retired.all_branches,0.00,5.31,
68.645586351,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.32,
68.645586351,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
68.645586351,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.10,% Core_Clocks,,,0.00,5.06,
68.645586351,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C2,Frontend_Bound,35.41,% Slots,,,0.00,5.32,
68.645586351,S1-C2,Bad_Speculation,11.68,% Slots,,,0.00,5.32,
68.645586351,S1-C2,Backend_Bound,30.50,% Slots,,,0.00,5.32,
68.645586351,S1-C2,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.51,% Slots,,,0.00,5.32,
68.645586351,S1-C2,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S1-C2,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.05,
68.645586351,S1-C2,Backend_Bound.Core_Bound,15.99,% Slots,,,0.00,5.05,
68.645586351,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.33,
68.645586351,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
68.645586351,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.00,% Core_Clocks,,,0.00,5.06,
68.645586351,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.72,% Core_Clocks,,,0.00,5.32,
68.645586351,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.645586351,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C3,Frontend_Bound,41.17,% Slots,,,0.00,5.31,
68.645586351,S1-C3,Bad_Speculation,15.68,% Slots,,,0.00,5.31,
68.645586351,S1-C3,Frontend_Bound.Frontend_Latency,31.12,% Slots,,rs_events.empty_end,0.00,5.31,
68.645586351,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.31,
68.645586351,S1-C3,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.31,
68.645586351,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.32,
68.645586351,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
68.645586351,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.72,% Core_Clocks,,,0.00,5.06,
68.645586351,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.58,% Core_Clocks,,,0.00,5.32,
68.645586351,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C4,Frontend_Bound,33.08,% Slots,,,0.00,5.31,<==
68.645586351,S1-C4,Bad_Speculation,12.64,% Slots,,,0.00,5.31,
68.645586351,S1-C4,Backend_Bound,15.55,% Slots,,,0.00,5.31,
68.645586351,S1-C4,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.31,
68.645586351,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.55,% Slots,,,0.00,5.31,
68.645586351,S1-C4,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.31,
68.645586351,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.32,
68.645586351,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
68.645586351,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.35,% Core_Clocks,,,0.00,5.06,
68.645586351,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C5,Frontend_Bound,33.13,% Slots,,,0.00,5.32,
68.645586351,S1-C5,Bad_Speculation,11.00,% Slots,,,0.00,5.32,
68.645586351,S1-C5,Backend_Bound,31.36,% Slots,,,0.00,5.32,
68.645586351,S1-C5,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S1-C5,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S1-C5,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.05,
68.645586351,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.32,
68.645586351,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
68.645586351,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
68.645586351,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
68.645586351,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C6,Frontend_Bound,23.68,% Slots,,,0.00,5.32,
68.645586351,S1-C6,Backend_Bound,55.22,% Slots,,,0.00,5.32,
68.645586351,S1-C6,Frontend_Bound.Frontend_Latency,35.01,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S1-C6,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.24,
68.645586351,S1-C6,Backend_Bound.Core_Bound,33.17,% Slots,,,0.00,5.24,<==
68.645586351,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,0.00,5.32,
68.645586351,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
68.645586351,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
68.645586351,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
68.645586351,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C7,Frontend_Bound,37.96,% Slots,,,0.00,5.32,
68.645586351,S1-C7,Bad_Speculation,13.19,% Slots,,,0.00,5.32,
68.645586351,S1-C7,Backend_Bound,25.00,% Slots,,,0.00,5.32,
68.645586351,S1-C7,Frontend_Bound.Frontend_Latency,33.60,% Slots,,rs_events.empty_end,0.00,5.32,
68.645586351,S1-C7,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.645586351,S1-C7,Backend_Bound.Memory_Bound,14.92,% Slots,,,0.00,5.24,
68.645586351,S1-C7,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.24,
68.645586351,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.33,
68.645586351,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
68.645586351,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
68.645586351,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
68.645586351,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
68.645586351,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
70.202747888,S0-C0,Frontend_Bound,32.90,% Slots,,,0.00,5.14,
70.202747888,S0-C0,Bad_Speculation,14.46,% Slots,,,0.00,5.14,
70.202747888,S0-C0,Backend_Bound,18.21,% Slots,,,0.00,5.14,
70.202747888,S0-C0,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.14,
70.202747888,S0-C0,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.14,
70.202747888,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
70.202747888,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.68,% Core_Clocks,,,0.00,5.4,
70.202747888,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.47,% Core_Clocks,,,0.00,5.39,
70.202747888,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C1,Frontend_Bound,38.04,% Slots,,,0.00,5.15,
70.202747888,S0-C1,Bad_Speculation,15.50,% Slots,,,0.00,5.15,
70.202747888,S0-C1,Backend_Bound,11.56,% Slots,,,0.00,5.15,
70.202747888,S0-C1,Frontend_Bound.Frontend_Latency,23.50,% Slots,,rs_events.empty_end,0.00,5.15,
70.202747888,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.15,
70.202747888,S0-C1,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.15,
70.202747888,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.14,
70.202747888,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
70.202747888,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.08,% Core_Clocks,,,0.00,5.4,
70.202747888,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C2,Frontend_Bound,30.03,% Slots,,,0.00,5.15,
70.202747888,S0-C2,Bad_Speculation,15.44,% Slots,,,0.00,5.15,
70.202747888,S0-C2,Backend_Bound,19.54,% Slots,,,0.00,5.15,
70.202747888,S0-C2,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.15,
70.202747888,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.15,
70.202747888,S0-C2,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.15,
70.202747888,S0-C2,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.15,
70.202747888,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.13,
70.202747888,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
70.202747888,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.06,% Core_Clocks,,,0.00,5.4,
70.202747888,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.56,% Core_Clocks,,,0.00,5.39,
70.202747888,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C3,Frontend_Bound,29.87,% Slots,,,0.00,5.14,
70.202747888,S0-C3,Bad_Speculation,16.54,% Slots,,,0.00,5.14,
70.202747888,S0-C3,Backend_Bound,18.56,% Slots,,,0.00,5.14,
70.202747888,S0-C3,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S0-C3,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S0-C3,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.14,
70.202747888,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
70.202747888,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C4,Bad_Speculation,10.79,% Slots,,,0.00,5.15,
70.202747888,S0-C4,Bad_Speculation.Branch_Mispredicts,10.66,% Slots,,br_misp_retired.all_branches,0.00,5.15,
70.202747888,S0-C4,Backend_Bound,42.64,% Slots,,,0.00,5.15,
70.202747888,S0-C4,Backend_Bound.Memory_Bound,26.40,% Slots,,,0.00,5.15,<==
70.202747888,S0-C4,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.15,
70.202747888,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,9.15,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
70.202747888,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
70.202747888,S0-C5,Frontend_Bound,26.51,% Slots,,,0.00,5.14,
70.202747888,S0-C5,Bad_Speculation,14.71,% Slots,,,0.00,5.14,
70.202747888,S0-C5,Backend_Bound,30.26,% Slots,,,0.00,5.14,
70.202747888,S0-C5,Frontend_Bound.Frontend_Latency,22.94,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S0-C5,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S0-C5,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.14,
70.202747888,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.14,
70.202747888,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
70.202747888,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C6,Frontend_Bound,31.36,% Slots,,,0.00,5.14,
70.202747888,S0-C6,Bad_Speculation,14.85,% Slots,,,0.00,5.14,
70.202747888,S0-C6,Backend_Bound,18.90,% Slots,,,0.00,5.14,
70.202747888,S0-C6,Frontend_Bound.Frontend_Latency,24.42,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S0-C6,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S0-C6,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.14,
70.202747888,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
70.202747888,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C7,Frontend_Bound,31.97,% Slots,,,0.00,5.14,
70.202747888,S0-C7,Bad_Speculation,18.13,% Slots,,,0.00,5.14,
70.202747888,S0-C7,Backend_Bound,12.16,% Slots,,,0.00,5.14,
70.202747888,S0-C7,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.14,
70.202747888,S0-C7,Bad_Speculation.Branch_Mispredicts,17.94,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.14,
70.202747888,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
70.202747888,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.23,% Core_Clocks,,,0.00,5.4,
70.202747888,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C0,Frontend_Bound,30.76,% Slots,,,0.00,5.14,
70.202747888,S1-C0,Bad_Speculation,15.94,% Slots,,,0.00,5.14,
70.202747888,S1-C0,Backend_Bound,24.30,% Slots,,,0.00,5.14,
70.202747888,S1-C0,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C0,Bad_Speculation.Branch_Mispredicts,15.78,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C0,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.14,
70.202747888,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.14,
70.202747888,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
70.202747888,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C1,Frontend_Bound,34.55,% Slots,,,0.00,5.14,<==
70.202747888,S1-C1,Bad_Speculation,17.35,% Slots,,,0.00,5.14,
70.202747888,S1-C1,Backend_Bound,14.18,% Slots,,,0.00,5.14,
70.202747888,S1-C1,Retiring,32.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
70.202747888,S1-C1,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.16,% Slots,,,0.00,5.14,
70.202747888,S1-C1,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C1,Retiring.Microcode_Sequencer,0.71,% Slots,,idq.ms_uops,0.00,5.14,
70.202747888,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.14,
70.202747888,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
70.202747888,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,0.00,5.14,
70.202747888,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.46,% Core_Clocks,,,0.00,5.4,
70.202747888,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.49,% Core_Clocks,,,0.00,5.4,
70.202747888,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C2,Frontend_Bound,27.67,% Slots,,,0.00,5.14,
70.202747888,S1-C2,Bad_Speculation,15.93,% Slots,,,0.00,5.14,
70.202747888,S1-C2,Backend_Bound,25.49,% Slots,,,0.00,5.14,
70.202747888,S1-C2,Retiring,29.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
70.202747888,S1-C2,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C2,Bad_Speculation.Branch_Mispredicts,15.76,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C2,Backend_Bound.Memory_Bound,13.42,% Slots,,,0.00,5.14,
70.202747888,S1-C2,Backend_Bound.Core_Bound,12.07,% Slots,,,0.00,5.14,
70.202747888,S1-C2,Retiring.Microcode_Sequencer,0.76,% Slots,,idq.ms_uops,0.00,5.13,<==
70.202747888,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.14,
70.202747888,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
70.202747888,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.03,% Clocks,,idq.ms_switches,0.00,5.14,
70.202747888,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
70.202747888,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.41,% Clocks,,,0.00,5.13,
70.202747888,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C3,Frontend_Bound,35.01,% Slots,,,0.00,5.14,
70.202747888,S1-C3,Bad_Speculation,14.95,% Slots,,,0.00,5.14,
70.202747888,S1-C3,Backend_Bound,16.74,% Slots,,,0.00,5.14,
70.202747888,S1-C3,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.01,% Slots,,,0.00,5.14,
70.202747888,S1-C3,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C3,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.14,
70.202747888,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.14,
70.202747888,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
70.202747888,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.37,% Core_Clocks,,,0.00,5.4,
70.202747888,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
70.202747888,S1-C4,Frontend_Bound,35.29,% Slots,,,0.00,5.14,
70.202747888,S1-C4,Bad_Speculation,17.31,% Slots,,,0.00,5.14,
70.202747888,S1-C4,Backend_Bound,11.31,% Slots,,,0.00,5.14,
70.202747888,S1-C4,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.00,% Slots,,,0.00,5.14,
70.202747888,S1-C4,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.15,
70.202747888,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,<==
70.202747888,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.49,% Core_Clocks,,,0.00,5.4,
70.202747888,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.13,% Core_Clocks,,,0.00,5.39,
70.202747888,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C5,Frontend_Bound,30.30,% Slots,,,0.00,5.14,
70.202747888,S1-C5,Bad_Speculation,12.74,% Slots,,,0.00,5.14,
70.202747888,S1-C5,Backend_Bound,23.06,% Slots,,,0.00,5.14,
70.202747888,S1-C5,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.14,<==
70.202747888,S1-C5,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C5,Backend_Bound.Memory_Bound,14.08,% Slots,,,0.00,5.14,
70.202747888,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.14,
70.202747888,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
70.202747888,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
70.202747888,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C6,Frontend_Bound,26.78,% Slots,,,0.00,5.14,
70.202747888,S1-C6,Bad_Speculation,15.77,% Slots,,,0.00,5.14,
70.202747888,S1-C6,Backend_Bound,24.78,% Slots,,,0.00,5.14,
70.202747888,S1-C6,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C6,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C6,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.14,
70.202747888,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
70.202747888,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
70.202747888,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
70.202747888,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C7,Frontend_Bound,33.85,% Slots,,,0.00,5.14,<==
70.202747888,S1-C7,Bad_Speculation,15.46,% Slots,,,0.00,5.14,
70.202747888,S1-C7,Backend_Bound,16.30,% Slots,,,0.00,5.14,
70.202747888,S1-C7,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.14,
70.202747888,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.78,% Slots,,,0.00,5.14,
70.202747888,S1-C7,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.202747888,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.14,
70.202747888,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
70.202747888,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.23,% Core_Clocks,,,0.00,5.4,
70.202747888,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.12,% Core_Clocks,,,0.00,5.39,
70.202747888,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
70.202747888,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
70.202747888,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
70.202747888,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
70.202747888,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
70.202747888,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
70.202747888,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
70.202747888,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
71.77469572,S0-C0,Frontend_Bound,24.67,% Slots,,,0.00,5.1,<==
71.77469572,S0-C0,Backend_Bound,22.78,% Slots,,,0.00,5.1,
71.77469572,S0-C0,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.1,
71.77469572,S0-C0,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.1,
71.77469572,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C1,Frontend_Bound,27.69,% Slots,,,0.00,5.1,
71.77469572,S0-C1,Backend_Bound,36.13,% Slots,,,0.00,5.1,
71.77469572,S0-C1,Retiring,40.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
71.77469572,S0-C1,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.1,
71.77469572,S0-C1,Backend_Bound.Memory_Bound,19.74,% Slots,,,0.00,5.1,
71.77469572,S0-C1,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.1,
71.77469572,S0-C1,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.1,<==
71.77469572,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
71.77469572,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.30,% Clocks,,idq.ms_switches,0.00,5.36,
71.77469572,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
71.77469572,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C2,Frontend_Bound,23.00,% Slots,,,0.00,5.1,
71.77469572,S0-C2,Bad_Speculation,10.94,% Slots,,,0.00,5.1,
71.77469572,S0-C2,Backend_Bound,33.11,% Slots,,,0.00,5.1,
71.77469572,S0-C2,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.1,
71.77469572,S0-C2,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.1,
71.77469572,S0-C2,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.1,<==
71.77469572,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
71.77469572,S0-C3,Frontend_Bound,22.02,% Slots,,,0.00,5.1,
71.77469572,S0-C3,Bad_Speculation,10.28,% Slots,,,0.00,5.1,
71.77469572,S0-C3,Backend_Bound,29.95,% Slots,,,0.00,5.1,<==
71.77469572,S0-C3,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.1,
71.77469572,S0-C3,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.1,
71.77469572,S0-C3,Backend_Bound.Core_Bound,14.21,% Slots,,,0.00,5.1,
71.77469572,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.39,% Clocks,,,0.00,5.21,
71.77469572,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C4,Frontend_Bound,26.08,% Slots,,,0.00,5.11,
71.77469572,S0-C4,Backend_Bound,31.39,% Slots,,,0.00,5.11,
71.77469572,S0-C4,Retiring,37.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
71.77469572,S0-C4,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.09,
71.77469572,S0-C4,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.09,
71.77469572,S0-C4,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.09,
71.77469572,S0-C4,Retiring.Microcode_Sequencer,3.95,% Slots,,idq.ms_uops,0.00,5.35,<==
71.77469572,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
71.77469572,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.86,% Clocks,,idq.ms_switches,0.00,5.36,
71.77469572,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
71.77469572,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.78,% Clocks,,,0.00,5.21,
71.77469572,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C5,Frontend_Bound,24.89,% Slots,,,0.00,5.1,
71.77469572,S0-C5,Backend_Bound,33.22,% Slots,,,0.00,5.1,
71.77469572,S0-C5,Retiring,36.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
71.77469572,S0-C5,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.09,
71.77469572,S0-C5,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.09,
71.77469572,S0-C5,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.09,
71.77469572,S0-C5,Retiring.Microcode_Sequencer,4.28,% Slots,,idq.ms_uops,0.00,5.36,<==
71.77469572,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
71.77469572,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.36,
71.77469572,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.61,% Clocks,,,0.00,5.21,
71.77469572,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
71.77469572,S0-C6,Frontend_Bound,27.66,% Slots,,,0.00,5.1,
71.77469572,S0-C6,Backend_Bound,22.68,% Slots,,,0.00,5.1,
71.77469572,S0-C6,Retiring,41.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
71.77469572,S0-C6,Frontend_Bound.Frontend_Latency,15.31,% Slots,,rs_events.empty_end,0.00,5.1,
71.77469572,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.1,
71.77469572,S0-C6,Backend_Bound.Memory_Bound,10.00,% Slots,,,0.00,5.1,
71.77469572,S0-C6,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.1,
71.77469572,S0-C6,Retiring.Microcode_Sequencer,3.94,% Slots,,idq.ms_uops,0.00,5.35,<==
71.77469572,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
71.77469572,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.00,% Clocks,,idq.ms_switches,0.00,5.35,
71.77469572,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.00,% Core_Clocks,,,0.00,5.23,
71.77469572,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.76,% Core_Clocks,,,0.00,5.09,
71.77469572,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.75,% Clocks,,,0.00,5.21,
71.77469572,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C7,Frontend_Bound,24.49,% Slots,,,0.00,5.1,
71.77469572,S0-C7,Bad_Speculation,13.87,% Slots,,,0.00,5.1,
71.77469572,S0-C7,Backend_Bound,26.52,% Slots,,,0.00,5.1,
71.77469572,S0-C7,Retiring,27.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
71.77469572,S0-C7,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.1,
71.77469572,S0-C7,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.1,
71.77469572,S0-C7,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.1,
71.77469572,S0-C7,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.1,
71.77469572,S0-C7,Retiring.Microcode_Sequencer,3.79,% Slots,,idq.ms_uops,0.00,5.35,<==
71.77469572,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
71.77469572,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.19,% Clocks,,idq.ms_switches,0.00,5.36,
71.77469572,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.07,% Clocks,,,0.00,5.21,
71.77469572,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C0,Frontend_Bound,25.34,% Slots,,,0.00,5.1,
71.77469572,S1-C0,Backend_Bound,28.03,% Slots,,,0.00,5.1,
71.77469572,S1-C0,Retiring,41.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
71.77469572,S1-C0,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.1,
71.77469572,S1-C0,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.1,
71.77469572,S1-C0,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.1,
71.77469572,S1-C0,Retiring.Microcode_Sequencer,3.97,% Slots,,idq.ms_uops,0.00,5.36,<==
71.77469572,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.35,
71.77469572,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C1,Frontend_Bound,28.50,% Slots,,,0.00,5.1,
71.77469572,S1-C1,Backend_Bound,20.24,% Slots,,,0.00,5.1,
71.77469572,S1-C1,Retiring,47.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
71.77469572,S1-C1,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.1,
71.77469572,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.89,% Slots,,,0.00,5.1,
71.77469572,S1-C1,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.1,
71.77469572,S1-C1,Retiring.Microcode_Sequencer,3.86,% Slots,,idq.ms_uops,0.00,5.35,<==
71.77469572,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
71.77469572,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.36,
71.77469572,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.98,% Core_Clocks,,,0.00,5.09,
71.77469572,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.81,% Clocks,,,0.00,5.21,
71.77469572,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C2,Frontend_Bound,25.54,% Slots,,,0.00,5.1,<==
71.77469572,S1-C2,Backend_Bound,20.37,% Slots,,,0.00,5.1,
71.77469572,S1-C2,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.1,
71.77469572,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
71.77469572,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C3,Frontend_Bound,25.06,% Slots,,,0.00,5.1,
71.77469572,S1-C3,Backend_Bound,30.91,% Slots,,,0.00,5.1,
71.77469572,S1-C3,Retiring,35.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
71.77469572,S1-C3,Frontend_Bound.Frontend_Latency,19.34,% Slots,,rs_events.empty_end,0.00,5.1,
71.77469572,S1-C3,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.1,
71.77469572,S1-C3,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.1,
71.77469572,S1-C3,Retiring.Microcode_Sequencer,3.30,% Slots,,idq.ms_uops,0.00,5.35,<==
71.77469572,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
71.77469572,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.35,
71.77469572,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C4,Frontend_Bound,23.47,% Slots,,,0.00,5.1,
71.77469572,S1-C4,Backend_Bound,35.61,% Slots,,,0.00,5.1,<==
71.77469572,S1-C4,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.1,
71.77469572,S1-C4,Backend_Bound.Core_Bound,17.86,% Slots,,,0.00,5.1,
71.77469572,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
71.77469572,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
71.77469572,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C5,Frontend_Bound,24.12,% Slots,,,0.00,5.1,
71.77469572,S1-C5,Backend_Bound,25.80,% Slots,,,0.00,5.1,
71.77469572,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.1,
71.77469572,S1-C5,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.09,
71.77469572,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.44,% Core_Clocks,,,0.00,5.24,
71.77469572,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.00,% Core_Clocks,,,0.00,5.09,
71.77469572,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
71.77469572,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C6,Frontend_Bound,22.85,% Slots,,,0.00,5.1,
71.77469572,S1-C6,Backend_Bound,32.31,% Slots,,,0.00,5.1,
71.77469572,S1-C6,Retiring,38.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
71.77469572,S1-C6,Frontend_Bound.Frontend_Latency,17.73,% Slots,,rs_events.empty_end,0.00,5.09,
71.77469572,S1-C6,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.09,
71.77469572,S1-C6,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.09,
71.77469572,S1-C6,Retiring.Microcode_Sequencer,3.17,% Slots,,idq.ms_uops,0.00,5.36,<==
71.77469572,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
71.77469572,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.36,
71.77469572,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
71.77469572,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.71,% Clocks,,,0.00,5.21,
71.77469572,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C7,Frontend_Bound,20.04,% Slots,,,0.00,5.36,
71.77469572,S1-C7,Backend_Bound,34.87,% Slots,,,0.00,5.36,<==
71.77469572,S1-C7,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.1,
71.77469572,S1-C7,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.1,
71.77469572,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
71.77469572,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
71.77469572,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
71.77469572,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
71.77469572,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
71.77469572,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
71.77469572,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
71.77469572,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
73.289078644,S0-C0,Backend_Bound,47.59,% Slots,,,0.00,5.27,
73.289078644,S0-C0,Backend_Bound.Memory_Bound,27.28,% Slots,,,0.00,5.15,
73.289078644,S0-C0,Backend_Bound.Core_Bound,20.31,% Slots,,,0.00,5.15,
73.289078644,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
73.289078644,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
73.289078644,S0-C1,Frontend_Bound,21.30,% Slots,,,0.00,5.27,
73.289078644,S0-C1,Bad_Speculation,11.60,% Slots,,,0.00,5.27,
73.289078644,S0-C1,Backend_Bound,32.85,% Slots,,,0.00,5.27,
73.289078644,S0-C1,Retiring,28.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
73.289078644,S0-C1,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.27,
73.289078644,S0-C1,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.27,
73.289078644,S0-C1,Backend_Bound.Memory_Bound,10.68,% Slots,,,0.00,5.14,
73.289078644,S0-C1,Backend_Bound.Core_Bound,22.16,% Slots,,,0.00,5.14,<==
73.289078644,S0-C1,Retiring.Microcode_Sequencer,3.28,% Slots,,idq.ms_uops,0.00,5.26,
73.289078644,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
73.289078644,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.27,
73.289078644,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.26,
73.289078644,S0-C2,Backend_Bound.Memory_Bound,20.47,% Slots,,,0.00,5.15,
73.289078644,S0-C2,Backend_Bound.Core_Bound,21.29,% Slots,,,0.00,5.15,
73.289078644,S0-C2,Backend_Bound,41.76,% Slots,,,0.00,5.26,<==
73.289078644,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.26,% Core_Clocks,,,0.00,5.28,
73.289078644,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
73.289078644,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
73.289078644,S0-C3,Frontend_Bound,20.44,% Slots,,,0.00,5.26,
73.289078644,S0-C3,Bad_Speculation,12.83,% Slots,,,0.00,5.26,
73.289078644,S0-C3,Backend_Bound,31.02,% Slots,,,0.00,5.26,
73.289078644,S0-C3,Retiring,31.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
73.289078644,S0-C3,Frontend_Bound.Frontend_Latency,15.02,% Slots,,rs_events.empty_end,0.00,5.26,
73.289078644,S0-C3,Bad_Speculation.Branch_Mispredicts,12.71,% Slots,,br_misp_retired.all_branches,0.00,5.26,
73.289078644,S0-C3,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.14,
73.289078644,S0-C3,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.14,<==
73.289078644,S0-C3,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.26,
73.289078644,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
73.289078644,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.28,
73.289078644,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
73.289078644,S0-C4,Frontend_Bound,20.25,% Slots,,,0.00,5.27,
73.289078644,S0-C4,Backend_Bound,25.13,% Slots,,,0.00,5.27,
73.289078644,S0-C4,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.16,
73.289078644,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.87,% Clocks,,,0.00,5.28,<==
73.289078644,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
73.289078644,S0-C5,Backend_Bound,42.20,% Slots,,,0.00,5.27,
73.289078644,S0-C5,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.15,
73.289078644,S0-C5,Backend_Bound.Core_Bound,23.62,% Slots,,,0.00,5.15,<==
73.289078644,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
73.289078644,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C6,Backend_Bound,39.05,% Slots,,,0.00,5.27,<==
73.289078644,S0-C6,Backend_Bound.Memory_Bound,19.44,% Slots,,,0.00,5.16,
73.289078644,S0-C6,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.16,
73.289078644,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,31.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C7,Backend_Bound,47.08,% Slots,,,0.00,5.27,<==
73.289078644,S0-C7,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.16,
73.289078644,S0-C7,Backend_Bound.Core_Bound,22.70,% Slots,,,0.00,5.16,
73.289078644,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.52,% Clocks,,,0.00,5.29,
73.289078644,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C0,Backend_Bound,52.05,% Slots,,,0.00,5.26,
73.289078644,S1-C0,Backend_Bound.Memory_Bound,31.80,% Slots,,,0.00,5.16,
73.289078644,S1-C0,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.16,
73.289078644,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,25.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
73.289078644,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
73.289078644,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C1,Backend_Bound,48.93,% Slots,,,0.00,5.26,
73.289078644,S1-C1,Backend_Bound.Memory_Bound,31.97,% Slots,,,0.00,5.16,
73.289078644,S1-C1,Backend_Bound.Core_Bound,16.96,% Slots,,,0.00,5.16,
73.289078644,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
73.289078644,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.78,% Clocks,,,0.00,5.28,
73.289078644,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
73.289078644,S1-C2,Backend_Bound,38.29,% Slots,,,0.00,5.27,
73.289078644,S1-C2,Retiring,39.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
73.289078644,S1-C2,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.16,
73.289078644,S1-C2,Backend_Bound.Core_Bound,21.17,% Slots,,,0.00,5.16,
73.289078644,S1-C2,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.26,<==
73.289078644,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.27,
73.289078644,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
73.289078644,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C3,Frontend_Bound,24.29,% Slots,,,0.00,5.27,
73.289078644,S1-C3,Backend_Bound,29.10,% Slots,,,0.00,5.27,
73.289078644,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.27,
73.289078644,S1-C3,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.17,
73.289078644,S1-C3,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.17,
73.289078644,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.14,% Core_Clocks,,,0.00,5.03,
73.289078644,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.99,% Core_Clocks,,,0.00,5.28,
73.289078644,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
73.289078644,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
73.289078644,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C4,Frontend_Bound,21.02,% Slots,,,0.00,5.26,
73.289078644,S1-C4,Backend_Bound,26.01,% Slots,,,0.00,5.26,<==
73.289078644,S1-C4,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.17,
73.289078644,S1-C4,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.17,
73.289078644,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.20,% Clocks,,,0.00,5.28,
73.289078644,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C5,Backend_Bound,25.59,% Slots,,,0.00,5.26,<==
73.289078644,S1-C5,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.16,
73.289078644,S1-C5,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.16,
73.289078644,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C6,Frontend_Bound,22.37,% Slots,,,0.00,5.26,
73.289078644,S1-C6,Backend_Bound,17.53,% Slots,,,0.00,5.26,
73.289078644,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.56,% Slots,,,0.00,5.26,
73.289078644,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.56,% Core_Clocks,,,0.00,5.03,
73.289078644,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.39,% Core_Clocks,,,0.00,5.27,<==
73.289078644,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C7,Backend_Bound,34.53,% Slots,,,0.00,5.26,<==
73.289078644,S1-C7,Backend_Bound.Memory_Bound,14.78,% Slots,,,0.00,5.26,
73.289078644,S1-C7,Backend_Bound.Core_Bound,19.75,% Slots,,,0.00,5.26,
73.289078644,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
73.289078644,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
73.289078644,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
73.289078644,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
73.289078644,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
73.289078644,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
74.733636436,S0-C0,Backend_Bound,58.09,% Slots,,,0.00,5.27,
74.733636436,S0-C0,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.18,
74.733636436,S0-C0,Backend_Bound.Core_Bound,35.90,% Slots,,,0.00,5.18,
74.733636436,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
74.733636436,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.28,% Clocks,,,0.00,5.26,<==
74.733636436,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C1,Backend_Bound,68.44,% Slots,,,0.00,5.26,
74.733636436,S0-C1,Backend_Bound.Memory_Bound,12.55,% Slots,,,0.00,5.18,
74.733636436,S0-C1,Backend_Bound.Core_Bound,55.89,% Slots,,,0.00,5.18,<==
74.733636436,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
74.733636436,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C2,Frontend_Bound,21.74,% Slots,,,0.00,5.26,
74.733636436,S0-C2,Backend_Bound,48.77,% Slots,,,0.00,5.26,
74.733636436,S0-C2,Retiring,30.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
74.733636436,S0-C2,Frontend_Bound.Frontend_Bandwidth,23.33,% Slots,,,0.00,5.26,
74.733636436,S0-C2,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.18,
74.733636436,S0-C2,Backend_Bound.Core_Bound,37.41,% Slots,,,0.00,5.18,<==
74.733636436,S0-C2,Retiring.Microcode_Sequencer,9.57,% Slots,,idq.ms_uops,0.00,5.27,
74.733636436,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.82,% Clocks,,idq.ms_switches,0.00,5.26,
74.733636436,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.28,% Core_Clocks,,,0.00,5.27,
74.733636436,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
74.733636436,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C3,Backend_Bound,25.27,% Slots,,,0.00,5.27,
74.733636436,S0-C3,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.18,
74.733636436,S0-C3-T0,Backend_Bound.Core_Bound.Divider,22.42,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.26,
74.733636436,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.76,% Clocks,,,0.00,5.26,<==
74.733636436,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C4,Backend_Bound,20.86,% Slots,,,0.00,5.27,
74.733636436,S0-C4,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.18,
74.733636436,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.20,% Clocks,,,0.00,5.26,<==
74.733636436,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C5,Backend_Bound,37.56,% Slots,,,0.00,5.27,
74.733636436,S0-C5,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.18,
74.733636436,S0-C5,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.18,
74.733636436,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
74.733636436,S0-C5-T0,Backend_Bound.Core_Bound.Divider,24.78,% Clocks,,arith.fpu_div_active,0.00,5.26,
74.733636436,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C6,Backend_Bound,26.92,% Slots,,,0.00,5.27,
74.733636436,S0-C6,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.18,<==
74.733636436,S0-C6-T0,Backend_Bound.Core_Bound.Divider,30.20,% Clocks,,arith.fpu_div_active,0.00,5.26,
74.733636436,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.41,% Clocks,,,0.00,5.26,
74.733636436,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S0-C7,Backend_Bound,60.38,% Slots,,,0.00,5.27,
74.733636436,S0-C7,Backend_Bound.Memory_Bound,38.15,% Slots,,,0.00,5.17,
74.733636436,S0-C7,Backend_Bound.Core_Bound,22.23,% Slots,,,0.00,5.17,
74.733636436,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
74.733636436,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.22,% Clocks,,,0.00,5.26,
74.733636436,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
74.733636436,S1-C0,Backend_Bound,77.22,% Slots,,,0.00,5.27,
74.733636436,S1-C0,Backend_Bound.Memory_Bound,50.40,% Slots,,,0.00,5.17,<==
74.733636436,S1-C0,Backend_Bound.Core_Bound,26.82,% Slots,,,0.00,5.17,
74.733636436,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
74.733636436,S1-C1,Backend_Bound,75.82,% Slots,,,0.00,5.27,
74.733636436,S1-C1,Backend_Bound.Memory_Bound,61.05,% Slots,,,0.00,5.18,<==
74.733636436,S1-C1,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.18,
74.733636436,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.79,% Clocks,,,0.00,5.26,
74.733636436,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S1-C2,Frontend_Bound,24.73,% Slots,,,0.00,5.27,
74.733636436,S1-C2,Backend_Bound,14.93,% Slots,,,0.00,5.27,
74.733636436,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.27,<==
74.733636436,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.22,% Core_Clocks,,,0.00,5.26,
74.733636436,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.27,% Core_Clocks,,,0.00,5.26,
74.733636436,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
74.733636436,S1-C3,Backend_Bound,28.77,% Slots,,,0.00,5.27,<==
74.733636436,S1-C3,Backend_Bound.Memory_Bound,15.35,% Slots,,,0.00,5.17,
74.733636436,S1-C3,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.17,
74.733636436,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
74.733636436,S1-C3-T0,Backend_Bound.Core_Bound.Divider,25.38,% Clocks,,arith.fpu_div_active,0.00,5.26,
74.733636436,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.54,% Clocks,,,0.00,5.26,
74.733636436,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
74.733636436,S1-C4,Backend_Bound,11.99,% Slots,,,0.00,5.27,<==
74.733636436,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S1-C5,Backend_Bound,77.36,% Slots,,,0.00,5.27,
74.733636436,S1-C5,Backend_Bound.Memory_Bound,55.16,% Slots,,,0.00,5.18,
74.733636436,S1-C5,Backend_Bound.Core_Bound,22.20,% Slots,,,0.00,5.18,
74.733636436,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,36.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
74.733636436,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
74.733636436,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
74.733636436,S1-C6,Backend_Bound,14.46,% Slots,,,0.00,5.27,<==
74.733636436,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C7,Backend_Bound,20.32,% Slots,,,0.00,5.27,
74.733636436,S1-C7,Backend_Bound.Core_Bound,12.15,% Slots,,,0.00,5.26,<==
74.733636436,S1-C7-T0,Backend_Bound.Core_Bound.Divider,28.74,% Clocks,,arith.fpu_div_active,0.00,5.27,
74.733636436,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.37,% Clocks,,,0.00,5.26,
74.733636436,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
74.733636436,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
76.279164482,S0-C0,Backend_Bound,43.17,% Slots,,,0.00,5.18,
76.279164482,S0-C0,Backend_Bound.Memory_Bound,17.83,% Slots,,,0.00,5.17,
76.279164482,S0-C0,Backend_Bound.Core_Bound,25.34,% Slots,,,0.00,5.17,<==
76.279164482,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
76.279164482,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C1,Backend_Bound,24.15,% Slots,,,0.00,5.18,
76.279164482,S0-C1,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.17,
76.279164482,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.52,% Clocks,,,0.00,5.18,<==
76.279164482,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C2,Frontend_Bound,23.35,% Slots,,,0.00,5.17,
76.279164482,S0-C2,Bad_Speculation,18.07,% Slots,,,0.00,5.17,
76.279164482,S0-C2,Backend_Bound,27.22,% Slots,,,0.00,5.17,<==
76.279164482,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.17,
76.279164482,S0-C2,Bad_Speculation.Branch_Mispredicts,17.92,% Slots,,br_misp_retired.all_branches,0.00,5.17,
76.279164482,S0-C2,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.17,
76.279164482,S0-C2,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.17,
76.279164482,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.57,% Core_Clocks,,,0.00,5.43,
76.279164482,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.44,% Core_Clocks,,,0.00,5.43,
76.279164482,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
76.279164482,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.17,
76.279164482,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C3,Backend_Bound,28.55,% Slots,,,0.00,5.18,
76.279164482,S0-C3,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.17,
76.279164482,S0-C3,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.17,
76.279164482,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
76.279164482,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
76.279164482,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.16,% Clocks,,,0.00,5.18,<==
76.279164482,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C4,Backend_Bound,27.10,% Slots,,,0.00,5.18,
76.279164482,S0-C4,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.16,
76.279164482,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.51,% Clocks,,,0.00,5.18,<==
76.279164482,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C5,Backend_Bound,27.75,% Slots,,,0.00,5.18,<==
76.279164482,S0-C5,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.17,
76.279164482,S0-C5,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.17,
76.279164482,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
76.279164482,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.95,% Clocks,,,0.00,5.17,
76.279164482,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C6,Backend_Bound,23.43,% Slots,,,0.00,5.18,
76.279164482,S0-C6,Backend_Bound.Core_Bound,14.35,% Slots,,,0.00,5.17,<==
76.279164482,S0-C6-T0,Backend_Bound.Core_Bound.Divider,24.24,% Clocks,,arith.fpu_div_active,0.00,5.43,
76.279164482,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.37,% Clocks,,,0.00,5.18,
76.279164482,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C7,Frontend_Bound,20.01,% Slots,,,0.00,5.17,<==
76.279164482,S0-C7,Bad_Speculation,12.23,% Slots,,,0.00,5.17,
76.279164482,S0-C7,Backend_Bound,15.20,% Slots,,,0.00,5.17,
76.279164482,S0-C7,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.17,
76.279164482,S0-C7,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,5.17,
76.279164482,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.96,% Clocks,,,0.00,5.18,
76.279164482,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C0,Backend_Bound,26.58,% Slots,,,0.00,5.18,
76.279164482,S1-C0,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.18,
76.279164482,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.17,<==
76.279164482,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C1,Bad_Speculation,15.20,% Slots,,,0.00,5.18,
76.279164482,S1-C1,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.18,
76.279164482,S1-C1,Backend_Bound,21.82,% Slots,,,0.00,5.18,
76.279164482,S1-C1,Backend_Bound.Memory_Bound,21.50,% Slots,,,0.00,5.17,
76.279164482,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
76.279164482,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C2,Backend_Bound,24.67,% Slots,,,0.00,5.18,
76.279164482,S1-C2,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.17,<==
76.279164482,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C3,Frontend_Bound,23.25,% Slots,,,0.00,5.18,
76.279164482,S1-C3,Bad_Speculation,14.89,% Slots,,,0.00,5.18,
76.279164482,S1-C3,Backend_Bound,24.30,% Slots,,,0.00,5.18,
76.279164482,S1-C3,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.18,
76.279164482,S1-C3,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.17,<==
76.279164482,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C4,Backend_Bound,29.57,% Slots,,,0.00,5.18,
76.279164482,S1-C4,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.17,
76.279164482,S1-C4,Backend_Bound.Core_Bound,18.92,% Slots,,,0.00,5.17,
76.279164482,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
76.279164482,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
76.279164482,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.49,% Clocks,,,0.00,5.18,<==
76.279164482,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C5,Frontend_Bound,22.32,% Slots,,,0.00,5.18,
76.279164482,S1-C5,Bad_Speculation,19.97,% Slots,,,0.00,5.18,
76.279164482,S1-C5,Backend_Bound,20.97,% Slots,,,0.00,5.18,
76.279164482,S1-C5,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.18,
76.279164482,S1-C5,Bad_Speculation.Branch_Mispredicts,19.76,% Slots,,br_misp_retired.all_branches,0.00,5.17,
76.279164482,S1-C5,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.17,
76.279164482,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,<==
76.279164482,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C6,Frontend_Bound,24.39,% Slots,,,0.00,5.18,
76.279164482,S1-C6,Bad_Speculation,10.70,% Slots,,,0.00,5.18,
76.279164482,S1-C6,Backend_Bound,36.12,% Slots,,,0.00,5.18,
76.279164482,S1-C6,Retiring,48.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
76.279164482,S1-C6,Frontend_Bound.Frontend_Latency,16.97,% Slots,,rs_events.empty_end,0.00,5.18,
76.279164482,S1-C6,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.18,
76.279164482,S1-C6,Backend_Bound.Memory_Bound,23.28,% Slots,,,0.00,5.17,
76.279164482,S1-C6,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.17,
76.279164482,S1-C6,Retiring.Microcode_Sequencer,0.83,% Slots,,idq.ms_uops,0.00,5.18,<==
76.279164482,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
76.279164482,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.18,
76.279164482,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.38,% Clocks,,,0.00,5.18,
76.279164482,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C7,Frontend_Bound,22.65,% Slots,,,0.00,5.18,
76.279164482,S1-C7,Backend_Bound,20.92,% Slots,,,0.00,5.18,
76.279164482,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.18,
76.279164482,S1-C7,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.17,
76.279164482,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.12,% Core_Clocks,,,0.00,5.44,<==
76.279164482,S1-C7-T0,Backend_Bound.Core_Bound.Divider,25.58,% Clocks,,arith.fpu_div_active,0.00,5.44,
76.279164482,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
76.279164482,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
76.279164482,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
77.713218124,S0-C0,Frontend_Bound,21.38,% Slots,,,0.00,5.29,
77.713218124,S0-C0,Backend_Bound,36.90,% Slots,,,0.00,5.29,
77.713218124,S0-C0,Retiring,47.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
77.713218124,S0-C0,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.18,
77.713218124,S0-C0,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.16,
77.713218124,S0-C0,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.16,
77.713218124,S0-C0,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.29,<==
77.713218124,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.31,
77.713218124,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
77.713218124,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.3,
77.713218124,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
77.713218124,S0-C1,Backend_Bound,46.99,% Slots,,,0.00,5.29,
77.713218124,S0-C1,Backend_Bound.Memory_Bound,26.94,% Slots,,,0.00,5.19,
77.713218124,S0-C1,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.19,
77.713218124,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,28.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
77.713218124,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C2,Backend_Bound,50.04,% Slots,,,0.00,5.29,
77.713218124,S0-C2,Retiring,29.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
77.713218124,S0-C2,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.16,
77.713218124,S0-C2,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.16,
77.713218124,S0-C2,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.29,
77.713218124,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.62,% Clocks,,idq.ms_switches,0.00,5.31,
77.713218124,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
77.713218124,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.57,% Clocks,,,0.00,5.3,<==
77.713218124,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C3,Backend_Bound,32.21,% Slots,,,0.00,5.29,
77.713218124,S0-C3,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.19,
77.713218124,S0-C3,Backend_Bound.Core_Bound,21.06,% Slots,,,0.00,5.19,
77.713218124,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.90,% Clocks,,,0.00,5.3,<==
77.713218124,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C4,Backend_Bound,50.43,% Slots,,,0.00,5.29,
77.713218124,S0-C4,Backend_Bound.Memory_Bound,21.05,% Slots,,,0.00,5.19,
77.713218124,S0-C4,Backend_Bound.Core_Bound,29.38,% Slots,,,0.00,5.19,
77.713218124,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
77.713218124,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.57,% Clocks,,,0.00,5.3,<==
77.713218124,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C5,Backend_Bound,33.59,% Slots,,,0.00,5.28,
77.713218124,S0-C5,Retiring,48.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
77.713218124,S0-C5,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.19,
77.713218124,S0-C5,Backend_Bound.Core_Bound,20.55,% Slots,,,0.00,5.19,
77.713218124,S0-C5,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.29,<==
77.713218124,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.23,% Clocks,,idq.ms_switches,0.00,5.31,
77.713218124,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
77.713218124,S0-C6,Backend_Bound,35.31,% Slots,,,0.00,5.29,
77.713218124,S0-C6,Backend_Bound.Memory_Bound,23.31,% Slots,,,0.00,5.16,
77.713218124,S0-C6,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.16,
77.713218124,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
77.713218124,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
77.713218124,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C7,Backend_Bound,37.84,% Slots,,,0.00,5.29,<==
77.713218124,S0-C7,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.19,
77.713218124,S0-C7,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.19,
77.713218124,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,24.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
77.713218124,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.84,% Clocks,,,0.00,5.3,
77.713218124,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C0,Frontend_Bound,31.15,% Slots,,,0.00,5.29,
77.713218124,S1-C0,Backend_Bound,25.89,% Slots,,,0.00,5.29,
77.713218124,S1-C0,Frontend_Bound.Frontend_Latency,24.93,% Slots,,rs_events.empty_end,0.00,5.18,<==
77.713218124,S1-C0,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.16,
77.713218124,S1-C0,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.16,
77.713218124,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.29,
77.713218124,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
77.713218124,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
77.713218124,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.38,% Clocks,,,0.00,5.3,
77.713218124,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C1,Backend_Bound,25.36,% Slots,,,0.00,5.29,
77.713218124,S1-C1,Retiring,54.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
77.713218124,S1-C1,Backend_Bound.Core_Bound,18.58,% Slots,,,0.00,5.2,
77.713218124,S1-C1,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.3,<==
77.713218124,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.3,
77.713218124,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.48,% Clocks,,,0.00,5.3,
77.713218124,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C2,Backend_Bound,29.07,% Slots,,,0.00,5.29,
77.713218124,S1-C2,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.18,
77.713218124,S1-C2,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.18,
77.713218124,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
77.713218124,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
77.713218124,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.02,% Clocks,,,0.00,5.3,<==
77.713218124,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C3,Backend_Bound,39.26,% Slots,,,0.00,5.29,
77.713218124,S1-C3,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.19,
77.713218124,S1-C3,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.19,
77.713218124,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,28.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
77.713218124,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C4,Backend_Bound,54.04,% Slots,,,0.00,5.29,
77.713218124,S1-C4,Backend_Bound.Memory_Bound,23.45,% Slots,,,0.00,5.19,
77.713218124,S1-C4,Backend_Bound.Core_Bound,30.59,% Slots,,,0.00,5.19,<==
77.713218124,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,31.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
77.713218124,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C5,Backend_Bound,40.74,% Slots,,,0.00,5.3,
77.713218124,S1-C5,Backend_Bound.Memory_Bound,28.65,% Slots,,,0.00,5.17,
77.713218124,S1-C5,Backend_Bound.Core_Bound,12.10,% Slots,,,0.00,5.17,
77.713218124,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
77.713218124,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
77.713218124,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.85,% Clocks,,,0.00,5.29,
77.713218124,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C6,Backend_Bound,43.70,% Slots,,,0.00,5.29,
77.713218124,S1-C6,Retiring,34.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
77.713218124,S1-C6,Backend_Bound.Memory_Bound,28.06,% Slots,,,0.00,5.18,<==
77.713218124,S1-C6,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.18,
77.713218124,S1-C6,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.3,
77.713218124,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.29,
77.713218124,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.15,% Clocks,,,0.00,5.29,
77.713218124,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C7,Backend_Bound,36.35,% Slots,,,0.00,5.29,
77.713218124,S1-C7,Backend_Bound.Memory_Bound,36.65,% Slots,,,0.00,5.17,
77.713218124,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
77.713218124,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
77.713218124,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
79.183754257,S0-C0,Backend_Bound,37.87,% Slots,,,0.00,5.18,
79.183754257,S0-C0,Backend_Bound.Memory_Bound,25.02,% Slots,,,0.00,5.18,
79.183754257,S0-C0,Backend_Bound.Core_Bound,12.85,% Slots,,,0.00,5.18,
79.183754257,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
79.183754257,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.36,% Clocks,,arith.fpu_div_active,0.00,5.18,
79.183754257,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C1,Frontend_Bound,30.78,% Slots,,,0.00,5.18,
79.183754257,S0-C1,Backend_Bound,26.69,% Slots,,,0.00,5.18,
79.183754257,S0-C1,Retiring,13.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
79.183754257,S0-C1,Frontend_Bound.Frontend_Latency,20.79,% Slots,,rs_events.empty_end,0.00,5.18,<==
79.183754257,S0-C1,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.18,
79.183754257,S0-C1,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.18,
79.183754257,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.18,
79.183754257,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
79.183754257,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.17,% Clocks,,idq.ms_switches,0.00,5.18,
79.183754257,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
79.183754257,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C2,Frontend_Bound,25.06,% Slots,,,0.00,5.18,
79.183754257,S0-C2,Backend_Bound,14.37,% Slots,,,0.00,5.18,
79.183754257,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.18,
79.183754257,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.18,<==
79.183754257,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C3,Backend_Bound,64.35,% Slots,,,0.00,5.18,
79.183754257,S0-C3,Backend_Bound.Memory_Bound,52.92,% Slots,,,0.00,5.18,
79.183754257,S0-C3,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.18,
79.183754257,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,47.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
79.183754257,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.40,% Clocks,,,0.00,5.44,
79.183754257,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C4,Backend_Bound,19.65,% Slots,,,0.00,5.18,
79.183754257,S0-C4,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.18,<==
79.183754257,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C5,Backend_Bound,23.23,% Slots,,,0.00,5.18,<==
79.183754257,S0-C5,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.18,
79.183754257,S0-C5,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.18,
79.183754257,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
79.183754257,S0-C5-T0,Backend_Bound.Core_Bound.Divider,31.00,% Clocks,,arith.fpu_div_active,0.00,5.18,
79.183754257,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.51,% Clocks,,,0.00,5.44,
79.183754257,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C6,Backend_Bound,17.16,% Slots,,,0.00,5.18,
79.183754257,S0-C6,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.18,<==
79.183754257,S0-C6-T0,Backend_Bound.Core_Bound.Divider,36.93,% Clocks,,arith.fpu_div_active,0.00,5.18,
79.183754257,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.97,% Clocks,,,0.00,5.44,
79.183754257,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C7,Backend_Bound,90.57,% Slots,,,0.00,5.18,
79.183754257,S0-C7,Backend_Bound.Memory_Bound,56.05,% Slots,,,0.00,5.18,
79.183754257,S0-C7,Backend_Bound.Core_Bound,34.52,% Slots,,,0.00,5.18,
79.183754257,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,39.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
79.183754257,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.66,% Clocks,,,0.00,5.44,
79.183754257,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C0,Backend_Bound,34.40,% Slots,,,0.00,5.18,
79.183754257,S1-C0,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.18,
79.183754257,S1-C0,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.18,<==
79.183754257,S1-C0-T0,Backend_Bound.Core_Bound.Divider,28.74,% Clocks,,arith.fpu_div_active,0.00,5.18,
79.183754257,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.16,% Clocks,,,0.00,5.45,
79.183754257,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C1,Backend_Bound,73.74,% Slots,,,0.00,5.18,
79.183754257,S1-C1,Backend_Bound.Memory_Bound,64.82,% Slots,,,0.00,5.18,<==
79.183754257,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C2,Backend_Bound,17.22,% Slots,,,0.00,5.18,
79.183754257,S1-C2,Backend_Bound.Core_Bound,12.22,% Slots,,,0.00,5.18,<==
79.183754257,S1-C2-T0,Backend_Bound.Core_Bound.Divider,34.92,% Clocks,,arith.fpu_div_active,0.00,5.18,
79.183754257,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.57,% Clocks,,,0.00,5.44,
79.183754257,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C3,Backend_Bound,43.68,% Slots,,,0.00,5.18,
79.183754257,S1-C3,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.18,
79.183754257,S1-C3,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.18,
79.183754257,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
79.183754257,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
79.183754257,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C4,Frontend_Bound,29.84,% Slots,,,0.00,5.18,
79.183754257,S1-C4,Backend_Bound,37.05,% Slots,,,0.00,5.18,
79.183754257,S1-C4,Retiring,21.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
79.183754257,S1-C4,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.18,
79.183754257,S1-C4,Backend_Bound.Core_Bound,26.88,% Slots,,,0.00,5.18,<==
79.183754257,S1-C4,Retiring.Microcode_Sequencer,16.03,% Slots,,idq.ms_uops,0.00,5.18,
79.183754257,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.01,% Clocks,,idq.ms_switches,0.00,5.18,
79.183754257,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
79.183754257,S1-C5,Frontend_Bound,24.99,% Slots,,,0.00,5.18,
79.183754257,S1-C5,Backend_Bound,60.37,% Slots,,,0.00,5.18,
79.183754257,S1-C5,Retiring,37.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
79.183754257,S1-C5,Backend_Bound.Memory_Bound,53.21,% Slots,,,0.00,5.18,
79.183754257,S1-C5,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.18,
79.183754257,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.18,
79.183754257,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
79.183754257,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C6,Frontend_Bound,21.02,% Slots,,,0.00,5.18,
79.183754257,S1-C6,Backend_Bound,45.65,% Slots,,,0.00,5.18,
79.183754257,S1-C6,Retiring,31.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
79.183754257,S1-C6,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.18,
79.183754257,S1-C6,Backend_Bound.Core_Bound,34.82,% Slots,,,0.00,5.18,<==
79.183754257,S1-C6,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.18,
79.183754257,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.18,
79.183754257,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
79.183754257,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C7,Backend_Bound,19.60,% Slots,,,0.00,5.45,
79.183754257,S1-C7,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.18,<==
79.183754257,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
79.183754257,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
79.183754257,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
80.593338707,S0-C0,Backend_Bound,29.00,% Slots,,,0.00,5.09,
80.593338707,S0-C0,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.09,
80.593338707,S0-C0,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.09,
80.593338707,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
80.593338707,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.95,% Clocks,,arith.fpu_div_active,0.00,5.38,
80.593338707,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.89,% Clocks,,,0.00,5.1,<==
80.593338707,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C1,Frontend_Bound,23.97,% Slots,,,0.00,5.09,
80.593338707,S0-C1,Backend_Bound,40.06,% Slots,,,0.00,5.09,
80.593338707,S0-C1,Retiring,33.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
80.593338707,S0-C1,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.09,
80.593338707,S0-C1,Backend_Bound.Memory_Bound,31.38,% Slots,,,0.00,5.09,<==
80.593338707,S0-C1,Retiring.Microcode_Sequencer,4.49,% Slots,,idq.ms_uops,0.00,5.1,
80.593338707,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.38,
80.593338707,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
80.593338707,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.38,
80.593338707,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C2,Backend_Bound,24.50,% Slots,,,0.00,5.09,<==
80.593338707,S0-C2,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.09,
80.593338707,S0-C2,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.09,
80.593338707,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
80.593338707,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
80.593338707,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.27,% Clocks,,,0.00,5.1,
80.593338707,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C3,Backend_Bound,21.48,% Slots,,,0.00,5.09,
80.593338707,S0-C3,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.09,
80.593338707,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.57,% Clocks,,,0.00,5.1,<==
80.593338707,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C4,Frontend_Bound,30.05,% Slots,,,0.00,5.1,
80.593338707,S0-C4,Bad_Speculation,10.54,% Slots,,,0.00,5.1,
80.593338707,S0-C4,Backend_Bound,28.67,% Slots,,,0.00,5.1,
80.593338707,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.1,
80.593338707,S0-C4,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.1,
80.593338707,S0-C4,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,5.09,
80.593338707,S0-C4,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.09,
80.593338707,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.11,% Core_Clocks,,,0.00,5.38,<==
80.593338707,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.65,% Core_Clocks,,,0.00,5.1,
80.593338707,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.82,% Clocks,,,0.00,5.1,
80.593338707,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C5,Backend_Bound,24.58,% Slots,,,0.00,5.09,
80.593338707,S0-C5,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.09,<==
80.593338707,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.36,% Clocks,,arith.fpu_div_active,0.00,5.38,
80.593338707,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.1,
80.593338707,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C6,Frontend_Bound,38.95,% Slots,,,0.00,5.09,
80.593338707,S0-C6,Bad_Speculation,14.83,% Slots,,,0.00,5.09,
80.593338707,S0-C6,Backend_Bound,10.51,% Slots,,,0.00,5.09,
80.593338707,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.23,% Slots,,,0.00,5.09,
80.593338707,S0-C6,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.09,
80.593338707,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.00,% Core_Clocks,,,0.00,5.37,
80.593338707,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.79,% Core_Clocks,,,0.00,5.1,<==
80.593338707,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C7,Frontend_Bound,20.43,% Slots,,,0.00,5.09,
80.593338707,S0-C7,Backend_Bound,54.20,% Slots,,,0.00,5.09,
80.593338707,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.04,% Slots,,,0.00,5.09,
80.593338707,S0-C7,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.09,
80.593338707,S0-C7,Backend_Bound.Core_Bound,36.30,% Slots,,,0.00,5.09,<==
80.593338707,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.23,% Core_Clocks,,,0.00,5.38,
80.593338707,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.82,% Core_Clocks,,,0.00,5.1,
80.593338707,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C0,Backend_Bound,20.36,% Slots,,,0.00,5.09,
80.593338707,S1-C0,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.09,<==
80.593338707,S1-C0-T0,Backend_Bound.Core_Bound.Divider,35.51,% Clocks,,arith.fpu_div_active,0.00,5.38,
80.593338707,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.18,% Clocks,,,0.00,5.1,
80.593338707,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C1,Backend_Bound,70.40,% Slots,,,0.00,5.09,
80.593338707,S1-C1,Backend_Bound.Memory_Bound,20.89,% Slots,,,0.00,5.09,
80.593338707,S1-C1,Backend_Bound.Core_Bound,49.51,% Slots,,,0.00,5.09,<==
80.593338707,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C2,Backend_Bound,32.45,% Slots,,,0.00,5.1,
80.593338707,S1-C2,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.1,
80.593338707,S1-C2,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.1,
80.593338707,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
80.593338707,S1-C2-T0,Backend_Bound.Core_Bound.Divider,21.76,% Clocks,,arith.fpu_div_active,0.00,5.38,
80.593338707,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.76,% Clocks,,,0.00,5.1,<==
80.593338707,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C3,Bad_Speculation,16.65,% Slots,,,0.00,5.09,
80.593338707,S1-C3,Bad_Speculation.Branch_Mispredicts,16.44,% Slots,,br_misp_retired.all_branches,0.00,5.09,
80.593338707,S1-C3,Backend_Bound,29.69,% Slots,,,0.00,5.09,
80.593338707,S1-C3,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.09,
80.593338707,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.22,% Clocks,,,0.00,5.1,<==
80.593338707,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C4,Backend_Bound,18.79,% Slots,,,0.00,5.09,
80.593338707,S1-C4,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.09,
80.593338707,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.77,% Clocks,,,0.00,5.1,<==
80.593338707,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C5,Backend_Bound,18.75,% Slots,,,0.00,5.09,
80.593338707,S1-C5,Retiring,57.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
80.593338707,S1-C5,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.09,
80.593338707,S1-C5,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.1,<==
80.593338707,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.62,% Clocks,,idq.ms_switches,0.00,5.38,
80.593338707,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.11,% Clocks,,,0.00,5.1,
80.593338707,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C6,Frontend_Bound,24.51,% Slots,,,0.00,5.1,<==
80.593338707,S1-C6,Bad_Speculation,17.79,% Slots,,,0.00,5.1,
80.593338707,S1-C6,Backend_Bound,23.42,% Slots,,,0.00,5.1,
80.593338707,S1-C6,Bad_Speculation.Branch_Mispredicts,17.48,% Slots,,br_misp_retired.all_branches,0.00,5.1,
80.593338707,S1-C6,Backend_Bound.Core_Bound,17.66,% Slots,,,0.00,5.1,
80.593338707,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.88,% Clocks,,,0.00,5.1,
80.593338707,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C7,Backend_Bound,34.65,% Slots,,,0.00,5.09,
80.593338707,S1-C7,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.09,
80.593338707,S1-C7,Backend_Bound.Core_Bound,21.43,% Slots,,,0.00,5.09,
80.593338707,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
80.593338707,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.26,% Clocks,,,0.00,5.1,<==
80.593338707,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
80.593338707,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
82.124493494,S0-C0,Backend_Bound,38.20,% Slots,,,0.00,5.23,
82.124493494,S0-C0,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.22,
82.124493494,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,28.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
82.124493494,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C1,Backend_Bound,48.44,% Slots,,,0.00,5.22,<==
82.124493494,S0-C1,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.22,
82.124493494,S0-C1,Backend_Bound.Core_Bound,26.04,% Slots,,,0.00,5.22,
82.124493494,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
82.124493494,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C2,Frontend_Bound,20.01,% Slots,,,0.00,5.22,
82.124493494,S0-C2,Bad_Speculation,11.80,% Slots,,,0.00,5.22,
82.124493494,S0-C2,Backend_Bound,30.97,% Slots,,,0.00,5.22,
82.124493494,S0-C2,Bad_Speculation.Branch_Mispredicts,5.77,% Slots,,br_misp_retired.all_branches,0.00,5.22,
82.124493494,S0-C2,Bad_Speculation.Machine_Clears,6.03,% Slots,This metric represents fraction of slots the CPU has wasted due to Machine Clears...,machine_clears.count,0.00,5.22,
82.124493494,S0-C2,Backend_Bound.Memory_Bound,18.99,% Slots,,,0.00,5.22,
82.124493494,S0-C2,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.22,
82.124493494,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
82.124493494,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C3,Backend_Bound,44.76,% Slots,,,0.00,5.22,
82.124493494,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
82.124493494,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
82.124493494,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C4,Frontend_Bound,25.62,% Slots,,,0.00,5.22,
82.124493494,S0-C4,Backend_Bound,24.06,% Slots,,,0.00,5.22,
82.124493494,S0-C4,Retiring,37.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
82.124493494,S0-C4,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.22,
82.124493494,S0-C4,Backend_Bound.Core_Bound,98.37,% Slots,,,0.00,5.22,
82.124493494,S0-C4,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.22,<==
82.124493494,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
82.124493494,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.76,% Clocks,,idq.ms_switches,0.00,5.23,
82.124493494,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.32,% Clocks,,,0.00,5.23,
82.124493494,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C5,Backend_Bound,32.07,% Slots,,,0.00,5.23,<==
82.124493494,S0-C5,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.22,
82.124493494,S0-C5,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.22,
82.124493494,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
82.124493494,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.26,% Clocks,,,0.00,5.23,
82.124493494,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
82.124493494,S0-C6,Backend_Bound,23.09,% Slots,,,0.00,5.22,
82.124493494,S0-C6,Retiring,56.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
82.124493494,S0-C6,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.22,
82.124493494,S0-C6,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.22,<==
82.124493494,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.23,
82.124493494,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.91,% Clocks,,,0.00,5.22,
82.124493494,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C7,Backend_Bound,26.45,% Slots,,,0.00,5.23,
82.124493494,S0-C7,Retiring,52.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
82.124493494,S0-C7,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.22,<==
82.124493494,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.22,
82.124493494,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C0,Frontend_Bound,21.49,% Slots,,,0.00,5.23,
82.124493494,S1-C0,Bad_Speculation,10.84,% Slots,,,0.00,5.23,
82.124493494,S1-C0,Backend_Bound,30.97,% Slots,,,0.00,5.23,
82.124493494,S1-C0,Retiring,33.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
82.124493494,S1-C0,Frontend_Bound.Frontend_Latency,15.77,% Slots,,rs_events.empty_end,0.00,5.23,
82.124493494,S1-C0,Bad_Speculation.Branch_Mispredicts,6.44,% Slots,,br_misp_retired.all_branches,0.00,5.22,
82.124493494,S1-C0,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.22,
82.124493494,S1-C0,Retiring.Microcode_Sequencer,3.22,% Slots,,idq.ms_uops,0.00,5.22,<==
82.124493494,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
82.124493494,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.23,
82.124493494,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
82.124493494,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C1,Frontend_Bound,20.15,% Slots,,,0.00,5.23,
82.124493494,S1-C1,Backend_Bound,22.88,% Slots,,,0.00,5.23,
82.124493494,S1-C1,Retiring,54.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
82.124493494,S1-C1,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.23,
82.124493494,S1-C1,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.22,
82.124493494,S1-C1,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.22,<==
82.124493494,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.04,% Clocks,,idq.ms_switches,0.00,5.23,
82.124493494,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
82.124493494,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C2,Backend_Bound,44.07,% Slots,,,0.00,5.22,
82.124493494,S1-C2,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.22,
82.124493494,S1-C2,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.22,
82.124493494,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,25.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
82.124493494,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C3,Backend_Bound,32.05,% Slots,,,0.00,5.23,
82.124493494,S1-C3,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.22,
82.124493494,S1-C3,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.22,
82.124493494,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
82.124493494,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.28,% Clocks,,,0.00,5.23,
82.124493494,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
82.124493494,S1-C4,Backend_Bound,23.48,% Slots,,,0.00,5.22,
82.124493494,S1-C4,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.22,
82.124493494,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.68,% Clocks,,,0.00,5.23,<==
82.124493494,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C5,Backend_Bound,38.72,% Slots,,,0.00,5.22,
82.124493494,S1-C5,Backend_Bound.Memory_Bound,25.30,% Slots,,,0.00,5.22,
82.124493494,S1-C5,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.22,
82.124493494,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,24.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
82.124493494,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.33,% Clocks,,,0.00,5.23,
82.124493494,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C6,Frontend_Bound,20.62,% Slots,,,0.00,5.23,
82.124493494,S1-C6,Backend_Bound,39.03,% Slots,,,0.00,5.23,
82.124493494,S1-C6,Retiring,36.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
82.124493494,S1-C6,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.23,
82.124493494,S1-C6,Retiring.Microcode_Sequencer,4.90,% Slots,,idq.ms_uops,0.00,5.23,
82.124493494,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
82.124493494,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.22,
82.124493494,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
82.124493494,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
82.124493494,S1-C7,Backend_Bound,34.90,% Slots,,,0.00,5.23,<==
82.124493494,S1-C7,Retiring,31.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
82.124493494,S1-C7,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.22,
82.124493494,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.22,
82.124493494,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
82.124493494,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
82.124493494,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
82.124493494,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
83.568814753,S0-C0,Backend_Bound,49.20,% Slots,,,0.00,5.28,<==
83.568814753,S0-C0,Backend_Bound.Memory_Bound,25.67,% Slots,,,0.00,5.18,
83.568814753,S0-C0,Backend_Bound.Core_Bound,23.53,% Slots,,,0.00,5.18,
83.568814753,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,26.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
83.568814753,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
83.568814753,S0-C1,Backend_Bound,50.06,% Slots,,,0.00,5.28,
83.568814753,S0-C1,Backend_Bound.Memory_Bound,49.55,% Slots,,,0.00,5.18,
83.568814753,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,37.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
83.568814753,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
83.568814753,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
83.568814753,S0-C2,Backend_Bound,15.63,% Slots,,,0.00,5.27,
83.568814753,S0-C2,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.24,
83.568814753,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.19,% Clocks,,,0.00,5.26,<==
83.568814753,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
83.568814753,S0-C3,Backend_Bound,46.65,% Slots,,,0.00,5.28,
83.568814753,S0-C3,Retiring,42.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
83.568814753,S0-C3,Backend_Bound.Core_Bound,54.27,% Slots,,,0.00,5.07,
83.568814753,S0-C3,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.28,
83.568814753,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.52,% Clocks,,idq.ms_switches,0.00,5.27,
83.568814753,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.22,% Clocks,,,0.00,5.26,<==
83.568814753,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
83.568814753,S0-C4,Backend_Bound,56.00,% Slots,,,0.00,5.28,<==
83.568814753,S0-C4,Backend_Bound.Memory_Bound,29.91,% Slots,,,0.00,5.19,
83.568814753,S0-C4,Backend_Bound.Core_Bound,26.09,% Slots,,,0.00,5.19,
83.568814753,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,22.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
83.568814753,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
83.568814753,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S0-C5,Backend_Bound,57.03,% Slots,,,0.00,5.28,
83.568814753,S0-C5,Retiring,39.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
83.568814753,S0-C5,Backend_Bound.Memory_Bound,76.27,% Slots,,,0.00,5.08,
83.568814753,S0-C5,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.27,
83.568814753,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.27,
83.568814753,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
83.568814753,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S0-C6,Backend_Bound,30.23,% Slots,,,0.00,5.28,<==
83.568814753,S0-C6,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.24,
83.568814753,S0-C6,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.24,
83.568814753,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
83.568814753,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
83.568814753,S0-C6-T0,Backend_Bound.Core_Bound.Divider,24.67,% Clocks,,arith.fpu_div_active,0.00,5.27,
83.568814753,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.64,% Clocks,,,0.00,5.26,
83.568814753,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S0-C7,Backend_Bound,20.94,% Slots,,,0.00,5.28,
83.568814753,S0-C7,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.24,
83.568814753,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.05,% Clocks,,arith.fpu_div_active,0.00,5.27,
83.568814753,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.77,% Clocks,,,0.00,5.26,<==
83.568814753,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S1-C0,Backend_Bound,13.29,% Slots,,,0.00,5.28,<==
83.568814753,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S1-C1,Frontend_Bound,26.43,% Slots,,,0.00,5.28,
83.568814753,S1-C1,Retiring,54.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
83.568814753,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.28,
83.568814753,S1-C1,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.28,<==
83.568814753,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.96,% Clocks,,idq.ms_switches,0.00,5.27,
83.568814753,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S1-C2,Frontend_Bound,34.67,% Slots,,,0.00,5.27,
83.568814753,S1-C2,Backend_Bound,22.39,% Slots,,,0.00,5.27,
83.568814753,S1-C2,Retiring,31.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
83.568814753,S1-C2,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.14,<==
83.568814753,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.27,
83.568814753,S1-C2,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.08,
83.568814753,S1-C2,Retiring.Microcode_Sequencer,2.80,% Slots,,idq.ms_uops,0.00,5.28,
83.568814753,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.27,
83.568814753,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
83.568814753,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.50,% Clocks,,idq.ms_switches,0.00,5.27,
83.568814753,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.36,% Core_Clocks,,,0.00,5.27,
83.568814753,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S1-C3,Backend_Bound,36.51,% Slots,,,0.00,5.27,<==
83.568814753,S1-C3,Backend_Bound.Memory_Bound,19.03,% Slots,,,0.00,5.2,
83.568814753,S1-C3,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.2,
83.568814753,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.09,% Clocks,,,0.00,5.26,
83.568814753,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
83.568814753,S1-C4,Frontend_Bound,20.33,% Slots,,,0.00,5.28,
83.568814753,S1-C4,Backend_Bound,18.39,% Slots,,,0.00,5.28,
83.568814753,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.28,
83.568814753,S1-C4,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.25,
83.568814753,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.77,% Core_Clocks,,,0.00,5.27,<==
83.568814753,S1-C4-T0,Backend_Bound.Core_Bound.Divider,32.48,% Clocks,,arith.fpu_div_active,0.00,5.27,
83.568814753,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.05,% Clocks,,,0.00,5.26,
83.568814753,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
83.568814753,S1-C5,Frontend_Bound,27.16,% Slots,,,0.00,5.28,
83.568814753,S1-C5,Backend_Bound,42.51,% Slots,,,0.00,5.28,
83.568814753,S1-C5,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
83.568814753,S1-C5,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.14,
83.568814753,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.11,% Slots,,,0.00,5.28,
83.568814753,S1-C5,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.09,
83.568814753,S1-C5,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.09,
83.568814753,S1-C5,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.27,
83.568814753,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.27,
83.568814753,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.82,% Core_Clocks,,,0.00,5.27,
83.568814753,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
83.568814753,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
83.568814753,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.26,
83.568814753,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
83.568814753,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.05,% Slots,,,0.00,5.28,
83.568814753,S1-C6,Backend_Bound.Memory_Bound,83.97,% Slots,,,0.00,5.09,<==
83.568814753,S1-C6,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.28,
83.568814753,S1-C6,Backend_Bound,48.84,% Slots,,,0.00,5.28,
83.568814753,S1-C6,Retiring,29.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
83.568814753,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.59,% Clocks,,idq.ms_switches,0.00,5.27,
83.568814753,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.10,% Core_Clocks,,,0.00,5.27,
83.568814753,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.12,% Core_Clocks,,,0.00,5.27,
83.568814753,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
83.568814753,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
83.568814753,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
83.568814753,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
83.568814753,S1-C7,Backend_Bound,64.65,% Slots,,,0.00,5.28,
83.568814753,S1-C7,Backend_Bound.Memory_Bound,43.78,% Slots,,,0.00,5.2,
83.568814753,S1-C7,Backend_Bound.Core_Bound,20.86,% Slots,,,0.00,5.2,
83.568814753,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,41.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
83.568814753,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
83.568814753,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
83.568814753,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
83.568814753,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
83.568814753,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
83.568814753,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
83.568814753,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
83.568814753,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
83.568814753,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
83.568814753,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
85.10143486,S0-C0,Backend_Bound,23.33,% Slots,,,0.00,5.21,
85.10143486,S0-C0,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.21,
85.10143486,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.88,% Clocks,,arith.fpu_div_active,0.00,5.21,
85.10143486,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.83,% Clocks,,,0.00,5.22,<==
85.10143486,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C1,Frontend_Bound,28.11,% Slots,,,0.00,5.21,
85.10143486,S0-C1,Bad_Speculation,12.05,% Slots,,,0.00,5.21,
85.10143486,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.55,% Slots,,,0.00,5.21,
85.10143486,S0-C1,Bad_Speculation.Branch_Mispredicts,11.55,% Slots,,br_misp_retired.all_branches,0.00,5.21,
85.10143486,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.84,% Core_Clocks,,,0.00,5.21,<==
85.10143486,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.05,% Core_Clocks,,,0.00,5.48,
85.10143486,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S0-C2,Backend_Bound,24.27,% Slots,,,0.00,5.2,
85.10143486,S0-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.2,<==
85.10143486,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.2,
85.10143486,S0-C3,Backend_Bound,57.65,% Slots,,,0.00,5.2,<==
85.10143486,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.10,% Core_Clocks,,,0.00,5.21,
85.10143486,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C4,Bad_Speculation,11.59,% Slots,,,0.00,5.2,
85.10143486,S0-C4,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.2,
85.10143486,S0-C4,Backend_Bound,28.84,% Slots,,,0.00,5.2,
85.10143486,S0-C4,Backend_Bound.Core_Bound,39.55,% Slots,,,0.00,5.2,
85.10143486,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.64,% Clocks,,,0.00,5.22,<==
85.10143486,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S0-C5,Frontend_Bound,20.70,% Slots,,,0.00,5.21,
85.10143486,S0-C5,Backend_Bound,24.61,% Slots,,,0.00,5.21,
85.10143486,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.68,% Slots,,,0.00,5.21,
85.10143486,S0-C5,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.21,
85.10143486,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.53,% Core_Clocks,,,0.00,5.21,
85.10143486,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.65,% Core_Clocks,,,0.00,5.48,
85.10143486,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.97,% Clocks,,,0.00,5.21,<==
85.10143486,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C6,Backend_Bound,21.25,% Slots,,,0.00,5.21,
85.10143486,S0-C6,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.21,
85.10143486,S0-C6-T0,Backend_Bound.Core_Bound.Divider,23.90,% Clocks,,arith.fpu_div_active,0.00,5.22,
85.10143486,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.64,% Clocks,,,0.00,5.22,<==
85.10143486,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C7,Frontend_Bound,28.50,% Slots,,,0.00,5.21,
85.10143486,S0-C7,Bad_Speculation,13.79,% Slots,,,0.00,5.2,
85.10143486,S0-C7,Retiring,55.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
85.10143486,S0-C7,Frontend_Bound.Frontend_Latency,16.82,% Slots,,rs_events.empty_end,0.00,5.21,
85.10143486,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.21,
85.10143486,S0-C7,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.2,
85.10143486,S0-C7,Retiring.Microcode_Sequencer,3.31,% Slots,,idq.ms_uops,0.00,5.2,<==
85.10143486,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.22,
85.10143486,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.06,% Core_Clocks,,,0.00,5.48,
85.10143486,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C0,Backend_Bound,32.04,% Slots,,,0.00,5.21,<==
85.10143486,S1-C0,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.21,
85.10143486,S1-C0,Backend_Bound.Core_Bound,18.30,% Slots,,,0.00,5.21,
85.10143486,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
85.10143486,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.76,% Clocks,,,0.00,5.22,
85.10143486,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C1,Frontend_Bound,22.95,% Slots,,,0.00,5.21,
85.10143486,S1-C1,Backend_Bound,15.25,% Slots,,,0.00,5.21,
85.10143486,S1-C1,Retiring,47.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
85.10143486,S1-C1,Frontend_Bound.Frontend_Latency,21.26,% Slots,,rs_events.empty_end,0.00,5.21,
85.10143486,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.36,% Slots,,,0.00,5.21,
85.10143486,S1-C1,Backend_Bound.Core_Bound,71.42,% Slots,,,0.00,5.2,
85.10143486,S1-C1,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.2,<==
85.10143486,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.48,% Clocks,,idq.ms_switches,0.00,5.22,
85.10143486,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.25,% Core_Clocks,,,0.00,5.48,
85.10143486,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.22,% Clocks,,arith.fpu_div_active,0.00,5.22,
85.10143486,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C2,Backend_Bound,20.29,% Slots,,,0.00,5.21,
85.10143486,S1-C2,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.21,
85.10143486,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.08,% Clocks,,,0.00,5.22,<==
85.10143486,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C3,Backend_Bound,26.74,% Slots,,,0.00,5.21,
85.10143486,S1-C3,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.21,
85.10143486,S1-C3,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.21,<==
85.10143486,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
85.10143486,S1-C3-T0,Backend_Bound.Core_Bound.Divider,29.62,% Clocks,,arith.fpu_div_active,0.00,5.22,
85.10143486,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.22,
85.10143486,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C4,Backend_Bound,34.93,% Slots,,,0.00,5.2,
85.10143486,S1-C4,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.2,
85.10143486,S1-C4,Backend_Bound.Core_Bound,23.22,% Slots,,,0.00,5.2,
85.10143486,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
85.10143486,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.52,% Clocks,,,0.00,5.22,<==
85.10143486,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C5,Backend_Bound,19.85,% Slots,,,0.00,5.2,
85.10143486,S1-C5,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.2,
85.10143486,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.59,% Clocks,,,0.00,5.21,<==
85.10143486,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C6,Backend_Bound,57.06,% Slots,,,0.00,5.21,
85.10143486,S1-C6,Backend_Bound.Core_Bound,79.22,% Slots,,,0.00,5.21,
85.10143486,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.07,% Clocks,,,0.00,5.21,<==
85.10143486,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C7,Frontend_Bound,35.75,% Slots,,,0.00,5.2,
85.10143486,S1-C7,Backend_Bound,13.89,% Slots,,,0.00,5.2,
85.10143486,S1-C7,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.2,<==
85.10143486,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.2,
85.10143486,S1-C7,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.2,
85.10143486,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.22,
85.10143486,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
85.10143486,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.52,% Core_Clocks,,,0.00,5.22,
85.10143486,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.48,
85.10143486,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
85.10143486,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
85.10143486,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
85.10143486,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
86.639243135,S0-C0,Backend_Bound,58.21,% Slots,,,0.00,5.21,<==
86.639243135,S0-C0,Backend_Bound.Memory_Bound,28.15,% Slots,,,0.00,5.2,
86.639243135,S0-C0,Backend_Bound.Core_Bound,30.06,% Slots,,,0.00,5.2,
86.639243135,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
86.639243135,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.95,% Clocks,,,0.00,5.19,
86.639243135,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C1,Backend_Bound,29.75,% Slots,,,0.00,5.2,
86.639243135,S0-C1,Retiring,54.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
86.639243135,S0-C1,Backend_Bound.Core_Bound,22.52,% Slots,,,0.00,5.2,
86.639243135,S0-C1,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.21,<==
86.639243135,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.46,
86.639243135,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S0-C2,Backend_Bound,30.02,% Slots,,,0.00,5.2,
86.639243135,S0-C2,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.2,
86.639243135,S0-C2,Backend_Bound.Core_Bound,18.87,% Slots,,,0.00,5.2,
86.639243135,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
86.639243135,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.97,% Clocks,,,0.00,5.2,<==
86.639243135,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C3,Frontend_Bound,21.46,% Slots,,,0.00,5.2,
86.639243135,S0-C3,Backend_Bound,33.31,% Slots,,,0.00,5.2,<==
86.639243135,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.2,
86.639243135,S0-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.2,
86.639243135,S0-C3,Backend_Bound.Core_Bound,19.11,% Slots,,,0.00,5.2,
86.639243135,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
86.639243135,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.66,% Clocks,,,0.00,5.2,
86.639243135,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S0-C4,Backend_Bound,38.27,% Slots,,,0.00,5.21,
86.639243135,S0-C4,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.2,
86.639243135,S0-C4,Backend_Bound.Core_Bound,25.54,% Slots,,,0.00,5.2,
86.639243135,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
86.639243135,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.78,% Clocks,,,0.00,5.2,<==
86.639243135,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C5,Backend_Bound,34.01,% Slots,,,0.00,5.2,
86.639243135,S0-C5,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.2,
86.639243135,S0-C5,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.2,<==
86.639243135,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,28.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S0-C6,Backend_Bound,40.55,% Slots,,,0.00,5.2,<==
86.639243135,S0-C6,Backend_Bound.Memory_Bound,19.73,% Slots,,,0.00,5.2,
86.639243135,S0-C6,Backend_Bound.Core_Bound,20.82,% Slots,,,0.00,5.2,
86.639243135,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C7,Backend_Bound,49.81,% Slots,,,0.00,5.21,
86.639243135,S0-C7,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.2,
86.639243135,S0-C7,Backend_Bound.Core_Bound,32.05,% Slots,,,0.00,5.2,<==
86.639243135,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
86.639243135,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C0,Backend_Bound,37.54,% Slots,,,0.00,5.2,
86.639243135,S1-C0,Backend_Bound.Memory_Bound,13.65,% Slots,,,0.00,5.2,
86.639243135,S1-C0,Backend_Bound.Core_Bound,23.89,% Slots,,,0.00,5.2,
86.639243135,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
86.639243135,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.56,% Clocks,,,0.00,5.2,<==
86.639243135,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C1,Backend_Bound,29.12,% Slots,,,0.00,5.2,<==
86.639243135,S1-C1,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.2,
86.639243135,S1-C1,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.2,
86.639243135,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
86.639243135,S1-C1-T0,Backend_Bound.Core_Bound.Divider,26.84,% Clocks,,arith.fpu_div_active,0.00,5.2,
86.639243135,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.10,% Clocks,,,0.00,5.2,
86.639243135,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C2,Backend_Bound,39.68,% Slots,,,0.00,5.2,<==
86.639243135,S1-C2,Backend_Bound.Memory_Bound,18.12,% Slots,,,0.00,5.2,
86.639243135,S1-C2,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.2,
86.639243135,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,28.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C3,Backend_Bound,36.62,% Slots,,,0.00,5.2,
86.639243135,S1-C3,Backend_Bound.Memory_Bound,14.38,% Slots,,,0.00,5.2,
86.639243135,S1-C3,Backend_Bound.Core_Bound,22.24,% Slots,,,0.00,5.2,<==
86.639243135,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
86.639243135,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C4,Backend_Bound,39.12,% Slots,,,0.00,5.21,
86.639243135,S1-C4,Retiring,27.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
86.639243135,S1-C4,Backend_Bound.Memory_Bound,11.81,% Slots,,,0.00,5.2,
86.639243135,S1-C4,Backend_Bound.Core_Bound,27.32,% Slots,,,0.00,5.2,<==
86.639243135,S1-C4,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.35,
86.639243135,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.2,
86.639243135,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C5,Backend_Bound,47.12,% Slots,,,0.00,5.2,
86.639243135,S1-C5,Retiring,42.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
86.639243135,S1-C5,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.2,
86.639243135,S1-C5,Backend_Bound.Core_Bound,28.84,% Slots,,,0.00,5.2,<==
86.639243135,S1-C5,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.36,
86.639243135,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.77,% Clocks,,idq.ms_switches,0.00,5.2,
86.639243135,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
86.639243135,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C6,Frontend_Bound,26.55,% Slots,,,0.00,5.2,
86.639243135,S1-C6,Backend_Bound,22.75,% Slots,,,0.00,5.2,
86.639243135,S1-C6,Retiring,34.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
86.639243135,S1-C6,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.2,
86.639243135,S1-C6,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.2,
86.639243135,S1-C6,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.36,<==
86.639243135,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.2,
86.639243135,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
86.639243135,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.2,
86.639243135,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.49,% Clocks,,,0.00,5.2,
86.639243135,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C7,Backend_Bound,26.30,% Slots,,,0.00,5.46,
86.639243135,S1-C7,Backend_Bound.Core_Bound,21.81,% Slots,,,0.00,5.2,
86.639243135,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.64,% Clocks,,,0.00,5.2,<==
86.639243135,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
86.639243135,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
86.639243135,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
86.639243135,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
88.104705178,S0-C0,Frontend_Bound,39.40,% Slots,,,0.00,5.19,
88.104705178,S0-C0,Bad_Speculation,10.25,% Slots,,,0.00,5.19,
88.104705178,S0-C0,Backend_Bound,10.33,% Slots,,,0.00,5.19,
88.104705178,S0-C0,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
88.104705178,S0-C0,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.19,
88.104705178,S0-C0,Frontend_Bound.Frontend_Bandwidth,29.03,% Slots,,,0.00,5.19,
88.104705178,S0-C0,Bad_Speculation.Branch_Mispredicts,9.92,% Slots,,br_misp_retired.all_branches,0.00,5.19,
88.104705178,S0-C0,Retiring.Microcode_Sequencer,4.86,% Slots,,idq.ms_uops,0.00,5.19,
88.104705178,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
88.104705178,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.19,
88.104705178,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.65,% Core_Clocks,,,0.00,5.19,<==
88.104705178,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.50,% Core_Clocks,,,0.00,5.19,
88.104705178,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C1,Backend_Bound,41.06,% Slots,,,0.00,5.18,
88.104705178,S0-C1,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.18,
88.104705178,S0-C1,Backend_Bound.Core_Bound,23.96,% Slots,,,0.00,5.18,<==
88.104705178,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
88.104705178,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
88.104705178,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C2,Backend_Bound,19.83,% Slots,,,0.00,5.19,
88.104705178,S0-C2,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.19,
88.104705178,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.11,% Clocks,,,0.00,5.19,<==
88.104705178,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C3,Backend_Bound,73.71,% Slots,,,0.00,5.19,
88.104705178,S0-C3,Backend_Bound.Memory_Bound,57.24,% Slots,,,0.00,5.19,
88.104705178,S0-C3,Backend_Bound.Core_Bound,16.46,% Slots,,,0.00,5.19,
88.104705178,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
88.104705178,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.02,% Clocks,,,0.00,5.19,
88.104705178,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
88.104705178,S0-C4,Frontend_Bound,29.04,% Slots,,,0.00,5.19,
88.104705178,S0-C4,Backend_Bound,36.45,% Slots,,,0.00,5.19,
88.104705178,S0-C4,Retiring,24.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
88.104705178,S0-C4,Frontend_Bound.Frontend_Latency,26.17,% Slots,,rs_events.empty_end,0.00,5.19,
88.104705178,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.19,
88.104705178,S0-C4,Backend_Bound.Memory_Bound,32.93,% Slots,,,0.00,5.19,
88.104705178,S0-C4,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.19,
88.104705178,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.56,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.19,
88.104705178,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.51,% Clocks,,idq.ms_switches,0.00,5.19,
88.104705178,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
88.104705178,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C5,Backend_Bound,53.03,% Slots,,,0.00,5.18,
88.104705178,S0-C5,Retiring,35.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
88.104705178,S0-C5,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.18,
88.104705178,S0-C5,Backend_Bound.Core_Bound,40.78,% Slots,,,0.00,5.18,<==
88.104705178,S0-C5,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.19,
88.104705178,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.44,% Clocks,,idq.ms_switches,0.00,5.19,
88.104705178,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
88.104705178,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C6,Backend_Bound,70.20,% Slots,,,0.00,5.19,
88.104705178,S0-C6,Retiring,28.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
88.104705178,S0-C6,Backend_Bound.Memory_Bound,40.52,% Slots,,,0.00,5.19,
88.104705178,S0-C6,Backend_Bound.Core_Bound,29.68,% Slots,,,0.00,5.19,
88.104705178,S0-C6,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.19,
88.104705178,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.47,
88.104705178,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,58.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
88.104705178,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.75,% Clocks,,,0.00,5.19,
88.104705178,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
88.104705178,S0-C7,Backend_Bound,22.19,% Slots,,,0.00,5.19,
88.104705178,S0-C7,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.19,<==
88.104705178,S0-C7-T0,Backend_Bound.Core_Bound.Divider,32.73,% Clocks,,arith.fpu_div_active,0.00,5.19,
88.104705178,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.04,% Clocks,,,0.00,5.19,
88.104705178,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
88.104705178,S1-C0,Backend_Bound,22.78,% Slots,,,0.00,5.19,
88.104705178,S1-C0,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.18,
88.104705178,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.96,% Clocks,,,0.00,5.19,<==
88.104705178,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C1,Backend_Bound,22.95,% Slots,,,0.00,5.19,
88.104705178,S1-C1,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.19,<==
88.104705178,S1-C1-T0,Backend_Bound.Core_Bound.Divider,32.53,% Clocks,,arith.fpu_div_active,0.00,5.19,
88.104705178,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.78,% Clocks,,,0.00,5.19,
88.104705178,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C2,Backend_Bound,47.74,% Slots,,,0.00,5.19,
88.104705178,S1-C2,Retiring,31.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
88.104705178,S1-C2,Backend_Bound.Core_Bound,38.95,% Slots,,,0.00,5.19,<==
88.104705178,S1-C2,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.19,
88.104705178,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.46,% Clocks,,idq.ms_switches,0.00,5.47,
88.104705178,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C3,Backend_Bound,38.05,% Slots,,,0.00,5.19,
88.104705178,S1-C3,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.19,
88.104705178,S1-C3,Backend_Bound.Core_Bound,22.66,% Slots,,,0.00,5.19,<==
88.104705178,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
88.104705178,S1-C3-T0,Backend_Bound.Core_Bound.Divider,28.76,% Clocks,,arith.fpu_div_active,0.00,5.19,
88.104705178,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.35,% Clocks,,,0.00,5.18,
88.104705178,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C4,Backend_Bound,57.09,% Slots,,,0.00,5.19,
88.104705178,S1-C4,Retiring,29.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
88.104705178,S1-C4,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.18,
88.104705178,S1-C4,Backend_Bound.Core_Bound,39.46,% Slots,,,0.00,5.18,<==
88.104705178,S1-C4,Retiring.Microcode_Sequencer,10.70,% Slots,,idq.ms_uops,0.00,5.19,
88.104705178,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.02,% Clocks,,idq.ms_switches,0.00,5.46,
88.104705178,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
88.104705178,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C5,Frontend_Bound,36.31,% Slots,,,0.00,5.19,<==
88.104705178,S1-C5,Backend_Bound,10.39,% Slots,,,0.00,5.19,
88.104705178,S1-C5,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.19,
88.104705178,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.40,% Slots,,,0.00,5.19,
88.104705178,S1-C5,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.19,
88.104705178,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.46,
88.104705178,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
88.104705178,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.48,% Core_Clocks,,,0.00,5.19,
88.104705178,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C6,Backend_Bound,34.53,% Slots,,,0.00,5.19,<==
88.104705178,S1-C6,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.19,
88.104705178,S1-C6,Backend_Bound.Core_Bound,16.99,% Slots,,,0.00,5.19,
88.104705178,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
88.104705178,S1-C6-T0,Backend_Bound.Core_Bound.Divider,24.70,% Clocks,,arith.fpu_div_active,0.00,5.19,
88.104705178,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C7,Backend_Bound,44.71,% Slots,,,0.00,5.19,
88.104705178,S1-C7,Backend_Bound.Memory_Bound,30.92,% Slots,,,0.00,5.18,
88.104705178,S1-C7,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.18,
88.104705178,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,32.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
88.104705178,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
88.104705178,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
88.104705178,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
89.580414349,S0-C0,Backend_Bound,39.38,% Slots,,,0.00,5.16,
89.580414349,S0-C0,Backend_Bound.Memory_Bound,31.06,% Slots,,,0.00,5.15,
89.580414349,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
89.580414349,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C1,Frontend_Bound,27.37,% Slots,,,0.00,5.16,
89.580414349,S0-C1,Backend_Bound,38.05,% Slots,,,0.00,5.16,
89.580414349,S0-C1,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.580414349,S0-C1,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.16,
89.580414349,S0-C1,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.15,
89.580414349,S0-C1,Backend_Bound.Core_Bound,24.86,% Slots,,,0.00,5.15,<==
89.580414349,S0-C1,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.15,
89.580414349,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.15,
89.580414349,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
89.580414349,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
89.580414349,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C2,Backend_Bound,37.34,% Slots,,,0.00,5.16,
89.580414349,S0-C2,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.15,
89.580414349,S0-C2,Backend_Bound.Core_Bound,23.02,% Slots,,,0.00,5.15,<==
89.580414349,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.580414349,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C3,Backend_Bound,25.39,% Slots,,,0.00,5.15,
89.580414349,S0-C3,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,5.15,
89.580414349,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.47,% Clocks,,,0.00,5.15,<==
89.580414349,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
89.580414349,S0-C4,Bad_Speculation,14.63,% Slots,,,0.00,5.16,
89.580414349,S0-C4,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.16,
89.580414349,S0-C4,Backend_Bound,49.35,% Slots,,,0.00,5.16,
89.580414349,S0-C4,Retiring,31.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.580414349,S0-C4,Backend_Bound.Memory_Bound,30.87,% Slots,,,0.00,5.15,
89.580414349,S0-C4,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.15,
89.580414349,S0-C4,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.15,
89.580414349,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.14,
89.580414349,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
89.580414349,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C5,Backend_Bound,22.07,% Slots,,,0.00,5.15,
89.580414349,S0-C5,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.15,<==
89.580414349,S0-C5-T0,Backend_Bound.Core_Bound.Divider,31.18,% Clocks,,arith.fpu_div_active,0.00,5.42,
89.580414349,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.98,% Clocks,,,0.00,5.15,
89.580414349,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
89.580414349,S0-C6,Backend_Bound,21.90,% Slots,,,0.00,5.15,
89.580414349,S0-C6,Retiring,54.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.580414349,S0-C6,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.15,
89.580414349,S0-C6,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.15,<==
89.580414349,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.15,
89.580414349,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.77,% Clocks,,,0.00,5.15,
89.580414349,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C7,Backend_Bound,30.29,% Slots,,,0.00,5.16,
89.580414349,S0-C7,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.15,
89.580414349,S0-C7,Backend_Bound.Core_Bound,19.46,% Slots,,,0.00,5.15,
89.580414349,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
89.580414349,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.57,% Clocks,,arith.fpu_div_active,0.00,5.42,
89.580414349,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.10,% Clocks,,,0.00,5.15,<==
89.580414349,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
89.580414349,S1-C0,Backend_Bound,41.39,% Slots,,,0.00,5.15,
89.580414349,S1-C0,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.15,
89.580414349,S1-C0,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.15,
89.580414349,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.580414349,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.65,% Clocks,,,0.00,5.15,<==
89.580414349,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
89.580414349,S1-C1,Backend_Bound,40.82,% Slots,,,0.00,5.16,
89.580414349,S1-C1,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.15,
89.580414349,S1-C1,Backend_Bound.Core_Bound,24.98,% Slots,,,0.00,5.15,
89.580414349,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
89.580414349,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.56,% Clocks,,,0.00,5.15,<==
89.580414349,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
89.580414349,S1-C2,Backend_Bound,79.35,% Slots,,,0.00,5.15,
89.580414349,S1-C2,Retiring,37.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
89.580414349,S1-C2,Backend_Bound.Memory_Bound,45.33,% Slots,,,0.00,5.15,<==
89.580414349,S1-C2,Backend_Bound.Core_Bound,34.02,% Slots,,,0.00,5.15,
89.580414349,S1-C2,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.14,
89.580414349,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.24,% Clocks,,idq.ms_switches,0.00,5.15,
89.580414349,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.580414349,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
89.580414349,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.60,% Clocks,,,0.00,5.15,
89.580414349,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C3,Backend_Bound,26.00,% Slots,,,0.00,5.16,<==
89.580414349,S1-C3,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.15,
89.580414349,S1-C3,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.15,
89.580414349,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
89.580414349,S1-C3-T0,Backend_Bound.Core_Bound.Divider,32.65,% Clocks,,arith.fpu_div_active,0.00,5.42,
89.580414349,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.58,% Clocks,,,0.00,5.15,
89.580414349,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C4,Backend_Bound,20.84,% Slots,,,0.00,5.15,
89.580414349,S1-C4,Retiring,62.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
89.580414349,S1-C4,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.15,
89.580414349,S1-C4,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.14,<==
89.580414349,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.14,
89.580414349,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.66,% Clocks,,,0.00,5.15,
89.580414349,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C5,Frontend_Bound,27.18,% Slots,,,0.00,5.15,
89.580414349,S1-C5,Backend_Bound,40.05,% Slots,,,0.00,5.15,<==
89.580414349,S1-C5,Retiring,22.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
89.580414349,S1-C5,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.15,
89.580414349,S1-C5,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.15,
89.580414349,S1-C5,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.15,
89.580414349,S1-C5,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.14,
89.580414349,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,0.00,5.16,
89.580414349,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
89.580414349,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.08,% Clocks,,idq.ms_switches,0.00,5.16,
89.580414349,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.580414349,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
89.580414349,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.60,% Clocks,,,0.00,5.15,
89.580414349,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C6,Backend_Bound,20.97,% Slots,,,0.00,5.16,
89.580414349,S1-C6,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.15,
89.580414349,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.51,% Clocks,,,0.00,5.15,<==
89.580414349,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C7,Backend_Bound,32.21,% Slots,,,0.00,5.16,
89.580414349,S1-C7,Backend_Bound.Core_Bound,22.34,% Slots,,,0.00,5.15,
89.580414349,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.18,% Clocks,,,0.00,5.15,<==
89.580414349,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
89.580414349,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
89.580414349,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
89.580414349,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
89.580414349,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
91.005244465,S0-C0,Backend_Bound,35.14,% Slots,,,0.00,5.05,
91.005244465,S0-C0,Backend_Bound.Core_Bound,26.53,% Slots,,,0.00,5.05,
91.005244465,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.73,% Clocks,,,0.00,5.33,<==
91.005244465,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C1,Backend_Bound,55.63,% Slots,,,0.00,5.05,
91.005244465,S0-C1,Retiring,24.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
91.005244465,S0-C1,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.05,
91.005244465,S0-C1,Backend_Bound.Core_Bound,39.83,% Slots,,,0.00,5.05,<==
91.005244465,S0-C1,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.05,
91.005244465,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.34,
91.005244465,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
91.005244465,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
91.005244465,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C2,Backend_Bound,29.56,% Slots,,,0.00,5.05,
91.005244465,S0-C2,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.05,
91.005244465,S0-C2,Backend_Bound.Core_Bound,18.63,% Slots,,,0.00,5.05,
91.005244465,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.43,% Clocks,,,0.00,5.34,<==
91.005244465,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C3,Backend_Bound,50.74,% Slots,,,0.00,5.05,
91.005244465,S0-C3,Backend_Bound.Memory_Bound,28.54,% Slots,,,0.00,5.05,<==
91.005244465,S0-C3,Backend_Bound.Core_Bound,22.20,% Slots,,,0.00,5.05,
91.005244465,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
91.005244465,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
91.005244465,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.79,% Clocks,,,0.00,5.34,
91.005244465,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C4,Frontend_Bound,20.56,% Slots,,,0.00,5.04,
91.005244465,S0-C4,Backend_Bound,47.41,% Slots,,,0.00,5.04,<==
91.005244465,S0-C4,Retiring,30.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
91.005244465,S0-C4,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,0.00,5.04,
91.005244465,S0-C4,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.04,
91.005244465,S0-C4,Backend_Bound.Core_Bound,26.17,% Slots,,,0.00,5.04,
91.005244465,S0-C4,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.33,
91.005244465,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.34,
91.005244465,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.96,% Clocks,,idq.ms_switches,0.00,5.34,
91.005244465,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
91.005244465,S0-C5,Backend_Bound,31.26,% Slots,,,0.00,5.05,
91.005244465,S0-C5,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.05,
91.005244465,S0-C5,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.05,
91.005244465,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
91.005244465,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.50,% Clocks,,,0.00,5.34,<==
91.005244465,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C6,Backend_Bound,21.37,% Slots,,,0.00,5.05,
91.005244465,S0-C6,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.05,
91.005244465,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.04,% Clocks,,,0.00,5.33,<==
91.005244465,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C7,Backend_Bound,57.60,% Slots,,,0.00,5.05,<==
91.005244465,S0-C7,Backend_Bound.Memory_Bound,30.54,% Slots,,,0.00,5.05,
91.005244465,S0-C7,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.05,
91.005244465,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,41.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
91.005244465,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.53,% Clocks,,,0.00,5.34,
91.005244465,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C0,Frontend_Bound,21.76,% Slots,,,0.00,5.06,
91.005244465,S1-C0,Backend_Bound,14.22,% Slots,,,0.00,5.06,
91.005244465,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.06,<==
91.005244465,S1-C0,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.05,
91.005244465,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.32,% Core_Clocks,,,0.00,5.34,
91.005244465,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.14,% Core_Clocks,,,0.00,5.06,
91.005244465,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.52,% Clocks,,,0.00,5.34,
91.005244465,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C1,Backend_Bound,21.35,% Slots,,,0.00,5.05,
91.005244465,S1-C1,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,5.05,
91.005244465,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
91.005244465,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C2,Backend_Bound,39.22,% Slots,,,0.00,5.05,
91.005244465,S1-C2,Retiring,36.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
91.005244465,S1-C2,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.05,
91.005244465,S1-C2,Backend_Bound.Core_Bound,23.76,% Slots,,,0.00,5.05,<==
91.005244465,S1-C2,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.33,
91.005244465,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.33,
91.005244465,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
91.005244465,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C3,Backend_Bound,45.31,% Slots,,,0.00,5.04,
91.005244465,S1-C3,Backend_Bound.Memory_Bound,18.85,% Slots,,,0.00,5.04,
91.005244465,S1-C3,Backend_Bound.Core_Bound,26.46,% Slots,,,0.00,5.04,
91.005244465,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
91.005244465,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.49,% Clocks,,,0.00,5.33,<==
91.005244465,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
91.005244465,S1-C4,Backend_Bound,41.45,% Slots,,,0.00,5.05,
91.005244465,S1-C4,Backend_Bound.Memory_Bound,27.97,% Slots,,,0.00,5.05,
91.005244465,S1-C4,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.05,
91.005244465,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,29.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
91.005244465,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C5,Backend_Bound,32.99,% Slots,,,0.00,5.05,<==
91.005244465,S1-C5,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.05,
91.005244465,S1-C5,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.05,
91.005244465,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
91.005244465,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.73,% Clocks,,,0.00,5.33,
91.005244465,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C6,Backend_Bound,51.71,% Slots,,,0.00,5.05,<==
91.005244465,S1-C6,Retiring,34.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
91.005244465,S1-C6,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.05,
91.005244465,S1-C6,Backend_Bound.Core_Bound,24.56,% Slots,,,0.00,5.05,
91.005244465,S1-C6,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.33,
91.005244465,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.61,% Clocks,,idq.ms_switches,0.00,5.34,
91.005244465,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,33.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
91.005244465,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.57,% Clocks,,,0.00,5.33,
91.005244465,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C7,Frontend_Bound,33.88,% Slots,,,0.00,5.33,<==
91.005244465,S1-C7,Backend_Bound,18.20,% Slots,,,0.00,5.33,
91.005244465,S1-C7,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.05,
91.005244465,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.33,
91.005244465,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.34,
91.005244465,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
91.005244465,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.69,% Core_Clocks,,,0.00,5.34,
91.005244465,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.08,% Core_Clocks,,,0.00,5.06,
91.005244465,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
91.005244465,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
91.005244465,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
91.005244465,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
92.472658524,S0-C0,Backend_Bound,57.94,% Slots,,,0.00,5.18,
92.472658524,S0-C0,Backend_Bound.Memory_Bound,38.66,% Slots,,,0.00,5.17,
92.472658524,S0-C0,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.17,
92.472658524,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
92.472658524,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.41,% Clocks,,,0.00,5.18,
92.472658524,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C1,Backend_Bound,77.48,% Slots,,,0.00,5.17,<==
92.472658524,S0-C1,Retiring,34.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
92.472658524,S0-C1,Retiring.Microcode_Sequencer,10.06,% Slots,,idq.ms_uops,0.00,5.18,
92.472658524,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.44,% Clocks,,idq.ms_switches,0.00,5.17,
92.472658524,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C2,Backend_Bound,18.81,% Slots,,,0.00,5.17,
92.472658524,S0-C2,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.17,
92.472658524,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.71,% Clocks,,,0.00,5.18,<==
92.472658524,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C3,Backend_Bound,18.41,% Slots,,,0.00,5.17,
92.472658524,S0-C3,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.17,<==
92.472658524,S0-C3-T0,Backend_Bound.Core_Bound.Divider,30.72,% Clocks,,arith.fpu_div_active,0.00,5.17,
92.472658524,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.23,% Clocks,,,0.00,5.18,
92.472658524,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C4,Backend_Bound,33.10,% Slots,,,0.00,5.17,<==
92.472658524,S0-C4,Backend_Bound.Memory_Bound,17.87,% Slots,,,0.00,5.17,
92.472658524,S0-C4,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.17,
92.472658524,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
92.472658524,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.14,% Clocks,,,0.00,5.18,
92.472658524,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C5,Backend_Bound,68.00,% Slots,,,0.00,5.17,<==
92.472658524,S0-C5,Retiring,29.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
92.472658524,S0-C5,Retiring.Microcode_Sequencer,11.03,% Slots,,idq.ms_uops,0.00,5.17,
92.472658524,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.86,% Clocks,,idq.ms_switches,0.00,5.18,
92.472658524,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C6,Backend_Bound,52.06,% Slots,,,0.00,5.18,<==
92.472658524,S0-C6,Backend_Bound.Memory_Bound,28.08,% Slots,,,0.00,5.17,
92.472658524,S0-C6,Backend_Bound.Core_Bound,23.99,% Slots,,,0.00,5.17,
92.472658524,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
92.472658524,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
92.472658524,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C7,Backend_Bound,42.16,% Slots,,,0.00,5.17,
92.472658524,S0-C7,Backend_Bound.Memory_Bound,29.53,% Slots,,,0.00,5.17,
92.472658524,S0-C7,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.17,
92.472658524,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,33.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
92.472658524,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C0,Frontend_Bound,37.70,% Slots,,,0.00,5.18,
92.472658524,S1-C0,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.18,<==
92.472658524,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.81,% Slots,,,0.00,5.18,
92.472658524,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.18,
92.472658524,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
92.472658524,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.86,% Core_Clocks,,,0.00,5.18,
92.472658524,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C1,Backend_Bound,24.86,% Slots,,,0.00,5.18,
92.472658524,S1-C1,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.17,
92.472658524,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.34,% Clocks,,arith.fpu_div_active,0.00,5.18,
92.472658524,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.18,% Clocks,,,0.00,5.18,<==
92.472658524,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C2,Backend_Bound,54.31,% Slots,,,0.00,5.18,
92.472658524,S1-C2,Retiring,33.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
92.472658524,S1-C2,Backend_Bound.Memory_Bound,34.55,% Slots,,,0.00,5.17,
92.472658524,S1-C2,Backend_Bound.Core_Bound,19.76,% Slots,,,0.00,5.17,
92.472658524,S1-C2,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.18,
92.472658524,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.38,% Clocks,,idq.ms_switches,0.00,5.18,
92.472658524,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,38.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
92.472658524,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.27,% Clocks,,,0.00,5.18,
92.472658524,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C3,Backend_Bound,38.93,% Slots,,,0.00,5.18,
92.472658524,S1-C3,Backend_Bound.Memory_Bound,22.41,% Slots,,,0.00,5.17,
92.472658524,S1-C3,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.17,
92.472658524,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
92.472658524,S1-C3-T0,Backend_Bound.Core_Bound.Divider,20.16,% Clocks,,arith.fpu_div_active,0.00,5.18,
92.472658524,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.65,% Clocks,,,0.00,5.18,
92.472658524,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C4,Backend_Bound,57.76,% Slots,,,0.00,5.17,
92.472658524,S1-C4,Retiring,21.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
92.472658524,S1-C4,Backend_Bound.Memory_Bound,34.32,% Slots,,,0.00,5.17,
92.472658524,S1-C4,Backend_Bound.Core_Bound,23.43,% Slots,,,0.00,5.17,
92.472658524,S1-C4,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.17,
92.472658524,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.29,% Clocks,,idq.ms_switches,0.00,5.18,
92.472658524,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
92.472658524,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.66,% Clocks,,,0.00,5.18,
92.472658524,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C5,Backend_Bound,17.60,% Slots,,,0.00,5.18,
92.472658524,S1-C5,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.17,<==
92.472658524,S1-C5-T0,Backend_Bound.Core_Bound.Divider,29.02,% Clocks,,arith.fpu_div_active,0.00,5.18,
92.472658524,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.68,% Clocks,,,0.00,5.18,
92.472658524,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C6,Backend_Bound,65.56,% Slots,,,0.00,5.17,
92.472658524,S1-C6,Retiring,35.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
92.472658524,S1-C6,Backend_Bound.Memory_Bound,36.48,% Slots,,,0.00,5.17,
92.472658524,S1-C6,Backend_Bound.Core_Bound,29.08,% Slots,,,0.00,5.17,
92.472658524,S1-C6,Retiring.Microcode_Sequencer,12.20,% Slots,,idq.ms_uops,0.00,5.17,
92.472658524,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.95,% Clocks,,idq.ms_switches,0.00,5.18,
92.472658524,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
92.472658524,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C7,Backend_Bound,48.80,% Slots,,,0.00,5.18,
92.472658524,S1-C7,Retiring,33.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
92.472658524,S1-C7,Retiring.Microcode_Sequencer,11.67,% Slots,,idq.ms_uops,0.00,5.18,
92.472658524,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.81,% Clocks,,idq.ms_switches,0.00,5.18,
92.472658524,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
92.472658524,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
92.472658524,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
94.045650945,S0-C0,Frontend_Bound,24.09,% Slots,,,0.00,5.08,
94.045650945,S0-C0,Backend_Bound,39.26,% Slots,,,0.00,5.08,
94.045650945,S0-C0,Retiring,34.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
94.045650945,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.08,
94.045650945,S0-C0,Backend_Bound.Memory_Bound,47.83,% Slots,,,0.00,5.08,
94.045650945,S0-C0,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.09,
94.045650945,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.41,% Clocks,,idq.ms_switches,0.00,5.34,
94.045650945,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.59,% Core_Clocks,,,0.00,5.33,
94.045650945,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
94.045650945,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C1,Backend_Bound,44.48,% Slots,,,0.00,5.08,
94.045650945,S0-C1,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
94.045650945,S0-C1,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.08,
94.045650945,S0-C1,Backend_Bound.Core_Bound,34.26,% Slots,,,0.00,5.08,
94.045650945,S0-C1,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.08,
94.045650945,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.34,
94.045650945,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
94.045650945,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.91,% Clocks,,,0.00,5.08,<==
94.045650945,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C2,Backend_Bound,38.33,% Slots,,,0.00,5.09,
94.045650945,S0-C2,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.09,
94.045650945,S0-C2,Backend_Bound.Core_Bound,22.23,% Slots,,,0.00,5.09,
94.045650945,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
94.045650945,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.57,% Clocks,,,0.00,5.08,<==
94.045650945,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C3,Backend_Bound,34.80,% Slots,,,0.00,5.08,
94.045650945,S0-C3,Backend_Bound.Memory_Bound,13.08,% Slots,,,0.00,5.08,
94.045650945,S0-C3,Backend_Bound.Core_Bound,21.72,% Slots,,,0.00,5.08,
94.045650945,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
94.045650945,S0-C3-T0,Backend_Bound.Core_Bound.Divider,20.87,% Clocks,,arith.fpu_div_active,0.00,5.34,
94.045650945,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.85,% Clocks,,,0.00,5.09,<==
94.045650945,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C4,Frontend_Bound,21.26,% Slots,,,0.00,5.08,
94.045650945,S0-C4,Backend_Bound,18.58,% Slots,,,0.00,5.08,
94.045650945,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.08,
94.045650945,S0-C4,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.08,
94.045650945,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.66,% Core_Clocks,,,0.00,5.33,
94.045650945,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.31,% Core_Clocks,,,0.00,5.08,<==
94.045650945,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.18,% Clocks,,,0.00,5.09,
94.045650945,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C5,Frontend_Bound,21.97,% Slots,,,0.00,5.08,
94.045650945,S0-C5,Backend_Bound,48.62,% Slots,,,0.00,5.08,
94.045650945,S0-C5,Retiring,28.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
94.045650945,S0-C5,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.08,
94.045650945,S0-C5,Backend_Bound.Memory_Bound,57.72,% Slots,,,0.00,5.08,
94.045650945,S0-C5,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.34,
94.045650945,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.34,
94.045650945,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
94.045650945,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.02,% Clocks,,idq.ms_switches,0.00,5.34,
94.045650945,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
94.045650945,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C6,Backend_Bound,26.63,% Slots,,,0.00,5.09,
94.045650945,S0-C6,Backend_Bound.Core_Bound,18.07,% Slots,,,0.00,5.08,
94.045650945,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.71,% Clocks,,,0.00,5.09,<==
94.045650945,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.53,% Slots,,,0.00,5.09,
94.045650945,S0-C7,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.08,
94.045650945,S0-C7,Backend_Bound,12.72,% Slots,,,0.00,5.09,
94.045650945,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.42,% Core_Clocks,,,0.00,5.34,
94.045650945,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.07,% Core_Clocks,,,0.00,5.09,
94.045650945,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.39,% Clocks,,,0.00,5.09,<==
94.045650945,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C0,Frontend_Bound,28.02,% Slots,,,0.00,5.08,
94.045650945,S1-C0,Backend_Bound,22.90,% Slots,,,0.00,5.08,
94.045650945,S1-C0,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.08,
94.045650945,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.08,
94.045650945,S1-C0,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.08,
94.045650945,S1-C0,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.08,
94.045650945,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,<==
94.045650945,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.33,% Core_Clocks,,,0.00,5.34,
94.045650945,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.14,% Core_Clocks,,,0.00,5.09,
94.045650945,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C1,Backend_Bound,41.38,% Slots,,,0.00,5.09,
94.045650945,S1-C1,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.08,
94.045650945,S1-C1,Backend_Bound.Core_Bound,23.64,% Slots,,,0.00,5.08,
94.045650945,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.59,% Clocks,,,0.00,5.08,<==
94.045650945,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C2,Backend_Bound,34.69,% Slots,,,0.00,5.08,<==
94.045650945,S1-C2,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.08,
94.045650945,S1-C2,Backend_Bound.Core_Bound,18.24,% Slots,,,0.00,5.08,
94.045650945,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
94.045650945,S1-C2-T0,Backend_Bound.Core_Bound.Divider,22.01,% Clocks,,arith.fpu_div_active,0.00,5.34,
94.045650945,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.79,% Clocks,,,0.00,5.08,
94.045650945,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C3,Backend_Bound,26.11,% Slots,,,0.00,5.08,
94.045650945,S1-C3,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.08,<==
94.045650945,S1-C3-T0,Backend_Bound.Core_Bound.Divider,28.85,% Clocks,,arith.fpu_div_active,0.00,5.34,
94.045650945,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.84,% Clocks,,,0.00,5.09,
94.045650945,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C4,Backend_Bound,24.08,% Slots,,,0.00,5.09,
94.045650945,S1-C4,Backend_Bound.Core_Bound,18.18,% Slots,,,0.00,5.08,
94.045650945,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.08,<==
94.045650945,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C5,Backend_Bound,30.38,% Slots,,,0.00,5.08,
94.045650945,S1-C5,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.08,
94.045650945,S1-C5,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.08,
94.045650945,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.23,% Clocks,,,0.00,5.09,<==
94.045650945,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C6,Backend_Bound,28.74,% Slots,,,0.00,5.08,
94.045650945,S1-C6,Retiring,51.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
94.045650945,S1-C6,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.08,
94.045650945,S1-C6,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.08,
94.045650945,S1-C6,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.34,<==
94.045650945,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.74,% Clocks,,idq.ms_switches,0.00,5.34,
94.045650945,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
94.045650945,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.67,% Clocks,,,0.00,5.08,
94.045650945,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C7,Backend_Bound,57.01,% Slots,,,0.00,5.35,
94.045650945,S1-C7,Retiring,30.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
94.045650945,S1-C7,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.08,
94.045650945,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.13,% Clocks,,idq.ms_switches,0.00,5.34,
94.045650945,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
94.045650945,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
94.045650945,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
95.506227633,S0-C0,Frontend_Bound,20.23,% Slots,,,0.00,5.21,
95.506227633,S0-C0,Backend_Bound,20.91,% Slots,,,0.00,5.21,
95.506227633,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.21,
95.506227633,S0-C0,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.2,
95.506227633,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.33,% Core_Clocks,,,0.00,5.2,
95.506227633,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.82,% Core_Clocks,,,0.00,5.48,
95.506227633,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.66,% Clocks,,,0.00,5.2,<==
95.506227633,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C1,Backend_Bound,50.77,% Slots,,,0.00,5.21,
95.506227633,S0-C1,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
95.506227633,S0-C1,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.2,
95.506227633,S0-C1,Backend_Bound.Core_Bound,34.94,% Slots,,,0.00,5.2,
95.506227633,S0-C1,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.22,
95.506227633,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.35,% Clocks,,idq.ms_switches,0.00,5.2,
95.506227633,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
95.506227633,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
95.506227633,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.35,% Clocks,,,0.00,5.2,<==
95.506227633,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C2,Backend_Bound,21.72,% Slots,,,0.00,5.21,
95.506227633,S0-C2,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.2,<==
95.506227633,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C3,Backend_Bound,34.61,% Slots,,,0.00,5.21,<==
95.506227633,S0-C3,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.2,
95.506227633,S0-C3,Backend_Bound.Core_Bound,18.55,% Slots,,,0.00,5.2,
95.506227633,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
95.506227633,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
95.506227633,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.37,% Clocks,,,0.00,5.2,
95.506227633,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C4,Backend_Bound,38.66,% Slots,,,0.00,5.22,<==
95.506227633,S0-C4,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.2,
95.506227633,S0-C4,Backend_Bound.Core_Bound,21.13,% Slots,,,0.00,5.2,
95.506227633,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
95.506227633,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.94,% Clocks,,,0.00,5.2,
95.506227633,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C5,Frontend_Bound,25.16,% Slots,,,0.00,5.22,
95.506227633,S0-C5,Backend_Bound,43.42,% Slots,,,0.00,5.22,<==
95.506227633,S0-C5,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
95.506227633,S0-C5,Frontend_Bound.Frontend_Latency,16.96,% Slots,,rs_events.empty_end,0.00,5.22,
95.506227633,S0-C5,Frontend_Bound.Frontend_Bandwidth,74.89,% Slots,,,0.00,5.22,
95.506227633,S0-C5,Backend_Bound.Memory_Bound,23.75,% Slots,,,0.00,5.2,
95.506227633,S0-C5,Backend_Bound.Core_Bound,19.67,% Slots,,,0.00,5.2,
95.506227633,S0-C5,Retiring.Microcode_Sequencer,8.64,% Slots,,idq.ms_uops,0.00,5.21,
95.506227633,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.81,% Clocks,,idq.ms_switches,0.00,5.2,
95.506227633,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.00,% Core_Clocks,,,0.00,5.48,
95.506227633,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
95.506227633,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
95.506227633,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.27,% Clocks,,,0.00,5.2,
95.506227633,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C6,Backend_Bound,60.52,% Slots,,,0.00,5.22,
95.506227633,S0-C6,Backend_Bound.Memory_Bound,36.18,% Slots,,,0.00,5.2,
95.506227633,S0-C6,Backend_Bound.Core_Bound,24.34,% Slots,,,0.00,5.2,
95.506227633,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,48.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
95.506227633,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C7,Backend_Bound,45.67,% Slots,,,0.00,5.22,
95.506227633,S0-C7,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.21,
95.506227633,S0-C7,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.21,
95.506227633,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,37.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
95.506227633,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.28,% Slots,,,0.00,5.22,
95.506227633,S1-C0,Backend_Bound.Memory_Bound,20.83,% Slots,,,0.00,5.2,
95.506227633,S1-C0,Backend_Bound.Core_Bound,36.63,% Slots,,,0.00,5.2,
95.506227633,S1-C0,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.21,
95.506227633,S1-C0,Backend_Bound,57.46,% Slots,,,0.00,5.22,
95.506227633,S1-C0,Retiring,34.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
95.506227633,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.2,
95.506227633,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.70,% Core_Clocks,,,0.00,5.48,
95.506227633,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
95.506227633,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
95.506227633,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.63,% Clocks,,,0.00,5.2,<==
95.506227633,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C1,Frontend_Bound,20.89,% Slots,,,0.00,5.21,
95.506227633,S1-C1,Backend_Bound,19.39,% Slots,,,0.00,5.21,
95.506227633,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.12,% Slots,,,0.00,5.21,<==
95.506227633,S1-C1,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.2,
95.506227633,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.61,% Clocks,,,0.00,5.21,
95.506227633,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C2,Backend_Bound,34.62,% Slots,,,0.00,5.22,
95.506227633,S1-C2,Retiring,44.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
95.506227633,S1-C2,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.2,
95.506227633,S1-C2,Backend_Bound.Core_Bound,19.07,% Slots,,,0.00,5.2,
95.506227633,S1-C2,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.21,<==
95.506227633,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.65,% Clocks,,idq.ms_switches,0.00,5.2,
95.506227633,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
95.506227633,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.73,% Clocks,,,0.00,5.2,
95.506227633,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C3,Backend_Bound,22.56,% Slots,,,0.00,5.22,
95.506227633,S1-C3,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.2,
95.506227633,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.29,% Clocks,,,0.00,5.2,<==
95.506227633,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C4,Backend_Bound,51.39,% Slots,,,0.00,5.21,
95.506227633,S1-C4,Backend_Bound.Memory_Bound,33.73,% Slots,,,0.00,5.2,<==
95.506227633,S1-C4,Backend_Bound.Core_Bound,17.66,% Slots,,,0.00,5.2,
95.506227633,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
95.506227633,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
95.506227633,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.53,% Clocks,,,0.00,5.2,
95.506227633,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C5,Frontend_Bound,34.32,% Slots,,,0.00,5.22,<==
95.506227633,S1-C5,Backend_Bound,15.92,% Slots,,,0.00,5.22,
95.506227633,S1-C5,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.22,
95.506227633,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.22,
95.506227633,S1-C5,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.2,
95.506227633,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.21,
95.506227633,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
95.506227633,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.79,% Core_Clocks,,,0.00,5.21,
95.506227633,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
95.506227633,S1-C6,Backend_Bound,28.56,% Slots,,,0.00,5.21,<==
95.506227633,S1-C6,Backend_Bound.Memory_Bound,12.35,% Slots,,,0.00,5.21,
95.506227633,S1-C6,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.21,
95.506227633,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
95.506227633,S1-C6-T0,Backend_Bound.Core_Bound.Divider,24.62,% Clocks,,arith.fpu_div_active,0.00,5.21,
95.506227633,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.26,% Clocks,,,0.00,5.2,
95.506227633,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C7,Frontend_Bound,22.09,% Slots,,,0.00,5.22,
95.506227633,S1-C7,Backend_Bound,47.55,% Slots,,,0.00,5.22,
95.506227633,S1-C7,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
95.506227633,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.87,% Slots,,,0.00,5.22,
95.506227633,S1-C7,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.21,
95.506227633,S1-C7,Backend_Bound.Core_Bound,36.76,% Slots,,,0.00,5.21,
95.506227633,S1-C7,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.21,
95.506227633,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.99,% Clocks,,idq.ms_switches,0.00,5.2,
95.506227633,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.29,% Core_Clocks,,,0.00,5.48,
95.506227633,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
95.506227633,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
95.506227633,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.63,% Clocks,,,0.00,5.19,<==
95.506227633,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
95.506227633,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
95.506227633,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
95.506227633,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
95.506227633,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
95.506227633,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
96.920029959,S0-C0,Backend_Bound,31.38,% Slots,,,0.00,5.08,<==
96.920029959,S0-C0,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.08,
96.920029959,S0-C0,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.08,
96.920029959,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
96.920029959,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
96.920029959,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.34,% Clocks,,,0.00,5.37,
96.920029959,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.09,
96.920029959,S0-C1,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.09,
96.920029959,S0-C1,Backend_Bound,62.29,% Slots,,,0.00,5.09,<==
96.920029959,S0-C1,Retiring,28.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
96.920029959,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.30,% Clocks,,idq.ms_switches,0.00,5.38,
96.920029959,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.08,% Core_Clocks,,,0.00,5.1,
96.920029959,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.98,% Core_Clocks,,,0.00,5.09,
96.920029959,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S0-C2,Backend_Bound,26.90,% Slots,,,0.00,5.08,
96.920029959,S0-C2,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.08,
96.920029959,S0-C2,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.08,
96.920029959,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
96.920029959,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.27,% Clocks,,,0.00,5.37,<==
96.920029959,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C3,Backend_Bound,23.32,% Slots,,,0.00,5.09,<==
96.920029959,S0-C3,Backend_Bound.Memory_Bound,10.01,% Slots,,,0.00,5.09,
96.920029959,S0-C3,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.09,
96.920029959,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
96.920029959,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.25,% Clocks,,,0.00,5.37,
96.920029959,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S0-C4,Backend_Bound,26.69,% Slots,,,0.00,5.09,<==
96.920029959,S0-C4,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.09,
96.920029959,S0-C4,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.09,
96.920029959,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
96.920029959,S0-C4-T0,Backend_Bound.Core_Bound.Divider,31.82,% Clocks,,arith.fpu_div_active,0.00,5.09,
96.920029959,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.15,% Clocks,,,0.00,5.37,
96.920029959,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S0-C5,Backend_Bound,51.12,% Slots,,,0.00,5.08,
96.920029959,S0-C5,Backend_Bound.Memory_Bound,35.84,% Slots,,,0.00,5.08,
96.920029959,S0-C5,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.08,
96.920029959,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
96.920029959,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C6,Frontend_Bound,27.75,% Slots,,,0.00,5.08,
96.920029959,S0-C6,Backend_Bound,38.65,% Slots,,,0.00,5.08,
96.920029959,S0-C6,Retiring,33.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
96.920029959,S0-C6,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.08,
96.920029959,S0-C6,Backend_Bound.Memory_Bound,32.48,% Slots,,,0.00,5.08,
96.920029959,S0-C6,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.37,
96.920029959,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.38,
96.920029959,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
96.920029959,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.72,% Clocks,,idq.ms_switches,0.00,5.38,
96.920029959,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
96.920029959,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.36,% Slots,,,0.00,5.09,
96.920029959,S0-C7,Backend_Bound.Memory_Bound,24.15,% Slots,,,0.00,5.09,
96.920029959,S0-C7,Backend_Bound.Core_Bound,35.12,% Slots,,,0.00,5.09,<==
96.920029959,S0-C7,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.37,
96.920029959,S0-C7,Backend_Bound,59.28,% Slots,,,0.00,5.09,
96.920029959,S0-C7,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
96.920029959,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.37,
96.920029959,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.63,% Core_Clocks,,,0.00,5.1,
96.920029959,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.41,% Core_Clocks,,,0.00,5.1,
96.920029959,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
96.920029959,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C0,Backend_Bound,20.71,% Slots,,,0.00,5.09,
96.920029959,S1-C0,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.09,
96.920029959,S1-C0-T0,Backend_Bound.Core_Bound.Divider,33.48,% Clocks,,arith.fpu_div_active,0.00,5.1,<==
96.920029959,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.74,% Clocks,,,0.00,5.37,
96.920029959,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C1,Backend_Bound,27.69,% Slots,,,0.00,5.09,
96.920029959,S1-C1,Backend_Bound.Core_Bound,18.42,% Slots,,,0.00,5.09,<==
96.920029959,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C2,Frontend_Bound,24.56,% Slots,,,0.00,5.09,
96.920029959,S1-C2,Backend_Bound,49.58,% Slots,,,0.00,5.09,
96.920029959,S1-C2,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
96.920029959,S1-C2,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.09,
96.920029959,S1-C2,Frontend_Bound.Frontend_Bandwidth,52.78,% Slots,,,0.00,5.09,
96.920029959,S1-C2,Backend_Bound.Memory_Bound,55.10,% Slots,,,0.00,5.09,
96.920029959,S1-C2,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.37,
96.920029959,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.38,
96.920029959,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.50,% Clocks,,idq.ms_switches,0.00,5.38,
96.920029959,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.24,% Core_Clocks,,,0.00,5.1,
96.920029959,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
96.920029959,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
96.920029959,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C3,Backend_Bound,30.66,% Slots,,,0.00,5.08,
96.920029959,S1-C3,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.08,
96.920029959,S1-C3,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.08,
96.920029959,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
96.920029959,S1-C3-T0,Backend_Bound.Core_Bound.Divider,26.71,% Clocks,,arith.fpu_div_active,0.00,5.1,
96.920029959,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C4,Frontend_Bound,29.99,% Slots,,,0.00,5.09,<==
96.920029959,S1-C4,Backend_Bound,19.97,% Slots,,,0.00,5.09,
96.920029959,S1-C4,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.09,
96.920029959,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.35,% Slots,,,0.00,5.09,
96.920029959,S1-C4,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.09,
96.920029959,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.38,
96.920029959,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
96.920029959,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.07,% Core_Clocks,,,0.00,5.1,
96.920029959,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.18,% Core_Clocks,,,0.00,5.1,
96.920029959,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
96.920029959,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C5,Frontend_Bound.Frontend_Bandwidth,36.99,% Slots,,,0.00,5.08,
96.920029959,S1-C5,Backend_Bound.Memory_Bound,27.27,% Slots,,,0.00,5.08,
96.920029959,S1-C5,Backend_Bound.Core_Bound,36.59,% Slots,,,0.00,5.08,<==
96.920029959,S1-C5,Retiring.Microcode_Sequencer,12.67,% Slots,,idq.ms_uops,0.00,5.37,
96.920029959,S1-C5,Backend_Bound,63.86,% Slots,,,0.00,5.08,
96.920029959,S1-C5,Retiring,34.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
96.920029959,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.38,
96.920029959,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.36,% Core_Clocks,,,0.00,5.1,
96.920029959,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C6,Backend_Bound,17.67,% Slots,,,0.00,5.09,
96.920029959,S1-C6,Backend_Bound.Core_Bound,11.64,% Slots,,,0.00,5.09,<==
96.920029959,S1-C6-T0,Backend_Bound.Core_Bound.Divider,34.77,% Clocks,,arith.fpu_div_active,0.00,5.1,
96.920029959,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.85,% Clocks,,,0.00,5.37,
96.920029959,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C7,Frontend_Bound.Frontend_Bandwidth,34.43,% Slots,,,0.00,5.36,
96.920029959,S1-C7,Backend_Bound.Core_Bound,87.93,% Slots,,,0.00,5.09,<==
96.920029959,S1-C7,Backend_Bound,57.18,% Slots,,,0.00,5.36,
96.920029959,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.75,% Core_Clocks,,,0.00,5.1,
96.920029959,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
96.920029959,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
96.920029959,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
98.440363392,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.26,
98.440363392,S0-C0,Backend_Bound,13.73,% Slots,,,0.00,5.26,<==
98.440363392,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.07,% Core_Clocks,,,0.00,5.27,
98.440363392,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C1,Frontend_Bound,20.24,% Slots,,,0.00,5.26,
98.440363392,S0-C1,Backend_Bound,20.13,% Slots,,,0.00,5.26,
98.440363392,S0-C1,Retiring,34.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
98.440363392,S0-C1,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.25,
98.440363392,S0-C1,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.26,<==
98.440363392,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.67,% Clocks,,idq.ms_switches,0.00,5.27,
98.440363392,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C2,Backend_Bound,31.15,% Slots,,,0.00,5.26,
98.440363392,S0-C2,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.25,
98.440363392,S0-C2,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.25,<==
98.440363392,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C3,Frontend_Bound,31.86,% Slots,,,0.00,5.26,
98.440363392,S0-C3,Backend_Bound,16.44,% Slots,,,0.00,5.26,
98.440363392,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.09,% Slots,,,0.00,5.26,
98.440363392,S0-C3,Backend_Bound.Memory_Bound,55.66,% Slots,,,0.00,5.25,
98.440363392,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.03,% Core_Clocks,,,0.00,5.26,<==
98.440363392,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.92,% Core_Clocks,,,0.00,5.26,
98.440363392,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C4,Backend_Bound,37.19,% Slots,,,0.00,5.26,
98.440363392,S0-C4,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.25,
98.440363392,S0-C4,Backend_Bound.Core_Bound,25.18,% Slots,,,0.00,5.25,
98.440363392,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
98.440363392,S0-C4-T0,Backend_Bound.Core_Bound.Divider,23.88,% Clocks,,arith.fpu_div_active,0.00,5.27,
98.440363392,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.04,% Clocks,,,0.00,5.26,<==
98.440363392,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C5,Backend_Bound,53.50,% Slots,,,0.00,5.27,
98.440363392,S0-C5,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
98.440363392,S0-C5,Backend_Bound.Memory_Bound,39.64,% Slots,,,0.00,5.25,
98.440363392,S0-C5,Backend_Bound.Core_Bound,13.87,% Slots,,,0.00,5.25,
98.440363392,S0-C5,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.26,
98.440363392,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.26,
98.440363392,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
98.440363392,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C6,Backend_Bound,15.06,% Slots,,,0.00,5.26,
98.440363392,S0-C6,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.25,<==
98.440363392,S0-C6-T0,Backend_Bound.Core_Bound.Divider,26.12,% Clocks,,arith.fpu_div_active,0.00,5.26,
98.440363392,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.76,% Clocks,,,0.00,5.26,
98.440363392,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S0-C7,Frontend_Bound,20.90,% Slots,,,0.00,5.26,
98.440363392,S0-C7,Backend_Bound,16.91,% Slots,,,0.00,5.26,
98.440363392,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.26,
98.440363392,S0-C7,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.26,
98.440363392,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.07,% Core_Clocks,,,0.00,5.26,<==
98.440363392,S0-C7-T0,Backend_Bound.Core_Bound.Divider,31.71,% Clocks,,arith.fpu_div_active,0.00,5.26,
98.440363392,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.94,% Clocks,,,0.00,5.26,
98.440363392,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C0,Backend_Bound,29.94,% Slots,,,0.00,5.27,
98.440363392,S1-C0,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.25,
98.440363392,S1-C0,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.25,<==
98.440363392,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
98.440363392,S1-C0-T0,Backend_Bound.Core_Bound.Divider,30.76,% Clocks,,arith.fpu_div_active,0.00,5.26,
98.440363392,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.55,% Clocks,,,0.00,5.26,
98.440363392,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C1,Backend_Bound,32.66,% Slots,,,0.00,5.26,
98.440363392,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
98.440363392,S1-C2,Backend_Bound,38.80,% Slots,,,0.00,5.26,
98.440363392,S1-C2,Backend_Bound.Core_Bound,28.98,% Slots,,,0.00,5.26,<==
98.440363392,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.26,
98.440363392,S1-C3,Backend_Bound,13.46,% Slots,,,0.00,5.26,<==
98.440363392,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.42,% Core_Clocks,,,0.00,5.26,
98.440363392,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C4,Backend_Bound,18.87,% Slots,,,0.00,5.26,
98.440363392,S1-C4,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.26,
98.440363392,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.50,% Clocks,,,0.00,5.26,<==
98.440363392,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C5,Backend_Bound,45.46,% Slots,,,0.00,5.26,<==
98.440363392,S1-C5,Retiring,31.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
98.440363392,S1-C5,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.26,
98.440363392,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.27,
98.440363392,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C6,Backend_Bound,37.32,% Slots,,,0.00,5.26,
98.440363392,S1-C6,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.24,
98.440363392,S1-C6,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.24,
98.440363392,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
98.440363392,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.74,% Clocks,,,0.00,5.26,<==
98.440363392,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
98.440363392,S1-C7,Frontend_Bound,34.36,% Slots,,,0.00,5.27,
98.440363392,S1-C7,Backend_Bound,16.63,% Slots,,,0.00,5.27,
98.440363392,S1-C7,Retiring,45.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
98.440363392,S1-C7,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.26,
98.440363392,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.88,% Slots,,,0.00,5.27,
98.440363392,S1-C7,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.24,
98.440363392,S1-C7,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.26,<==
98.440363392,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.50,% Clocks,,,0.00,5.26,
98.440363392,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
98.440363392,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.26,
98.440363392,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
98.440363392,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
98.440363392,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
98.440363392,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
98.440363392,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
98.440363392,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
98.440363392,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
99.937790204,S0-C0,Backend_Bound,13.44,% Slots,,,0.00,5.33,<==
99.937790204,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C1,Frontend_Bound,32.61,% Slots,,,0.00,5.33,<==
99.937790204,S0-C1,Backend_Bound,22.05,% Slots,,,0.00,5.33,
99.937790204,S0-C1,Retiring,31.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
99.937790204,S0-C1,Frontend_Bound.Frontend_Latency,15.22,% Slots,,rs_events.empty_end,0.00,5.33,
99.937790204,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.33,
99.937790204,S0-C1,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.07,
99.937790204,S0-C1,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.07,
99.937790204,S0-C1,Retiring.Microcode_Sequencer,3.17,% Slots,,idq.ms_uops,0.00,5.33,
99.937790204,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.3,
99.937790204,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
99.937790204,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.3,
99.937790204,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.02,% Core_Clocks,,,0.00,5.34,
99.937790204,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
99.937790204,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
99.937790204,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.62,% Clocks,,,0.00,5.34,
99.937790204,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C2,Bad_Speculation,18.13,% Slots,,,0.00,5.33,
99.937790204,S0-C2,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.33,
99.937790204,S0-C2,Backend_Bound,32.36,% Slots,,,0.00,5.33,<==
99.937790204,S0-C2,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.07,
99.937790204,S0-C2,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.07,
99.937790204,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
99.937790204,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C3,Frontend_Bound,22.79,% Slots,,,0.00,5.33,
99.937790204,S0-C3,Backend_Bound,10.24,% Slots,,,0.00,5.33,
99.937790204,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.33,<==
99.937790204,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C4,Frontend_Bound,20.90,% Slots,,,0.00,5.33,
99.937790204,S0-C4,Bad_Speculation,15.62,% Slots,,,0.00,5.33,
99.937790204,S0-C4,Backend_Bound,29.16,% Slots,,,0.00,5.33,
99.937790204,S0-C4,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.33,
99.937790204,S0-C4,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.07,<==
99.937790204,S0-C4,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.07,
99.937790204,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
99.937790204,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
99.937790204,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C5,Backend_Bound,50.88,% Slots,,,0.00,5.34,
99.937790204,S0-C5,Backend_Bound.Memory_Bound,18.73,% Slots,,,0.00,5.07,
99.937790204,S0-C5,Backend_Bound.Core_Bound,32.15,% Slots,,,0.00,5.07,<==
99.937790204,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
99.937790204,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
99.937790204,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C6,Backend_Bound,32.33,% Slots,,,0.00,5.34,<==
99.937790204,S0-C6,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.07,
99.937790204,S0-C6,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.07,
99.937790204,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
99.937790204,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C7,Backend_Bound,25.89,% Slots,,,0.00,5.34,
99.937790204,S0-C7,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.06,
99.937790204,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.34,<==
99.937790204,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C0,Frontend_Bound,23.00,% Slots,,,0.00,5.34,
99.937790204,S1-C0,Bad_Speculation,10.78,% Slots,,,0.00,5.34,
99.937790204,S1-C0,Backend_Bound,17.23,% Slots,,,0.00,5.34,
99.937790204,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.34,<==
99.937790204,S1-C0,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.07,
99.937790204,S1-C0,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.07,
99.937790204,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.12,% Core_Clocks,,,0.00,5.34,
99.937790204,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.01,% Core_Clocks,,,0.00,5.34,
99.937790204,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.25,% Clocks,,,0.00,5.34,
99.937790204,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
99.937790204,S1-C1,Frontend_Bound,29.70,% Slots,,,0.00,5.34,<==
99.937790204,S1-C1,Bad_Speculation,12.02,% Slots,,,0.00,5.34,
99.937790204,S1-C1,Backend_Bound,13.09,% Slots,,,0.00,5.34,
99.937790204,S1-C1,Frontend_Bound.Frontend_Latency,15.46,% Slots,,rs_events.empty_end,0.00,5.33,
99.937790204,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.34,
99.937790204,S1-C1,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.07,
99.937790204,S1-C1,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.07,
99.937790204,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.07,
99.937790204,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
99.937790204,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.44,% Core_Clocks,,,0.00,5.34,
99.937790204,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C2,Frontend_Bound,27.23,% Slots,,,0.00,5.33,
99.937790204,S1-C2,Bad_Speculation,16.19,% Slots,,,0.00,5.33,
99.937790204,S1-C2,Backend_Bound,19.16,% Slots,,,0.00,5.33,
99.937790204,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.33,
99.937790204,S1-C2,Bad_Speculation.Branch_Mispredicts,16.03,% Slots,,br_misp_retired.all_branches,0.00,5.07,
99.937790204,S1-C2,Backend_Bound.Memory_Bound,10.86,% Slots,,,0.00,5.07,
99.937790204,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.61,% Core_Clocks,,,0.00,5.34,<==
99.937790204,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
99.937790204,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
99.937790204,S1-C3,Backend_Bound,19.90,% Slots,,,0.00,5.33,
99.937790204,S1-C3,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.07,
99.937790204,S1-C3-T0,Backend_Bound.Core_Bound.Divider,24.07,% Clocks,,arith.fpu_div_active,0.00,5.34,
99.937790204,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.14,% Clocks,,,0.00,5.34,<==
99.937790204,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C4,Backend_Bound,23.70,% Slots,,,0.00,5.33,<==
99.937790204,S1-C4,Backend_Bound.Memory_Bound,10.10,% Slots,,,0.00,5.07,
99.937790204,S1-C4,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.07,
99.937790204,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
99.937790204,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.74,% Clocks,,,0.00,5.35,
99.937790204,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C5,Frontend_Bound,22.89,% Slots,,,0.00,5.33,
99.937790204,S1-C5,Bad_Speculation,10.82,% Slots,,,0.00,5.33,
99.937790204,S1-C5,Backend_Bound,38.48,% Slots,,,0.00,5.33,
99.937790204,S1-C5,Retiring,41.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
99.937790204,S1-C5,Frontend_Bound.Frontend_Latency,21.98,% Slots,,rs_events.empty_end,0.00,5.33,
99.937790204,S1-C5,Bad_Speculation.Branch_Mispredicts,10.66,% Slots,,br_misp_retired.all_branches,0.00,5.07,
99.937790204,S1-C5,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,5.06,
99.937790204,S1-C5,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.06,
99.937790204,S1-C5,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.19,<==
99.937790204,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
99.937790204,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.07,
99.937790204,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
99.937790204,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
99.937790204,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
99.937790204,S1-C6,Bad_Speculation,14.45,% Slots,,,0.00,5.34,
99.937790204,S1-C6,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.07,
99.937790204,S1-C6,Backend_Bound,35.68,% Slots,,,0.00,5.34,<==
99.937790204,S1-C6,Backend_Bound.Memory_Bound,16.67,% Slots,,,0.00,5.07,
99.937790204,S1-C6,Backend_Bound.Core_Bound,19.01,% Slots,,,0.00,5.07,
99.937790204,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
99.937790204,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.66,% Clocks,,,0.00,5.34,
99.937790204,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C7,Frontend_Bound,22.30,% Slots,,,0.00,5.34,
99.937790204,S1-C7,Bad_Speculation,14.59,% Slots,,,0.00,5.34,
99.937790204,S1-C7,Backend_Bound,27.84,% Slots,,,0.00,5.34,
99.937790204,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.56,% Slots,,,0.00,5.34,
99.937790204,S1-C7,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.07,
99.937790204,S1-C7,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.06,
99.937790204,S1-C7,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.06,
99.937790204,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.17,% Core_Clocks,,,0.00,5.33,
99.937790204,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
99.937790204,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
99.937790204,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.64,% Clocks,,,0.00,5.34,<==
99.937790204,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
99.937790204,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
99.937790204,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
99.937790204,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
99.937790204,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
99.937790204,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
101.337584361,S0-C0,Frontend_Bound,38.43,% Slots,,,0.00,5.14,<==
101.337584361,S0-C0,Bad_Speculation,17.62,% Slots,,,0.00,5.14,
101.337584361,S0-C0,Frontend_Bound.Frontend_Latency,20.15,% Slots,,rs_events.empty_end,0.00,5.14,
101.337584361,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.70,% Slots,,,0.00,5.14,
101.337584361,S0-C0,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.337584361,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.18,
101.337584361,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
101.337584361,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.61,% Core_Clocks,,,0.00,5.26,
101.337584361,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C1,Frontend_Bound,39.99,% Slots,,,0.00,5.15,
101.337584361,S0-C1,Bad_Speculation,15.47,% Slots,,,0.00,5.15,
101.337584361,S0-C1,Backend_Bound,13.23,% Slots,,,0.00,5.15,
101.337584361,S0-C1,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.96,% Slots,,,0.00,5.15,
101.337584361,S0-C1,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S0-C1,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.15,
101.337584361,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.19,
101.337584361,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
101.337584361,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.13,% Core_Clocks,,,0.00,5.27,
101.337584361,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C2,Frontend_Bound,27.00,% Slots,,,0.00,5.15,
101.337584361,S0-C2,Bad_Speculation,13.73,% Slots,,,0.00,5.15,
101.337584361,S0-C2,Backend_Bound,33.60,% Slots,,,0.00,5.15,
101.337584361,S0-C2,Frontend_Bound.Frontend_Latency,26.15,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S0-C2,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S0-C2,Backend_Bound.Memory_Bound,26.64,% Slots,,,0.00,5.15,
101.337584361,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.19,
101.337584361,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
101.337584361,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,<==
101.337584361,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C3,Backend_Bound,17.89,% Slots,,,0.00,5.15,
101.337584361,S0-C3,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.15,
101.337584361,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.91,% Clocks,,,0.00,5.14,<==
101.337584361,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C4,Frontend_Bound,34.52,% Slots,,,0.00,5.15,
101.337584361,S0-C4,Bad_Speculation,15.00,% Slots,,,0.00,5.15,
101.337584361,S0-C4,Backend_Bound,20.07,% Slots,,,0.00,5.15,
101.337584361,S0-C4,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.36,% Slots,,,0.00,5.15,
101.337584361,S0-C4,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S0-C4,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.15,
101.337584361,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
101.337584361,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
101.337584361,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C5,Frontend_Bound,28.59,% Slots,,,0.00,5.14,
101.337584361,S0-C5,Bad_Speculation,12.59,% Slots,,,0.00,5.14,
101.337584361,S0-C5,Backend_Bound,34.21,% Slots,,,0.00,5.14,
101.337584361,S0-C5,Frontend_Bound.Frontend_Latency,21.08,% Slots,,rs_events.empty_end,0.00,5.14,
101.337584361,S0-C5,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.337584361,S0-C5,Backend_Bound.Memory_Bound,27.63,% Slots,,,0.00,5.14,<==
101.337584361,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
101.337584361,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C6,Frontend_Bound,24.65,% Slots,,,0.00,5.15,
101.337584361,S0-C6,Bad_Speculation,17.57,% Slots,,,0.00,5.15,
101.337584361,S0-C6,Backend_Bound,22.09,% Slots,,,0.00,5.15,
101.337584361,S0-C6,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.15,
101.337584361,S0-C6,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S0-C6,Backend_Bound.Memory_Bound,19.17,% Slots,,,0.00,5.15,
101.337584361,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
101.337584361,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.41,% Core_Clocks,,,0.00,5.14,
101.337584361,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
101.337584361,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
101.337584361,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C7,Frontend_Bound,36.15,% Slots,,,0.00,5.15,
101.337584361,S0-C7,Bad_Speculation,17.12,% Slots,,,0.00,5.15,
101.337584361,S0-C7,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S0-C7,Frontend_Bound.Frontend_Bandwidth,28.45,% Slots,,,0.00,5.15,
101.337584361,S0-C7,Bad_Speculation.Branch_Mispredicts,16.94,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.44,
101.337584361,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
101.337584361,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.88,% Core_Clocks,,,0.00,5.27,<==
101.337584361,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C0,Frontend_Bound,36.06,% Slots,,,0.00,5.15,
101.337584361,S1-C0,Bad_Speculation,13.08,% Slots,,,0.00,5.15,
101.337584361,S1-C0,Backend_Bound,12.37,% Slots,,,0.00,5.15,
101.337584361,S1-C0,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,0.00,5.15,<==
101.337584361,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.15,
101.337584361,S1-C0,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.44,
101.337584361,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
101.337584361,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.49,% Core_Clocks,,,0.00,5.28,
101.337584361,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C1,Frontend_Bound,28.48,% Slots,,,0.00,5.15,
101.337584361,S1-C1,Bad_Speculation,15.40,% Slots,,,0.00,5.15,
101.337584361,S1-C1,Backend_Bound,21.24,% Slots,,,0.00,5.15,
101.337584361,S1-C1,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.15,
101.337584361,S1-C1,Bad_Speculation.Branch_Mispredicts,15.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S1-C1,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.15,
101.337584361,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.43,
101.337584361,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
101.337584361,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.10,% Core_Clocks,,,0.00,5.29,
101.337584361,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.07,% Core_Clocks,,,0.00,5.15,
101.337584361,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C2,Frontend_Bound,31.27,% Slots,,,0.00,5.15,
101.337584361,S1-C2,Bad_Speculation,16.74,% Slots,,,0.00,5.15,
101.337584361,S1-C2,Backend_Bound,22.13,% Slots,,,0.00,5.15,
101.337584361,S1-C2,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S1-C2,Bad_Speculation.Branch_Mispredicts,16.58,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S1-C2,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.15,
101.337584361,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.43,
101.337584361,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
101.337584361,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C3,Frontend_Bound,26.61,% Slots,,,0.00,5.15,
101.337584361,S1-C3,Backend_Bound,22.10,% Slots,,,0.00,5.15,
101.337584361,S1-C3,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S1-C3,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.15,
101.337584361,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
101.337584361,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C4,Frontend_Bound,30.77,% Slots,,,0.00,5.15,
101.337584361,S1-C4,Bad_Speculation,15.94,% Slots,,,0.00,5.15,
101.337584361,S1-C4,Backend_Bound,24.39,% Slots,,,0.00,5.15,
101.337584361,S1-C4,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.15,
101.337584361,S1-C4,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S1-C4,Backend_Bound.Memory_Bound,18.47,% Slots,,,0.00,5.15,
101.337584361,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.43,
101.337584361,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
101.337584361,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C5,Frontend_Bound,25.94,% Slots,,,0.00,5.15,
101.337584361,S1-C5,Bad_Speculation,19.53,% Slots,,,0.00,5.15,
101.337584361,S1-C5,Backend_Bound,19.43,% Slots,,,0.00,5.15,
101.337584361,S1-C5,Frontend_Bound.Frontend_Latency,16.56,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S1-C5,Bad_Speculation.Branch_Mispredicts,19.34,% Slots,,br_misp_retired.all_branches,0.00,5.15,
101.337584361,S1-C5,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.15,
101.337584361,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.44,
101.337584361,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
101.337584361,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C6,Frontend_Bound,36.49,% Slots,,,0.00,5.14,
101.337584361,S1-C6,Bad_Speculation,19.56,% Slots,,,0.00,5.14,
101.337584361,S1-C6,Frontend_Bound.Frontend_Latency,31.43,% Slots,,rs_events.empty_end,0.00,5.14,
101.337584361,S1-C6,Bad_Speculation.Branch_Mispredicts,19.39,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.337584361,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.43,
101.337584361,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,<==
101.337584361,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C7,Frontend_Bound,31.35,% Slots,,,0.00,5.16,
101.337584361,S1-C7,Bad_Speculation,15.15,% Slots,,,0.00,5.16,
101.337584361,S1-C7,Backend_Bound,21.28,% Slots,,,0.00,5.16,
101.337584361,S1-C7,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.15,
101.337584361,S1-C7,Bad_Speculation.Branch_Mispredicts,15.00,% Slots,,br_misp_retired.all_branches,0.00,5.14,
101.337584361,S1-C7,Backend_Bound.Memory_Bound,20.05,% Slots,,,0.00,5.15,
101.337584361,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
101.337584361,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
101.337584361,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
101.337584361,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
101.337584361,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
102.874721389,S0-C0,Frontend_Bound,36.12,% Slots,,,0.00,5.2,
102.874721389,S0-C0,Bad_Speculation,15.69,% Slots,,,0.00,5.2,
102.874721389,S0-C0,Backend_Bound,11.15,% Slots,,,0.00,5.2,
102.874721389,S0-C0,Frontend_Bound.Frontend_Latency,21.32,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.2,
102.874721389,S0-C0,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.2,
102.874721389,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
102.874721389,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.59,% Core_Clocks,,,0.00,5.26,
102.874721389,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C1,Frontend_Bound,26.53,% Slots,,,0.00,5.19,
102.874721389,S0-C1,Bad_Speculation,13.03,% Slots,,,0.00,5.19,
102.874721389,S0-C1,Backend_Bound,32.82,% Slots,,,0.00,5.19,
102.874721389,S0-C1,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S0-C1,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S0-C1,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.19,
102.874721389,S0-C1,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.19,
102.874721389,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.2,
102.874721389,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
102.874721389,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C2,Frontend_Bound,27.85,% Slots,,,0.00,5.19,
102.874721389,S0-C2,Bad_Speculation,16.41,% Slots,,,0.00,5.19,
102.874721389,S0-C2,Backend_Bound,24.09,% Slots,,,0.00,5.19,
102.874721389,S0-C2,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S0-C2,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S0-C2,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.19,
102.874721389,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.19,
102.874721389,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
102.874721389,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
102.874721389,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C3,Frontend_Bound,32.41,% Slots,,,0.00,5.2,
102.874721389,S0-C3,Bad_Speculation,14.50,% Slots,,,0.00,5.2,
102.874721389,S0-C3,Backend_Bound,18.35,% Slots,,,0.00,5.2,
102.874721389,S0-C3,Frontend_Bound.Frontend_Latency,22.40,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S0-C3,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C3,Backend_Bound.Memory_Bound,10.72,% Slots,,,0.00,5.19,
102.874721389,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.19,
102.874721389,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
102.874721389,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
102.874721389,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C4,Frontend_Bound,30.18,% Slots,,,0.00,5.2,
102.874721389,S0-C4,Bad_Speculation,13.32,% Slots,,,0.00,5.2,
102.874721389,S0-C4,Backend_Bound,22.21,% Slots,,,0.00,5.2,
102.874721389,S0-C4,Retiring,31.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
102.874721389,S0-C4,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S0-C4,Bad_Speculation.Branch_Mispredicts,13.09,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C4,Backend_Bound.Memory_Bound,19.01,% Slots,,,0.00,5.19,
102.874721389,S0-C4,Retiring.Microcode_Sequencer,2.63,% Slots,,idq.ms_uops,0.00,5.19,<==
102.874721389,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.19,
102.874721389,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.19,
102.874721389,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
102.874721389,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
102.874721389,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
102.874721389,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C5,Frontend_Bound,34.35,% Slots,,,0.00,5.19,
102.874721389,S0-C5,Bad_Speculation,13.53,% Slots,,,0.00,5.19,
102.874721389,S0-C5,Backend_Bound,19.12,% Slots,,,0.00,5.19,
102.874721389,S0-C5,Retiring,32.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
102.874721389,S0-C5,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S0-C5,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S0-C5,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.19,
102.874721389,S0-C5,Retiring.Microcode_Sequencer,1.77,% Slots,,idq.ms_uops,0.00,5.19,
102.874721389,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.19,
102.874721389,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
102.874721389,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.19,
102.874721389,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.874721389,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C6,Frontend_Bound,32.28,% Slots,,,0.00,5.2,
102.874721389,S0-C6,Bad_Speculation,18.30,% Slots,,,0.00,5.2,
102.874721389,S0-C6,Backend_Bound,14.35,% Slots,,,0.00,5.2,
102.874721389,S0-C6,Retiring,37.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
102.874721389,S0-C6,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S0-C6,Bad_Speculation.Branch_Mispredicts,18.13,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C6,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.19,
102.874721389,S0-C6,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.19,<==
102.874721389,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
102.874721389,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.2,
102.874721389,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
102.874721389,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C7,Frontend_Bound,25.25,% Slots,,,0.00,5.2,
102.874721389,S0-C7,Bad_Speculation,12.10,% Slots,,,0.00,5.2,
102.874721389,S0-C7,Backend_Bound,34.90,% Slots,,,0.00,5.2,
102.874721389,S0-C7,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S0-C7,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S0-C7,Backend_Bound.Memory_Bound,20.66,% Slots,,,0.00,5.19,
102.874721389,S0-C7,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.19,
102.874721389,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.19,
102.874721389,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
102.874721389,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
102.874721389,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C0,Frontend_Bound,35.96,% Slots,,,0.00,5.19,
102.874721389,S1-C0,Bad_Speculation,10.46,% Slots,,,0.00,5.19,
102.874721389,S1-C0,Backend_Bound,22.47,% Slots,,,0.00,5.19,
102.874721389,S1-C0,Frontend_Bound.Frontend_Latency,22.40,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.22,% Slots,,,0.00,5.19,
102.874721389,S1-C0,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S1-C0,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.19,
102.874721389,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.19,
102.874721389,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,<==
102.874721389,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.46,% Core_Clocks,,,0.00,5.25,
102.874721389,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.48,% Core_Clocks,,,0.00,5.28,
102.874721389,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C1,Frontend_Bound,34.70,% Slots,,,0.00,5.2,
102.874721389,S1-C1,Bad_Speculation,17.43,% Slots,,,0.00,5.2,
102.874721389,S1-C1,Backend_Bound,12.13,% Slots,,,0.00,5.2,
102.874721389,S1-C1,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.2,
102.874721389,S1-C1,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.19,
102.874721389,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,<==
102.874721389,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.15,% Core_Clocks,,,0.00,5.25,
102.874721389,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C2,Frontend_Bound,33.94,% Slots,,,0.00,5.2,<==
102.874721389,S1-C2,Bad_Speculation,17.85,% Slots,,,0.00,5.2,
102.874721389,S1-C2,Backend_Bound,13.87,% Slots,,,0.00,5.2,
102.874721389,S1-C2,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.16,% Slots,,,0.00,5.2,
102.874721389,S1-C2,Bad_Speculation.Branch_Mispredicts,17.66,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.19,
102.874721389,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
102.874721389,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.47,% Core_Clocks,,,0.00,5.28,
102.874721389,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C3,Frontend_Bound,30.36,% Slots,,,0.00,5.19,
102.874721389,S1-C3,Bad_Speculation,13.30,% Slots,,,0.00,5.19,
102.874721389,S1-C3,Backend_Bound,20.18,% Slots,,,0.00,5.19,
102.874721389,S1-C3,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.19,
102.874721389,S1-C3,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S1-C3,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.19,
102.874721389,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,<==
102.874721389,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.05,% Core_Clocks,,,0.00,5.28,
102.874721389,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.874721389,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C4,Frontend_Bound,27.63,% Slots,,,0.00,5.19,
102.874721389,S1-C4,Bad_Speculation,12.45,% Slots,,,0.00,5.19,
102.874721389,S1-C4,Backend_Bound,27.92,% Slots,,,0.00,5.19,
102.874721389,S1-C4,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S1-C4,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S1-C4,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.19,<==
102.874721389,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.19,
102.874721389,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
102.874721389,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.874721389,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C5,Frontend_Bound,26.50,% Slots,,,0.00,5.2,
102.874721389,S1-C5,Bad_Speculation,12.91,% Slots,,,0.00,5.2,
102.874721389,S1-C5,Backend_Bound,33.77,% Slots,,,0.00,5.2,
102.874721389,S1-C5,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.2,
102.874721389,S1-C5,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.874721389,S1-C5,Backend_Bound.Memory_Bound,24.88,% Slots,,,0.00,5.2,<==
102.874721389,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
102.874721389,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
102.874721389,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C6,Frontend_Bound,25.93,% Slots,,,0.00,5.19,
102.874721389,S1-C6,Bad_Speculation,15.42,% Slots,,,0.00,5.19,
102.874721389,S1-C6,Backend_Bound,27.60,% Slots,,,0.00,5.19,
102.874721389,S1-C6,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S1-C6,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S1-C6,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.19,
102.874721389,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.19,
102.874721389,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
102.874721389,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
102.874721389,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C7,Frontend_Bound,29.82,% Slots,,,0.00,5.19,
102.874721389,S1-C7,Bad_Speculation,16.58,% Slots,,,0.00,5.19,
102.874721389,S1-C7,Backend_Bound,21.75,% Slots,,,0.00,5.19,
102.874721389,S1-C7,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.19,
102.874721389,S1-C7,Bad_Speculation.Branch_Mispredicts,16.42,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.874721389,S1-C7,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.19,
102.874721389,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.19,
102.874721389,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,<==
102.874721389,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.874721389,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
102.874721389,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
102.874721389,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
104.347739095,S0-C0,Backend_Bound,39.12,% Slots,,,0.00,5.17,
104.347739095,S0-C0,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.15,
104.347739095,S0-C0,Backend_Bound.Core_Bound,26.19,% Slots,,,0.00,5.15,
104.347739095,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
104.347739095,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.43,<==
104.347739095,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C1,Bad_Speculation,10.14,% Slots,,,0.00,5.17,
104.347739095,S0-C1,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.16,
104.347739095,S0-C1,Backend_Bound,42.04,% Slots,,,0.00,5.17,
104.347739095,S0-C1,Backend_Bound.Memory_Bound,17.73,% Slots,,,0.00,5.15,
104.347739095,S0-C1,Backend_Bound.Core_Bound,24.31,% Slots,,,0.00,5.15,
104.347739095,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
104.347739095,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
104.347739095,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.91,% Clocks,,,0.00,5.43,<==
104.347739095,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C2,Backend_Bound,43.42,% Slots,,,0.00,5.17,
104.347739095,S0-C2,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.15,
104.347739095,S0-C2,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.15,
104.347739095,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
104.347739095,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.67,% Clocks,,,0.00,5.43,<==
104.347739095,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C3,Frontend_Bound,32.03,% Slots,,,0.00,5.17,
104.347739095,S0-C3,Bad_Speculation,12.96,% Slots,,,0.00,5.17,
104.347739095,S0-C3,Backend_Bound,18.64,% Slots,,,0.00,5.17,
104.347739095,S0-C3,Retiring,32.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
104.347739095,S0-C3,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.15,
104.347739095,S0-C3,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.17,
104.347739095,S0-C3,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.15,
104.347739095,S0-C3,Retiring.Microcode_Sequencer,2.38,% Slots,,idq.ms_uops,0.00,5.16,<==
104.347739095,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
104.347739095,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.44,
104.347739095,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.79,% Clocks,,,0.00,5.43,
104.347739095,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C4,Frontend_Bound,20.52,% Slots,,,0.00,5.17,
104.347739095,S0-C4,Bad_Speculation,11.29,% Slots,,,0.00,5.17,
104.347739095,S0-C4,Backend_Bound,37.24,% Slots,,,0.00,5.17,
104.347739095,S0-C4,Retiring,34.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
104.347739095,S0-C4,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.15,
104.347739095,S0-C4,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.17,
104.347739095,S0-C4,Backend_Bound.Memory_Bound,27.94,% Slots,,,0.00,5.15,
104.347739095,S0-C4,Retiring.Microcode_Sequencer,2.62,% Slots,,idq.ms_uops,0.00,5.16,
104.347739095,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
104.347739095,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.43,
104.347739095,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
104.347739095,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
104.347739095,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C5,Frontend_Bound,23.73,% Slots,,,0.00,5.17,
104.347739095,S0-C5,Backend_Bound,36.91,% Slots,,,0.00,5.17,<==
104.347739095,S0-C5,Retiring,36.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
104.347739095,S0-C5,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.16,
104.347739095,S0-C5,Backend_Bound.Memory_Bound,19.43,% Slots,,,0.00,5.16,
104.347739095,S0-C5,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.16,
104.347739095,S0-C5,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.16,
104.347739095,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.44,
104.347739095,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
104.347739095,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.44,
104.347739095,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
104.347739095,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
104.347739095,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.89,% Clocks,,,0.00,5.43,
104.347739095,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
104.347739095,S0-C6,Backend_Bound,40.98,% Slots,,,0.00,5.17,
104.347739095,S0-C6,Backend_Bound.Memory_Bound,16.75,% Slots,,,0.00,5.16,
104.347739095,S0-C6,Backend_Bound.Core_Bound,24.23,% Slots,,,0.00,5.16,
104.347739095,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
104.347739095,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.48,% Clocks,,,0.00,5.43,<==
104.347739095,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C7,Frontend_Bound,23.48,% Slots,,,0.00,5.17,
104.347739095,S0-C7,Bad_Speculation,11.41,% Slots,,,0.00,5.17,
104.347739095,S0-C7,Backend_Bound,32.67,% Slots,,,0.00,5.17,
104.347739095,S0-C7,Retiring,36.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
104.347739095,S0-C7,Frontend_Bound.Frontend_Latency,15.68,% Slots,,rs_events.empty_end,0.00,5.16,
104.347739095,S0-C7,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.16,
104.347739095,S0-C7,Backend_Bound.Memory_Bound,13.65,% Slots,,,0.00,5.16,
104.347739095,S0-C7,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.16,
104.347739095,S0-C7,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.16,<==
104.347739095,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.16,
104.347739095,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
104.347739095,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.26,% Clocks,,idq.ms_switches,0.00,5.16,
104.347739095,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
104.347739095,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
104.347739095,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.80,% Clocks,,,0.00,5.43,
104.347739095,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C0,Frontend_Bound,26.31,% Slots,,,0.00,5.17,
104.347739095,S1-C0,Backend_Bound,21.82,% Slots,,,0.00,5.17,
104.347739095,S1-C0,Retiring,42.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
104.347739095,S1-C0,Frontend_Bound.Frontend_Latency,15.97,% Slots,,rs_events.empty_end,0.00,5.16,
104.347739095,S1-C0,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.16,
104.347739095,S1-C0,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.41,<==
104.347739095,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
104.347739095,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.16,
104.347739095,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
104.347739095,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
104.347739095,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
104.347739095,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C1,Frontend_Bound,29.48,% Slots,,,0.00,5.17,
104.347739095,S1-C1,Backend_Bound,10.73,% Slots,,,0.00,5.17,
104.347739095,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.17,
104.347739095,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.44,% Core_Clocks,,,0.00,5.16,<==
104.347739095,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.60,% Core_Clocks,,,0.00,5.35,
104.347739095,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C2,Frontend_Bound,23.39,% Slots,,,0.00,5.17,
104.347739095,S1-C2,Backend_Bound,24.65,% Slots,,,0.00,5.17,
104.347739095,S1-C2,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.16,
104.347739095,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
104.347739095,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C3,Frontend_Bound,20.38,% Slots,,,0.00,5.17,
104.347739095,S1-C3,Backend_Bound,33.63,% Slots,,,0.00,5.17,
104.347739095,S1-C3,Backend_Bound.Memory_Bound,20.01,% Slots,,,0.00,5.15,
104.347739095,S1-C3,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.15,
104.347739095,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
104.347739095,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.43,
104.347739095,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S1-C4,Backend_Bound,29.46,% Slots,,,0.00,5.17,
104.347739095,S1-C4,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.15,
104.347739095,S1-C4,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.15,
104.347739095,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
104.347739095,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.63,% Clocks,,,0.00,5.43,<==
104.347739095,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S1-C5,Frontend_Bound,27.69,% Slots,,,0.00,5.17,
104.347739095,S1-C5,Backend_Bound,16.73,% Slots,,,0.00,5.17,
104.347739095,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.17,
104.347739095,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.17,% Core_Clocks,,,0.00,5.35,<==
104.347739095,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S1-C6,Frontend_Bound,24.99,% Slots,,,0.00,5.17,
104.347739095,S1-C6,Backend_Bound,22.08,% Slots,,,0.00,5.17,
104.347739095,S1-C6,Retiring,42.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
104.347739095,S1-C6,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.16,
104.347739095,S1-C6,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.16,
104.347739095,S1-C6,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.16,
104.347739095,S1-C6,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.42,<==
104.347739095,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
104.347739095,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.75,% Clocks,,idq.ms_switches,0.00,5.16,
104.347739095,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
104.347739095,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
104.347739095,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.43,
104.347739095,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C7,Frontend_Bound,26.56,% Slots,,,0.00,5.44,
104.347739095,S1-C7,Backend_Bound,27.71,% Slots,,,0.00,5.44,
104.347739095,S1-C7,Frontend_Bound.Frontend_Latency,19.34,% Slots,,rs_events.empty_end,0.00,5.16,
104.347739095,S1-C7,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.16,<==
104.347739095,S1-C7,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.16,
104.347739095,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.17,
104.347739095,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
104.347739095,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.66,% Clocks,,,0.00,5.43,
104.347739095,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
104.347739095,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
104.347739095,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
105.863788063,S0-C0,Frontend_Bound,21.68,% Slots,,,0.00,5.27,
105.863788063,S0-C0,Backend_Bound,20.51,% Slots,,,0.00,5.27,
105.863788063,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.05,% Slots,,,0.00,5.27,<==
105.863788063,S0-C0,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.27,
105.863788063,S0-C0,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.27,
105.863788063,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.88,% Clocks,,,0.00,5.28,
105.863788063,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
105.863788063,S0-C1,Backend_Bound,52.14,% Slots,,,0.00,5.27,
105.863788063,S0-C1,Backend_Bound.Memory_Bound,34.96,% Slots,,,0.00,5.27,
105.863788063,S0-C1,Backend_Bound.Core_Bound,17.18,% Slots,,,0.00,5.27,
105.863788063,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,37.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
105.863788063,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
105.863788063,S0-C2,Backend_Bound,64.59,% Slots,,,0.00,5.27,
105.863788063,S0-C2,Backend_Bound.Memory_Bound,59.17,% Slots,,,0.00,5.27,
105.863788063,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
105.863788063,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
105.863788063,S0-C3,Frontend_Bound,21.05,% Slots,,,0.00,5.27,
105.863788063,S0-C3,Bad_Speculation,12.05,% Slots,,,0.00,5.27,
105.863788063,S0-C3,Backend_Bound,24.98,% Slots,,,0.00,5.27,
105.863788063,S0-C3,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.27,
105.863788063,S0-C3,Backend_Bound.Memory_Bound,30.56,% Slots,,,0.00,5.27,
105.863788063,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
105.863788063,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
105.863788063,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
105.863788063,S0-C4,Frontend_Bound,26.24,% Slots,,,0.00,5.27,
105.863788063,S0-C4,Bad_Speculation,11.47,% Slots,,,0.00,5.27,
105.863788063,S0-C4,Backend_Bound,17.13,% Slots,,,0.00,5.27,
105.863788063,S0-C4,Retiring,36.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
105.863788063,S0-C4,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.27,
105.863788063,S0-C4,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.27,
105.863788063,S0-C4,Backend_Bound.Memory_Bound,18.53,% Slots,,,0.00,5.27,
105.863788063,S0-C4,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.27,<==
105.863788063,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
105.863788063,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.11,
105.863788063,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
105.863788063,S0-C5,Backend_Bound,30.37,% Slots,,,0.00,5.27,<==
105.863788063,S0-C5,Backend_Bound.Memory_Bound,12.82,% Slots,,,0.00,5.27,
105.863788063,S0-C5,Backend_Bound.Core_Bound,17.55,% Slots,,,0.00,5.27,
105.863788063,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.36,% Clocks,,,0.00,5.28,
105.863788063,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
105.863788063,S0-C6,Frontend_Bound,23.57,% Slots,,,0.00,5.28,
105.863788063,S0-C6,Backend_Bound,35.39,% Slots,,,0.00,5.28,
105.863788063,S0-C6,Retiring,22.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
105.863788063,S0-C6,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.28,
105.863788063,S0-C6,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.28,
105.863788063,S0-C6,Retiring.Microcode_Sequencer,4.95,% Slots,,idq.ms_uops,0.00,5.26,
105.863788063,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.27,
105.863788063,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
105.863788063,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S0-C7,Frontend_Bound,25.08,% Slots,,,0.00,5.27,
105.863788063,S0-C7,Backend_Bound,21.44,% Slots,,,0.00,5.27,
105.863788063,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.01,% Slots,,,0.00,5.27,
105.863788063,S0-C7,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.27,
105.863788063,S0-C7,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.27,
105.863788063,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.76,% Core_Clocks,,,0.00,5.27,
105.863788063,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.59,% Core_Clocks,,,0.00,5.27,<==
105.863788063,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.09,% Clocks,,,0.00,5.27,
105.863788063,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S1-C0,Backend_Bound,52.97,% Slots,,,0.00,5.27,
105.863788063,S1-C0,Backend_Bound.Memory_Bound,36.48,% Slots,,,0.00,5.27,<==
105.863788063,S1-C0,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.27,
105.863788063,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
105.863788063,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S1-C1,Backend_Bound,39.43,% Slots,,,0.00,5.27,
105.863788063,S1-C1,Backend_Bound.Memory_Bound,16.48,% Slots,,,0.00,5.27,
105.863788063,S1-C1,Backend_Bound.Core_Bound,22.95,% Slots,,,0.00,5.27,<==
105.863788063,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S1-C2,Backend_Bound,21.12,% Slots,,,0.00,5.26,
105.863788063,S1-C2,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.26,
105.863788063,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.88,% Clocks,,,0.00,5.27,<==
105.863788063,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S1-C3,Backend_Bound,37.41,% Slots,,,0.00,5.27,<==
105.863788063,S1-C3,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.27,
105.863788063,S1-C3,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.27,
105.863788063,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.66,% Clocks,,,0.00,5.28,
105.863788063,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S1-C4,Backend_Bound,35.24,% Slots,,,0.00,5.27,
105.863788063,S1-C4,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.27,
105.863788063,S1-C4,Backend_Bound.Core_Bound,21.22,% Slots,,,0.00,5.27,<==
105.863788063,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
105.863788063,S1-C5,Backend_Bound,30.14,% Slots,,,0.00,5.27,
105.863788063,S1-C5,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.27,<==
105.863788063,S1-C5,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.27,
105.863788063,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
105.863788063,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.34,% Clocks,,,0.00,5.28,
105.863788063,S1-C5-T0,MUX,5.27,%,,,0.00,100.0,
105.863788063,S1-C6,Backend_Bound,39.79,% Slots,,,0.00,5.27,
105.863788063,S1-C6,Backend_Bound.Memory_Bound,23.90,% Slots,,,0.00,5.27,
105.863788063,S1-C6,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.27,
105.863788063,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
105.863788063,S1-C6-T0,MUX,5.27,%,,,0.00,100.0,
105.863788063,S1-C7,Frontend_Bound,27.13,% Slots,,,0.00,5.28,
105.863788063,S1-C7,Backend_Bound,26.51,% Slots,,,0.00,5.28,
105.863788063,S1-C7,Retiring,41.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
105.863788063,S1-C7,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.28,
105.863788063,S1-C7,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,5.27,
105.863788063,S1-C7,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.27,
105.863788063,S1-C7,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.05,<==
105.863788063,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.49,% Clocks,,idq.ms_switches,0.00,5.27,
105.863788063,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
105.863788063,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
105.863788063,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.45,% Clocks,,,0.00,5.28,
105.863788063,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C0-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C2-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C3-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C5-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S0-C7-T1,MUX,5.27,%,,,0.00,100.0,
105.863788063,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
105.863788063,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
105.863788063,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
105.863788063,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
105.863788063,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
105.863788063,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
105.863788063,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
105.863788063,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
107.356875334,S0-C0,Backend_Bound,23.06,% Slots,,,0.00,5.1,<==
107.356875334,S0-C0,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.1,
107.356875334,S0-C0,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.1,
107.356875334,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.00,% Clocks,,,0.00,5.09,
107.356875334,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C1,Backend_Bound,52.29,% Slots,,,0.00,5.09,
107.356875334,S0-C1,Backend_Bound.Memory_Bound,28.69,% Slots,,,0.00,5.09,
107.356875334,S0-C1,Backend_Bound.Core_Bound,23.60,% Slots,,,0.00,5.09,
107.356875334,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,32.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
107.356875334,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C2,Backend_Bound,42.58,% Slots,,,0.00,5.09,
107.356875334,S0-C2,Backend_Bound.Core_Bound,88.81,% Slots,,,0.00,5.09,
107.356875334,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.63,% Clocks,,,0.00,5.09,<==
107.356875334,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C3,Backend_Bound,19.26,% Slots,,,0.00,5.09,
107.356875334,S0-C3,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.09,<==
107.356875334,S0-C3-T0,Backend_Bound.Core_Bound.Divider,26.94,% Clocks,,arith.fpu_div_active,0.00,5.36,
107.356875334,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.85,% Clocks,,,0.00,5.09,
107.356875334,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C4,Frontend_Bound,24.36,% Slots,,,0.00,5.09,
107.356875334,S0-C4,Backend_Bound,43.46,% Slots,,,0.00,5.09,
107.356875334,S0-C4,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.09,
107.356875334,S0-C4,Backend_Bound.Memory_Bound,25.64,% Slots,,,0.00,5.09,
107.356875334,S0-C4,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.09,
107.356875334,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.25,
107.356875334,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
107.356875334,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
107.356875334,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C5,Backend_Bound,28.26,% Slots,,,0.00,5.09,
107.356875334,S0-C5,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.09,
107.356875334,S0-C5,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.09,
107.356875334,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.91,% Clocks,,,0.00,5.09,<==
107.356875334,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C6,Bad_Speculation,12.67,% Slots,,,0.00,5.09,
107.356875334,S0-C6,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.09,
107.356875334,S0-C6,Backend_Bound,36.32,% Slots,,,0.00,5.09,
107.356875334,S0-C6,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.09,
107.356875334,S0-C6,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.09,
107.356875334,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.26,% Clocks,,,0.00,5.09,<==
107.356875334,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C7,Frontend_Bound,21.40,% Slots,,,0.00,5.09,
107.356875334,S0-C7,Bad_Speculation,15.44,% Slots,,,0.00,5.09,
107.356875334,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.09,
107.356875334,S0-C7,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.09,
107.356875334,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.68,% Core_Clocks,,,0.00,5.09,<==
107.356875334,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C0,Frontend_Bound,38.88,% Slots,,,0.00,5.09,
107.356875334,S1-C0,Backend_Bound,16.47,% Slots,,,0.00,5.09,
107.356875334,S1-C0,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,0.00,5.09,<==
107.356875334,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.09,
107.356875334,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.37,
107.356875334,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
107.356875334,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.39,% Core_Clocks,,,0.00,5.36,
107.356875334,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.78,% Core_Clocks,,,0.00,5.1,
107.356875334,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C1,Backend_Bound,22.08,% Slots,,,0.00,5.09,<==
107.356875334,S1-C1,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.09,
107.356875334,S1-C1,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.09,
107.356875334,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.44,% Clocks,,,0.00,5.09,
107.356875334,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C2,Backend_Bound,26.94,% Slots,,,0.00,5.09,
107.356875334,S1-C2,Backend_Bound.Core_Bound,17.75,% Slots,,,0.00,5.09,<==
107.356875334,S1-C2-T0,Backend_Bound.Core_Bound.Divider,30.79,% Clocks,,arith.fpu_div_active,0.00,5.36,
107.356875334,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.63,% Clocks,,,0.00,5.09,
107.356875334,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C3,Backend_Bound,23.57,% Slots,,,0.00,5.09,
107.356875334,S1-C3,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.09,
107.356875334,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.69,% Clocks,,,0.00,5.09,<==
107.356875334,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C4,Backend_Bound,50.54,% Slots,,,0.00,5.09,
107.356875334,S1-C4,Backend_Bound.Memory_Bound,35.29,% Slots,,,0.00,5.09,
107.356875334,S1-C4,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.09,
107.356875334,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,36.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
107.356875334,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C5,Backend_Bound,17.50,% Slots,,,0.00,5.09,
107.356875334,S1-C5,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.09,
107.356875334,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.73,% Clocks,,,0.00,5.09,<==
107.356875334,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C6,Backend_Bound,30.73,% Slots,,,0.00,5.09,<==
107.356875334,S1-C6,Backend_Bound.Memory_Bound,17.83,% Slots,,,0.00,5.09,
107.356875334,S1-C6,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.09,
107.356875334,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
107.356875334,S1-C6-T0,Backend_Bound.Core_Bound.Divider,24.43,% Clocks,,arith.fpu_div_active,0.00,5.36,
107.356875334,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C7,Backend_Bound,41.81,% Slots,,,0.00,5.09,
107.356875334,S1-C7,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.09,
107.356875334,S1-C7,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.09,
107.356875334,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,29.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
107.356875334,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.13,% Clocks,,,0.00,5.09,
107.356875334,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
107.356875334,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
107.356875334,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
107.356875334,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
108.911082293,S0-C0,Frontend_Bound,25.19,% Slots,,,0.00,5.14,
108.911082293,S0-C0,Bad_Speculation,12.33,% Slots,,,0.00,5.14,
108.911082293,S0-C0,Backend_Bound,12.86,% Slots,,,0.00,5.14,
108.911082293,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,,,0.00,5.14,
108.911082293,S0-C0,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.14,
108.911082293,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.37,% Core_Clocks,,,0.00,5.15,<==
108.911082293,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.03,% Core_Clocks,,,0.00,5.4,
108.911082293,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C1,Bad_Speculation,12.13,% Slots,,,0.00,5.15,
108.911082293,S0-C1,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.14,
108.911082293,S0-C1,Backend_Bound,38.78,% Slots,,,0.00,5.15,
108.911082293,S0-C1,Backend_Bound.Memory_Bound,24.75,% Slots,,,0.00,5.14,<==
108.911082293,S0-C1,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.14,
108.911082293,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C2,Bad_Speculation,15.42,% Slots,,,0.00,5.14,
108.911082293,S0-C2,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.14,
108.911082293,S0-C2,Backend_Bound,39.68,% Slots,,,0.00,5.14,
108.911082293,S0-C2,Backend_Bound.Memory_Bound,23.58,% Slots,,,0.00,5.14,
108.911082293,S0-C2,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.14,
108.911082293,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
108.911082293,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.78,% Clocks,,,0.00,5.41,
108.911082293,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C3,Frontend_Bound,27.47,% Slots,,,0.00,5.15,<==
108.911082293,S0-C3,Bad_Speculation,13.77,% Slots,,,0.00,5.15,
108.911082293,S0-C3,Backend_Bound,16.51,% Slots,,,0.00,5.15,
108.911082293,S0-C3,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.15,
108.911082293,S0-C3,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.14,
108.911082293,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
108.911082293,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C4,Bad_Speculation,11.02,% Slots,,,0.00,5.15,
108.911082293,S0-C4,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.15,
108.911082293,S0-C4,Backend_Bound,42.24,% Slots,,,0.00,5.15,
108.911082293,S0-C4,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.14,<==
108.911082293,S0-C4,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.14,
108.911082293,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C5,Backend_Bound,18.63,% Slots,,,0.00,5.15,
108.911082293,S0-C5,Backend_Bound.Core_Bound,12.10,% Slots,,,0.00,5.14,
108.911082293,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.61,% Clocks,,,0.00,5.4,<==
108.911082293,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C6,Backend_Bound,28.84,% Slots,,,0.00,5.14,<==
108.911082293,S0-C6,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.14,
108.911082293,S0-C6,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.14,
108.911082293,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
108.911082293,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.83,% Clocks,,,0.00,5.41,
108.911082293,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C7,Backend_Bound,19.31,% Slots,,,0.00,5.14,
108.911082293,S0-C7,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.14,<==
108.911082293,S0-C7-T0,Backend_Bound.Core_Bound.Divider,27.04,% Clocks,,arith.fpu_div_active,0.00,5.15,
108.911082293,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.76,% Clocks,,,0.00,5.4,
108.911082293,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C0,Frontend_Bound,27.84,% Slots,,,0.00,5.14,<==
108.911082293,S1-C0,Backend_Bound,20.12,% Slots,,,0.00,5.14,
108.911082293,S1-C0,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,0.00,5.14,
108.911082293,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.14,
108.911082293,S1-C0,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.14,
108.911082293,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.18,
108.911082293,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
108.911082293,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.65,% Core_Clocks,,,0.00,5.15,
108.911082293,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.10,% Clocks,,,0.00,5.41,
108.911082293,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C1,Backend_Bound,33.42,% Slots,,,0.00,5.15,<==
108.911082293,S1-C1,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.14,
108.911082293,S1-C1,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.14,
108.911082293,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
108.911082293,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.94,% Clocks,,,0.00,5.41,
108.911082293,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C2,Frontend_Bound,20.55,% Slots,,,0.00,5.14,
108.911082293,S1-C2,Bad_Speculation,10.28,% Slots,,,0.00,5.14,
108.911082293,S1-C2,Backend_Bound,45.84,% Slots,,,0.00,5.14,
108.911082293,S1-C2,Retiring,34.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
108.911082293,S1-C2,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.14,
108.911082293,S1-C2,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.14,
108.911082293,S1-C2,Backend_Bound.Memory_Bound,31.69,% Slots,,,0.00,5.14,<==
108.911082293,S1-C2,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.14,
108.911082293,S1-C2,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.4,
108.911082293,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
108.911082293,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.18,
108.911082293,S1-C2-T0,Backend_Bound.Core_Bound.Divider,22.27,% Clocks,,arith.fpu_div_active,0.00,5.14,
108.911082293,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C3,Backend_Bound,24.54,% Slots,,,0.00,5.14,
108.911082293,S1-C3,Backend_Bound.Core_Bound,17.97,% Slots,,,0.00,5.14,
108.911082293,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.50,% Clocks,,,0.00,5.41,<==
108.911082293,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C4,Bad_Speculation,11.20,% Slots,,,0.00,5.14,
108.911082293,S1-C4,Bad_Speculation.Branch_Mispredicts,11.08,% Slots,,br_misp_retired.all_branches,0.00,5.14,
108.911082293,S1-C4,Backend_Bound,40.26,% Slots,,,0.00,5.14,
108.911082293,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
108.911082293,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C5,Backend_Bound,26.83,% Slots,,,0.00,5.14,<==
108.911082293,S1-C5,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.14,
108.911082293,S1-C5,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.14,
108.911082293,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.05,% Clocks,,,0.00,5.4,
108.911082293,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C6,Frontend_Bound,20.68,% Slots,,,0.00,5.14,<==
108.911082293,S1-C6,Backend_Bound,19.76,% Slots,,,0.00,5.14,
108.911082293,S1-C6,Backend_Bound.Memory_Bound,28.66,% Slots,,,0.00,5.14,
108.911082293,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C7,Backend_Bound,25.55,% Slots,,,0.00,5.41,<==
108.911082293,S1-C7,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.14,
108.911082293,S1-C7,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.14,
108.911082293,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.61,% Clocks,,,0.00,5.4,
108.911082293,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
108.911082293,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
108.911082293,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
108.911082293,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
110.353506145,S0-C0,Backend_Bound,34.04,% Slots,,,0.00,5.27,
110.353506145,S0-C0,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.27,<==
110.353506145,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
110.353506145,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.01,% Slots,,,0.00,5.27,
110.353506145,S0-C1,Backend_Bound.Memory_Bound,16.32,% Slots,,,0.00,5.26,
110.353506145,S0-C1,Backend_Bound.Core_Bound,22.53,% Slots,,,0.00,5.26,
110.353506145,S0-C1,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.27,
110.353506145,S0-C1,Backend_Bound,38.84,% Slots,,,0.00,5.27,
110.353506145,S0-C1,Retiring,32.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
110.353506145,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.27,
110.353506145,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.43,% Core_Clocks,,,0.00,5.26,
110.353506145,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.06,% Core_Clocks,,,0.00,5.27,
110.353506145,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
110.353506145,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.82,% Clocks,,,0.00,5.26,<==
110.353506145,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
110.353506145,S0-C2,Frontend_Bound,23.94,% Slots,,,0.00,5.27,
110.353506145,S0-C2,Backend_Bound,15.61,% Slots,,,0.00,5.27,
110.353506145,S0-C2,Retiring,59.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
110.353506145,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.27,
110.353506145,S0-C2,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.27,<==
110.353506145,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.27,
110.353506145,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.92,% Core_Clocks,,,0.00,5.27,
110.353506145,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.12,% Core_Clocks,,,0.00,5.27,
110.353506145,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
110.353506145,S0-C3,Frontend_Bound,21.55,% Slots,,,0.00,5.27,
110.353506145,S0-C3,Bad_Speculation,13.21,% Slots,,,0.00,5.27,
110.353506145,S0-C3,Backend_Bound,23.61,% Slots,,,0.00,5.27,
110.353506145,S0-C3,Retiring,35.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
110.353506145,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.27,
110.353506145,S0-C3,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.27,
110.353506145,S0-C3,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.27,
110.353506145,S0-C3,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.27,
110.353506145,S0-C3,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.27,<==
110.353506145,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.48,% Clocks,,idq.ms_switches,0.00,5.27,
110.353506145,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.54,% Core_Clocks,,,0.00,5.26,
110.353506145,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.34,% Core_Clocks,,,0.00,5.27,
110.353506145,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
110.353506145,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.99,% Clocks,,,0.00,5.27,
110.353506145,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
110.353506145,S0-C4,Frontend_Bound,22.57,% Slots,,,0.00,5.27,
110.353506145,S0-C4,Backend_Bound,38.22,% Slots,,,0.00,5.27,<==
110.353506145,S0-C4,Retiring,33.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
110.353506145,S0-C4,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.27,
110.353506145,S0-C4,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.26,
110.353506145,S0-C4,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.26,
110.353506145,S0-C4,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.27,
110.353506145,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.27,
110.353506145,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
110.353506145,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.86,% Clocks,,,0.00,5.27,
110.353506145,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
110.353506145,S0-C5,Frontend_Bound,20.05,% Slots,,,0.00,5.27,
110.353506145,S0-C5,Backend_Bound,46.28,% Slots,,,0.00,5.27,
110.353506145,S0-C5,Retiring,36.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
110.353506145,S0-C5,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.26,
110.353506145,S0-C5,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.26,
110.353506145,S0-C5,Backend_Bound.Core_Bound,26.88,% Slots,,,0.00,5.26,
110.353506145,S0-C5,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.27,
110.353506145,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.27,
110.353506145,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
110.353506145,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.04,% Clocks,,,0.00,5.26,<==
110.353506145,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
110.353506145,S0-C6,Backend_Bound,37.12,% Slots,,,0.00,5.27,
110.353506145,S0-C6,Retiring,31.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
110.353506145,S0-C6,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.26,
110.353506145,S0-C6,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.26,
110.353506145,S0-C6,Retiring.Microcode_Sequencer,7.10,% Slots,,idq.ms_uops,0.00,5.28,
110.353506145,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.21,
110.353506145,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
110.353506145,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
110.353506145,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.75,% Clocks,,,0.00,5.27,<==
110.353506145,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C7,Backend_Bound,53.29,% Slots,,,0.00,5.27,<==
110.353506145,S0-C7,Retiring,36.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
110.353506145,S0-C7,Backend_Bound.Memory_Bound,24.97,% Slots,,,0.00,5.26,
110.353506145,S0-C7,Backend_Bound.Core_Bound,28.32,% Slots,,,0.00,5.26,
110.353506145,S0-C7,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.27,
110.353506145,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.21,
110.353506145,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
110.353506145,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.87,% Clocks,,,0.00,5.26,
110.353506145,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C0,Backend_Bound,45.23,% Slots,,,0.00,5.27,
110.353506145,S1-C0,Backend_Bound.Memory_Bound,26.80,% Slots,,,0.00,5.26,
110.353506145,S1-C0,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.26,
110.353506145,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
110.353506145,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.08,% Clocks,,,0.00,5.27,
110.353506145,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C1,Frontend_Bound,21.23,% Slots,,,0.00,5.27,
110.353506145,S1-C1,Backend_Bound,25.53,% Slots,,,0.00,5.27,
110.353506145,S1-C1,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.27,
110.353506145,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
110.353506145,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C2,Backend_Bound,43.35,% Slots,,,0.00,5.27,<==
110.353506145,S1-C2,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.27,
110.353506145,S1-C2,Backend_Bound.Core_Bound,21.99,% Slots,,,0.00,5.27,
110.353506145,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
110.353506145,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.40,% Clocks,,,0.00,5.27,
110.353506145,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C3,Backend_Bound,28.94,% Slots,,,0.00,5.27,
110.353506145,S1-C3,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.27,
110.353506145,S1-C3,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.27,
110.353506145,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
110.353506145,S1-C3-T0,Backend_Bound.Core_Bound.Divider,20.23,% Clocks,,arith.fpu_div_active,0.00,5.27,
110.353506145,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.79,% Clocks,,,0.00,5.27,<==
110.353506145,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C4,Backend_Bound,29.59,% Slots,,,0.00,5.27,
110.353506145,S1-C4,Backend_Bound.Core_Bound,21.82,% Slots,,,0.00,5.27,
110.353506145,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.70,% Clocks,,,0.00,5.27,<==
110.353506145,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C5,Backend_Bound,36.68,% Slots,,,0.00,5.27,
110.353506145,S1-C5,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,5.27,
110.353506145,S1-C5,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.27,
110.353506145,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,24.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
110.353506145,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.10,% Clocks,,,0.00,5.27,
110.353506145,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C6,Backend_Bound,24.75,% Slots,,,0.00,5.27,
110.353506145,S1-C6,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.27,
110.353506145,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.97,% Clocks,,,0.00,5.27,<==
110.353506145,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C7,Backend_Bound,46.71,% Slots,,,0.00,5.27,
110.353506145,S1-C7,Backend_Bound.Memory_Bound,28.61,% Slots,,,0.00,5.27,
110.353506145,S1-C7,Backend_Bound.Core_Bound,18.09,% Slots,,,0.00,5.27,
110.353506145,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,21.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
110.353506145,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
110.353506145,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
110.353506145,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
110.353506145,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
110.353506145,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
111.829218377,S0-C0,Backend_Bound,43.63,% Slots,,,0.00,5.15,
111.829218377,S0-C0,Backend_Bound.Memory_Bound,38.22,% Slots,,,0.00,5.15,
111.829218377,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,<==
111.829218377,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C1,Backend_Bound,24.62,% Slots,,,0.00,5.15,<==
111.829218377,S0-C1,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.15,
111.829218377,S0-C1,Backend_Bound.Core_Bound,14.33,% Slots,,,0.00,5.15,
111.829218377,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
111.829218377,S0-C1-T0,Backend_Bound.Core_Bound.Divider,30.56,% Clocks,,arith.fpu_div_active,0.00,5.43,
111.829218377,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.88,% Clocks,,,0.00,5.15,
111.829218377,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C2,Backend_Bound,50.03,% Slots,,,0.00,5.15,
111.829218377,S0-C2,Backend_Bound.Memory_Bound,34.72,% Slots,,,0.00,5.15,
111.829218377,S0-C2,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.15,
111.829218377,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
111.829218377,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C3,Backend_Bound,52.20,% Slots,,,0.00,5.15,
111.829218377,S0-C3,Backend_Bound.Memory_Bound,38.35,% Slots,,,0.00,5.15,
111.829218377,S0-C3,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.15,
111.829218377,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,<==
111.829218377,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
111.829218377,S0-C4,Backend_Bound,20.36,% Slots,,,0.00,5.15,
111.829218377,S0-C4,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.15,<==
111.829218377,S0-C4-T0,Backend_Bound.Core_Bound.Divider,30.73,% Clocks,,arith.fpu_div_active,0.00,5.43,
111.829218377,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.14,
111.829218377,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
111.829218377,S0-C5,Frontend_Bound,24.81,% Slots,,,0.00,5.15,
111.829218377,S0-C5,Backend_Bound,43.73,% Slots,,,0.00,5.15,
111.829218377,S0-C5,Retiring,28.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
111.829218377,S0-C5,Frontend_Bound.Frontend_Latency,27.41,% Slots,,rs_events.empty_end,0.00,5.15,
111.829218377,S0-C5,Frontend_Bound.Frontend_Bandwidth,42.20,% Slots,,,0.00,5.15,
111.829218377,S0-C5,Backend_Bound.Core_Bound,49.54,% Slots,,,0.00,5.15,<==
111.829218377,S0-C5,Retiring.Microcode_Sequencer,10.73,% Slots,,idq.ms_uops,0.00,5.15,
111.829218377,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.84,% Clocks,,idq.ms_switches,0.00,5.15,
111.829218377,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C6,Frontend_Bound,21.52,% Slots,,,0.00,5.15,
111.829218377,S0-C6,Backend_Bound,46.03,% Slots,,,0.00,5.15,
111.829218377,S0-C6,Retiring,29.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
111.829218377,S0-C6,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.15,
111.829218377,S0-C6,Frontend_Bound.Frontend_Bandwidth,57.17,% Slots,,,0.00,5.15,
111.829218377,S0-C6,Backend_Bound.Core_Bound,54.16,% Slots,,,0.00,5.15,
111.829218377,S0-C6,Retiring.Microcode_Sequencer,10.92,% Slots,,idq.ms_uops,0.00,5.15,
111.829218377,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.52,% Clocks,,idq.ms_switches,0.00,5.43,
111.829218377,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.02,% Clocks,,,0.00,5.15,<==
111.829218377,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C7,Frontend_Bound,23.09,% Slots,,,0.00,5.15,
111.829218377,S0-C7,Backend_Bound,34.93,% Slots,,,0.00,5.15,
111.829218377,S0-C7,Retiring,28.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
111.829218377,S0-C7,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.15,
111.829218377,S0-C7,Frontend_Bound.Frontend_Bandwidth,36.71,% Slots,,,0.00,5.15,
111.829218377,S0-C7,Backend_Bound.Core_Bound,38.08,% Slots,,,0.00,5.15,<==
111.829218377,S0-C7,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.15,
111.829218377,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.31,% Clocks,,idq.ms_switches,0.00,5.42,
111.829218377,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C0,Backend_Bound,52.17,% Slots,,,0.00,5.15,<==
111.829218377,S1-C0,Backend_Bound.Memory_Bound,27.90,% Slots,,,0.00,5.15,
111.829218377,S1-C0,Backend_Bound.Core_Bound,24.27,% Slots,,,0.00,5.15,
111.829218377,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
111.829218377,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C1,Backend_Bound,21.89,% Slots,,,0.00,5.15,
111.829218377,S1-C1,Backend_Bound.Core_Bound,16.50,% Slots,,,0.00,5.15,<==
111.829218377,S1-C1-T0,Backend_Bound.Core_Bound.Divider,30.73,% Clocks,,arith.fpu_div_active,0.00,5.43,
111.829218377,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.51,% Clocks,,,0.00,5.15,
111.829218377,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C2,Backend_Bound,19.85,% Slots,,,0.00,5.15,
111.829218377,S1-C2,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.15,<==
111.829218377,S1-C2-T0,Backend_Bound.Core_Bound.Divider,31.85,% Clocks,,arith.fpu_div_active,0.00,5.42,
111.829218377,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.79,% Clocks,,,0.00,5.15,
111.829218377,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C3,Frontend_Bound,34.24,% Slots,,,0.00,5.15,<==
111.829218377,S1-C3,Bad_Speculation,10.62,% Slots,,,0.00,5.15,
111.829218377,S1-C3,Backend_Bound,12.19,% Slots,,,0.00,5.15,
111.829218377,S1-C3,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.15,
111.829218377,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.15,
111.829218377,S1-C3,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.15,
111.829218377,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.43,
111.829218377,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
111.829218377,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.24,% Core_Clocks,,,0.00,5.42,
111.829218377,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C4,Backend_Bound,54.53,% Slots,,,0.00,5.15,
111.829218377,S1-C4,Backend_Bound.Memory_Bound,37.34,% Slots,,,0.00,5.15,
111.829218377,S1-C4,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.15,
111.829218377,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,30.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
111.829218377,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
111.829218377,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.15,% Clocks,,,0.00,5.15,
111.829218377,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C5,Backend_Bound,46.53,% Slots,,,0.00,5.16,
111.829218377,S1-C5,Retiring,53.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
111.829218377,S1-C5,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.15,
111.829218377,S1-C5,Backend_Bound.Core_Bound,27.68,% Slots,,,0.00,5.15,
111.829218377,S1-C5,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.15,<==
111.829218377,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.18,% Clocks,,idq.ms_switches,0.00,5.41,
111.829218377,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
111.829218377,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
111.829218377,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
111.829218377,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.63,% Clocks,,,0.00,5.14,
111.829218377,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
111.829218377,S1-C6,Backend_Bound,64.44,% Slots,,,0.00,5.15,
111.829218377,S1-C6,Backend_Bound.Memory_Bound,53.78,% Slots,,,0.00,5.15,
111.829218377,S1-C6,Backend_Bound.Core_Bound,10.66,% Slots,,,0.00,5.15,
111.829218377,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,38.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
111.829218377,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
111.829218377,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C7,Backend_Bound,22.75,% Slots,,,0.00,5.15,<==
111.829218377,S1-C7,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.15,
111.829218377,S1-C7,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.15,
111.829218377,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
111.829218377,S1-C7-T0,Backend_Bound.Core_Bound.Divider,30.99,% Clocks,,arith.fpu_div_active,0.00,5.43,
111.829218377,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.64,% Clocks,,,0.00,5.15,
111.829218377,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
111.829218377,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
111.829218377,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
113.312519525,S0-C0,Bad_Speculation,14.56,% Slots,,,0.00,5.39,
113.312519525,S0-C0,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.12,
113.312519525,S0-C0,Backend_Bound,41.67,% Slots,,,0.00,5.39,
113.312519525,S0-C0,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.12,
113.312519525,S0-C0,Backend_Bound.Core_Bound,28.63,% Slots,,,0.00,5.12,<==
113.312519525,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
113.312519525,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C1,Backend_Bound,18.53,% Slots,,,0.00,5.39,
113.312519525,S0-C1,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.12,<==
113.312519525,S0-C1-T0,Backend_Bound.Core_Bound.Divider,32.74,% Clocks,,arith.fpu_div_active,0.00,5.12,
113.312519525,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.25,% Clocks,,,0.00,5.39,
113.312519525,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C2,Backend_Bound,72.32,% Slots,,,0.00,5.39,
113.312519525,S0-C2,Retiring,20.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
113.312519525,S0-C2,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.12,
113.312519525,S0-C2,Backend_Bound.Core_Bound,49.95,% Slots,,,0.00,5.12,
113.312519525,S0-C2,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.12,
113.312519525,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.25,
113.312519525,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
113.312519525,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.45,% Clocks,,,0.00,5.39,<==
113.312519525,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C3,Backend_Bound,17.54,% Slots,,,0.00,5.39,
113.312519525,S0-C3,Backend_Bound.Core_Bound,10.80,% Slots,,,0.00,5.12,<==
113.312519525,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.74,% Clocks,,arith.fpu_div_active,0.00,5.12,
113.312519525,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.85,% Clocks,,,0.00,5.39,
113.312519525,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C4,Backend_Bound,33.17,% Slots,,,0.00,5.39,
113.312519525,S0-C4,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.12,
113.312519525,S0-C4,Backend_Bound.Core_Bound,20.88,% Slots,,,0.00,5.12,
113.312519525,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
113.312519525,S0-C4-T0,Backend_Bound.Core_Bound.Divider,21.86,% Clocks,,arith.fpu_div_active,0.00,5.12,
113.312519525,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.30,% Clocks,,,0.00,5.39,<==
113.312519525,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C5,Frontend_Bound,22.24,% Slots,,,0.00,5.38,
113.312519525,S0-C5,Backend_Bound,39.95,% Slots,,,0.00,5.38,<==
113.312519525,S0-C5,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.38,
113.312519525,S0-C5,Backend_Bound.Memory_Bound,19.96,% Slots,,,0.00,5.12,
113.312519525,S0-C5,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.12,
113.312519525,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
113.312519525,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
113.312519525,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
113.312519525,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C6,Backend_Bound,42.62,% Slots,,,0.00,5.39,
113.312519525,S0-C6,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.12,
113.312519525,S0-C6,Backend_Bound.Core_Bound,28.12,% Slots,,,0.00,5.12,
113.312519525,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
113.312519525,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.59,% Clocks,,,0.00,5.39,<==
113.312519525,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
113.312519525,S0-C7,Backend_Bound,30.48,% Slots,,,0.00,5.39,
113.312519525,S0-C7,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.12,
113.312519525,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.71,% Clocks,,,0.00,5.4,<==
113.312519525,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C0,Backend_Bound,26.73,% Slots,,,0.00,5.39,
113.312519525,S1-C0,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.12,
113.312519525,S1-C0-T0,Backend_Bound.Core_Bound.Divider,21.43,% Clocks,,arith.fpu_div_active,0.00,5.12,
113.312519525,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.24,% Clocks,,,0.00,5.39,<==
113.312519525,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.39,
113.312519525,S1-C1,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.12,
113.312519525,S1-C1,Backend_Bound,25.09,% Slots,,,0.00,5.39,
113.312519525,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.00,% Core_Clocks,,,0.00,5.12,
113.312519525,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.79,% Core_Clocks,,,0.00,5.39,
113.312519525,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.48,% Clocks,,,0.00,5.39,<==
113.312519525,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C2,Backend_Bound,23.53,% Slots,,,0.00,5.39,
113.312519525,S1-C2,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.12,
113.312519525,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.60,% Clocks,,,0.00,5.39,<==
113.312519525,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C3,Frontend_Bound,25.03,% Slots,,,0.00,5.39,
113.312519525,S1-C3,Backend_Bound,27.06,% Slots,,,0.00,5.39,<==
113.312519525,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.39,
113.312519525,S1-C3,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.12,
113.312519525,S1-C3,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.12,
113.312519525,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.49,% Core_Clocks,,,0.00,5.12,
113.312519525,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.86,% Core_Clocks,,,0.00,5.39,
113.312519525,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C4,Backend_Bound,29.12,% Slots,,,0.00,5.39,
113.312519525,S1-C4,Backend_Bound.Core_Bound,22.41,% Slots,,,0.00,5.12,
113.312519525,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.48,% Clocks,,,0.00,5.39,<==
113.312519525,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
113.312519525,S1-C5,Backend_Bound,40.19,% Slots,,,0.00,5.38,
113.312519525,S1-C5,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.12,
113.312519525,S1-C5,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.12,
113.312519525,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.13,% Clocks,,,0.00,5.39,<==
113.312519525,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C6,Frontend_Bound,39.91,% Slots,,,0.00,5.39,
113.312519525,S1-C6,Backend_Bound,25.63,% Slots,,,0.00,5.39,
113.312519525,S1-C6,Retiring,21.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
113.312519525,S1-C6,Frontend_Bound.Frontend_Latency,22.76,% Slots,,rs_events.empty_end,0.00,5.39,<==
113.312519525,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.39,
113.312519525,S1-C6,Backend_Bound.Core_Bound,19.48,% Slots,,,0.00,5.12,
113.312519525,S1-C6,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.17,
113.312519525,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.39,
113.312519525,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
113.312519525,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.12,
113.312519525,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C7,Frontend_Bound,21.24,% Slots,,,0.00,5.39,<==
113.312519525,S1-C7,Backend_Bound,19.93,% Slots,,,0.00,5.39,
113.312519525,S1-C7,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.12,
113.312519525,S1-C7-T0,Backend_Bound.Core_Bound.Divider,30.82,% Clocks,,arith.fpu_div_active,0.00,5.12,
113.312519525,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.29,% Clocks,,,0.00,5.39,
113.312519525,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
113.312519525,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
113.312519525,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
113.312519525,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
114.849765473,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.87,% Slots,,,0.00,5.2,
114.849765473,S0-C0,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.2,
114.849765473,S0-C0,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.2,
114.849765473,S0-C0,Backend_Bound,29.39,% Slots,,,0.00,5.2,<==
114.849765473,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.05,% Core_Clocks,,,0.00,5.21,
114.849765473,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.42,% Core_Clocks,,,0.00,5.21,
114.849765473,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
114.849765473,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C1,Backend_Bound,37.39,% Slots,,,0.00,5.2,
114.849765473,S0-C1,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.2,
114.849765473,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.84,% Clocks,,,0.00,5.2,<==
114.849765473,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C2,Backend_Bound,24.43,% Slots,,,0.00,5.21,
114.849765473,S0-C2,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.2,
114.849765473,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.91,% Clocks,,,0.00,5.2,<==
114.849765473,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C3,Backend_Bound,32.82,% Slots,,,0.00,5.2,
114.849765473,S0-C3,Backend_Bound.Core_Bound,22.96,% Slots,,,0.00,5.2,
114.849765473,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.76,% Clocks,,,0.00,5.2,<==
114.849765473,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C4,Backend_Bound,51.02,% Slots,,,0.00,5.2,
114.849765473,S0-C4,Backend_Bound.Memory_Bound,29.38,% Slots,,,0.00,5.2,
114.849765473,S0-C4,Backend_Bound.Core_Bound,21.64,% Slots,,,0.00,5.2,
114.849765473,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,37.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
114.849765473,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.2,
114.849765473,S0-C5,Backend_Bound.Core_Bound,35.59,% Slots,,,0.00,5.2,<==
114.849765473,S0-C5,Backend_Bound,44.71,% Slots,,,0.00,5.2,
114.849765473,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.90,% Core_Clocks,,,0.00,5.21,
114.849765473,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C6,Frontend_Bound,23.19,% Slots,,,0.00,5.2,
114.849765473,S0-C6,Backend_Bound,35.15,% Slots,,,0.00,5.2,
114.849765473,S0-C6,Retiring,21.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
114.849765473,S0-C6,Frontend_Bound.Frontend_Bandwidth,33.62,% Slots,,,0.00,5.2,
114.849765473,S0-C6,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.2,<==
114.849765473,S0-C6,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.22,
114.849765473,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.03,% Clocks,,idq.ms_switches,0.00,5.47,
114.849765473,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.41,% Core_Clocks,,,0.00,5.21,
114.849765473,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
114.849765473,S0-C7,Backend_Bound,47.02,% Slots,,,0.00,5.2,
114.849765473,S0-C7,Retiring,32.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
114.849765473,S0-C7,Backend_Bound.Core_Bound,38.03,% Slots,,,0.00,5.2,<==
114.849765473,S0-C7,Retiring.Microcode_Sequencer,10.93,% Slots,,idq.ms_uops,0.00,5.22,
114.849765473,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.69,% Clocks,,idq.ms_switches,0.00,5.47,
114.849765473,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C0,Backend_Bound,30.68,% Slots,,,0.00,5.2,
114.849765473,S1-C0,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.2,
114.849765473,S1-C0,Backend_Bound.Core_Bound,18.92,% Slots,,,0.00,5.2,<==
114.849765473,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
114.849765473,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C1,Backend_Bound,34.72,% Slots,,,0.00,5.2,<==
114.849765473,S1-C1,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.2,
114.849765473,S1-C1,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.2,
114.849765473,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
114.849765473,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.92,% Clocks,,,0.00,5.2,
114.849765473,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C2,Backend_Bound,30.51,% Slots,,,0.00,5.2,
114.849765473,S1-C2,Backend_Bound.Core_Bound,22.04,% Slots,,,0.00,5.2,<==
114.849765473,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C3,Frontend_Bound,26.14,% Slots,,,0.00,5.2,
114.849765473,S1-C3,Backend_Bound,17.53,% Slots,,,0.00,5.2,
114.849765473,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.20,% Slots,,,0.00,5.2,
114.849765473,S1-C3,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.2,
114.849765473,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.45,% Core_Clocks,,,0.00,5.2,<==
114.849765473,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.2,
114.849765473,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.28,% Clocks,,,0.00,5.2,
114.849765473,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C4,Backend_Bound,34.87,% Slots,,,0.00,5.2,
114.849765473,S1-C4,Backend_Bound.Memory_Bound,22.27,% Slots,,,0.00,5.2,
114.849765473,S1-C4,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.2,
114.849765473,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
114.849765473,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.31,% Clocks,,,0.00,5.2,
114.849765473,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C5,Backend_Bound,38.06,% Slots,,,0.00,5.2,<==
114.849765473,S1-C5,Backend_Bound.Memory_Bound,21.07,% Slots,,,0.00,5.2,
114.849765473,S1-C5,Backend_Bound.Core_Bound,16.98,% Slots,,,0.00,5.2,
114.849765473,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
114.849765473,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C6,Backend_Bound,64.18,% Slots,,,0.00,5.2,
114.849765473,S1-C6,Backend_Bound.Memory_Bound,42.15,% Slots,,,0.00,5.2,
114.849765473,S1-C6,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.2,
114.849765473,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,32.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
114.849765473,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
114.849765473,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.2,
114.849765473,S1-C7,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.2,
114.849765473,S1-C7,Backend_Bound.Core_Bound,29.57,% Slots,,,0.00,5.2,
114.849765473,S1-C7,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.2,<==
114.849765473,S1-C7,Backend_Bound,43.29,% Slots,,,0.00,5.2,
114.849765473,S1-C7,Retiring,47.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
114.849765473,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.47,
114.849765473,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.73,% Core_Clocks,,,0.00,5.22,
114.849765473,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.04,% Core_Clocks,,,0.00,5.21,
114.849765473,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
114.849765473,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
114.849765473,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
114.849765473,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
116.26071338,S0-C0,Backend_Bound,31.50,% Slots,,,0.00,5.1,
116.26071338,S0-C0,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.1,
116.26071338,S0-C0,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.1,
116.26071338,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
116.26071338,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
116.26071338,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.50,% Clocks,,,0.00,5.1,<==
116.26071338,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C1,Backend_Bound,49.14,% Slots,,,0.00,5.1,
116.26071338,S0-C1,Retiring,30.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
116.26071338,S0-C1,Backend_Bound.Memory_Bound,38.01,% Slots,,,0.00,5.1,
116.26071338,S0-C1,Backend_Bound.Core_Bound,11.12,% Slots,,,0.00,5.1,
116.26071338,S0-C1,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.1,
116.26071338,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.11,
116.26071338,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
116.26071338,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C2,Backend_Bound,51.86,% Slots,,,0.00,5.1,
116.26071338,S0-C2,Backend_Bound.Memory_Bound,32.00,% Slots,,,0.00,5.1,
116.26071338,S0-C2,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.1,
116.26071338,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
116.26071338,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.46,% Clocks,,,0.00,5.1,
116.26071338,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C3,Backend_Bound,27.80,% Slots,,,0.00,5.1,
116.26071338,S0-C3,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.1,
116.26071338,S0-C3,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.1,<==
116.26071338,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
116.26071338,S0-C3-T0,Backend_Bound.Core_Bound.Divider,26.55,% Clocks,,arith.fpu_div_active,0.00,5.39,
116.26071338,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.00,% Clocks,,,0.00,5.1,
116.26071338,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C4,Backend_Bound,49.79,% Slots,,,0.00,5.1,
116.26071338,S0-C4,Backend_Bound.Memory_Bound,34.58,% Slots,,,0.00,5.1,
116.26071338,S0-C4,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.1,
116.26071338,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
116.26071338,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C5,Backend_Bound,44.46,% Slots,,,0.00,5.11,<==
116.26071338,S0-C5,Backend_Bound.Memory_Bound,24.70,% Slots,,,0.00,5.11,
116.26071338,S0-C5,Backend_Bound.Core_Bound,19.76,% Slots,,,0.00,5.11,
116.26071338,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
116.26071338,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.53,% Clocks,,,0.00,5.1,
116.26071338,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C6,Backend_Bound,64.31,% Slots,,,0.00,5.1,
116.26071338,S0-C6,Backend_Bound.Memory_Bound,38.50,% Slots,,,0.00,5.1,
116.26071338,S0-C6,Backend_Bound.Core_Bound,25.81,% Slots,,,0.00,5.1,
116.26071338,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,34.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
116.26071338,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.54,% Clocks,,,0.00,5.11,
116.26071338,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C7,Backend_Bound,39.41,% Slots,,,0.00,5.1,
116.26071338,S0-C7,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.1,
116.26071338,S0-C7,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.1,
116.26071338,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
116.26071338,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.85,% Clocks,,,0.00,5.11,<==
116.26071338,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C0,Backend_Bound,70.15,% Slots,,,0.00,5.1,
116.26071338,S1-C0,Backend_Bound.Memory_Bound,45.08,% Slots,,,0.00,5.1,
116.26071338,S1-C0,Backend_Bound.Core_Bound,25.07,% Slots,,,0.00,5.1,
116.26071338,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
116.26071338,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
116.26071338,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C1,Backend_Bound,36.33,% Slots,,,0.00,5.1,
116.26071338,S1-C1,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.1,<==
116.26071338,S1-C1,Backend_Bound.Core_Bound,11.20,% Slots,,,0.00,5.1,
116.26071338,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
116.26071338,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
116.26071338,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C2,Backend_Bound,19.53,% Slots,,,0.00,5.1,
116.26071338,S1-C2,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.1,
116.26071338,S1-C2-T0,Backend_Bound.Core_Bound.Divider,30.65,% Clocks,,arith.fpu_div_active,0.00,5.39,
116.26071338,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.43,% Clocks,,,0.00,5.11,<==
116.26071338,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C3,Frontend_Bound,24.19,% Slots,,,0.00,5.11,
116.26071338,S1-C3,Backend_Bound,21.94,% Slots,,,0.00,5.11,
116.26071338,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.11,
116.26071338,S1-C3,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.11,
116.26071338,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.55,% Core_Clocks,,,0.00,5.39,<==
116.26071338,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.72,% Clocks,,,0.00,5.1,
116.26071338,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C4,Backend_Bound,62.56,% Slots,,,0.00,5.1,
116.26071338,S1-C4,Backend_Bound.Memory_Bound,41.82,% Slots,,,0.00,5.1,
116.26071338,S1-C4,Backend_Bound.Core_Bound,20.73,% Slots,,,0.00,5.1,
116.26071338,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,35.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
116.26071338,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
116.26071338,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C5,Backend_Bound,19.11,% Slots,,,0.00,5.1,
116.26071338,S1-C5,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.1,<==
116.26071338,S1-C5-T0,Backend_Bound.Core_Bound.Divider,31.55,% Clocks,,arith.fpu_div_active,0.00,5.39,
116.26071338,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.89,% Clocks,,,0.00,5.1,
116.26071338,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C6,Backend_Bound,79.78,% Slots,,,0.00,5.1,
116.26071338,S1-C6,Backend_Bound.Memory_Bound,65.82,% Slots,,,0.00,5.1,<==
116.26071338,S1-C6,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.1,
116.26071338,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,35.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
116.26071338,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,34.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
116.26071338,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C7,Frontend_Bound,23.20,% Slots,,,0.00,5.1,
116.26071338,S1-C7,Backend_Bound,30.33,% Slots,,,0.00,5.1,<==
116.26071338,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.1,
116.26071338,S1-C7,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.1,
116.26071338,S1-C7,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.1,
116.26071338,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.45,% Core_Clocks,,,0.00,5.39,
116.26071338,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
116.26071338,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
116.26071338,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
116.26071338,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
117.780158772,S0-C0,Backend_Bound,20.16,% Slots,,,0.00,5.27,
117.780158772,S0-C0,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.26,<==
117.780158772,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.27,% Clocks,,arith.fpu_div_active,0.00,5.27,
117.780158772,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.43,% Clocks,,,0.00,5.21,
117.780158772,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C1,Backend_Bound,24.63,% Slots,,,0.00,5.27,
117.780158772,S0-C1,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.27,
117.780158772,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.61,% Clocks,,,0.00,5.22,<==
117.780158772,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C2,Backend_Bound,46.14,% Slots,,,0.00,5.27,
117.780158772,S0-C2,Retiring,46.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
117.780158772,S0-C2,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.27,
117.780158772,S0-C2,Backend_Bound.Core_Bound,31.87,% Slots,,,0.00,5.27,
117.780158772,S0-C2,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.27,
117.780158772,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.16,% Clocks,,idq.ms_switches,0.00,5.27,
117.780158772,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
117.780158772,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.35,% Clocks,,,0.00,5.21,<==
117.780158772,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C3,Backend_Bound,30.80,% Slots,,,0.00,5.27,
117.780158772,S0-C3,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.26,<==
117.780158772,S0-C3-T0,Backend_Bound.Core_Bound.Divider,30.56,% Clocks,,arith.fpu_div_active,0.00,5.27,
117.780158772,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.22,
117.780158772,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C4,Frontend_Bound,24.19,% Slots,,,0.00,5.27,
117.780158772,S0-C4,Backend_Bound,46.28,% Slots,,,0.00,5.27,
117.780158772,S0-C4,Retiring,31.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
117.780158772,S0-C4,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.27,
117.780158772,S0-C4,Backend_Bound.Core_Bound,33.90,% Slots,,,0.00,5.27,
117.780158772,S0-C4,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.27,
117.780158772,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.84,% Clocks,,idq.ms_switches,0.00,5.27,
117.780158772,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
117.780158772,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
117.780158772,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.84,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
117.780158772,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.91,% Clocks,,,0.00,5.21,<==
117.780158772,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C5,Frontend_Bound,24.28,% Slots,,,0.00,5.27,
117.780158772,S0-C5,Backend_Bound,45.35,% Slots,,,0.00,5.27,
117.780158772,S0-C5,Retiring,29.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
117.780158772,S0-C5,Frontend_Bound.Frontend_Latency,16.43,% Slots,,rs_events.empty_end,0.00,5.27,
117.780158772,S0-C5,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.27,
117.780158772,S0-C5,Backend_Bound.Core_Bound,34.37,% Slots,,,0.00,5.27,<==
117.780158772,S0-C5,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.27,
117.780158772,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.72,% Clocks,,idq.ms_switches,0.00,5.27,
117.780158772,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
117.780158772,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C6,Frontend_Bound,25.34,% Slots,,,0.00,5.26,
117.780158772,S0-C6,Backend_Bound,33.59,% Slots,,,0.00,5.26,
117.780158772,S0-C6,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
117.780158772,S0-C6,Frontend_Bound.Frontend_Bandwidth,25.01,% Slots,,,0.00,5.26,
117.780158772,S0-C6,Backend_Bound.Core_Bound,25.42,% Slots,,,0.00,5.26,<==
117.780158772,S0-C6,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.27,
117.780158772,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.81,% Clocks,,idq.ms_switches,0.00,5.27,
117.780158772,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.79,% Core_Clocks,,,0.00,5.27,
117.780158772,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.78,% Core_Clocks,,,0.00,5.27,
117.780158772,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C7,Frontend_Bound,20.34,% Slots,,,0.00,5.27,
117.780158772,S0-C7,Backend_Bound,12.57,% Slots,,,0.00,5.27,
117.780158772,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.27,<==
117.780158772,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C0,Frontend_Bound,39.51,% Slots,,,0.00,5.26,<==
117.780158772,S1-C0,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.26,
117.780158772,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.27,% Slots,,,0.00,5.26,
117.780158772,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.27,
117.780158772,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
117.780158772,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.20,% Core_Clocks,,,0.00,5.27,
117.780158772,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.27,
117.780158772,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C1,Backend_Bound,37.31,% Slots,,,0.00,5.27,
117.780158772,S1-C1,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.27,
117.780158772,S1-C1,Backend_Bound.Core_Bound,22.29,% Slots,,,0.00,5.27,<==
117.780158772,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
117.780158772,S1-C1-T0,Backend_Bound.Core_Bound.Divider,28.54,% Clocks,,arith.fpu_div_active,0.00,5.27,
117.780158772,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.72,% Clocks,,,0.00,5.22,
117.780158772,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C2,Backend_Bound,28.44,% Slots,,,0.00,5.27,
117.780158772,S1-C2,Backend_Bound.Memory_Bound,10.41,% Slots,,,0.00,5.27,
117.780158772,S1-C2,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.27,
117.780158772,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
117.780158772,S1-C2-T0,Backend_Bound.Core_Bound.Divider,24.11,% Clocks,,arith.fpu_div_active,0.00,5.27,
117.780158772,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.44,% Clocks,,,0.00,5.22,<==
117.780158772,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C3,Backend_Bound,30.06,% Slots,,,0.00,5.26,
117.780158772,S1-C3,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.26,
117.780158772,S1-C3,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.26,
117.780158772,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
117.780158772,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.12,% Clocks,,,0.00,5.22,<==
117.780158772,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C4,Backend_Bound,31.32,% Slots,,,0.00,5.26,
117.780158772,S1-C4,Backend_Bound.Core_Bound,21.81,% Slots,,,0.00,5.26,
117.780158772,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.01,% Clocks,,,0.00,5.22,<==
117.780158772,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C5,Backend_Bound,34.06,% Slots,,,0.00,5.27,
117.780158772,S1-C5,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.27,
117.780158772,S1-C5,Backend_Bound.Core_Bound,21.05,% Slots,,,0.00,5.27,
117.780158772,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
117.780158772,S1-C5-T0,Backend_Bound.Core_Bound.Divider,20.99,% Clocks,,arith.fpu_div_active,0.00,5.27,
117.780158772,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.25,% Clocks,,,0.00,5.22,<==
117.780158772,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C6,Backend_Bound,23.09,% Slots,,,0.00,5.27,
117.780158772,S1-C6,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.27,
117.780158772,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.11,% Clocks,,,0.00,5.22,<==
117.780158772,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C7,Bad_Speculation,10.82,% Slots,,,0.00,5.27,
117.780158772,S1-C7,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.27,
117.780158772,S1-C7,Backend_Bound,25.08,% Slots,,,0.00,5.27,
117.780158772,S1-C7,Backend_Bound.Memory_Bound,20.26,% Slots,,,0.00,5.27,
117.780158772,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
117.780158772,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
117.780158772,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
117.780158772,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
117.780158772,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
119.321671957,S0-C0,Backend_Bound,30.55,% Slots,,,0.00,5.18,<==
119.321671957,S0-C0,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.18,
119.321671957,S0-C0,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.18,
119.321671957,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
119.321671957,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.59,% Clocks,,arith.fpu_div_active,0.00,5.19,
119.321671957,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.68,% Clocks,,,0.00,5.23,
119.321671957,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C1,Backend_Bound,37.20,% Slots,,,0.00,5.19,
119.321671957,S0-C1,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.18,
119.321671957,S0-C1,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.18,
119.321671957,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
119.321671957,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.97,% Clocks,,,0.00,5.22,
119.321671957,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C2,Backend_Bound,31.94,% Slots,,,0.00,5.18,
119.321671957,S0-C2,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.18,
119.321671957,S0-C2,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.18,
119.321671957,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
119.321671957,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.85,% Clocks,,,0.00,5.24,
119.321671957,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C3,Backend_Bound,21.75,% Slots,,,0.00,5.18,
119.321671957,S0-C3,Retiring,55.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
119.321671957,S0-C3,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.18,
119.321671957,S0-C3,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.18,<==
119.321671957,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.45,
119.321671957,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.66,% Clocks,,,0.00,5.24,
119.321671957,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C4,Backend_Bound,45.54,% Slots,,,0.00,5.18,
119.321671957,S0-C4,Retiring,33.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
119.321671957,S0-C4,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.18,
119.321671957,S0-C4,Backend_Bound.Core_Bound,26.33,% Slots,,,0.00,5.18,
119.321671957,S0-C4,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.19,
119.321671957,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.20,% Clocks,,idq.ms_switches,0.00,5.44,
119.321671957,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
119.321671957,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.25,% Clocks,,,0.00,5.23,<==
119.321671957,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C5,Frontend_Bound,21.35,% Slots,,,0.00,5.18,
119.321671957,S0-C5,Backend_Bound,30.91,% Slots,,,0.00,5.18,
119.321671957,S0-C5,Retiring,39.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
119.321671957,S0-C5,Frontend_Bound.Frontend_Latency,17.06,% Slots,,rs_events.empty_end,0.00,5.18,
119.321671957,S0-C5,Backend_Bound.Memory_Bound,21.61,% Slots,,,0.00,5.18,
119.321671957,S0-C5,Retiring.Microcode_Sequencer,4.54,% Slots,,idq.ms_uops,0.00,5.19,<==
119.321671957,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
119.321671957,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,0.00,5.44,
119.321671957,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
119.321671957,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C6,Backend_Bound,48.81,% Slots,,,0.00,5.19,
119.321671957,S0-C6,Retiring,28.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
119.321671957,S0-C6,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.19,
119.321671957,S0-C6,Backend_Bound.Core_Bound,31.48,% Slots,,,0.00,5.19,<==
119.321671957,S0-C6,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.19,
119.321671957,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.76,% Clocks,,idq.ms_switches,0.00,5.19,
119.321671957,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
119.321671957,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C7,Backend_Bound,50.43,% Slots,,,0.00,5.18,
119.321671957,S0-C7,Retiring,34.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
119.321671957,S0-C7,Backend_Bound.Memory_Bound,33.29,% Slots,,,0.00,5.18,
119.321671957,S0-C7,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.18,
119.321671957,S0-C7,Retiring.Microcode_Sequencer,10.95,% Slots,,idq.ms_uops,0.00,5.19,
119.321671957,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.56,% Clocks,,idq.ms_switches,0.00,5.19,
119.321671957,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
119.321671957,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.79,% Clocks,,,0.00,5.23,
119.321671957,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C0,Frontend_Bound,36.47,% Slots,,,0.00,5.18,
119.321671957,S1-C0,Backend_Bound,16.24,% Slots,,,0.00,5.18,
119.321671957,S1-C0,Retiring,33.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
119.321671957,S1-C0,Frontend_Bound.Frontend_Latency,22.70,% Slots,,rs_events.empty_end,0.00,5.18,<==
119.321671957,S1-C0,Retiring.Microcode_Sequencer,2.95,% Slots,,idq.ms_uops,0.00,5.43,
119.321671957,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.19,
119.321671957,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.88,
119.321671957,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.42,% Clocks,,idq.ms_switches,0.00,5.19,
119.321671957,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C1,Backend_Bound,22.70,% Slots,,,0.00,5.18,
119.321671957,S1-C1,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.18,
119.321671957,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.14,% Clocks,,,0.00,5.22,<==
119.321671957,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C2,Backend_Bound,45.12,% Slots,,,0.00,5.18,
119.321671957,S1-C2,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.18,
119.321671957,S1-C2,Backend_Bound.Core_Bound,25.87,% Slots,,,0.00,5.18,
119.321671957,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
119.321671957,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.92,% Clocks,,,0.00,5.23,<==
119.321671957,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C3,Backend_Bound,32.00,% Slots,,,0.00,5.19,<==
119.321671957,S1-C3,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.19,
119.321671957,S1-C3,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.19,
119.321671957,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
119.321671957,S1-C3-T0,Backend_Bound.Core_Bound.Divider,21.74,% Clocks,,arith.fpu_div_active,0.00,5.19,
119.321671957,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.81,% Clocks,,,0.00,5.22,
119.321671957,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C4,Backend_Bound,31.21,% Slots,,,0.00,5.19,<==
119.321671957,S1-C4,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.18,
119.321671957,S1-C4,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.18,
119.321671957,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
119.321671957,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
119.321671957,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C5,Backend_Bound,45.66,% Slots,,,0.00,5.18,<==
119.321671957,S1-C5,Backend_Bound.Memory_Bound,23.81,% Slots,,,0.00,5.18,
119.321671957,S1-C5,Backend_Bound.Core_Bound,21.85,% Slots,,,0.00,5.18,
119.321671957,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,29.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
119.321671957,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C6,Backend_Bound,31.57,% Slots,,,0.00,5.18,
119.321671957,S1-C6,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.18,
119.321671957,S1-C6,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.18,
119.321671957,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
119.321671957,S1-C6-T0,Backend_Bound.Core_Bound.Divider,24.82,% Clocks,,arith.fpu_div_active,0.00,5.19,
119.321671957,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C7,Backend_Bound,38.88,% Slots,,,0.00,5.45,<==
119.321671957,S1-C7,Backend_Bound.Memory_Bound,20.10,% Slots,,,0.00,5.19,
119.321671957,S1-C7,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.19,
119.321671957,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
119.321671957,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.20,% Clocks,,,0.00,5.22,
119.321671957,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
119.321671957,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
120.774999947,S0-C0,Backend_Bound,49.85,% Slots,,,0.00,5.23,
120.774999947,S0-C0,Backend_Bound.Memory_Bound,37.24,% Slots,,,0.00,5.23,
120.774999947,S0-C0,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.23,
120.774999947,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
120.774999947,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C1,Backend_Bound,28.38,% Slots,,,0.00,5.23,
120.774999947,S0-C1,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.23,
120.774999947,S0-C1,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.23,<==
120.774999947,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
120.774999947,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
120.774999947,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.78,% Clocks,,arith.fpu_div_active,0.00,5.23,
120.774999947,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.19,% Clocks,,,0.00,5.23,
120.774999947,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C2,Backend_Bound,48.71,% Slots,,,0.00,5.23,
120.774999947,S0-C2,Retiring,15.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
120.774999947,S0-C2,Backend_Bound.Memory_Bound,29.89,% Slots,,,0.00,5.23,
120.774999947,S0-C2,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.23,
120.774999947,S0-C2,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.23,
120.774999947,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.06,% Clocks,,idq.ms_switches,0.00,5.23,
120.774999947,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
120.774999947,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
120.774999947,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.80,% Clocks,,,0.00,5.23,
120.774999947,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C3,Backend_Bound,37.00,% Slots,,,0.00,5.23,
120.774999947,S0-C3,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.23,
120.774999947,S0-C3,Backend_Bound.Core_Bound,23.43,% Slots,,,0.00,5.23,
120.774999947,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
120.774999947,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.70,% Clocks,,,0.00,5.23,<==
120.774999947,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C4,Backend_Bound,55.82,% Slots,,,0.00,5.23,
120.774999947,S0-C4,Backend_Bound.Memory_Bound,41.20,% Slots,,,0.00,5.23,
120.774999947,S0-C4,Backend_Bound.Core_Bound,14.62,% Slots,,,0.00,5.23,
120.774999947,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,36.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
120.774999947,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.62,% Clocks,,,0.00,5.23,
120.774999947,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C5,Backend_Bound,18.05,% Slots,,,0.00,5.23,
120.774999947,S0-C5,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.23,<==
120.774999947,S0-C5-T0,Backend_Bound.Core_Bound.Divider,34.53,% Clocks,,arith.fpu_div_active,0.00,5.23,
120.774999947,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.64,% Clocks,,,0.00,5.23,
120.774999947,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C6,Backend_Bound,40.30,% Slots,,,0.00,5.24,
120.774999947,S0-C6,Retiring,40.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
120.774999947,S0-C6,Backend_Bound.Core_Bound,32.41,% Slots,,,0.00,5.23,
120.774999947,S0-C6,Retiring.Microcode_Sequencer,8.57,% Slots,,idq.ms_uops,0.00,5.24,
120.774999947,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.5,
120.774999947,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.85,% Clocks,,,0.00,5.23,<==
120.774999947,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C7,Frontend_Bound,37.00,% Slots,,,0.00,5.24,<==
120.774999947,S0-C7,Backend_Bound,20.40,% Slots,,,0.00,5.24,
120.774999947,S0-C7,Retiring,26.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
120.774999947,S0-C7,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.23,
120.774999947,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.05,% Slots,,,0.00,5.24,
120.774999947,S0-C7,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.23,
120.774999947,S0-C7,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.24,
120.774999947,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.92,% Clocks,,idq.ms_switches,0.00,5.51,
120.774999947,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.14,% Core_Clocks,,,0.00,5.23,
120.774999947,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.03,% Core_Clocks,,,0.00,5.23,
120.774999947,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.55,% Clocks,,,0.00,5.23,
120.774999947,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S1-C0,Backend_Bound,49.70,% Slots,,,0.00,5.23,
120.774999947,S1-C0,Backend_Bound.Memory_Bound,44.49,% Slots,,,0.00,5.23,
120.774999947,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
120.774999947,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
120.774999947,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C1,Backend_Bound,35.96,% Slots,,,0.00,5.23,
120.774999947,S1-C1,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.23,
120.774999947,S1-C1,Backend_Bound.Core_Bound,22.17,% Slots,,,0.00,5.23,
120.774999947,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,22.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
120.774999947,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.37,% Clocks,,,0.00,5.23,<==
120.774999947,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C2,Backend_Bound,26.00,% Slots,,,0.00,5.23,
120.774999947,S1-C2,Retiring,56.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
120.774999947,S1-C2,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.23,
120.774999947,S1-C2,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.23,<==
120.774999947,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.80,% Clocks,,idq.ms_switches,0.00,5.51,
120.774999947,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S1-C3,Backend_Bound,21.91,% Slots,,,0.00,5.23,
120.774999947,S1-C3,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.23,<==
120.774999947,S1-C3-T0,Backend_Bound.Core_Bound.Divider,30.44,% Clocks,,arith.fpu_div_active,0.00,5.23,
120.774999947,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.88,% Clocks,,,0.00,5.23,
120.774999947,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S1-C4,Backend_Bound,22.31,% Slots,,,0.00,5.23,
120.774999947,S1-C4,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.23,<==
120.774999947,S1-C4-T0,Backend_Bound.Core_Bound.Divider,31.51,% Clocks,,arith.fpu_div_active,0.00,5.23,
120.774999947,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.01,% Clocks,,,0.00,5.23,
120.774999947,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C5,Frontend_Bound,22.65,% Slots,,,0.00,5.24,
120.774999947,S1-C5,Bad_Speculation,12.40,% Slots,,,0.00,5.24,
120.774999947,S1-C5,Backend_Bound,41.50,% Slots,,,0.00,5.24,
120.774999947,S1-C5,Retiring,25.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
120.774999947,S1-C5,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.24,
120.774999947,S1-C5,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.23,
120.774999947,S1-C5,Backend_Bound.Memory_Bound,27.33,% Slots,,,0.00,5.23,
120.774999947,S1-C5,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.23,
120.774999947,S1-C5,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.23,
120.774999947,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.51,
120.774999947,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.18,% Clocks,,idq.ms_switches,0.00,5.51,
120.774999947,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
120.774999947,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
120.774999947,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
120.774999947,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.18,% Clocks,,,0.00,5.23,
120.774999947,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
120.774999947,S1-C6,Backend_Bound,17.21,% Slots,,,0.00,5.23,
120.774999947,S1-C6,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.23,<==
120.774999947,S1-C6-T0,Backend_Bound.Core_Bound.Divider,31.85,% Clocks,,arith.fpu_div_active,0.00,5.23,
120.774999947,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.02,% Clocks,,,0.00,5.23,
120.774999947,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C7,Frontend_Bound,21.26,% Slots,,,0.00,5.23,
120.774999947,S1-C7,Backend_Bound,46.83,% Slots,,,0.00,5.23,
120.774999947,S1-C7,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
120.774999947,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.23,
120.774999947,S1-C7,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.23,
120.774999947,S1-C7,Backend_Bound.Core_Bound,36.59,% Slots,,,0.00,5.23,<==
120.774999947,S1-C7,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.23,
120.774999947,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.48,% Clocks,,idq.ms_switches,0.00,5.51,
120.774999947,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.62,% Core_Clocks,,,0.00,5.23,
120.774999947,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
120.774999947,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
120.774999947,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
120.774999947,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
120.774999947,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
122.291115255,S0-C0,Backend_Bound,36.00,% Slots,,,0.00,5.28,
122.291115255,S0-C0,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.28,
122.291115255,S0-C0,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.28,
122.291115255,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
122.291115255,S0-C0-T0,Backend_Bound.Core_Bound.Divider,26.48,% Clocks,,arith.fpu_div_active,0.00,5.27,
122.291115255,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
122.291115255,S0-C1,Backend_Bound,21.45,% Slots,,,0.00,5.28,
122.291115255,S0-C1,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.28,<==
122.291115255,S0-C1-T0,Backend_Bound.Core_Bound.Divider,34.47,% Clocks,,arith.fpu_div_active,0.00,5.28,
122.291115255,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.84,% Clocks,,,0.00,5.28,
122.291115255,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
122.291115255,S0-C2,Frontend_Bound,21.16,% Slots,,,0.00,5.28,
122.291115255,S0-C2,Backend_Bound,22.08,% Slots,,,0.00,5.28,
122.291115255,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.28,
122.291115255,S0-C2,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.28,
122.291115255,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.35,% Clocks,,,0.00,5.27,<==
122.291115255,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
122.291115255,S0-C3,Frontend_Bound,21.15,% Slots,,,0.00,5.28,
122.291115255,S0-C3,Backend_Bound,32.95,% Slots,,,0.00,5.28,
122.291115255,S0-C3,Retiring,40.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
122.291115255,S0-C3,Backend_Bound.Memory_Bound,51.82,% Slots,,,0.00,5.28,
122.291115255,S0-C3,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.15,<==
122.291115255,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.89,% Clocks,,idq.ms_switches,0.00,5.27,
122.291115255,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
122.291115255,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
122.291115255,S0-C4,Bad_Speculation,10.31,% Slots,,,0.00,5.28,
122.291115255,S0-C4,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.28,
122.291115255,S0-C4,Backend_Bound,35.85,% Slots,,,0.00,5.28,
122.291115255,S0-C4,Retiring,29.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
122.291115255,S0-C4,Backend_Bound.Memory_Bound,25.21,% Slots,,,0.00,5.28,
122.291115255,S0-C4,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.28,
122.291115255,S0-C4,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.15,
122.291115255,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.80,% Clocks,,idq.ms_switches,0.00,5.27,
122.291115255,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
122.291115255,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.41,% Clocks,,,0.00,5.27,
122.291115255,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
122.291115255,S0-C5,Backend_Bound,30.62,% Slots,,,0.00,5.28,
122.291115255,S0-C5,Backend_Bound.Memory_Bound,11.96,% Slots,,,0.00,5.28,
122.291115255,S0-C5,Backend_Bound.Core_Bound,18.66,% Slots,,,0.00,5.28,
122.291115255,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
122.291115255,S0-C5-T0,Backend_Bound.Core_Bound.Divider,29.22,% Clocks,,arith.fpu_div_active,0.00,5.27,
122.291115255,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.97,% Clocks,,,0.00,5.28,<==
122.291115255,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
122.291115255,S0-C6,Backend_Bound,55.50,% Slots,,,0.00,5.28,
122.291115255,S0-C6,Retiring,32.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
122.291115255,S0-C6,Backend_Bound.Memory_Bound,39.41,% Slots,,,0.00,5.28,
122.291115255,S0-C6,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.28,
122.291115255,S0-C6,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.15,
122.291115255,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.30,% Clocks,,idq.ms_switches,0.00,5.15,
122.291115255,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
122.291115255,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.01,% Clocks,,,0.00,5.27,
122.291115255,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S0-C7,Backend_Bound,49.21,% Slots,,,0.00,5.28,
122.291115255,S0-C7,Retiring,24.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
122.291115255,S0-C7,Backend_Bound.Memory_Bound,27.69,% Slots,,,0.00,5.28,
122.291115255,S0-C7,Backend_Bound.Core_Bound,21.52,% Slots,,,0.00,5.28,
122.291115255,S0-C7,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.15,
122.291115255,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.15,
122.291115255,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
122.291115255,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
122.291115255,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.19,% Clocks,,,0.00,5.27,
122.291115255,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C0,Backend_Bound,54.88,% Slots,,,0.00,5.28,
122.291115255,S1-C0,Backend_Bound.Memory_Bound,34.67,% Slots,,,0.00,5.28,
122.291115255,S1-C0,Backend_Bound.Core_Bound,20.21,% Slots,,,0.00,5.28,
122.291115255,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,23.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
122.291115255,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
122.291115255,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.90,% Clocks,,,0.00,5.28,
122.291115255,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C1,Frontend_Bound,24.66,% Slots,,,0.00,5.28,
122.291115255,S1-C1,Backend_Bound,18.80,% Slots,,,0.00,5.28,
122.291115255,S1-C1,Retiring,49.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
122.291115255,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.28,
122.291115255,S1-C1,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.28,
122.291115255,S1-C1,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.28,<==
122.291115255,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.13,% Clocks,,idq.ms_switches,0.00,5.16,
122.291115255,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.35,% Core_Clocks,,,0.00,5.28,
122.291115255,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.01,% Core_Clocks,,,0.00,5.28,
122.291115255,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.57,% Clocks,,,0.00,5.27,
122.291115255,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C2,Backend_Bound,70.60,% Slots,,,0.00,5.28,
122.291115255,S1-C2,Retiring,26.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
122.291115255,S1-C2,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.28,
122.291115255,S1-C2,Backend_Bound.Core_Bound,53.27,% Slots,,,0.00,5.28,
122.291115255,S1-C2,Retiring.Microcode_Sequencer,9.28,% Slots,,idq.ms_uops,0.00,5.28,
122.291115255,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.87,% Clocks,,idq.ms_switches,0.00,5.16,
122.291115255,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
122.291115255,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.50,% Clocks,,,0.00,5.27,<==
122.291115255,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C3,Backend_Bound,29.23,% Slots,,,0.00,5.28,
122.291115255,S1-C3,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.28,
122.291115255,S1-C3,Backend_Bound.Core_Bound,18.87,% Slots,,,0.00,5.28,
122.291115255,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
122.291115255,S1-C3-T0,Backend_Bound.Core_Bound.Divider,28.88,% Clocks,,arith.fpu_div_active,0.00,5.27,
122.291115255,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.24,% Clocks,,,0.00,5.28,<==
122.291115255,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C4,Backend_Bound,31.82,% Slots,,,0.00,5.28,
122.291115255,S1-C4,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.28,
122.291115255,S1-C4,Backend_Bound.Core_Bound,19.90,% Slots,,,0.00,5.28,
122.291115255,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
122.291115255,S1-C4-T0,Backend_Bound.Core_Bound.Divider,28.06,% Clocks,,arith.fpu_div_active,0.00,5.28,
122.291115255,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.11,% Clocks,,,0.00,5.28,<==
122.291115255,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C5,Frontend_Bound,25.98,% Slots,,,0.00,5.28,
122.291115255,S1-C5,Backend_Bound,13.81,% Slots,,,0.00,5.28,
122.291115255,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.28,
122.291115255,S1-C5,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.28,
122.291115255,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.44,% Core_Clocks,,,0.00,5.28,<==
122.291115255,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.03,% Core_Clocks,,,0.00,5.28,
122.291115255,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.82,% Clocks,,,0.00,5.27,
122.291115255,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S1-C6,Backend_Bound,35.11,% Slots,,,0.00,5.27,
122.291115255,S1-C6,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.27,
122.291115255,S1-C6-T0,Backend_Bound.Core_Bound.Divider,24.58,% Clocks,,arith.fpu_div_active,0.00,5.28,
122.291115255,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.05,% Clocks,,,0.00,5.27,<==
122.291115255,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
122.291115255,S1-C7,Backend_Bound,22.64,% Slots,,,0.00,5.28,
122.291115255,S1-C7,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.28,
122.291115255,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.48,% Clocks,,,0.00,5.27,<==
122.291115255,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
122.291115255,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
122.291115255,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
122.291115255,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
122.291115255,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
122.291115255,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
122.291115255,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
122.291115255,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
122.291115255,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
122.291115255,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
122.291115255,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
122.291115255,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
122.291115255,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
122.291115255,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
122.291115255,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
122.291115255,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
122.291115255,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
123.729185212,S0-C0,Backend_Bound,29.14,% Slots,,,0.00,5.28,
123.729185212,S0-C0,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.28,
123.729185212,S0-C0,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.28,
123.729185212,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
123.729185212,S0-C0-T0,Backend_Bound.Core_Bound.Divider,27.06,% Clocks,,arith.fpu_div_active,0.00,5.29,
123.729185212,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.24,% Clocks,,,0.00,5.28,<==
123.729185212,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
123.729185212,S0-C1,Backend_Bound,37.17,% Slots,,,0.00,5.29,
123.729185212,S0-C1,Backend_Bound.Memory_Bound,15.92,% Slots,,,0.00,5.28,
123.729185212,S0-C1,Backend_Bound.Core_Bound,21.25,% Slots,,,0.00,5.28,
123.729185212,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
123.729185212,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.68,% Clocks,,,0.00,5.28,<==
123.729185212,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
123.729185212,S0-C2,Backend_Bound,47.45,% Slots,,,0.00,5.28,<==
123.729185212,S0-C2,Retiring,38.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
123.729185212,S0-C2,Backend_Bound.Memory_Bound,23.59,% Slots,,,0.00,5.28,
123.729185212,S0-C2,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.28,
123.729185212,S0-C2,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.28,
123.729185212,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.27,
123.729185212,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
123.729185212,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.82,% Clocks,,,0.00,5.28,
123.729185212,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
123.729185212,S0-C3,Backend_Bound,42.63,% Slots,,,0.00,5.28,
123.729185212,S0-C3,Backend_Bound.Memory_Bound,27.87,% Slots,,,0.00,5.28,
123.729185212,S0-C3,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.28,
123.729185212,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,30.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
123.729185212,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.51,% Clocks,,,0.00,5.28,
123.729185212,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
123.729185212,S0-C4,Backend_Bound,55.94,% Slots,,,0.00,5.28,
123.729185212,S0-C4,Retiring,15.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
123.729185212,S0-C4,Backend_Bound.Memory_Bound,30.79,% Slots,,,0.00,5.28,
123.729185212,S0-C4,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.28,
123.729185212,S0-C4,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.28,
123.729185212,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.27,
123.729185212,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
123.729185212,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.92,% Clocks,,,0.00,5.28,
123.729185212,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
123.729185212,S0-C5,Backend_Bound,49.97,% Slots,,,0.00,5.28,
123.729185212,S0-C5,Backend_Bound.Memory_Bound,18.59,% Slots,,,0.00,5.28,
123.729185212,S0-C5,Backend_Bound.Core_Bound,31.39,% Slots,,,0.00,5.28,
123.729185212,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
123.729185212,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.67,% Clocks,,,0.00,5.28,<==
123.729185212,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
123.729185212,S0-C6,Backend_Bound,57.36,% Slots,,,0.00,5.28,
123.729185212,S0-C6,Retiring,33.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
123.729185212,S0-C6,Backend_Bound.Memory_Bound,23.12,% Slots,,,0.00,5.28,
123.729185212,S0-C6,Backend_Bound.Core_Bound,34.23,% Slots,,,0.00,5.28,
123.729185212,S0-C6,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.28,
123.729185212,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.69,% Clocks,,idq.ms_switches,0.00,5.02,
123.729185212,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
123.729185212,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.46,% Clocks,,,0.00,5.28,<==
123.729185212,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C7,Backend_Bound,24.99,% Slots,,,0.00,5.28,
123.729185212,S0-C7,Retiring,57.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
123.729185212,S0-C7,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.28,
123.729185212,S0-C7,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.29,<==
123.729185212,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.02,
123.729185212,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.45,% Clocks,,,0.00,5.28,
123.729185212,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C0,Frontend_Bound,21.82,% Slots,,,0.00,5.28,
123.729185212,S1-C0,Backend_Bound,31.20,% Slots,,,0.00,5.28,
123.729185212,S1-C0,Backend_Bound.Memory_Bound,23.38,% Slots,,,0.00,5.28,<==
123.729185212,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
123.729185212,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
123.729185212,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C1,Backend_Bound,30.08,% Slots,,,0.00,5.28,<==
123.729185212,S1-C1,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.28,
123.729185212,S1-C1,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.28,
123.729185212,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
123.729185212,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.54,% Clocks,,,0.00,5.28,
123.729185212,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C2,Frontend_Bound,20.70,% Slots,,,0.00,5.28,
123.729185212,S1-C2,Backend_Bound,24.29,% Slots,,,0.00,5.28,
123.729185212,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C3,Backend_Bound,30.03,% Slots,,,0.00,5.28,<==
123.729185212,S1-C3,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.28,
123.729185212,S1-C3,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.28,
123.729185212,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
123.729185212,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.07,% Clocks,,,0.00,5.28,
123.729185212,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C4,Backend_Bound,39.14,% Slots,,,0.00,5.28,<==
123.729185212,S1-C4,Backend_Bound.Memory_Bound,20.89,% Slots,,,0.00,5.28,
123.729185212,S1-C4,Backend_Bound.Core_Bound,18.25,% Slots,,,0.00,5.28,
123.729185212,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,25.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
123.729185212,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.64,% Clocks,,,0.00,5.29,
123.729185212,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.28,
123.729185212,S1-C5,Backend_Bound.Memory_Bound,18.27,% Slots,,,0.00,5.28,
123.729185212,S1-C5,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.28,
123.729185212,S1-C5,Backend_Bound,31.78,% Slots,,,0.00,5.28,<==
123.729185212,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.71,% Core_Clocks,,,0.00,5.29,
123.729185212,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.46,% Core_Clocks,,,0.00,5.3,
123.729185212,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,29.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
123.729185212,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.54,% Clocks,,,0.00,5.28,
123.729185212,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
123.729185212,S1-C6,Frontend_Bound,21.78,% Slots,,,0.00,5.28,
123.729185212,S1-C6,Backend_Bound,46.67,% Slots,,,0.00,5.28,
123.729185212,S1-C6,Retiring,31.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
123.729185212,S1-C6,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.28,
123.729185212,S1-C6,Backend_Bound.Core_Bound,101.05,% Slots,,,0.00,5.28,<==
123.729185212,S1-C6,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.17,
123.729185212,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
123.729185212,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.97,% Clocks,,idq.ms_switches,0.00,5.02,
123.729185212,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C7,Backend_Bound,38.27,% Slots,,,0.00,5.29,<==
123.729185212,S1-C7,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.28,
123.729185212,S1-C7,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.28,
123.729185212,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
123.729185212,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
123.729185212,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
123.729185212,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
123.729185212,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
123.729185212,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
123.729185212,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
125.178670566,S0-C0,Backend_Bound,48.87,% Slots,,,0.00,5.25,
125.178670566,S0-C0,Backend_Bound.Memory_Bound,28.68,% Slots,,,0.00,5.25,
125.178670566,S0-C0,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.25,
125.178670566,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
125.178670566,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.73,% Clocks,,,0.00,5.25,
125.178670566,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C1,Backend_Bound,17.97,% Slots,,,0.00,5.26,
125.178670566,S0-C1,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.25,<==
125.178670566,S0-C1-T0,Backend_Bound.Core_Bound.Divider,29.61,% Clocks,,arith.fpu_div_active,0.00,5.25,
125.178670566,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.97,% Clocks,,,0.00,5.24,
125.178670566,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
125.178670566,S0-C2,Backend_Bound,29.43,% Slots,,,0.00,5.25,
125.178670566,S0-C2,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.25,
125.178670566,S0-C2,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.25,<==
125.178670566,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
125.178670566,S0-C2-T0,Backend_Bound.Core_Bound.Divider,21.22,% Clocks,,arith.fpu_div_active,0.00,5.26,
125.178670566,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.71,% Clocks,,,0.00,5.24,
125.178670566,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C3,Frontend_Bound,21.71,% Slots,,,0.00,5.25,
125.178670566,S0-C3,Backend_Bound,40.05,% Slots,,,0.00,5.25,
125.178670566,S0-C3,Retiring,35.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
125.178670566,S0-C3,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.25,
125.178670566,S0-C3,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.25,
125.178670566,S0-C3,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.25,
125.178670566,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.56,% Clocks,,idq.ms_switches,0.00,5.26,
125.178670566,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
125.178670566,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.42,% Clocks,,,0.00,5.24,<==
125.178670566,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
125.178670566,S0-C4,Backend_Bound,49.83,% Slots,,,0.00,5.25,
125.178670566,S0-C4,Backend_Bound.Memory_Bound,34.35,% Slots,,,0.00,5.25,
125.178670566,S0-C4,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.25,
125.178670566,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
125.178670566,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
125.178670566,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.56,% Clocks,,,0.00,5.24,
125.178670566,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C5,Frontend_Bound,20.56,% Slots,,,0.00,5.25,
125.178670566,S0-C5,Backend_Bound,47.83,% Slots,,,0.00,5.25,
125.178670566,S0-C5,Retiring,32.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
125.178670566,S0-C5,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.25,
125.178670566,S0-C5,Backend_Bound.Core_Bound,30.27,% Slots,,,0.00,5.25,<==
125.178670566,S0-C5,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.26,
125.178670566,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.32,% Clocks,,idq.ms_switches,0.00,5.25,
125.178670566,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
125.178670566,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C6,Backend_Bound,40.50,% Slots,,,0.00,5.25,
125.178670566,S0-C6,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.25,
125.178670566,S0-C6,Backend_Bound.Core_Bound,23.49,% Slots,,,0.00,5.25,
125.178670566,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
125.178670566,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.33,% Clocks,,,0.00,5.24,<==
125.178670566,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C7,Backend_Bound,60.17,% Slots,,,0.00,5.25,
125.178670566,S0-C7,Retiring,26.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
125.178670566,S0-C7,Backend_Bound.Memory_Bound,50.19,% Slots,,,0.00,5.25,<==
125.178670566,S0-C7,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.25,
125.178670566,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.26,
125.178670566,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C0,Backend_Bound,15.48,% Slots,,,0.00,5.26,<==
125.178670566,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
125.178670566,S1-C1,Backend_Bound,18.91,% Slots,,,0.00,5.25,
125.178670566,S1-C1,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.25,<==
125.178670566,S1-C1-T0,Backend_Bound.Core_Bound.Divider,29.65,% Clocks,,arith.fpu_div_active,0.00,5.26,
125.178670566,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.31,% Clocks,,,0.00,5.24,
125.178670566,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
125.178670566,S1-C2,Backend_Bound,26.50,% Slots,,,0.00,5.26,
125.178670566,S1-C2,Backend_Bound.Core_Bound,17.81,% Slots,,,0.00,5.25,
125.178670566,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.60,% Clocks,,,0.00,5.24,<==
125.178670566,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
125.178670566,S1-C3,Backend_Bound,20.04,% Slots,,,0.00,5.25,
125.178670566,S1-C3,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.25,
125.178670566,S1-C3-T0,Backend_Bound.Core_Bound.Divider,26.51,% Clocks,,arith.fpu_div_active,0.00,5.26,
125.178670566,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.52,% Clocks,,,0.00,5.24,<==
125.178670566,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
125.178670566,S1-C4,Frontend_Bound,20.74,% Slots,,,0.00,5.25,
125.178670566,S1-C4,Backend_Bound,38.01,% Slots,,,0.00,5.25,
125.178670566,S1-C4,Retiring,26.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
125.178670566,S1-C4,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.25,
125.178670566,S1-C4,Backend_Bound.Core_Bound,24.10,% Slots,,,0.00,5.25,
125.178670566,S1-C4,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.25,
125.178670566,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.26,
125.178670566,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.08,% Clocks,,,0.00,5.25,<==
125.178670566,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.66,% Slots,,,0.00,5.25,
125.178670566,S1-C5,Backend_Bound.Core_Bound,37.15,% Slots,,,0.00,5.25,<==
125.178670566,S1-C5,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.25,
125.178670566,S1-C5,Backend_Bound,43.48,% Slots,,,0.00,5.25,
125.178670566,S1-C5,Retiring,32.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
125.178670566,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.81,% Clocks,,idq.ms_switches,0.00,5.26,
125.178670566,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.97,% Core_Clocks,,,0.00,5.24,
125.178670566,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C6,Frontend_Bound,22.05,% Slots,,,0.00,5.26,
125.178670566,S1-C6,Backend_Bound,47.30,% Slots,,,0.00,5.26,
125.178670566,S1-C6,Retiring,22.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
125.178670566,S1-C6,Backend_Bound.Core_Bound,39.78,% Slots,,,0.00,5.26,
125.178670566,S1-C6,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.26,
125.178670566,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.17,% Clocks,,idq.ms_switches,0.00,5.25,
125.178670566,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.59,% Clocks,,,0.00,5.24,<==
125.178670566,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C7,Frontend_Bound,30.92,% Slots,,,0.00,5.26,
125.178670566,S1-C7,Backend_Bound,17.06,% Slots,,,0.00,5.26,
125.178670566,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.98,% Slots,,,0.00,5.26,
125.178670566,S1-C7,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.25,
125.178670566,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.41,% Core_Clocks,,,0.00,5.26,<==
125.178670566,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.56,% Clocks,,,0.00,5.25,
125.178670566,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
125.178670566,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
125.178670566,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
126.672680308,S0-C0,Backend_Bound,36.37,% Slots,,,0.00,5.07,
126.672680308,S0-C0,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.07,
126.672680308,S0-C0,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.07,
126.672680308,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
126.672680308,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.73,% Clocks,,,0.00,5.09,<==
126.672680308,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C1,Backend_Bound,34.88,% Slots,,,0.00,5.08,
126.672680308,S0-C1,Backend_Bound.Memory_Bound,12.82,% Slots,,,0.00,5.08,
126.672680308,S0-C1,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.08,
126.672680308,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
126.672680308,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,0.00,5.09,<==
126.672680308,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C2,Backend_Bound,18.46,% Slots,,,0.00,5.07,
126.672680308,S0-C2,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.07,
126.672680308,S0-C2-T0,Backend_Bound.Core_Bound.Divider,26.55,% Clocks,,arith.fpu_div_active,0.00,5.34,
126.672680308,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.37,% Clocks,,,0.00,5.09,<==
126.672680308,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C3,Backend_Bound,52.14,% Slots,,,0.00,5.07,
126.672680308,S0-C3,Backend_Bound.Memory_Bound,39.52,% Slots,,,0.00,5.07,
126.672680308,S0-C3,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.07,
126.672680308,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,46.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
126.672680308,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C4,Backend_Bound,20.45,% Slots,,,0.00,5.08,
126.672680308,S0-C4,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.08,
126.672680308,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.06,% Clocks,,,0.00,5.09,<==
126.672680308,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C5,Backend_Bound,56.19,% Slots,,,0.00,5.07,
126.672680308,S0-C5,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.07,
126.672680308,S0-C5,Backend_Bound.Core_Bound,40.82,% Slots,,,0.00,5.07,
126.672680308,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
126.672680308,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.17,% Clocks,,,0.00,5.1,<==
126.672680308,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C6,Frontend_Bound,21.90,% Slots,,,0.00,5.07,
126.672680308,S0-C6,Backend_Bound,33.26,% Slots,,,0.00,5.07,<==
126.672680308,S0-C6,Retiring,23.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
126.672680308,S0-C6,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.07,
126.672680308,S0-C6,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.07,
126.672680308,S0-C6,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.07,
126.672680308,S0-C6,Retiring.Microcode_Sequencer,4.12,% Slots,,idq.ms_uops,0.00,5.08,
126.672680308,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
126.672680308,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.34,
126.672680308,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
126.672680308,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.41,% Clocks,,,0.00,5.09,
126.672680308,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
126.672680308,S0-C7,Frontend_Bound,22.38,% Slots,,,0.00,5.07,
126.672680308,S0-C7,Backend_Bound,41.65,% Slots,,,0.00,5.07,<==
126.672680308,S0-C7,Retiring,29.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
126.672680308,S0-C7,Backend_Bound.Memory_Bound,20.87,% Slots,,,0.00,5.07,
126.672680308,S0-C7,Backend_Bound.Core_Bound,20.78,% Slots,,,0.00,5.07,
126.672680308,S0-C7,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.08,
126.672680308,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.53,% Clocks,,idq.ms_switches,0.00,5.34,
126.672680308,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
126.672680308,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.18,% Clocks,,,0.00,5.09,
126.672680308,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C0,Backend_Bound,21.14,% Slots,,,0.00,5.07,
126.672680308,S1-C0,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.07,
126.672680308,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.97,% Clocks,,,0.00,5.09,<==
126.672680308,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C1,Backend_Bound,36.25,% Slots,,,0.00,5.07,
126.672680308,S1-C1,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.07,
126.672680308,S1-C1,Backend_Bound.Core_Bound,23.53,% Slots,,,0.00,5.07,
126.672680308,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
126.672680308,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.19,% Clocks,,,0.00,5.09,<==
126.672680308,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C2,Backend_Bound,71.56,% Slots,,,0.00,5.07,
126.672680308,S1-C2,Backend_Bound.Memory_Bound,55.04,% Slots,,,0.00,5.07,<==
126.672680308,S1-C2,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.07,
126.672680308,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.03,% Clocks,,,0.00,5.09,
126.672680308,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C3,Backend_Bound,41.87,% Slots,,,0.00,5.07,
126.672680308,S1-C3,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.07,
126.672680308,S1-C3,Backend_Bound.Core_Bound,30.32,% Slots,,,0.00,5.07,
126.672680308,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
126.672680308,S1-C3-T0,Backend_Bound.Core_Bound.Divider,22.27,% Clocks,,arith.fpu_div_active,0.00,5.34,
126.672680308,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.36,% Clocks,,,0.00,5.09,<==
126.672680308,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C4,Backend_Bound,31.74,% Slots,,,0.00,5.08,
126.672680308,S1-C4,Backend_Bound.Core_Bound,23.08,% Slots,,,0.00,5.08,
126.672680308,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.94,% Clocks,,,0.00,5.09,<==
126.672680308,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C5,Backend_Bound,28.43,% Slots,,,0.00,5.07,
126.672680308,S1-C5,Retiring,58.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
126.672680308,S1-C5,Backend_Bound.Core_Bound,23.79,% Slots,,,0.00,5.07,
126.672680308,S1-C5,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.07,<==
126.672680308,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.34,
126.672680308,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.04,% Clocks,,,0.00,5.09,
126.672680308,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C6,Backend_Bound,52.53,% Slots,,,0.00,5.07,
126.672680308,S1-C6,Retiring,28.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
126.672680308,S1-C6,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.07,<==
126.672680308,S1-C6,Backend_Bound.Core_Bound,23.08,% Slots,,,0.00,5.07,
126.672680308,S1-C6,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.07,
126.672680308,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.43,% Clocks,,idq.ms_switches,0.00,5.34,
126.672680308,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
126.672680308,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
126.672680308,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.35,% Clocks,,,0.00,5.09,
126.672680308,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C7,Frontend_Bound,22.91,% Slots,,,0.00,5.07,
126.672680308,S1-C7,Backend_Bound,18.17,% Slots,,,0.00,5.07,
126.672680308,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.07,
126.672680308,S1-C7,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.07,
126.672680308,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.09,% Core_Clocks,,,0.00,5.34,<==
126.672680308,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.54,% Clocks,,,0.00,5.09,
126.672680308,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
126.672680308,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
126.672680308,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
126.672680308,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
126.672680308,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
128.186058905,S0-C0,Backend_Bound,19.17,% Slots,,,0.00,5.29,
128.186058905,S0-C0,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.29,
128.186058905,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.87,% Clocks,,,0.00,5.02,<==
128.186058905,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C1,Backend_Bound,48.88,% Slots,,,0.00,5.28,
128.186058905,S0-C1,Retiring,31.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
128.186058905,S0-C1,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.28,
128.186058905,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.01,% Clocks,,idq.ms_switches,0.00,5.29,
128.186058905,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
128.186058905,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C2,Backend_Bound,28.74,% Slots,,,0.00,5.28,
128.186058905,S0-C2,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.28,
128.186058905,S0-C2,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.28,
128.186058905,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
128.186058905,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.02,% Clocks,,,0.00,5.02,<==
128.186058905,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C3,Backend_Bound,20.91,% Slots,,,0.00,5.28,
128.186058905,S0-C3,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.28,<==
128.186058905,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.12,% Clocks,,arith.fpu_div_active,0.00,5.29,
128.186058905,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.23,% Clocks,,,0.00,5.03,
128.186058905,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
128.186058905,S0-C4,Backend_Bound,48.73,% Slots,,,0.00,5.28,
128.186058905,S0-C4,Backend_Bound.Memory_Bound,27.08,% Slots,,,0.00,5.28,
128.186058905,S0-C4,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.28,
128.186058905,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,35.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
128.186058905,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
128.186058905,S0-C5,Backend_Bound,22.58,% Slots,,,0.00,5.28,
128.186058905,S0-C5,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.28,<==
128.186058905,S0-C5-T0,Backend_Bound.Core_Bound.Divider,27.14,% Clocks,,arith.fpu_div_active,0.00,5.29,
128.186058905,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.10,% Clocks,,,0.00,5.02,
128.186058905,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C6,Backend_Bound,51.81,% Slots,,,0.00,5.28,<==
128.186058905,S0-C6,Retiring,21.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
128.186058905,S0-C6,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.29,
128.186058905,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.29,
128.186058905,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C7,Backend_Bound,56.01,% Slots,,,0.00,5.28,<==
128.186058905,S0-C7,Retiring,24.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
128.186058905,S0-C7,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.28,
128.186058905,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.60,% Clocks,,idq.ms_switches,0.00,5.29,
128.186058905,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C0,Frontend_Bound,24.76,% Slots,,,0.00,5.28,
128.186058905,S1-C0,Backend_Bound,42.78,% Slots,,,0.00,5.28,
128.186058905,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.28,
128.186058905,S1-C0,Backend_Bound.Memory_Bound,60.63,% Slots,,,0.00,5.28,<==
128.186058905,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.88,% Core_Clocks,,,0.00,5.28,
128.186058905,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.76,% Core_Clocks,,,0.00,5.15,
128.186058905,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C1,Backend_Bound,36.10,% Slots,,,0.00,5.29,<==
128.186058905,S1-C1,Backend_Bound.Memory_Bound,20.10,% Slots,,,0.00,5.29,
128.186058905,S1-C1,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.29,
128.186058905,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
128.186058905,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
128.186058905,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C2,Backend_Bound,28.31,% Slots,,,0.00,5.29,<==
128.186058905,S1-C2,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.29,
128.186058905,S1-C2,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.29,
128.186058905,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
128.186058905,S1-C2-T0,Backend_Bound.Core_Bound.Divider,23.03,% Clocks,,arith.fpu_div_active,0.00,5.29,
128.186058905,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.22,% Clocks,,,0.00,5.02,
128.186058905,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C3,Backend_Bound,28.17,% Slots,,,0.00,5.29,
128.186058905,S1-C3,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.29,
128.186058905,S1-C3,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.29,
128.186058905,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
128.186058905,S1-C3-T0,Backend_Bound.Core_Bound.Divider,27.17,% Clocks,,arith.fpu_div_active,0.00,5.29,
128.186058905,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.41,% Clocks,,,0.00,5.02,<==
128.186058905,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C4,Backend_Bound,30.29,% Slots,,,0.00,5.28,
128.186058905,S1-C4,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.28,
128.186058905,S1-C4,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.28,
128.186058905,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
128.186058905,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
128.186058905,S1-C5,Backend_Bound,51.22,% Slots,,,0.00,5.28,
128.186058905,S1-C5,Backend_Bound.Memory_Bound,32.94,% Slots,,,0.00,5.28,
128.186058905,S1-C5,Backend_Bound.Core_Bound,18.29,% Slots,,,0.00,5.28,
128.186058905,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,35.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
128.186058905,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C6,Backend_Bound,52.80,% Slots,,,0.00,5.29,
128.186058905,S1-C6,Retiring,36.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
128.186058905,S1-C6,Backend_Bound.Memory_Bound,42.29,% Slots,,,0.00,5.29,
128.186058905,S1-C6,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.29,
128.186058905,S1-C6,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.28,
128.186058905,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.29,
128.186058905,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
128.186058905,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C7,Backend_Bound,47.67,% Slots,,,0.00,5.29,
128.186058905,S1-C7,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.29,
128.186058905,S1-C7,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.29,
128.186058905,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
128.186058905,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
128.186058905,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
128.186058905,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
128.186058905,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
128.186058905,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
128.186058905,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
128.186058905,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
129.596146751,S0-C0,Backend_Bound,52.90,% Slots,,,0.00,5.1,
129.596146751,S0-C0,Backend_Bound.Memory_Bound,31.71,% Slots,,,0.00,5.1,
129.596146751,S0-C0,Backend_Bound.Core_Bound,21.19,% Slots,,,0.00,5.1,
129.596146751,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
129.596146751,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C1,Backend_Bound,41.76,% Slots,,,0.00,5.1,<==
129.596146751,S0-C1,Retiring,29.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
129.596146751,S0-C1,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.1,
129.596146751,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.72,% Clocks,,idq.ms_switches,0.00,5.38,
129.596146751,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C2,Backend_Bound,36.06,% Slots,,,0.00,5.1,<==
129.596146751,S0-C2,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.09,
129.596146751,S0-C2,Backend_Bound.Core_Bound,18.59,% Slots,,,0.00,5.09,
129.596146751,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
129.596146751,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
129.596146751,S0-C2-T0,Backend_Bound.Core_Bound.Divider,28.35,% Clocks,,arith.fpu_div_active,0.00,5.1,
129.596146751,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.17,% Clocks,,,0.00,5.39,
129.596146751,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
129.596146751,S0-C3,Backend_Bound,36.45,% Slots,,,0.00,5.1,
129.596146751,S0-C3,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.1,
129.596146751,S0-C3,Backend_Bound.Core_Bound,21.88,% Slots,,,0.00,5.1,
129.596146751,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
129.596146751,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.11,% Clocks,,,0.00,5.39,<==
129.596146751,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C4,Backend_Bound,69.58,% Slots,,,0.00,5.1,<==
129.596146751,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C5,Backend_Bound,21.01,% Slots,,,0.00,5.1,
129.596146751,S0-C5,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.1,<==
129.596146751,S0-C5-T0,Backend_Bound.Core_Bound.Divider,32.54,% Clocks,,arith.fpu_div_active,0.00,5.1,
129.596146751,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.04,% Clocks,,,0.00,5.39,
129.596146751,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C6,Frontend_Bound,26.97,% Slots,,,0.00,5.1,
129.596146751,S0-C6,Backend_Bound,35.68,% Slots,,,0.00,5.1,
129.596146751,S0-C6,Retiring,31.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
129.596146751,S0-C6,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.1,
129.596146751,S0-C6,Backend_Bound.Memory_Bound,95.46,% Slots,,,0.00,5.1,
129.596146751,S0-C6,Retiring.Microcode_Sequencer,4.89,% Slots,,idq.ms_uops,0.00,5.38,
129.596146751,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.38,
129.596146751,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
129.596146751,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.38,
129.596146751,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
129.596146751,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
129.596146751,S0-C7,Backend_Bound,55.60,% Slots,,,0.00,5.1,
129.596146751,S0-C7,Retiring,26.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
129.596146751,S0-C7,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.1,
129.596146751,S0-C7,Backend_Bound.Core_Bound,43.28,% Slots,,,0.00,5.1,
129.596146751,S0-C7,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.38,
129.596146751,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.17,% Clocks,,idq.ms_switches,0.00,5.38,
129.596146751,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,21.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
129.596146751,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
129.596146751,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
129.596146751,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.20,% Clocks,,,0.00,5.39,<==
129.596146751,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C0,Backend_Bound,49.11,% Slots,,,0.00,5.1,
129.596146751,S1-C0,Retiring,56.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
129.596146751,S1-C0,Backend_Bound.Core_Bound,92.42,% Slots,,,0.00,5.1,
129.596146751,S1-C0,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.39,<==
129.596146751,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.25,% Clocks,,idq.ms_switches,0.00,5.39,
129.596146751,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.77,% Clocks,,,0.00,5.39,
129.596146751,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C1,Backend_Bound,21.63,% Slots,,,0.00,5.1,
129.596146751,S1-C1,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.1,<==
129.596146751,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C2,Frontend_Bound,27.24,% Slots,,,0.00,5.1,
129.596146751,S1-C2,Backend_Bound,27.28,% Slots,,,0.00,5.1,
129.596146751,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.1,
129.596146751,S1-C2,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.1,<==
129.596146751,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.45,% Core_Clocks,,,0.00,5.1,
129.596146751,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C3,Backend_Bound,30.76,% Slots,,,0.00,5.1,
129.596146751,S1-C3,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.1,
129.596146751,S1-C3,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.1,<==
129.596146751,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
129.596146751,S1-C3-T0,Backend_Bound.Core_Bound.Divider,30.09,% Clocks,,arith.fpu_div_active,0.00,5.1,
129.596146751,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.50,% Clocks,,,0.00,5.39,
129.596146751,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C4,Backend_Bound,44.46,% Slots,,,0.00,5.1,<==
129.596146751,S1-C4,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
129.596146751,S1-C4,Backend_Bound.Memory_Bound,20.66,% Slots,,,0.00,5.09,
129.596146751,S1-C4,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.09,
129.596146751,S1-C4,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.38,
129.596146751,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.35,% Clocks,,idq.ms_switches,0.00,5.39,
129.596146751,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
129.596146751,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
129.596146751,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
129.596146751,S1-C5,Backend_Bound,70.76,% Slots,,,0.00,5.1,
129.596146751,S1-C5,Retiring,26.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
129.596146751,S1-C5,Backend_Bound.Memory_Bound,24.96,% Slots,,,0.00,5.1,
129.596146751,S1-C5,Backend_Bound.Core_Bound,45.80,% Slots,,,0.00,5.1,<==
129.596146751,S1-C5,Retiring.Microcode_Sequencer,11.29,% Slots,,idq.ms_uops,0.00,5.38,
129.596146751,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.18,% Clocks,,idq.ms_switches,0.00,5.38,
129.596146751,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
129.596146751,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C6,Backend_Bound,21.88,% Slots,,,0.00,5.1,
129.596146751,S1-C6,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.1,
129.596146751,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.06,% Clocks,,,0.00,5.39,<==
129.596146751,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
129.596146751,S1-C7,Backend_Bound,18.76,% Slots,,,0.00,5.39,
129.596146751,S1-C7,Backend_Bound.Core_Bound,12.76,% Slots,,,0.00,5.1,<==
129.596146751,S1-C7-T0,Backend_Bound.Core_Bound.Divider,31.72,% Clocks,,arith.fpu_div_active,0.00,5.1,
129.596146751,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.59,% Clocks,,,0.00,5.39,
129.596146751,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
129.596146751,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
129.596146751,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
129.596146751,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
131.074647617,S0-C0,Frontend_Bound,26.31,% Slots,,,0.00,5.14,<==
131.074647617,S0-C0,Backend_Bound,21.86,% Slots,,,0.00,5.14,
131.074647617,S0-C0,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.14,
131.074647617,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.45,% Clocks,,,0.00,5.14,
131.074647617,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S0-C1,Frontend_Bound,24.22,% Slots,,,0.00,5.14,
131.074647617,S0-C1,Backend_Bound,51.14,% Slots,,,0.00,5.14,
131.074647617,S0-C1,Retiring,13.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
131.074647617,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.14,
131.074647617,S0-C1,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.14,
131.074647617,S0-C1,Backend_Bound.Core_Bound,40.02,% Slots,,,0.00,5.14,
131.074647617,S0-C1,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.14,
131.074647617,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.13,
131.074647617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.34,% Core_Clocks,,,0.00,5.41,
131.074647617,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.56,% Clocks,,,0.00,5.14,<==
131.074647617,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S0-C2,Backend_Bound,22.42,% Slots,,,0.00,5.14,
131.074647617,S0-C2,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.14,<==
131.074647617,S0-C2-T0,Backend_Bound.Core_Bound.Divider,34.50,% Clocks,,arith.fpu_div_active,0.00,5.41,
131.074647617,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.54,% Clocks,,,0.00,5.14,
131.074647617,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C3,Frontend_Bound,26.39,% Slots,,,0.00,5.14,
131.074647617,S0-C3,Backend_Bound,43.36,% Slots,,,0.00,5.14,
131.074647617,S0-C3,Retiring,21.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
131.074647617,S0-C3,Frontend_Bound.Frontend_Latency,15.73,% Slots,,rs_events.empty_end,0.00,5.14,
131.074647617,S0-C3,Backend_Bound.Core_Bound,33.37,% Slots,,,0.00,5.14,
131.074647617,S0-C3,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.14,
131.074647617,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.14,
131.074647617,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.65,% Clocks,,,0.00,5.14,<==
131.074647617,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C4,Backend_Bound,13.85,% Slots,,,0.00,5.14,
131.074647617,S0-C4,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.14,
131.074647617,S0-C4-T0,Backend_Bound.Core_Bound.Divider,22.56,% Clocks,,arith.fpu_div_active,0.00,5.41,
131.074647617,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.89,% Clocks,,,0.00,5.14,<==
131.074647617,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C5,Backend_Bound,62.93,% Slots,,,0.00,5.14,
131.074647617,S0-C5,Backend_Bound.Memory_Bound,48.31,% Slots,,,0.00,5.14,
131.074647617,S0-C5,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.14,
131.074647617,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,48.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,<==
131.074647617,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C6,Frontend_Bound,23.25,% Slots,,,0.00,5.14,
131.074647617,S0-C6,Backend_Bound,51.44,% Slots,,,0.00,5.14,
131.074647617,S0-C6,Retiring,39.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
131.074647617,S0-C6,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.14,
131.074647617,S0-C6,Backend_Bound.Memory_Bound,15.28,% Slots,,,0.00,5.14,
131.074647617,S0-C6,Backend_Bound.Core_Bound,36.16,% Slots,,,0.00,5.14,<==
131.074647617,S0-C6,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.14,
131.074647617,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.57,% Clocks,,idq.ms_switches,0.00,5.14,
131.074647617,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
131.074647617,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C7,Backend_Bound,40.82,% Slots,,,0.00,5.14,
131.074647617,S0-C7,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.14,
131.074647617,S0-C7,Backend_Bound.Core_Bound,26.33,% Slots,,,0.00,5.14,
131.074647617,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
131.074647617,S0-C7-T0,Backend_Bound.Core_Bound.Divider,21.56,% Clocks,,arith.fpu_div_active,0.00,5.42,
131.074647617,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.99,% Clocks,,,0.00,5.13,<==
131.074647617,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C0,Backend_Bound,63.70,% Slots,,,0.00,5.14,
131.074647617,S1-C0,Backend_Bound.Memory_Bound,48.58,% Slots,,,0.00,5.14,
131.074647617,S1-C0,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.14,
131.074647617,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,31.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
131.074647617,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
131.074647617,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C1,Backend_Bound,47.13,% Slots,,,0.00,5.13,
131.074647617,S1-C1,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.13,
131.074647617,S1-C1,Backend_Bound.Core_Bound,29.33,% Slots,,,0.00,5.13,<==
131.074647617,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
131.074647617,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C2,Backend_Bound,60.95,% Slots,,,0.00,5.14,
131.074647617,S1-C2,Retiring,37.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
131.074647617,S1-C2,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.14,
131.074647617,S1-C2,Backend_Bound.Core_Bound,47.03,% Slots,,,0.00,5.14,
131.074647617,S1-C2,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.14,
131.074647617,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.14,
131.074647617,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
131.074647617,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.06,% Clocks,,,0.00,5.14,<==
131.074647617,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C3,Backend_Bound,21.59,% Slots,,,0.00,5.14,
131.074647617,S1-C3,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.14,
131.074647617,S1-C3-T0,Backend_Bound.Core_Bound.Divider,20.54,% Clocks,,arith.fpu_div_active,0.00,5.41,
131.074647617,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.61,% Clocks,,,0.00,5.14,<==
131.074647617,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S1-C4,Backend_Bound,42.06,% Slots,,,0.00,5.14,
131.074647617,S1-C4,Backend_Bound.Core_Bound,34.82,% Slots,,,0.00,5.14,
131.074647617,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.74,% Clocks,,,0.00,5.14,<==
131.074647617,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C5,Backend_Bound,33.99,% Slots,,,0.00,5.14,
131.074647617,S1-C5,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.14,
131.074647617,S1-C5,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.14,
131.074647617,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
131.074647617,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.12,% Clocks,,,0.00,5.14,<==
131.074647617,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C6,Frontend_Bound,24.78,% Slots,,,0.00,5.14,
131.074647617,S1-C6,Backend_Bound,18.58,% Slots,,,0.00,5.14,
131.074647617,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.14,
131.074647617,S1-C6,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.14,
131.074647617,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.97,% Core_Clocks,,,0.00,5.42,<==
131.074647617,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.03,% Core_Clocks,,,0.00,5.4,
131.074647617,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.66,% Clocks,,,0.00,5.14,
131.074647617,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S1-C7,Backend_Bound,27.19,% Slots,,,0.00,5.14,
131.074647617,S1-C7,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.14,
131.074647617,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.52,% Clocks,,,0.00,5.14,<==
131.074647617,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
131.074647617,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
131.074647617,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
132.606486308,S0-C0,Backend_Bound,21.94,% Slots,,,0.00,5.23,
132.606486308,S0-C0,Backend_Bound.Core_Bound,44.91,% Slots,,,0.00,5.22,
132.606486308,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.48,% Clocks,,,0.00,5.33,<==
132.606486308,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C1,Frontend_Bound,28.73,% Slots,,,0.00,5.23,
132.606486308,S0-C1,Bad_Speculation,13.88,% Slots,,,0.00,5.23,
132.606486308,S0-C1,Backend_Bound,20.44,% Slots,,,0.00,5.23,
132.606486308,S0-C1,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,0.00,5.22,<==
132.606486308,S0-C1,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S0-C1,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.22,
132.606486308,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.85,% Clocks,,,0.00,5.23,
132.606486308,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C2,Backend_Bound,38.19,% Slots,,,0.00,5.23,<==
132.606486308,S0-C2,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.22,
132.606486308,S0-C2,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.22,
132.606486308,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C3,Backend_Bound,16.85,% Slots,,,0.00,5.23,
132.606486308,S0-C3,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.22,
132.606486308,S0-C3-T0,Backend_Bound.Core_Bound.Divider,27.45,% Clocks,,arith.fpu_div_active,0.00,5.23,
132.606486308,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.64,% Clocks,,,0.00,5.34,<==
132.606486308,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C4,Backend_Bound,29.48,% Slots,,,0.00,5.23,
132.606486308,S0-C4,Backend_Bound.Memory_Bound,30.48,% Slots,,,0.00,5.22,<==
132.606486308,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C5,Frontend_Bound,22.59,% Slots,,,0.00,5.23,
132.606486308,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.23,
132.606486308,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.19,% Core_Clocks,,,0.00,5.22,<==
132.606486308,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C6,Frontend_Bound,30.25,% Slots,,,0.00,5.22,
132.606486308,S0-C6,Bad_Speculation,13.28,% Slots,,,0.00,5.22,
132.606486308,S0-C6,Backend_Bound,20.04,% Slots,,,0.00,5.22,
132.606486308,S0-C6,Frontend_Bound.Frontend_Latency,33.06,% Slots,,rs_events.empty_end,0.00,5.22,<==
132.606486308,S0-C6,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S0-C6,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.22,
132.606486308,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.22,
132.606486308,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
132.606486308,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
132.606486308,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C7,Frontend_Bound,26.77,% Slots,,,0.00,5.23,
132.606486308,S0-C7,Bad_Speculation,13.63,% Slots,,,0.00,5.23,
132.606486308,S0-C7,Backend_Bound,32.44,% Slots,,,0.00,5.23,
132.606486308,S0-C7,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.22,
132.606486308,S0-C7,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S0-C7,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.22,
132.606486308,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.23,
132.606486308,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
132.606486308,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
132.606486308,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C0,Backend_Bound,39.28,% Slots,,,0.00,5.23,<==
132.606486308,S1-C0,Backend_Bound.Memory_Bound,21.78,% Slots,,,0.00,5.23,
132.606486308,S1-C0,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.23,
132.606486308,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
132.606486308,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
132.606486308,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C1,Backend_Bound,17.44,% Slots,,,0.00,5.23,
132.606486308,S1-C1,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.22,
132.606486308,S1-C1-T0,Backend_Bound.Core_Bound.Divider,24.86,% Clocks,,arith.fpu_div_active,0.00,5.22,
132.606486308,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.12,% Clocks,,,0.00,5.34,<==
132.606486308,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C2,Bad_Speculation,12.53,% Slots,,,0.00,5.23,
132.606486308,S1-C2,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S1-C2,Backend_Bound,48.68,% Slots,,,0.00,5.23,
132.606486308,S1-C2,Backend_Bound.Memory_Bound,28.90,% Slots,,,0.00,5.22,<==
132.606486308,S1-C2,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.22,
132.606486308,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C3,Backend_Bound,27.87,% Slots,,,0.00,5.23,
132.606486308,S1-C3,Backend_Bound.Core_Bound,18.96,% Slots,,,0.00,5.23,
132.606486308,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.34,<==
132.606486308,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C4,Frontend_Bound,25.95,% Slots,,,0.00,5.23,<==
132.606486308,S1-C4,Bad_Speculation,10.38,% Slots,,,0.00,5.23,
132.606486308,S1-C4,Backend_Bound,14.45,% Slots,,,0.00,5.23,
132.606486308,S1-C4,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,
132.606486308,S1-C4,Backend_Bound.Core_Bound,10.40,% Slots,,,0.00,5.22,
132.606486308,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.21,% Clocks,,,0.00,5.34,
132.606486308,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C5,Frontend_Bound,22.79,% Slots,,,0.00,5.23,
132.606486308,S1-C5,Bad_Speculation,13.44,% Slots,,,0.00,5.23,
132.606486308,S1-C5,Backend_Bound,30.00,% Slots,,,0.00,5.23,
132.606486308,S1-C5,Frontend_Bound.Frontend_Latency,25.00,% Slots,,rs_events.empty_end,0.00,5.22,
132.606486308,S1-C5,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S1-C5,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.22,<==
132.606486308,S1-C5,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.22,
132.606486308,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.23,
132.606486308,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
132.606486308,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.04,% Clocks,,,0.00,5.33,
132.606486308,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C6,Frontend_Bound,29.23,% Slots,,,0.00,5.23,
132.606486308,S1-C6,Bad_Speculation,11.79,% Slots,,,0.00,5.22,
132.606486308,S1-C6,Backend_Bound,23.51,% Slots,,,0.00,5.22,
132.606486308,S1-C6,Frontend_Bound.Frontend_Latency,17.95,% Slots,,rs_events.empty_end,0.00,5.22,
132.606486308,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.92,% Slots,,,0.00,5.23,
132.606486308,S1-C6,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.22,
132.606486308,S1-C6,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.22,
132.606486308,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.23,
132.606486308,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,<==
132.606486308,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
132.606486308,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
132.606486308,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C7,Frontend_Bound,20.72,% Slots,,,0.00,5.27,
132.606486308,S1-C7,Backend_Bound,17.88,% Slots,,,0.00,5.27,
132.606486308,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.86,% Slots,,,0.00,5.29,
132.606486308,S1-C7,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.23,
132.606486308,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.62,% Core_Clocks,,,0.00,5.23,<==
132.606486308,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.24,% Clocks,,,0.00,5.35,
132.606486308,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
132.606486308,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
134.011523761,S0-C0,Frontend_Bound,30.50,% Slots,,,0.00,5.12,
134.011523761,S0-C0,Bad_Speculation,18.46,% Slots,,,0.00,5.12,
134.011523761,S0-C0,Backend_Bound,17.37,% Slots,,,0.00,5.12,
134.011523761,S0-C0,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.12,
134.011523761,S0-C0,Bad_Speculation.Branch_Mispredicts,18.25,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S0-C0,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.12,
134.011523761,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
134.011523761,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C1,Frontend_Bound,35.19,% Slots,,,0.00,5.12,
134.011523761,S0-C1,Bad_Speculation,18.33,% Slots,,,0.00,5.12,
134.011523761,S0-C1,Frontend_Bound.Frontend_Latency,28.88,% Slots,,rs_events.empty_end,0.00,5.11,
134.011523761,S0-C1,Bad_Speculation.Branch_Mispredicts,18.10,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.41,
134.011523761,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
134.011523761,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C2,Frontend_Bound,32.37,% Slots,,,0.00,5.12,
134.011523761,S0-C2,Bad_Speculation,14.46,% Slots,,,0.00,5.12,
134.011523761,S0-C2,Backend_Bound,22.65,% Slots,,,0.00,5.12,
134.011523761,S0-C2,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.12,
134.011523761,S0-C2,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S0-C2,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.12,
134.011523761,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.4,
134.011523761,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
134.011523761,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
134.011523761,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C3,Backend_Bound,24.97,% Slots,,,0.00,5.12,
134.011523761,S0-C3,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.12,
134.011523761,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,<==
134.011523761,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C4,Frontend_Bound,30.19,% Slots,,,0.00,5.12,
134.011523761,S0-C4,Bad_Speculation,17.26,% Slots,,,0.00,5.12,
134.011523761,S0-C4,Backend_Bound,23.26,% Slots,,,0.00,5.12,
134.011523761,S0-C4,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.12,
134.011523761,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.12,
134.011523761,S0-C4,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S0-C4,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.12,
134.011523761,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.4,
134.011523761,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
134.011523761,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.81,% Core_Clocks,,,0.00,5.12,
134.011523761,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.12,% Core_Clocks,,,0.00,5.13,
134.011523761,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C5,Frontend_Bound,21.83,% Slots,,,0.00,5.12,
134.011523761,S0-C5,Backend_Bound,26.44,% Slots,,,0.00,5.12,
134.011523761,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.12,
134.011523761,S0-C5,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.12,<==
134.011523761,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.33,% Core_Clocks,,,0.00,5.13,
134.011523761,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.78,% Core_Clocks,,,0.00,5.12,
134.011523761,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C6,Frontend_Bound,28.24,% Slots,,,0.00,5.11,
134.011523761,S0-C6,Bad_Speculation,18.92,% Slots,,,0.00,5.11,
134.011523761,S0-C6,Backend_Bound,22.50,% Slots,,,0.00,5.11,
134.011523761,S0-C6,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.11,
134.011523761,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.12,
134.011523761,S0-C6,Bad_Speculation.Branch_Mispredicts,18.74,% Slots,,br_misp_retired.all_branches,0.00,5.11,
134.011523761,S0-C6,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.11,
134.011523761,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.4,
134.011523761,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
134.011523761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.44,% Core_Clocks,,,0.00,5.13,
134.011523761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.22,% Core_Clocks,,,0.00,5.12,
134.011523761,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
134.011523761,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
134.011523761,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C7,Backend_Bound,34.36,% Slots,,,0.00,5.11,
134.011523761,S0-C7,Backend_Bound.Memory_Bound,30.18,% Slots,,,0.00,5.11,
134.011523761,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
134.011523761,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S1-C0,Frontend_Bound,20.63,% Slots,,,0.00,5.11,
134.011523761,S1-C0,Bad_Speculation,16.11,% Slots,,,0.00,5.11,
134.011523761,S1-C0,Backend_Bound,34.15,% Slots,,,0.00,5.11,<==
134.011523761,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.66,% Slots,,,0.00,5.12,
134.011523761,S1-C0,Bad_Speculation.Branch_Mispredicts,15.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
134.011523761,S1-C0,Backend_Bound.Memory_Bound,17.18,% Slots,,,0.00,5.11,
134.011523761,S1-C0,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.11,
134.011523761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.27,% Core_Clocks,,,0.00,5.13,
134.011523761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.73,% Core_Clocks,,,0.00,5.13,
134.011523761,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
134.011523761,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.31,% Clocks,,,0.00,5.13,
134.011523761,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S1-C1,Frontend_Bound,37.46,% Slots,,,0.00,5.12,
134.011523761,S1-C1,Bad_Speculation,14.30,% Slots,,,0.00,5.12,
134.011523761,S1-C1,Backend_Bound,18.85,% Slots,,,0.00,5.12,
134.011523761,S1-C1,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.12,<==
134.011523761,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.12,
134.011523761,S1-C1,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S1-C1,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.12,
134.011523761,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.79,% Clocks,,,0.00,5.41,
134.011523761,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.011523761,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
134.011523761,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C2,Frontend_Bound,35.27,% Slots,,,0.00,5.11,
134.011523761,S1-C2,Bad_Speculation,16.50,% Slots,,,0.00,5.11,
134.011523761,S1-C2,Backend_Bound,20.93,% Slots,,,0.00,5.11,
134.011523761,S1-C2,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.11,
134.011523761,S1-C2,Frontend_Bound.Frontend_Bandwidth,28.04,% Slots,,,0.00,5.12,<==
134.011523761,S1-C2,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.11,
134.011523761,S1-C2,Backend_Bound.Memory_Bound,15.36,% Slots,,,0.00,5.11,
134.011523761,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.41,
134.011523761,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.011523761,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.36,% Core_Clocks,,,0.00,5.12,
134.011523761,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.39,% Core_Clocks,,,0.00,5.13,
134.011523761,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
134.011523761,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S1-C3,Frontend_Bound,32.78,% Slots,,,0.00,5.11,<==
134.011523761,S1-C3,Bad_Speculation,15.61,% Slots,,,0.00,5.11,
134.011523761,S1-C3,Backend_Bound,17.62,% Slots,,,0.00,5.11,
134.011523761,S1-C3,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.11,
134.011523761,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.12,
134.011523761,S1-C3,Bad_Speculation.Branch_Mispredicts,15.42,% Slots,,br_misp_retired.all_branches,0.00,5.11,
134.011523761,S1-C3,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.11,
134.011523761,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.41,
134.011523761,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.011523761,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.64,% Core_Clocks,,,0.00,5.12,
134.011523761,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.54,% Core_Clocks,,,0.00,5.12,
134.011523761,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S1-C4,Frontend_Bound,37.49,% Slots,,,0.00,5.12,<==
134.011523761,S1-C4,Bad_Speculation,17.77,% Slots,,,0.00,5.12,
134.011523761,S1-C4,Backend_Bound,12.95,% Slots,,,0.00,5.12,
134.011523761,S1-C4,Frontend_Bound.Frontend_Latency,22.48,% Slots,,rs_events.empty_end,0.00,5.12,
134.011523761,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.75,% Slots,,,0.00,5.12,
134.011523761,S1-C4,Bad_Speculation.Branch_Mispredicts,17.50,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S1-C4,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.12,
134.011523761,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.41,
134.011523761,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.011523761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.01,% Core_Clocks,,,0.00,5.12,
134.011523761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.36,% Core_Clocks,,,0.00,5.12,
134.011523761,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C5,Frontend_Bound,39.90,% Slots,,,0.00,5.12,<==
134.011523761,S1-C5,Bad_Speculation,19.25,% Slots,,,0.00,5.12,
134.011523761,S1-C5,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.12,
134.011523761,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.88,% Slots,,,0.00,5.12,
134.011523761,S1-C5,Bad_Speculation.Branch_Mispredicts,18.92,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
134.011523761,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C6,Frontend_Bound,26.80,% Slots,,,0.00,5.11,
134.011523761,S1-C6,Bad_Speculation,18.64,% Slots,,,0.00,5.11,
134.011523761,S1-C6,Backend_Bound,20.31,% Slots,,,0.00,5.11,
134.011523761,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.11,
134.011523761,S1-C6,Bad_Speculation.Branch_Mispredicts,18.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
134.011523761,S1-C6,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.11,
134.011523761,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.97,% Core_Clocks,,,0.00,5.12,<==
134.011523761,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
134.011523761,S1-C7,Frontend_Bound,32.54,% Slots,,,0.00,5.33,<==
134.011523761,S1-C7,Bad_Speculation,10.26,% Slots,,,0.00,5.31,
134.011523761,S1-C7,Backend_Bound,19.96,% Slots,,,0.00,5.31,
134.011523761,S1-C7,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.12,
134.011523761,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.33,
134.011523761,S1-C7,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.12,
134.011523761,S1-C7,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.12,
134.011523761,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.4,
134.011523761,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.011523761,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.24,% Core_Clocks,,,0.00,5.12,
134.011523761,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
134.011523761,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
134.011523761,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
134.011523761,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
135.472017073,S0-C0,Frontend_Bound,33.68,% Slots,,,0.00,5.21,
135.472017073,S0-C0,Bad_Speculation,12.04,% Slots,,,0.00,5.2,
135.472017073,S0-C0,Backend_Bound,23.62,% Slots,,,0.00,5.2,
135.472017073,S0-C0,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.21,
135.472017073,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.21,
135.472017073,S0-C0,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C0,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.2,
135.472017073,S0-C0,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.2,
135.472017073,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.2,
135.472017073,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
135.472017073,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
135.472017073,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C1,Frontend_Bound,31.08,% Slots,,,0.00,5.21,
135.472017073,S0-C1,Bad_Speculation,11.96,% Slots,,,0.00,5.21,
135.472017073,S0-C1,Backend_Bound,25.24,% Slots,,,0.00,5.21,
135.472017073,S0-C1,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.21,
135.472017073,S0-C1,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C1,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.21,
135.472017073,S0-C1,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.21,
135.472017073,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.2,
135.472017073,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
135.472017073,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
135.472017073,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C2,Frontend_Bound,28.54,% Slots,,,0.00,5.2,
135.472017073,S0-C2,Bad_Speculation,14.19,% Slots,,,0.00,5.2,
135.472017073,S0-C2,Backend_Bound,27.03,% Slots,,,0.00,5.2,
135.472017073,S0-C2,Frontend_Bound.Frontend_Latency,22.65,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S0-C2,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C2,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.2,
135.472017073,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.2,
135.472017073,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
135.472017073,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
135.472017073,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C3,Frontend_Bound,29.20,% Slots,,,0.00,5.2,
135.472017073,S0-C3,Bad_Speculation,12.36,% Slots,,,0.00,5.2,
135.472017073,S0-C3,Backend_Bound,28.67,% Slots,,,0.00,5.2,
135.472017073,S0-C3,Frontend_Bound.Frontend_Latency,20.44,% Slots,,rs_events.empty_end,0.00,5.2,<==
135.472017073,S0-C3,Bad_Speculation.Branch_Mispredicts,12.18,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C3,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.2,
135.472017073,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.2,
135.472017073,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
135.472017073,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C4,Frontend_Bound,25.91,% Slots,,,0.00,5.2,
135.472017073,S0-C4,Bad_Speculation,16.30,% Slots,,,0.00,5.2,
135.472017073,S0-C4,Backend_Bound,27.50,% Slots,,,0.00,5.2,
135.472017073,S0-C4,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S0-C4,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C4,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.2,
135.472017073,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.2,
135.472017073,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
135.472017073,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C5,Frontend_Bound,35.54,% Slots,,,0.00,5.2,
135.472017073,S0-C5,Bad_Speculation,12.77,% Slots,,,0.00,5.2,
135.472017073,S0-C5,Backend_Bound,27.30,% Slots,,,0.00,5.2,
135.472017073,S0-C5,Retiring,27.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
135.472017073,S0-C5,Frontend_Bound.Frontend_Latency,26.92,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.2,
135.472017073,S0-C5,Bad_Speculation.Branch_Mispredicts,12.60,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C5,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.2,
135.472017073,S0-C5,Retiring.Microcode_Sequencer,1.64,% Slots,,idq.ms_uops,0.00,5.2,
135.472017073,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.2,
135.472017073,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
135.472017073,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.2,
135.472017073,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.62,% Core_Clocks,,,0.00,5.47,
135.472017073,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
135.472017073,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
135.472017073,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C6,Frontend_Bound,27.68,% Slots,,,0.00,5.2,
135.472017073,S0-C6,Bad_Speculation,18.84,% Slots,,,0.00,5.2,
135.472017073,S0-C6,Backend_Bound,19.35,% Slots,,,0.00,5.2,
135.472017073,S0-C6,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S0-C6,Bad_Speculation.Branch_Mispredicts,18.67,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C6,Backend_Bound.Memory_Bound,13.08,% Slots,,,0.00,5.2,
135.472017073,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.21,
135.472017073,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,<==
135.472017073,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
135.472017073,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C7,Frontend_Bound,23.89,% Slots,,,0.00,5.2,
135.472017073,S0-C7,Bad_Speculation,15.22,% Slots,,,0.00,5.2,
135.472017073,S0-C7,Backend_Bound,33.15,% Slots,,,0.00,5.2,
135.472017073,S0-C7,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S0-C7,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S0-C7,Backend_Bound.Memory_Bound,21.19,% Slots,,,0.00,5.2,<==
135.472017073,S0-C7,Backend_Bound.Core_Bound,11.96,% Slots,,,0.00,5.2,
135.472017073,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
135.472017073,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C0,Frontend_Bound,36.77,% Slots,,,0.00,5.21,
135.472017073,S1-C0,Bad_Speculation,16.36,% Slots,,,0.00,5.2,
135.472017073,S1-C0,Frontend_Bound.Frontend_Latency,25.05,% Slots,,rs_events.empty_end,0.00,5.21,<==
135.472017073,S1-C0,Bad_Speculation.Branch_Mispredicts,16.02,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.2,
135.472017073,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C1,Frontend_Bound,28.88,% Slots,,,0.00,5.2,
135.472017073,S1-C1,Bad_Speculation,10.48,% Slots,,,0.00,5.2,
135.472017073,S1-C1,Backend_Bound,29.80,% Slots,,,0.00,5.2,<==
135.472017073,S1-C1,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S1-C1,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S1-C1,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.2,
135.472017073,S1-C1,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.2,
135.472017073,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.2,
135.472017073,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
135.472017073,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
135.472017073,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.43,% Clocks,,,0.00,5.21,
135.472017073,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C2,Backend_Bound,21.71,% Slots,,,0.00,5.2,
135.472017073,S1-C2,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.2,<==
135.472017073,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C3,Frontend_Bound,25.44,% Slots,,,0.00,5.2,
135.472017073,S1-C3,Bad_Speculation,15.11,% Slots,,,0.00,5.2,
135.472017073,S1-C3,Backend_Bound,26.69,% Slots,,,0.00,5.2,<==
135.472017073,S1-C3,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S1-C3,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S1-C3,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.2,
135.472017073,S1-C3,Backend_Bound.Core_Bound,11.64,% Slots,,,0.00,5.2,
135.472017073,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.2,
135.472017073,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C4,Frontend_Bound,26.16,% Slots,,,0.00,5.2,
135.472017073,S1-C4,Bad_Speculation,15.40,% Slots,,,0.00,5.2,
135.472017073,S1-C4,Backend_Bound,27.10,% Slots,,,0.00,5.2,
135.472017073,S1-C4,Retiring,33.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
135.472017073,S1-C4,Frontend_Bound.Frontend_Latency,22.80,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S1-C4,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S1-C4,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.2,
135.472017073,S1-C4,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.2,<==
135.472017073,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.21,
135.472017073,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
135.472017073,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C5,Frontend_Bound,29.12,% Slots,,,0.00,5.2,
135.472017073,S1-C5,Bad_Speculation,15.34,% Slots,,,0.00,5.2,
135.472017073,S1-C5,Backend_Bound,20.09,% Slots,,,0.00,5.2,
135.472017073,S1-C5,Retiring,32.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
135.472017073,S1-C5,Frontend_Bound.Frontend_Latency,22.98,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S1-C5,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S1-C5,Backend_Bound.Memory_Bound,15.68,% Slots,,,0.00,5.2,
135.472017073,S1-C5,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.2,<==
135.472017073,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.21,
135.472017073,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
135.472017073,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C6,Frontend_Bound,28.20,% Slots,,,0.00,5.21,<==
135.472017073,S1-C6,Backend_Bound,16.12,% Slots,,,0.00,5.21,
135.472017073,S1-C6,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.21,
135.472017073,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.21,
135.472017073,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.2,
135.472017073,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
135.472017073,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C7,Frontend_Bound,28.81,% Slots,,,0.00,5.2,
135.472017073,S1-C7,Bad_Speculation,18.70,% Slots,,,0.00,5.2,
135.472017073,S1-C7,Backend_Bound,18.09,% Slots,,,0.00,5.2,
135.472017073,S1-C7,Frontend_Bound.Frontend_Latency,16.44,% Slots,,rs_events.empty_end,0.00,5.2,
135.472017073,S1-C7,Bad_Speculation.Branch_Mispredicts,18.38,% Slots,,br_misp_retired.all_branches,0.00,5.2,
135.472017073,S1-C7,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.2,
135.472017073,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.2,
135.472017073,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,<==
135.472017073,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
135.472017073,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
135.472017073,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
135.472017073,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
135.472017073,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
136.95374186,S0-C0,Frontend_Bound,21.91,% Slots,,,0.00,5.14,
136.95374186,S0-C0,Backend_Bound,44.97,% Slots,,,0.00,5.13,
136.95374186,S0-C0,Retiring,26.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
136.95374186,S0-C0,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.16,
136.95374186,S0-C0,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.13,
136.95374186,S0-C0,Backend_Bound.Core_Bound,26.75,% Slots,,,0.00,5.13,<==
136.95374186,S0-C0,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.13,
136.95374186,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
136.95374186,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.11,% Clocks,,idq.ms_switches,0.00,5.4,
136.95374186,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C1,Frontend_Bound,20.14,% Slots,,,0.00,5.14,
136.95374186,S0-C1,Bad_Speculation,10.77,% Slots,,,0.00,5.13,
136.95374186,S0-C1,Backend_Bound,30.93,% Slots,,,0.00,5.13,<==
136.95374186,S0-C1,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.13,
136.95374186,S0-C1,Backend_Bound.Memory_Bound,13.68,% Slots,,,0.00,5.13,
136.95374186,S0-C1,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.13,
136.95374186,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
136.95374186,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C2,Frontend_Bound,31.78,% Slots,,,0.00,5.14,
136.95374186,S0-C2,Bad_Speculation,12.91,% Slots,,,0.00,5.13,
136.95374186,S0-C2,Backend_Bound,18.34,% Slots,,,0.00,5.13,
136.95374186,S0-C2,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.15,
136.95374186,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.14,
136.95374186,S0-C2,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.13,
136.95374186,S0-C2,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.13,
136.95374186,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.4,
136.95374186,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
136.95374186,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.28,% Core_Clocks,,,0.00,5.13,
136.95374186,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.44,% Core_Clocks,,,0.00,5.4,
136.95374186,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.59,% Clocks,,,0.00,5.39,
136.95374186,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C3,Frontend_Bound,20.68,% Slots,,,0.00,5.13,
136.95374186,S0-C3,Bad_Speculation,11.59,% Slots,,,0.00,5.12,
136.95374186,S0-C3,Backend_Bound,38.14,% Slots,,,0.00,5.12,<==
136.95374186,S0-C3,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.14,
136.95374186,S0-C3,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.12,
136.95374186,S0-C3,Backend_Bound.Memory_Bound,18.08,% Slots,,,0.00,5.12,
136.95374186,S0-C3,Backend_Bound.Core_Bound,20.06,% Slots,,,0.00,5.12,
136.95374186,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.41,
136.95374186,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
136.95374186,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
136.95374186,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
136.95374186,S0-C4,Bad_Speculation,11.31,% Slots,,,0.00,5.13,
136.95374186,S0-C4,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.13,
136.95374186,S0-C4,Backend_Bound,45.39,% Slots,,,0.00,5.13,
136.95374186,S0-C4,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.13,
136.95374186,S0-C4,Backend_Bound.Core_Bound,26.49,% Slots,,,0.00,5.13,<==
136.95374186,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
136.95374186,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C5,Frontend_Bound,22.60,% Slots,,,0.00,5.15,
136.95374186,S0-C5,Bad_Speculation,10.02,% Slots,,,0.00,5.13,
136.95374186,S0-C5,Backend_Bound,37.51,% Slots,,,0.00,5.13,
136.95374186,S0-C5,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.15,
136.95374186,S0-C5,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.13,
136.95374186,S0-C5,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.13,
136.95374186,S0-C5,Backend_Bound.Core_Bound,22.14,% Slots,,,0.00,5.13,<==
136.95374186,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
136.95374186,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
136.95374186,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C6,Frontend_Bound,23.95,% Slots,,,0.00,5.14,
136.95374186,S0-C6,Backend_Bound,33.64,% Slots,,,0.00,5.13,
136.95374186,S0-C6,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.15,
136.95374186,S0-C6,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.13,
136.95374186,S0-C6,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.13,<==
136.95374186,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.13,
136.95374186,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
136.95374186,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C7,Backend_Bound,52.33,% Slots,,,0.00,5.13,
136.95374186,S0-C7,Backend_Bound.Memory_Bound,21.58,% Slots,,,0.00,5.13,
136.95374186,S0-C7,Backend_Bound.Core_Bound,30.75,% Slots,,,0.00,5.13,<==
136.95374186,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C0,Frontend_Bound,23.65,% Slots,,,0.00,5.13,
136.95374186,S1-C0,Backend_Bound,39.12,% Slots,,,0.00,5.12,
136.95374186,S1-C0,Retiring,25.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
136.95374186,S1-C0,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.14,
136.95374186,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.13,
136.95374186,S1-C0,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.12,
136.95374186,S1-C0,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.12,
136.95374186,S1-C0,Retiring.Microcode_Sequencer,3.97,% Slots,,idq.ms_uops,0.00,5.4,
136.95374186,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
136.95374186,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.13,
136.95374186,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.71,% Core_Clocks,,,0.00,5.41,
136.95374186,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,<==
136.95374186,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C1,Backend_Bound,35.34,% Slots,,,0.00,5.13,<==
136.95374186,S1-C1,Backend_Bound.Memory_Bound,18.60,% Slots,,,0.00,5.13,
136.95374186,S1-C1,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.13,
136.95374186,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
136.95374186,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C2,Frontend_Bound,21.27,% Slots,,,0.00,5.14,
136.95374186,S1-C2,Backend_Bound,26.54,% Slots,,,0.00,5.13,<==
136.95374186,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.14,
136.95374186,S1-C2,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.13,
136.95374186,S1-C2,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.13,
136.95374186,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
136.95374186,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.48,% Clocks,,,0.00,5.4,
136.95374186,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C3,Frontend_Bound,21.41,% Slots,,,0.00,5.14,
136.95374186,S1-C3,Bad_Speculation,13.06,% Slots,,,0.00,5.13,
136.95374186,S1-C3,Backend_Bound,26.15,% Slots,,,0.00,5.13,<==
136.95374186,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.14,
136.95374186,S1-C3,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.13,
136.95374186,S1-C3,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.13,
136.95374186,S1-C3,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.13,
136.95374186,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.23,% Core_Clocks,,,0.00,5.13,
136.95374186,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.41,% Core_Clocks,,,0.00,5.4,
136.95374186,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C4,Frontend_Bound,29.95,% Slots,,,0.00,5.14,
136.95374186,S1-C4,Backend_Bound,27.47,% Slots,,,0.00,5.13,
136.95374186,S1-C4,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.15,<==
136.95374186,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.14,
136.95374186,S1-C4,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.13,
136.95374186,S1-C4,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.13,
136.95374186,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.13,
136.95374186,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
136.95374186,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.23,% Core_Clocks,,,0.00,5.13,
136.95374186,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.26,% Core_Clocks,,,0.00,5.41,
136.95374186,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.13,
136.95374186,S1-C5,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.12,
136.95374186,S1-C5,Backend_Bound.Memory_Bound,20.52,% Slots,,,0.00,5.12,
136.95374186,S1-C5,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.12,
136.95374186,S1-C5,Bad_Speculation,11.34,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.12,
136.95374186,S1-C5,Backend_Bound,36.76,% Slots,,,0.00,5.12,<==
136.95374186,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.71,% Core_Clocks,,,0.00,5.13,
136.95374186,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.45,% Core_Clocks,,,0.00,5.4,
136.95374186,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
136.95374186,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.33,% Clocks,,,0.00,5.39,
136.95374186,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C6,Backend_Bound,41.99,% Slots,,,0.00,5.13,<==
136.95374186,S1-C6,Backend_Bound.Memory_Bound,21.86,% Slots,,,0.00,5.13,
136.95374186,S1-C6,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.13,
136.95374186,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,30.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
136.95374186,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.05,% Clocks,,,0.00,5.4,
136.95374186,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C7,Frontend_Bound,23.91,% Slots,,,0.00,5.4,
136.95374186,S1-C7,Backend_Bound,19.33,% Slots,,,0.00,5.4,
136.95374186,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.4,<==
136.95374186,S1-C7,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.13,
136.95374186,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
136.95374186,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
136.95374186,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
136.95374186,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
136.95374186,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
136.95374186,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
138.440806037,S0-C0,Backend_Bound,49.85,% Slots,,,0.00,5.12,
138.440806037,S0-C0,Backend_Bound.Memory_Bound,17.98,% Slots,,,0.00,5.12,
138.440806037,S0-C0,Backend_Bound.Core_Bound,31.88,% Slots,,,0.00,5.12,
138.440806037,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
138.440806037,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.13,% Clocks,,,0.00,5.11,<==
138.440806037,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C1,Backend_Bound,49.79,% Slots,,,0.00,5.13,
138.440806037,S0-C1,Backend_Bound.Memory_Bound,34.74,% Slots,,,0.00,5.13,
138.440806037,S0-C1,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.13,
138.440806037,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
138.440806037,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C2,Backend_Bound,61.80,% Slots,,,0.00,5.12,
138.440806037,S0-C2,Backend_Bound.Memory_Bound,35.19,% Slots,,,0.00,5.12,
138.440806037,S0-C2,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.12,
138.440806037,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
138.440806037,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
138.440806037,S0-C3,Frontend_Bound,21.00,% Slots,,,0.00,5.12,
138.440806037,S0-C3,Backend_Bound,29.71,% Slots,,,0.00,5.12,<==
138.440806037,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.12,
138.440806037,S0-C3,Backend_Bound.Memory_Bound,15.68,% Slots,,,0.00,5.12,
138.440806037,S0-C3,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.12,
138.440806037,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.00,% Core_Clocks,,,0.00,5.38,
138.440806037,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.24,% Core_Clocks,,,0.00,5.12,
138.440806037,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
138.440806037,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
138.440806037,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C4,Frontend_Bound,27.12,% Slots,,,0.00,5.12,
138.440806037,S0-C4,Bad_Speculation,10.02,% Slots,,,0.00,5.12,
138.440806037,S0-C4,Backend_Bound,34.08,% Slots,,,0.00,5.12,
138.440806037,S0-C4,Retiring,36.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
138.440806037,S0-C4,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.12,
138.440806037,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.12,
138.440806037,S0-C4,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.12,
138.440806037,S0-C4,Backend_Bound.Memory_Bound,31.89,% Slots,,,0.00,5.12,
138.440806037,S0-C4,Retiring.Microcode_Sequencer,2.40,% Slots,,idq.ms_uops,0.00,5.12,<==
138.440806037,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
138.440806037,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.14,% Clocks,,idq.ms_switches,0.00,5.12,
138.440806037,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
138.440806037,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
138.440806037,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C5,Frontend_Bound,21.98,% Slots,,,0.00,5.12,
138.440806037,S0-C5,Bad_Speculation,10.78,% Slots,,,0.00,5.12,
138.440806037,S0-C5,Backend_Bound,40.97,% Slots,,,0.00,5.12,
138.440806037,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.12,
138.440806037,S0-C5,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.12,
138.440806037,S0-C5,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.12,
138.440806037,S0-C5,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.12,
138.440806037,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.38,% Core_Clocks,,,0.00,5.38,
138.440806037,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.91,% Core_Clocks,,,0.00,5.12,
138.440806037,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
138.440806037,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
138.440806037,S0-C6,Frontend_Bound,23.56,% Slots,,,0.00,5.12,
138.440806037,S0-C6,Backend_Bound,29.85,% Slots,,,0.00,5.12,<==
138.440806037,S0-C6,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.12,
138.440806037,S0-C6,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.12,
138.440806037,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
138.440806037,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
138.440806037,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C7,Backend_Bound,31.92,% Slots,,,0.00,5.12,
138.440806037,S0-C7,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.12,
138.440806037,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.73,% Clocks,,,0.00,5.11,<==
138.440806037,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C0,Backend_Bound,41.22,% Slots,,,0.00,5.12,
138.440806037,S1-C0,Backend_Bound.Memory_Bound,24.05,% Slots,,,0.00,5.12,
138.440806037,S1-C0,Backend_Bound.Core_Bound,17.18,% Slots,,,0.00,5.12,
138.440806037,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
138.440806037,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
138.440806037,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.86,% Clocks,,,0.00,5.11,
138.440806037,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C1,Frontend_Bound,21.42,% Slots,,,0.00,5.13,
138.440806037,S1-C1,Backend_Bound,34.87,% Slots,,,0.00,5.13,
138.440806037,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.13,
138.440806037,S1-C1,Backend_Bound.Memory_Bound,36.64,% Slots,,,0.00,5.13,
138.440806037,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.74,% Core_Clocks,,,0.00,5.12,
138.440806037,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
138.440806037,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
138.440806037,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
138.440806037,S1-C2,Frontend_Bound,21.69,% Slots,,,0.00,5.12,
138.440806037,S1-C2,Backend_Bound,20.95,% Slots,,,0.00,5.12,
138.440806037,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.12,<==
138.440806037,S1-C2,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.12,
138.440806037,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.27,% Core_Clocks,,,0.00,5.38,
138.440806037,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.49,% Core_Clocks,,,0.00,5.11,
138.440806037,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.65,% Clocks,,,0.00,5.11,
138.440806037,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C3,Frontend_Bound,28.33,% Slots,,,0.00,5.12,
138.440806037,S1-C3,Bad_Speculation,12.65,% Slots,,,0.00,5.12,
138.440806037,S1-C3,Backend_Bound,26.86,% Slots,,,0.00,5.12,
138.440806037,S1-C3,Retiring,33.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
138.440806037,S1-C3,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.12,
138.440806037,S1-C3,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.12,
138.440806037,S1-C3,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.12,
138.440806037,S1-C3,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.12,
138.440806037,S1-C3,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.12,<==
138.440806037,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.38,
138.440806037,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
138.440806037,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.38,
138.440806037,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
138.440806037,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
138.440806037,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C4,Backend_Bound,40.98,% Slots,,,0.00,5.12,
138.440806037,S1-C4,Backend_Bound.Memory_Bound,28.08,% Slots,,,0.00,5.12,
138.440806037,S1-C4,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.12,
138.440806037,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,31.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
138.440806037,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C5,Backend_Bound,38.63,% Slots,,,0.00,5.13,<==
138.440806037,S1-C5,Retiring,32.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
138.440806037,S1-C5,Backend_Bound.Memory_Bound,20.40,% Slots,,,0.00,5.13,
138.440806037,S1-C5,Backend_Bound.Core_Bound,18.23,% Slots,,,0.00,5.13,
138.440806037,S1-C5,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.12,
138.440806037,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.37,
138.440806037,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
138.440806037,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
138.440806037,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.64,% Clocks,,,0.00,5.1,
138.440806037,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
138.440806037,S1-C6,Backend_Bound,71.93,% Slots,,,0.00,5.12,
138.440806037,S1-C6,Backend_Bound.Memory_Bound,59.26,% Slots,,,0.00,5.12,<==
138.440806037,S1-C6,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.12,
138.440806037,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,38.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
138.440806037,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
138.440806037,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C7,Backend_Bound,39.68,% Slots,,,0.00,5.12,
138.440806037,S1-C7,Backend_Bound.Memory_Bound,26.35,% Slots,,,0.00,5.12,
138.440806037,S1-C7,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.12,
138.440806037,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
138.440806037,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.51,% Clocks,,,0.00,5.1,
138.440806037,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
138.440806037,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
138.440806037,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
138.440806037,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
138.440806037,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
138.440806037,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
138.440806037,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
139.973602615,S0-C0,Frontend_Bound,21.16,% Slots,,,0.00,5.2,
139.973602615,S0-C0,Bad_Speculation,13.90,% Slots,,,0.00,5.2,
139.973602615,S0-C0,Backend_Bound,27.41,% Slots,,,0.00,5.2,
139.973602615,S0-C0,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.2,
139.973602615,S0-C0,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.2,
139.973602615,S0-C0,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.2,
139.973602615,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
139.973602615,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
139.973602615,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C1,Backend_Bound,22.42,% Slots,,,0.00,5.2,
139.973602615,S0-C1,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.2,
139.973602615,S0-C1-T0,Backend_Bound.Core_Bound.Divider,32.29,% Clocks,,arith.fpu_div_active,0.00,5.21,
139.973602615,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.99,% Clocks,,,0.00,5.22,<==
139.973602615,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C2,Backend_Bound,28.41,% Slots,,,0.00,5.21,
139.973602615,S0-C2,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.21,
139.973602615,S0-C2,Backend_Bound.Core_Bound,17.75,% Slots,,,0.00,5.21,<==
139.973602615,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
139.973602615,S0-C2-T0,Backend_Bound.Core_Bound.Divider,27.85,% Clocks,,arith.fpu_div_active,0.00,5.21,
139.973602615,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.38,% Clocks,,,0.00,5.22,
139.973602615,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C3,Frontend_Bound,22.99,% Slots,,,0.00,5.2,
139.973602615,S0-C3,Bad_Speculation,12.28,% Slots,,,0.00,5.2,
139.973602615,S0-C3,Backend_Bound,36.87,% Slots,,,0.00,5.2,
139.973602615,S0-C3,Retiring,34.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
139.973602615,S0-C3,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.2,
139.973602615,S0-C3,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.2,
139.973602615,S0-C3,Backend_Bound.Memory_Bound,74.06,% Slots,,,0.00,5.2,
139.973602615,S0-C3,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.2,
139.973602615,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
139.973602615,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.22,
139.973602615,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
139.973602615,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C4,Backend_Bound,60.46,% Slots,,,0.00,5.21,
139.973602615,S0-C4,Backend_Bound.Memory_Bound,43.98,% Slots,,,0.00,5.2,<==
139.973602615,S0-C4,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.2,
139.973602615,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.20,% Clocks,,,0.00,5.23,
139.973602615,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C5,Frontend_Bound,20.47,% Slots,,,0.00,5.2,
139.973602615,S0-C5,Backend_Bound,42.77,% Slots,,,0.00,5.2,
139.973602615,S0-C5,Retiring,40.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
139.973602615,S0-C5,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.2,
139.973602615,S0-C5,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.2,
139.973602615,S0-C5,Backend_Bound.Core_Bound,26.76,% Slots,,,0.00,5.2,
139.973602615,S0-C5,Retiring.Microcode_Sequencer,1.43,% Slots,,idq.ms_uops,0.00,5.2,
139.973602615,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
139.973602615,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,0.00,5.21,
139.973602615,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
139.973602615,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
139.973602615,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.48,% Clocks,,,0.00,5.22,<==
139.973602615,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C6,Backend_Bound,22.16,% Slots,,,0.00,5.21,<==
139.973602615,S0-C6,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.2,
139.973602615,S0-C6,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.2,
139.973602615,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
139.973602615,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.76,% Clocks,,,0.00,5.22,
139.973602615,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C7,Backend_Bound,42.93,% Slots,,,0.00,5.21,<==
139.973602615,S0-C7,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.2,
139.973602615,S0-C7,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.2,
139.973602615,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,28.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
139.973602615,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,0.00,5.22,
139.973602615,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C0,Frontend_Bound,32.98,% Slots,,,0.00,5.21,
139.973602615,S1-C0,Bad_Speculation,12.74,% Slots,,,0.00,5.21,
139.973602615,S1-C0,Backend_Bound,11.16,% Slots,,,0.00,5.21,
139.973602615,S1-C0,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.21,<==
139.973602615,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.21,
139.973602615,S1-C0,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.21,
139.973602615,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.21,
139.973602615,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
139.973602615,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.45,% Core_Clocks,,,0.00,5.21,
139.973602615,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.01,% Core_Clocks,,,0.00,5.48,
139.973602615,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C1,Backend_Bound,28.77,% Slots,,,0.00,5.21,<==
139.973602615,S1-C1,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.21,
139.973602615,S1-C1,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.21,
139.973602615,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C2,Backend_Bound,21.28,% Slots,,,0.00,5.2,
139.973602615,S1-C2,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.2,
139.973602615,S1-C2-T0,Backend_Bound.Core_Bound.Divider,28.56,% Clocks,,arith.fpu_div_active,0.00,5.21,
139.973602615,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.30,% Clocks,,,0.00,5.22,<==
139.973602615,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C3,Backend_Bound,37.85,% Slots,,,0.00,5.2,
139.973602615,S1-C3,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.2,
139.973602615,S1-C3,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.2,
139.973602615,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
139.973602615,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.88,% Clocks,,,0.00,5.22,
139.973602615,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C4,Frontend_Bound,23.37,% Slots,,,0.00,5.21,<==
139.973602615,S1-C4,Bad_Speculation,19.14,% Slots,,,0.00,5.21,
139.973602615,S1-C4,Backend_Bound,22.23,% Slots,,,0.00,5.21,
139.973602615,S1-C4,Bad_Speculation.Branch_Mispredicts,18.92,% Slots,,br_misp_retired.all_branches,0.00,5.21,
139.973602615,S1-C4,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.21,
139.973602615,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.14,% Clocks,,,0.00,5.22,
139.973602615,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C5,Frontend_Bound,28.15,% Slots,,,0.00,5.2,
139.973602615,S1-C5,Bad_Speculation,12.07,% Slots,,,0.00,5.2,
139.973602615,S1-C5,Backend_Bound,21.43,% Slots,,,0.00,5.2,
139.973602615,S1-C5,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.2,<==
139.973602615,S1-C5,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.2,
139.973602615,S1-C5,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.2,
139.973602615,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.22,
139.973602615,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
139.973602615,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
139.973602615,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C6,Frontend_Bound,26.53,% Slots,,,0.00,5.2,<==
139.973602615,S1-C6,Bad_Speculation,15.70,% Slots,,,0.00,5.2,
139.973602615,S1-C6,Backend_Bound,23.74,% Slots,,,0.00,5.2,
139.973602615,S1-C6,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.2,
139.973602615,S1-C6,Backend_Bound.Core_Bound,17.42,% Slots,,,0.00,5.2,
139.973602615,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.33,% Clocks,,,0.00,5.22,
139.973602615,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C7,Frontend_Bound,22.54,% Slots,,,0.00,5.2,
139.973602615,S1-C7,Bad_Speculation,14.30,% Slots,,,0.00,5.2,
139.973602615,S1-C7,Backend_Bound,37.63,% Slots,,,0.00,5.2,<==
139.973602615,S1-C7,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.2,
139.973602615,S1-C7,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.2,
139.973602615,S1-C7,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.2,
139.973602615,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.64,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,
139.973602615,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.49,% Clocks,,,0.00,5.23,
139.973602615,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
139.973602615,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
139.973602615,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
139.973602615,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
139.973602615,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
139.973602615,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
139.973602615,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
141.536593665,S0-C0,Backend_Bound,46.99,% Slots,,,0.00,5.12,
141.536593665,S0-C0,Backend_Bound.Memory_Bound,75.19,% Slots,,,0.00,5.12,<==
141.536593665,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C1,Backend_Bound,41.28,% Slots,,,0.00,5.12,
141.536593665,S0-C1,Backend_Bound.Memory_Bound,12.80,% Slots,,,0.00,5.12,
141.536593665,S0-C1,Backend_Bound.Core_Bound,28.48,% Slots,,,0.00,5.12,<==
141.536593665,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
141.536593665,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
141.536593665,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C2,Backend_Bound,20.79,% Slots,,,0.00,5.12,
141.536593665,S0-C2,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.12,
141.536593665,S0-C2-T0,Backend_Bound.Core_Bound.Divider,35.74,% Clocks,,arith.fpu_div_active,0.00,5.12,<==
141.536593665,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.45,% Clocks,,,0.00,5.12,
141.536593665,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C3,Backend_Bound,41.99,% Slots,,,0.00,5.12,
141.536593665,S0-C3,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.12,
141.536593665,S0-C3,Backend_Bound.Core_Bound,27.05,% Slots,,,0.00,5.12,<==
141.536593665,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
141.536593665,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C4,Backend_Bound,36.94,% Slots,,,0.00,5.12,
141.536593665,S0-C4,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.12,
141.536593665,S0-C4,Backend_Bound.Core_Bound,25.04,% Slots,,,0.00,5.12,
141.536593665,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.96,% Clocks,,,0.00,5.12,<==
141.536593665,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.12,
141.536593665,S0-C5,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.12,
141.536593665,S0-C5,Backend_Bound.Core_Bound,25.27,% Slots,,,0.00,5.12,<==
141.536593665,S0-C5,Bad_Speculation,13.56,% Slots,,,0.00,5.12,
141.536593665,S0-C5,Backend_Bound,34.73,% Slots,,,0.00,5.12,
141.536593665,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.53,% Core_Clocks,,,0.00,5.12,
141.536593665,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C6,Bad_Speculation,12.81,% Slots,,,0.00,5.12,
141.536593665,S0-C6,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.12,
141.536593665,S0-C6,Backend_Bound,30.96,% Slots,,,0.00,5.12,
141.536593665,S0-C6,Backend_Bound.Memory_Bound,35.85,% Slots,,,0.00,5.12,<==
141.536593665,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C7,Backend_Bound,45.40,% Slots,,,0.00,5.13,
141.536593665,S0-C7,Backend_Bound.Memory_Bound,28.42,% Slots,,,0.00,5.13,<==
141.536593665,S0-C7,Backend_Bound.Core_Bound,16.98,% Slots,,,0.00,5.13,
141.536593665,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S1-C0,Frontend_Bound,30.34,% Slots,,,0.00,5.12,
141.536593665,S1-C0,Backend_Bound,19.18,% Slots,,,0.00,5.12,
141.536593665,S1-C0,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.12,<==
141.536593665,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.63,% Slots,,,0.00,5.12,
141.536593665,S1-C0,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.12,
141.536593665,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.38,
141.536593665,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
141.536593665,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.43,% Core_Clocks,,,0.00,5.12,
141.536593665,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S1-C1,Backend_Bound,32.16,% Slots,,,0.00,5.12,<==
141.536593665,S1-C1,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.12,
141.536593665,S1-C1,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.12,
141.536593665,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
141.536593665,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.03,% Clocks,,arith.fpu_div_active,0.00,5.12,
141.536593665,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.18,% Clocks,,,0.00,5.12,
141.536593665,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C2,Backend_Bound,33.81,% Slots,,,0.00,5.12,<==
141.536593665,S1-C2,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.12,
141.536593665,S1-C2,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.12,
141.536593665,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
141.536593665,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S1-C3,Backend_Bound,39.54,% Slots,,,0.00,5.12,
141.536593665,S1-C3,Backend_Bound.Memory_Bound,34.59,% Slots,,,0.00,5.12,
141.536593665,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
141.536593665,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C4,Frontend_Bound,20.00,% Slots,,,0.00,5.12,
141.536593665,S1-C4,Backend_Bound,27.22,% Slots,,,0.00,5.12,
141.536593665,S1-C4,Retiring,49.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
141.536593665,S1-C4,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.12,
141.536593665,S1-C4,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.38,<==
141.536593665,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.83,% Clocks,,idq.ms_switches,0.00,5.38,
141.536593665,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.13,
141.536593665,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C5,Backend_Bound,37.74,% Slots,,,0.00,5.12,
141.536593665,S1-C5,Retiring,49.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
141.536593665,S1-C5,Backend_Bound.Memory_Bound,27.21,% Slots,,,0.00,5.12,
141.536593665,S1-C5,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.12,
141.536593665,S1-C5,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.38,<==
141.536593665,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.72,% Clocks,,idq.ms_switches,0.00,5.37,
141.536593665,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
141.536593665,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C6,Backend_Bound,24.45,% Slots,,,0.00,5.12,
141.536593665,S1-C6,Retiring,59.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
141.536593665,S1-C6,Backend_Bound.Core_Bound,19.54,% Slots,,,0.00,5.12,
141.536593665,S1-C6,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.37,<==
141.536593665,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.14,% Clocks,,idq.ms_switches,0.00,5.38,
141.536593665,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.31,% Clocks,,,0.00,5.13,
141.536593665,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C7,Backend_Bound,25.49,% Slots,,,0.00,5.38,
141.536593665,S1-C7,Backend_Bound.Memory_Bound,19.31,% Slots,,,0.00,5.12,<==
141.536593665,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
141.536593665,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
141.536593665,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
143.105560644,S0-C0,Backend_Bound,50.00,% Slots,,,0.00,5.36,<==
143.105560644,S0-C0,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.1,
143.105560644,S0-C0,Backend_Bound.Core_Bound,25.63,% Slots,,,0.00,5.1,
143.105560644,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
143.105560644,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C1,Backend_Bound,30.78,% Slots,,,0.00,5.36,
143.105560644,S0-C1,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.1,
143.105560644,S0-C1,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.1,
143.105560644,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
143.105560644,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.93,% Clocks,,,0.00,5.35,<==
143.105560644,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C2,Backend_Bound,45.11,% Slots,,,0.00,5.37,
143.105560644,S0-C2,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.1,
143.105560644,S0-C2,Backend_Bound.Core_Bound,30.88,% Slots,,,0.00,5.1,
143.105560644,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
143.105560644,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.07,% Clocks,,,0.00,5.35,<==
143.105560644,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C3,Backend_Bound,37.84,% Slots,,,0.00,5.36,
143.105560644,S0-C3,Retiring,24.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
143.105560644,S0-C3,Backend_Bound.Core_Bound,30.67,% Slots,,,0.00,5.1,
143.105560644,S0-C3,Retiring.Microcode_Sequencer,8.39,% Slots,,idq.ms_uops,0.00,5.1,
143.105560644,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.12,% Clocks,,idq.ms_switches,0.00,5.19,
143.105560644,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.08,% Clocks,,,0.00,5.35,<==
143.105560644,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C4,Backend_Bound,43.94,% Slots,,,0.00,5.36,
143.105560644,S0-C4,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.1,
143.105560644,S0-C4,Backend_Bound.Core_Bound,26.07,% Slots,,,0.00,5.1,
143.105560644,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,24.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
143.105560644,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.36,% Clocks,,,0.00,5.35,<==
143.105560644,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
143.105560644,S0-C5,Backend_Bound,50.23,% Slots,,,0.00,5.36,
143.105560644,S0-C5,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.1,
143.105560644,S0-C5,Backend_Bound.Core_Bound,34.51,% Slots,,,0.00,5.1,
143.105560644,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
143.105560644,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
143.105560644,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.88,% Clocks,,,0.00,5.36,<==
143.105560644,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C6,Backend_Bound,54.49,% Slots,,,0.00,5.36,
143.105560644,S0-C6,Backend_Bound.Memory_Bound,20.62,% Slots,,,0.00,5.1,
143.105560644,S0-C6,Backend_Bound.Core_Bound,33.87,% Slots,,,0.00,5.1,<==
143.105560644,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
143.105560644,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
143.105560644,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
143.105560644,S0-C7,Backend_Bound,16.63,% Slots,,,0.00,5.36,
143.105560644,S0-C7,Retiring,56.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
143.105560644,S0-C7,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.1,
143.105560644,S0-C7,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.1,<==
143.105560644,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.73,% Clocks,,idq.ms_switches,0.00,5.1,
143.105560644,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.45,% Clocks,,,0.00,5.35,
143.105560644,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C0,Backend_Bound,47.38,% Slots,,,0.00,5.36,
143.105560644,S1-C0,Backend_Bound.Memory_Bound,29.46,% Slots,,,0.00,5.1,
143.105560644,S1-C0,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.1,
143.105560644,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
143.105560644,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.18,% Clocks,,,0.00,5.35,
143.105560644,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C1,Backend_Bound,32.02,% Slots,,,0.00,5.36,<==
143.105560644,S1-C1,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.1,
143.105560644,S1-C1,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.1,
143.105560644,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.32,% Clocks,,,0.00,5.35,
143.105560644,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
143.105560644,S1-C2,Backend_Bound,34.12,% Slots,,,0.00,5.36,<==
143.105560644,S1-C2,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.1,
143.105560644,S1-C2,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.1,
143.105560644,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,24.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
143.105560644,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.11,% Clocks,,,0.00,5.35,
143.105560644,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C3,Frontend_Bound,26.05,% Slots,,,0.00,5.36,<==
143.105560644,S1-C3,Backend_Bound,24.94,% Slots,,,0.00,5.36,
143.105560644,S1-C3,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.35,
143.105560644,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.36,
143.105560644,S1-C3,Backend_Bound.Memory_Bound,12.57,% Slots,,,0.00,5.1,
143.105560644,S1-C3,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.1,
143.105560644,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.1,
143.105560644,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
143.105560644,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.80,% Core_Clocks,,,0.00,5.36,
143.105560644,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
143.105560644,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.32,% Clocks,,,0.00,5.35,
143.105560644,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C4,Bad_Speculation,10.97,% Slots,,,0.00,5.36,
143.105560644,S1-C4,Bad_Speculation.Branch_Mispredicts,5.04,% Slots,,br_misp_retired.all_branches,0.00,5.1,
143.105560644,S1-C4,Bad_Speculation.Machine_Clears,5.93,% Slots,,machine_clears.count,0.00,5.1,
143.105560644,S1-C4,Backend_Bound,35.97,% Slots,,,0.00,5.36,
143.105560644,S1-C4,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.1,
143.105560644,S1-C4,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.1,
143.105560644,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
143.105560644,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
143.105560644,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.61,% Clocks,,,0.00,5.35,<==
143.105560644,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C5,Backend_Bound,66.76,% Slots,,,0.00,5.36,
143.105560644,S1-C5,Backend_Bound.Memory_Bound,43.86,% Slots,,,0.00,5.1,
143.105560644,S1-C5,Backend_Bound.Core_Bound,22.90,% Slots,,,0.00,5.1,
143.105560644,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,34.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
143.105560644,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
143.105560644,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C6,Backend_Bound,30.53,% Slots,,,0.00,5.36,<==
143.105560644,S1-C6,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.1,
143.105560644,S1-C6,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.1,
143.105560644,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,28.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
143.105560644,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.44,% Clocks,,,0.00,5.35,
143.105560644,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C7,Backend_Bound,43.33,% Slots,,,0.00,5.37,<==
143.105560644,S1-C7,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.1,
143.105560644,S1-C7,Backend_Bound.Core_Bound,20.86,% Slots,,,0.00,5.1,
143.105560644,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
143.105560644,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
143.105560644,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
143.105560644,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
143.105560644,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
143.105560644,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
143.105560644,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
143.105560644,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C0,Backend_Bound,28.42,% Slots,,,0.00,5.09,<==
144.516757939,S0-C0,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.09,
144.516757939,S0-C0,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.09,
144.516757939,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
144.516757939,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.64,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.38,% Clocks,,,0.00,5.1,
144.516757939,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C1,Backend_Bound,45.79,% Slots,,,0.00,5.09,
144.516757939,S0-C1,Retiring,40.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
144.516757939,S0-C1,Backend_Bound.Memory_Bound,44.75,% Slots,,,0.00,5.09,<==
144.516757939,S0-C1,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.11,
144.516757939,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.26,
144.516757939,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C2,Frontend_Bound,25.22,% Slots,,,0.00,5.09,
144.516757939,S0-C2,Backend_Bound,38.60,% Slots,,,0.00,5.09,
144.516757939,S0-C2,Retiring,6.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
144.516757939,S0-C2,Frontend_Bound.Frontend_Latency,31.17,% Slots,,rs_events.empty_end,0.00,5.1,
144.516757939,S0-C2,Backend_Bound.Memory_Bound,43.98,% Slots,,,0.00,5.09,
144.516757939,S0-C2,Retiring.Microcode_Sequencer,3.86,% Slots,,idq.ms_uops,0.00,5.11,
144.516757939,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.27,
144.516757939,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
144.516757939,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.27,
144.516757939,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
144.516757939,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C3,Backend_Bound,36.43,% Slots,,,0.00,5.09,<==
144.516757939,S0-C3,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.09,
144.516757939,S0-C3,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.09,
144.516757939,S0-C3-T0,Backend_Bound.Core_Bound.Divider,26.90,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.06,% Clocks,,,0.00,5.1,
144.516757939,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C4,Backend_Bound,70.47,% Slots,,,0.00,5.1,
144.516757939,S0-C4,Backend_Bound.Memory_Bound,39.46,% Slots,,,0.00,5.1,
144.516757939,S0-C4,Backend_Bound.Core_Bound,31.01,% Slots,,,0.00,5.1,
144.516757939,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,49.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
144.516757939,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C5,Frontend_Bound,20.57,% Slots,,,0.00,5.09,
144.516757939,S0-C5,Backend_Bound,53.48,% Slots,,,0.00,5.09,
144.516757939,S0-C5,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.09,
144.516757939,S0-C5,Backend_Bound.Memory_Bound,64.45,% Slots,,,0.00,5.09,
144.516757939,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.26,
144.516757939,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.03,% Clocks,,itlb_misses.walk_completed,0.00,5.1,
144.516757939,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
144.516757939,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
144.516757939,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C6,Backend_Bound,24.94,% Slots,,,0.00,5.09,
144.516757939,S0-C6,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.09,<==
144.516757939,S0-C6-T0,Backend_Bound.Core_Bound.Divider,32.65,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.09,% Clocks,,,0.00,5.1,
144.516757939,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C7,Frontend_Bound,35.69,% Slots,,,0.00,5.09,
144.516757939,S0-C7,Backend_Bound,14.34,% Slots,,,0.00,5.09,
144.516757939,S0-C7,Frontend_Bound.Frontend_Latency,25.74,% Slots,,rs_events.empty_end,0.00,5.1,<==
144.516757939,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.09,
144.516757939,S0-C7,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.09,
144.516757939,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.38,
144.516757939,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
144.516757939,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.56,% Core_Clocks,,,0.00,5.38,
144.516757939,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.94,% Core_Clocks,,,0.00,5.1,
144.516757939,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C0,Frontend_Bound,43.56,% Slots,,,0.00,5.1,
144.516757939,S1-C0,Frontend_Bound.Frontend_Latency,28.23,% Slots,,rs_events.empty_end,0.00,5.1,<==
144.516757939,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.1,
144.516757939,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.38,
144.516757939,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
144.516757939,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.60,% Core_Clocks,,,0.00,5.38,
144.516757939,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C1,Backend_Bound,20.67,% Slots,,,0.00,5.1,
144.516757939,S1-C1,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.1,
144.516757939,S1-C1-T0,Backend_Bound.Core_Bound.Divider,27.19,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.77,% Clocks,,,0.00,5.1,<==
144.516757939,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C2,Frontend_Bound,27.33,% Slots,,,0.00,5.1,
144.516757939,S1-C2,Bad_Speculation,14.65,% Slots,,,0.00,5.1,
144.516757939,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.1,
144.516757939,S1-C2,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
144.516757939,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.35,% Core_Clocks,,,0.00,5.1,<==
144.516757939,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C3,Backend_Bound,22.96,% Slots,,,0.00,5.09,
144.516757939,S1-C3,Backend_Bound.Core_Bound,14.23,% Slots,,,0.00,5.09,<==
144.516757939,S1-C3-T0,Backend_Bound.Core_Bound.Divider,32.54,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.1,
144.516757939,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C4,Frontend_Bound,21.57,% Slots,,,0.00,5.09,
144.516757939,S1-C4,Backend_Bound,18.97,% Slots,,,0.00,5.09,
144.516757939,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.09,
144.516757939,S1-C4,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.09,
144.516757939,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.18,% Core_Clocks,,,0.00,5.38,
144.516757939,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.07,% Core_Clocks,,,0.00,5.1,<==
144.516757939,S1-C4-T0,Backend_Bound.Core_Bound.Divider,24.91,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.28,% Clocks,,,0.00,5.1,
144.516757939,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C5,Backend_Bound,59.73,% Slots,,,0.00,5.1,
144.516757939,S1-C5,Backend_Bound.Memory_Bound,49.21,% Slots,,,0.00,5.1,<==
144.516757939,S1-C5,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.1,
144.516757939,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,26.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
144.516757939,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
144.516757939,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
144.516757939,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.23,% Clocks,,,0.00,5.1,
144.516757939,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
144.516757939,S1-C6,Backend_Bound,27.24,% Slots,,,0.00,5.09,
144.516757939,S1-C6,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.09,
144.516757939,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.32,% Clocks,,,0.00,5.1,<==
144.516757939,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C7,Backend_Bound,20.62,% Slots,,,0.00,5.1,
144.516757939,S1-C7,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.1,<==
144.516757939,S1-C7-T0,Backend_Bound.Core_Bound.Divider,28.60,% Clocks,,arith.fpu_div_active,0.00,5.38,
144.516757939,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.16,% Clocks,,,0.00,5.1,
144.516757939,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
144.516757939,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
144.516757939,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
144.516757939,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
145.964717578,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.25,
145.964717578,S0-C0,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.25,
145.964717578,S0-C0,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.25,
145.964717578,S0-C0,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.25,<==
145.964717578,S0-C0,Bad_Speculation,11.05,% Slots,,,0.00,5.25,
145.964717578,S0-C0,Backend_Bound,29.91,% Slots,,,0.00,5.25,
145.964717578,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.05,% Core_Clocks,,,0.00,5.26,
145.964717578,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.57,% Core_Clocks,,,0.00,5.26,
145.964717578,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C1,Frontend_Bound,20.74,% Slots,,,0.00,5.25,
145.964717578,S0-C1,Backend_Bound,27.41,% Slots,,,0.00,5.25,
145.964717578,S0-C1,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.25,<==
145.964717578,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C2,Bad_Speculation,13.78,% Slots,,,0.00,5.25,
145.964717578,S0-C2,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.25,
145.964717578,S0-C2,Backend_Bound,36.74,% Slots,,,0.00,5.25,<==
145.964717578,S0-C2,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.25,
145.964717578,S0-C2,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.25,
145.964717578,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
145.964717578,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
145.964717578,S0-C3,Frontend_Bound,30.11,% Slots,,,0.00,5.25,
145.964717578,S0-C3,Bad_Speculation,16.05,% Slots,,,0.00,5.25,
145.964717578,S0-C3,Backend_Bound,21.67,% Slots,,,0.00,5.25,
145.964717578,S0-C3,Retiring,29.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
145.964717578,S0-C3,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,0.00,5.25,
145.964717578,S0-C3,Frontend_Bound.Frontend_Bandwidth,45.05,% Slots,,,0.00,5.25,<==
145.964717578,S0-C3,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,5.25,
145.964717578,S0-C3,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.25,
145.964717578,S0-C3,Retiring.Microcode_Sequencer,3.34,% Slots,,idq.ms_uops,0.00,5.25,
145.964717578,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
145.964717578,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.79,% Clocks,,idq.ms_switches,0.00,5.25,
145.964717578,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.23,% Core_Clocks,,,0.00,5.26,
145.964717578,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.26,
145.964717578,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C4,Frontend_Bound,22.01,% Slots,,,0.00,5.25,
145.964717578,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.17,% Slots,,,0.00,5.25,
145.964717578,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.75,% Core_Clocks,,,0.00,5.27,<==
145.964717578,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.74,% Core_Clocks,,,0.00,5.25,
145.964717578,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
145.964717578,S0-C5,Bad_Speculation,16.88,% Slots,,,0.00,5.24,
145.964717578,S0-C5,Bad_Speculation.Branch_Mispredicts,16.57,% Slots,,br_misp_retired.all_branches,0.00,5.24,
145.964717578,S0-C5,Backend_Bound,33.04,% Slots,,,0.00,5.24,
145.964717578,S0-C5,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.24,
145.964717578,S0-C5,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.24,<==
145.964717578,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
145.964717578,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
145.964717578,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C6,Backend_Bound,24.07,% Slots,,,0.00,5.25,
145.964717578,S0-C6,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.25,
145.964717578,S0-C6-T0,Backend_Bound.Core_Bound.Divider,25.65,% Clocks,,arith.fpu_div_active,0.00,5.25,
145.964717578,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.24,% Clocks,,,0.00,5.25,<==
145.964717578,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C7,Frontend_Bound,20.86,% Slots,,,0.00,5.25,
145.964717578,S0-C7,Bad_Speculation,22.32,% Slots,,,0.00,5.25,
145.964717578,S0-C7,Backend_Bound,17.40,% Slots,,,0.00,5.25,
145.964717578,S0-C7,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
145.964717578,S0-C7,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.25,
145.964717578,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.25,
145.964717578,S0-C7,Bad_Speculation.Branch_Mispredicts,22.09,% Slots,,br_misp_retired.all_branches,0.00,5.25,
145.964717578,S0-C7,Backend_Bound.Memory_Bound,13.81,% Slots,,,0.00,5.25,
145.964717578,S0-C7,Retiring.Microcode_Sequencer,1.60,% Slots,,idq.ms_uops,0.00,5.25,<==
145.964717578,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
145.964717578,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.26,
145.964717578,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.38,% Core_Clocks,,,0.00,5.25,
145.964717578,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.49,% Core_Clocks,,,0.00,5.26,
145.964717578,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C0,Frontend_Bound,21.80,% Slots,,,0.00,5.25,
145.964717578,S1-C0,Backend_Bound,24.12,% Slots,,,0.00,5.25,<==
145.964717578,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.25,
145.964717578,S1-C0,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.25,
145.964717578,S1-C0,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.25,
145.964717578,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.17,% Core_Clocks,,,0.00,5.26,
145.964717578,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.25,% Core_Clocks,,,0.00,5.25,
145.964717578,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
145.964717578,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C1,Backend_Bound,31.71,% Slots,,,0.00,5.25,
145.964717578,S1-C1,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.25,
145.964717578,S1-C1,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.25,
145.964717578,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
145.964717578,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.37,% Clocks,,arith.fpu_div_active,0.00,5.26,
145.964717578,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.99,% Clocks,,,0.00,5.25,<==
145.964717578,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C2,Frontend_Bound,21.54,% Slots,,,0.00,5.25,
145.964717578,S1-C2,Backend_Bound,23.34,% Slots,,,0.00,5.25,
145.964717578,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.25,
145.964717578,S1-C2,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.25,
145.964717578,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.83,% Core_Clocks,,,0.00,5.26,
145.964717578,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.24,% Core_Clocks,,,0.00,5.25,
145.964717578,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.91,% Clocks,,,0.00,5.25,<==
145.964717578,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C3,Backend_Bound,43.20,% Slots,,,0.00,5.25,
145.964717578,S1-C3,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.25,
145.964717578,S1-C3,Backend_Bound.Core_Bound,27.48,% Slots,,,0.00,5.25,
145.964717578,S1-C3-T0,Backend_Bound.Core_Bound.Divider,27.85,% Clocks,,arith.fpu_div_active,0.00,5.26,<==
145.964717578,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
145.964717578,S1-C4,Backend_Bound,34.25,% Slots,,,0.00,5.25,
145.964717578,S1-C4,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.25,
145.964717578,S1-C4,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.25,
145.964717578,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
145.964717578,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.90,% Clocks,,,0.00,5.25,<==
145.964717578,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C5,Backend_Bound,42.07,% Slots,,,0.00,5.24,
145.964717578,S1-C5,Backend_Bound.Memory_Bound,41.86,% Slots,,,0.00,5.24,<==
145.964717578,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C6,Backend_Bound,25.93,% Slots,,,0.00,5.25,
145.964717578,S1-C6,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.25,
145.964717578,S1-C6-T0,Backend_Bound.Core_Bound.Divider,27.22,% Clocks,,arith.fpu_div_active,0.00,5.26,
145.964717578,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.46,% Clocks,,,0.00,5.25,<==
145.964717578,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C7,Backend_Bound,22.33,% Slots,,,0.00,5.25,
145.964717578,S1-C7,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.25,
145.964717578,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.09,% Clocks,,,0.00,5.25,<==
145.964717578,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
145.964717578,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
145.964717578,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
145.964717578,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
145.964717578,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
147.487690076,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.47,% Slots,,,0.00,5.25,
147.487690076,S0-C0,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.24,
147.487690076,S0-C0,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.24,
147.487690076,S0-C0,Backend_Bound,29.51,% Slots,,,0.00,5.25,<==
147.487690076,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.20,% Core_Clocks,,,0.00,5.36,
147.487690076,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.35,% Clocks,,,0.00,5.25,
147.487690076,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C1,Backend_Bound,47.46,% Slots,,,0.00,5.25,<==
147.487690076,S0-C1,Retiring,32.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
147.487690076,S0-C1,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.25,
147.487690076,S0-C1,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.25,
147.487690076,S0-C1,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.25,
147.487690076,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.19,% Clocks,,idq.ms_switches,0.00,5.24,
147.487690076,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.21,% Clocks,,,0.00,5.25,
147.487690076,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C2,Backend_Bound,58.01,% Slots,,,0.00,5.25,<==
147.487690076,S0-C2,Backend_Bound.Memory_Bound,27.45,% Slots,,,0.00,5.25,
147.487690076,S0-C2,Backend_Bound.Core_Bound,30.57,% Slots,,,0.00,5.25,
147.487690076,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.25,% Clocks,,,0.00,5.25,
147.487690076,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C3,Frontend_Bound,22.05,% Slots,,,0.00,5.25,
147.487690076,S0-C3,Backend_Bound,31.94,% Slots,,,0.00,5.25,
147.487690076,S0-C3,Retiring,50.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
147.487690076,S0-C3,Backend_Bound.Memory_Bound,21.37,% Slots,,,0.00,5.24,
147.487690076,S0-C3,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.24,
147.487690076,S0-C3,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.24,<==
147.487690076,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.24,
147.487690076,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.38,% Clocks,,,0.00,5.25,
147.487690076,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C4,Backend_Bound,65.73,% Slots,,,0.00,5.25,
147.487690076,S0-C4,Retiring,46.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
147.487690076,S0-C4,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.25,
147.487690076,S0-C4,Backend_Bound.Core_Bound,53.51,% Slots,,,0.00,5.25,
147.487690076,S0-C4,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.24,
147.487690076,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.24,
147.487690076,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.11,% Clocks,,,0.00,5.25,<==
147.487690076,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C5,Backend_Bound,33.88,% Slots,,,0.00,5.25,<==
147.487690076,S0-C5,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.24,
147.487690076,S0-C5,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.24,
147.487690076,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.90,% Clocks,,,0.00,5.25,
147.487690076,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C6,Backend_Bound,49.83,% Slots,,,0.00,5.25,
147.487690076,S0-C6,Retiring,44.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
147.487690076,S0-C6,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.24,
147.487690076,S0-C6,Backend_Bound.Core_Bound,35.92,% Slots,,,0.00,5.24,
147.487690076,S0-C6,Retiring.Microcode_Sequencer,7.56,% Slots,,idq.ms_uops,0.00,5.23,
147.487690076,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.25,
147.487690076,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
147.487690076,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.91,% Clocks,,,0.00,5.25,<==
147.487690076,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
147.487690076,S0-C7,Backend_Bound,23.60,% Slots,,,0.00,5.25,
147.487690076,S0-C7,Backend_Bound.Core_Bound,16.46,% Slots,,,0.00,5.24,
147.487690076,S0-C7-T0,Backend_Bound.Core_Bound.Divider,22.43,% Clocks,,arith.fpu_div_active,0.00,5.24,
147.487690076,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.38,% Clocks,,,0.00,5.24,<==
147.487690076,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C0,Frontend_Bound,23.95,% Slots,,,0.00,5.25,<==
147.487690076,S1-C0,Backend_Bound,22.02,% Slots,,,0.00,5.25,
147.487690076,S1-C0,Backend_Bound.Core_Bound,13.25,% Slots,,,0.00,5.24,
147.487690076,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.29,% Clocks,,,0.00,5.25,
147.487690076,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C1,Frontend_Bound,21.46,% Slots,,,0.00,5.25,
147.487690076,S1-C1,Backend_Bound,41.18,% Slots,,,0.00,5.25,<==
147.487690076,S1-C1,Retiring,30.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
147.487690076,S1-C1,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.25,
147.487690076,S1-C1,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.24,
147.487690076,S1-C1,Backend_Bound.Core_Bound,18.63,% Slots,,,0.00,5.24,
147.487690076,S1-C1,Retiring.Microcode_Sequencer,10.62,% Slots,,idq.ms_uops,0.00,5.25,
147.487690076,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.26,% Clocks,,idq.ms_switches,0.00,5.24,
147.487690076,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.38,% Clocks,,,0.00,5.25,
147.487690076,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C2,Backend_Bound,37.30,% Slots,,,0.00,5.25,
147.487690076,S1-C2,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.25,
147.487690076,S1-C2,Backend_Bound.Core_Bound,22.29,% Slots,,,0.00,5.25,
147.487690076,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
147.487690076,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.54,% Clocks,,,0.00,5.25,<==
147.487690076,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C3,Backend_Bound,31.71,% Slots,,,0.00,5.24,
147.487690076,S1-C3,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.24,
147.487690076,S1-C3,Backend_Bound.Core_Bound,19.41,% Slots,,,0.00,5.24,
147.487690076,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.50,% Clocks,,,0.00,5.25,<==
147.487690076,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C4,Backend_Bound,39.48,% Slots,,,0.00,5.25,
147.487690076,S1-C4,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.24,
147.487690076,S1-C4,Backend_Bound.Core_Bound,22.78,% Slots,,,0.00,5.24,
147.487690076,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.84,% Clocks,,,0.00,5.25,<==
147.487690076,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C5,Backend_Bound,40.23,% Slots,,,0.00,5.24,
147.487690076,S1-C5,Backend_Bound.Memory_Bound,38.45,% Slots,,,0.00,5.24,
147.487690076,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
147.487690076,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C6,Backend_Bound,49.70,% Slots,,,0.00,5.25,
147.487690076,S1-C6,Backend_Bound.Memory_Bound,20.29,% Slots,,,0.00,5.24,
147.487690076,S1-C6,Backend_Bound.Core_Bound,29.41,% Slots,,,0.00,5.24,
147.487690076,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,23.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
147.487690076,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.18,% Clocks,,,0.00,5.25,<==
147.487690076,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C7,Backend_Bound,26.51,% Slots,,,0.00,5.24,<==
147.487690076,S1-C7,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.24,
147.487690076,S1-C7,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.24,
147.487690076,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
147.487690076,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.16,% Clocks,,,0.00,5.25,
147.487690076,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
147.487690076,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
147.487690076,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
147.487690076,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
147.487690076,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
148.897538791,S0-C0,Backend_Bound,17.21,% Slots,,,0.00,5.12,<==
148.897538791,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C1,Backend_Bound,23.48,% Slots,,,0.00,5.12,
148.897538791,S0-C1,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.12,<==
148.897538791,S0-C1-T0,Backend_Bound.Core_Bound.Divider,31.96,% Clocks,,arith.fpu_div_active,0.00,5.12,
148.897538791,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.80,% Clocks,,,0.00,5.39,
148.897538791,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C2,Backend_Bound,71.07,% Slots,,,0.00,5.12,
148.897538791,S0-C2,Backend_Bound.Memory_Bound,70.24,% Slots,,,0.00,5.12,
148.897538791,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,46.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
148.897538791,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
148.897538791,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C3,Backend_Bound,68.49,% Slots,,,0.00,5.12,<==
148.897538791,S0-C3,Retiring,43.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.897538791,S0-C3,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.31,
148.897538791,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.78,% Clocks,,idq.ms_switches,0.00,5.39,
148.897538791,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C4,Frontend_Bound,20.08,% Slots,,,0.00,5.12,
148.897538791,S0-C4,Backend_Bound,56.49,% Slots,,,0.00,5.12,
148.897538791,S0-C4,Retiring,55.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
148.897538791,S0-C4,Frontend_Bound.Frontend_Latency,32.71,% Slots,,rs_events.empty_end,0.00,5.12,
148.897538791,S0-C4,Backend_Bound.Memory_Bound,34.96,% Slots,,,0.00,5.12,
148.897538791,S0-C4,Backend_Bound.Core_Bound,21.53,% Slots,,,0.00,5.12,
148.897538791,S0-C4,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.31,
148.897538791,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.4,
148.897538791,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
148.897538791,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.03,% Clocks,,idq.ms_switches,0.00,5.4,
148.897538791,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,<==
148.897538791,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.02,% Clocks,,,0.00,5.39,
148.897538791,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C5,Backend_Bound,48.59,% Slots,,,0.00,5.12,
148.897538791,S0-C5,Backend_Bound.Memory_Bound,37.35,% Slots,,,0.00,5.12,
148.897538791,S0-C5,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.12,
148.897538791,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
148.897538791,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,<==
148.897538791,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.46,% Slots,,,0.00,5.12,
148.897538791,S0-C6,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.12,
148.897538791,S0-C6,Backend_Bound.Core_Bound,93.91,% Slots,,,0.00,5.11,<==
148.897538791,S0-C6,Bad_Speculation,12.80,% Slots,,,0.00,5.12,
148.897538791,S0-C6,Backend_Bound,31.49,% Slots,,,0.00,5.12,
148.897538791,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.51,% Core_Clocks,,,0.00,5.12,
148.897538791,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C7,Backend_Bound,17.40,% Slots,,,0.00,5.12,
148.897538791,S0-C7,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.12,<==
148.897538791,S0-C7-T0,Backend_Bound.Core_Bound.Divider,32.50,% Clocks,,arith.fpu_div_active,0.00,5.12,
148.897538791,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.55,% Clocks,,,0.00,5.39,
148.897538791,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C0,Backend_Bound,16.25,% Slots,,,0.00,5.12,
148.897538791,S1-C0,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.12,<==
148.897538791,S1-C0-T0,Backend_Bound.Core_Bound.Divider,32.01,% Clocks,,arith.fpu_div_active,0.00,5.12,
148.897538791,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.90,% Clocks,,,0.00,5.39,
148.897538791,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S1-C1,Backend_Bound,66.51,% Slots,,,0.00,5.12,
148.897538791,S1-C1,Retiring,23.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
148.897538791,S1-C1,Backend_Bound.Memory_Bound,39.52,% Slots,,,0.00,5.12,
148.897538791,S1-C1,Backend_Bound.Core_Bound,26.99,% Slots,,,0.00,5.12,
148.897538791,S1-C1,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,5.4,
148.897538791,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.4,
148.897538791,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,25.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
148.897538791,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.51,% Clocks,,,0.00,5.39,
148.897538791,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C2,Backend_Bound,77.95,% Slots,,,0.00,5.12,
148.897538791,S1-C2,Backend_Bound.Memory_Bound,67.44,% Slots,,,0.00,5.12,
148.897538791,S1-C2,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.12,
148.897538791,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,31.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
148.897538791,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,44.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,<==
148.897538791,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C3,Backend_Bound,21.63,% Slots,,,0.00,5.12,
148.897538791,S1-C3,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.12,<==
148.897538791,S1-C3-T0,Backend_Bound.Core_Bound.Divider,31.54,% Clocks,,arith.fpu_div_active,0.00,5.12,
148.897538791,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.26,% Clocks,,,0.00,5.39,
148.897538791,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S1-C4,Backend_Bound,68.09,% Slots,,,0.00,5.12,
148.897538791,S1-C4,Backend_Bound.Memory_Bound,59.21,% Slots,,,0.00,5.12,
148.897538791,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,39.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
148.897538791,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
148.897538791,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C5,Backend_Bound,27.12,% Slots,,,0.00,5.12,<==
148.897538791,S1-C5,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.12,
148.897538791,S1-C5,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.12,
148.897538791,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
148.897538791,S1-C5-T0,Backend_Bound.Core_Bound.Divider,21.68,% Clocks,,arith.fpu_div_active,0.00,5.11,
148.897538791,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.13,% Clocks,,,0.00,5.39,
148.897538791,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C6,Backend_Bound,18.07,% Slots,,,0.00,5.12,
148.897538791,S1-C6,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.11,
148.897538791,S1-C6-T0,Backend_Bound.Core_Bound.Divider,32.03,% Clocks,,arith.fpu_div_active,0.00,5.12,
148.897538791,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.89,% Clocks,,,0.00,5.39,<==
148.897538791,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S1-C7,Frontend_Bound,34.91,% Slots,,,0.00,5.4,<==
148.897538791,S1-C7,Backend_Bound,13.37,% Slots,,,0.00,5.4,
148.897538791,S1-C7,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,0.00,5.12,
148.897538791,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.4,
148.897538791,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.4,
148.897538791,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
148.897538791,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.82,% Core_Clocks,,,0.00,5.12,
148.897538791,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
148.897538791,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
148.897538791,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
148.897538791,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
148.897538791,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
148.897538791,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
150.400432548,S0-C0,Backend_Bound,19.72,% Slots,,,0.00,5.32,
150.400432548,S0-C0,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.32,
150.400432548,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.94,% Clocks,,,0.00,5.32,<==
150.400432548,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C1,Backend_Bound,35.10,% Slots,,,0.00,5.33,<==
150.400432548,S0-C1,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.32,
150.400432548,S0-C1,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.32,
150.400432548,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
150.400432548,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.15,% Clocks,,arith.fpu_div_active,0.00,5.32,
150.400432548,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.50,% Clocks,,,0.00,5.32,
150.400432548,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C2,Frontend_Bound,24.84,% Slots,,,0.00,5.32,
150.400432548,S0-C2,Backend_Bound,39.87,% Slots,,,0.00,5.32,
150.400432548,S0-C2,Retiring,28.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
150.400432548,S0-C2,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.32,
150.400432548,S0-C2,Backend_Bound.Core_Bound,68.95,% Slots,,,0.00,5.32,
150.400432548,S0-C2,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.11,
150.400432548,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
150.400432548,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.47,% Clocks,,idq.ms_switches,0.00,5.05,
150.400432548,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.61,% Clocks,,,0.00,5.33,<==
150.400432548,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C3,Backend_Bound,26.89,% Slots,,,0.00,5.32,
150.400432548,S0-C3,Retiring,62.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
150.400432548,S0-C3,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.32,
150.400432548,S0-C3,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.12,<==
150.400432548,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.40,% Clocks,,idq.ms_switches,0.00,5.06,
150.400432548,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.81,% Clocks,,,0.00,5.32,
150.400432548,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C4,Backend_Bound,66.57,% Slots,,,0.00,5.33,
150.400432548,S0-C4,Retiring,33.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
150.400432548,S0-C4,Backend_Bound.Memory_Bound,19.48,% Slots,,,0.00,5.31,
150.400432548,S0-C4,Backend_Bound.Core_Bound,47.10,% Slots,,,0.00,5.31,<==
150.400432548,S0-C4,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.12,
150.400432548,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.20,% Clocks,,idq.ms_switches,0.00,5.05,
150.400432548,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
150.400432548,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C5,Frontend_Bound,21.09,% Slots,,,0.00,5.33,
150.400432548,S0-C5,Backend_Bound,29.70,% Slots,,,0.00,5.33,
150.400432548,S0-C5,Retiring,23.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
150.400432548,S0-C5,Backend_Bound.Memory_Bound,37.10,% Slots,,,0.00,5.32,<==
150.400432548,S0-C5,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.11,
150.400432548,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.05,
150.400432548,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
150.400432548,S0-C6,Backend_Bound,60.43,% Slots,,,0.00,5.32,
150.400432548,S0-C6,Retiring,20.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
150.400432548,S0-C6,Backend_Bound.Memory_Bound,35.68,% Slots,,,0.00,5.32,
150.400432548,S0-C6,Backend_Bound.Core_Bound,24.76,% Slots,,,0.00,5.32,
150.400432548,S0-C6,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.12,
150.400432548,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.72,% Clocks,,idq.ms_switches,0.00,5.05,
150.400432548,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
150.400432548,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C7,Backend_Bound,34.96,% Slots,,,0.00,5.32,
150.400432548,S0-C7,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.32,
150.400432548,S0-C7,Backend_Bound.Core_Bound,22.19,% Slots,,,0.00,5.32,
150.400432548,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
150.400432548,S0-C7-T0,Backend_Bound.Core_Bound.Divider,20.29,% Clocks,,arith.fpu_div_active,0.00,5.32,
150.400432548,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.13,% Clocks,,,0.00,5.33,<==
150.400432548,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C0,Frontend_Bound,21.28,% Slots,,,0.00,5.32,<==
150.400432548,S1-C0,Backend_Bound,18.13,% Slots,,,0.00,5.32,
150.400432548,S1-C0,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.32,
150.400432548,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C1,Backend_Bound,35.67,% Slots,,,0.00,5.32,
150.400432548,S1-C1,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.32,
150.400432548,S1-C1,Backend_Bound.Core_Bound,24.05,% Slots,,,0.00,5.32,<==
150.400432548,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C2,Backend_Bound,32.47,% Slots,,,0.00,5.32,
150.400432548,S1-C2,Backend_Bound.Core_Bound,25.82,% Slots,,,0.00,5.32,
150.400432548,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.26,% Clocks,,,0.00,5.33,<==
150.400432548,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C3,Backend_Bound,24.33,% Slots,,,0.00,5.32,
150.400432548,S1-C3,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.32,
150.400432548,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.21,% Clocks,,,0.00,5.32,<==
150.400432548,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C4,Backend_Bound,27.02,% Slots,,,0.00,5.32,<==
150.400432548,S1-C4,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.32,
150.400432548,S1-C4,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.32,
150.400432548,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
150.400432548,S1-C4-T0,Backend_Bound.Core_Bound.Divider,27.84,% Clocks,,arith.fpu_div_active,0.00,5.32,
150.400432548,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.60,% Clocks,,,0.00,5.32,
150.400432548,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C5,Backend_Bound,29.15,% Slots,,,0.00,5.32,
150.400432548,S1-C5,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.32,
150.400432548,S1-C5,Backend_Bound.Core_Bound,17.61,% Slots,,,0.00,5.32,
150.400432548,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
150.400432548,S1-C5-T0,Backend_Bound.Core_Bound.Divider,22.48,% Clocks,,arith.fpu_div_active,0.00,5.32,
150.400432548,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.85,% Clocks,,,0.00,5.32,<==
150.400432548,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C6,Backend_Bound,26.82,% Slots,,,0.00,5.32,<==
150.400432548,S1-C6,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.31,
150.400432548,S1-C6,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.31,
150.400432548,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.52,% Clocks,,,0.00,5.32,
150.400432548,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C7,Frontend_Bound,31.37,% Slots,,,0.00,5.32,
150.400432548,S1-C7,Backend_Bound,13.41,% Slots,,,0.00,5.32,
150.400432548,S1-C7,Frontend_Bound.Frontend_Latency,17.12,% Slots,,rs_events.empty_end,0.00,5.32,<==
150.400432548,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.32,
150.400432548,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.05,
150.400432548,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.19,
150.400432548,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.77,% Core_Clocks,,,0.00,5.33,
150.400432548,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.20,% Core_Clocks,,,0.00,5.32,
150.400432548,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
150.400432548,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
150.400432548,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
152.031309561,S0-C0,Backend_Bound,38.21,% Slots,,,0.00,5.14,
152.031309561,S0-C0,Backend_Bound.Memory_Bound,25.60,% Slots,,,0.00,5.14,
152.031309561,S0-C0,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.14,
152.031309561,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
152.031309561,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C1,Backend_Bound,30.95,% Slots,,,0.00,5.14,
152.031309561,S0-C1,Retiring,37.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
152.031309561,S0-C1,Backend_Bound.Memory_Bound,88.42,% Slots,,,0.00,5.14,
152.031309561,S0-C1,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.14,<==
152.031309561,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.83,% Clocks,,idq.ms_switches,0.00,5.37,
152.031309561,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
152.031309561,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C2,Frontend_Bound,22.35,% Slots,,,0.00,5.14,
152.031309561,S0-C2,Backend_Bound,48.16,% Slots,,,0.00,5.14,<==
152.031309561,S0-C2,Retiring,39.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
152.031309561,S0-C2,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.14,
152.031309561,S0-C2,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.24,
152.031309561,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
152.031309561,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.37,
152.031309561,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C3,Frontend_Bound,29.91,% Slots,,,0.00,5.14,
152.031309561,S0-C3,Backend_Bound,31.68,% Slots,,,0.00,5.14,
152.031309561,S0-C3,Retiring,29.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
152.031309561,S0-C3,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.14,
152.031309561,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.14,
152.031309561,S0-C3,Backend_Bound.Memory_Bound,26.92,% Slots,,,0.00,5.14,
152.031309561,S0-C3,Retiring.Microcode_Sequencer,3.30,% Slots,,idq.ms_uops,0.00,5.24,
152.031309561,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.96,% Clocks,,idq.ms_switches,0.00,5.37,
152.031309561,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.56,% Core_Clocks,,,0.00,5.15,
152.031309561,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
152.031309561,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C4,Backend_Bound,58.14,% Slots,,,0.00,5.14,<==
152.031309561,S0-C4,Retiring,42.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
152.031309561,S0-C4,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.24,
152.031309561,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.54,% Clocks,,idq.ms_switches,0.00,5.37,
152.031309561,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C5,Backend_Bound,54.48,% Slots,,,0.00,5.14,<==
152.031309561,S0-C5,Retiring,26.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
152.031309561,S0-C5,Retiring.Microcode_Sequencer,9.29,% Slots,,idq.ms_uops,0.00,5.23,
152.031309561,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.17,% Clocks,,idq.ms_switches,0.00,5.38,
152.031309561,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C6,Frontend_Bound,27.34,% Slots,,,0.00,5.14,
152.031309561,S0-C6,Backend_Bound,38.11,% Slots,,,0.00,5.14,<==
152.031309561,S0-C6,Retiring,35.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
152.031309561,S0-C6,Frontend_Bound.Frontend_Latency,23.61,% Slots,,rs_events.empty_end,0.00,5.14,
152.031309561,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.48,% Slots,,,0.00,5.14,
152.031309561,S0-C6,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.23,
152.031309561,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.39,
152.031309561,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
152.031309561,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.39,
152.031309561,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.77,% Core_Clocks,,,0.00,5.39,
152.031309561,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.16,% Core_Clocks,,,0.00,5.15,
152.031309561,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C7,Backend_Bound,25.16,% Slots,,,0.00,5.14,
152.031309561,S0-C7,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.14,<==
152.031309561,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.87,% Clocks,,arith.fpu_div_active,0.00,5.39,
152.031309561,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.85,% Clocks,,,0.00,5.15,
152.031309561,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C0,Backend_Bound,45.32,% Slots,,,0.00,5.15,
152.031309561,S1-C0,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.14,
152.031309561,S1-C0,Backend_Bound.Core_Bound,30.30,% Slots,,,0.00,5.14,
152.031309561,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
152.031309561,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.38,% Clocks,,,0.00,5.15,<==
152.031309561,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C1,Frontend_Bound,24.98,% Slots,,,0.00,5.14,
152.031309561,S1-C1,Backend_Bound,29.54,% Slots,,,0.00,5.14,
152.031309561,S1-C1,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.14,
152.031309561,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.14,
152.031309561,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
152.031309561,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.36,% Core_Clocks,,,0.00,5.39,
152.031309561,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.22,% Core_Clocks,,,0.00,5.15,
152.031309561,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C2,Backend_Bound,43.33,% Slots,,,0.00,5.14,<==
152.031309561,S1-C2,Backend_Bound.Memory_Bound,22.67,% Slots,,,0.00,5.14,
152.031309561,S1-C2,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.14,
152.031309561,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
152.031309561,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.93,% Clocks,,,0.00,5.15,
152.031309561,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C3,Backend_Bound,38.22,% Slots,,,0.00,5.14,<==
152.031309561,S1-C3,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.14,
152.031309561,S1-C3,Backend_Bound.Core_Bound,20.60,% Slots,,,0.00,5.14,
152.031309561,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,21.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
152.031309561,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C4,Backend_Bound,25.29,% Slots,,,0.00,5.15,<==
152.031309561,S1-C4,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.15,
152.031309561,S1-C4,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.15,
152.031309561,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
152.031309561,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.68,% Clocks,,,0.00,5.15,
152.031309561,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
152.031309561,S1-C5,Backend_Bound,38.89,% Slots,,,0.00,5.14,
152.031309561,S1-C5,Backend_Bound.Memory_Bound,22.11,% Slots,,,0.00,5.14,
152.031309561,S1-C5,Backend_Bound.Core_Bound,16.78,% Slots,,,0.00,5.14,
152.031309561,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
152.031309561,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C6,Backend_Bound,16.07,% Slots,,,0.00,5.14,
152.031309561,S1-C6,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.14,
152.031309561,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.96,% Clocks,,,0.00,5.15,<==
152.031309561,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C7,Backend_Bound,30.25,% Slots,,,0.00,5.15,
152.031309561,S1-C7,Backend_Bound.Memory_Bound,23.86,% Slots,,,0.00,5.15,
152.031309561,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
152.031309561,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
152.031309561,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
152.031309561,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
152.031309561,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
152.031309561,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
152.031309561,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
152.031309561,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
153.512546594,S0-C0,Backend_Bound,51.84,% Slots,,,0.00,5.39,
153.512546594,S0-C0,Backend_Bound.Memory_Bound,39.13,% Slots,,,0.00,5.13,
153.512546594,S0-C0,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.13,
153.512546594,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
153.512546594,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
153.512546594,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C1,Backend_Bound,62.48,% Slots,,,0.00,5.39,
153.512546594,S0-C1,Backend_Bound.Memory_Bound,53.13,% Slots,,,0.00,5.13,
153.512546594,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,21.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,<==
153.512546594,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
153.512546594,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C2,Frontend_Bound,34.38,% Slots,,,0.00,5.4,
153.512546594,S0-C2,Backend_Bound,13.05,% Slots,,,0.00,5.4,
153.512546594,S0-C2,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.4,<==
153.512546594,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.4,
153.512546594,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.12,
153.512546594,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
153.512546594,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.27,% Core_Clocks,,,0.00,5.13,
153.512546594,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.98,% Core_Clocks,,,0.00,5.4,
153.512546594,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C3,Frontend_Bound,25.34,% Slots,,,0.00,5.4,
153.512546594,S0-C3,Backend_Bound,27.26,% Slots,,,0.00,5.4,
153.512546594,S0-C3,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
153.512546594,S0-C3,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.4,
153.512546594,S0-C3,Backend_Bound.Core_Bound,33.99,% Slots,,,0.00,5.12,<==
153.512546594,S0-C3,Retiring.Microcode_Sequencer,10.07,% Slots,,idq.ms_uops,0.00,5.13,
153.512546594,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.35,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
153.512546594,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
153.512546594,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.48,% Clocks,,idq.ms_switches,0.00,5.13,
153.512546594,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C4,Frontend_Bound,24.97,% Slots,,,0.00,5.39,
153.512546594,S0-C4,Bad_Speculation,12.31,% Slots,,,0.00,5.39,
153.512546594,S0-C4,Backend_Bound,22.07,% Slots,,,0.00,5.39,
153.512546594,S0-C4,Retiring,25.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
153.512546594,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.68,% Slots,,,0.00,5.39,
153.512546594,S0-C4,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.39,
153.512546594,S0-C4,Backend_Bound.Core_Bound,29.33,% Slots,,,0.00,5.12,
153.512546594,S0-C4,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.13,<==
153.512546594,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.43,% Clocks,,idq.ms_switches,0.00,5.13,
153.512546594,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.59,% Core_Clocks,,,0.00,5.13,
153.512546594,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.88,% Core_Clocks,,,0.00,5.4,
153.512546594,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C5,Backend_Bound,54.60,% Slots,,,0.00,5.4,
153.512546594,S0-C5,Retiring,27.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
153.512546594,S0-C5,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.13,
153.512546594,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.13,% Clocks,,idq.ms_switches,0.00,5.13,
153.512546594,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C6,Backend_Bound,47.16,% Slots,,,0.00,5.4,
153.512546594,S0-C6,Backend_Bound.Memory_Bound,54.22,% Slots,,,0.00,5.13,
153.512546594,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
153.512546594,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C7,Backend_Bound,24.80,% Slots,,,0.00,5.39,
153.512546594,S0-C7,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.13,<==
153.512546594,S0-C7-T0,Backend_Bound.Core_Bound.Divider,33.66,% Clocks,,arith.fpu_div_active,0.00,5.13,
153.512546594,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.48,% Clocks,,,0.00,5.4,
153.512546594,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C0,Backend_Bound,43.51,% Slots,,,0.00,5.39,
153.512546594,S1-C0,Backend_Bound.Memory_Bound,48.11,% Slots,,,0.00,5.13,
153.512546594,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
153.512546594,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C1,Backend_Bound,38.87,% Slots,,,0.00,5.4,<==
153.512546594,S1-C1,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.13,
153.512546594,S1-C1,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.13,
153.512546594,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
153.512546594,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
153.512546594,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.34,% Clocks,,,0.00,5.4,
153.512546594,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S1-C2,Backend_Bound,13.93,% Slots,,,0.00,5.4,<==
153.512546594,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C3,Backend_Bound,47.78,% Slots,,,0.00,5.39,
153.512546594,S1-C3,Backend_Bound.Memory_Bound,43.68,% Slots,,,0.00,5.13,
153.512546594,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
153.512546594,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
153.512546594,S1-C4,Backend_Bound,69.59,% Slots,,,0.00,5.39,
153.512546594,S1-C4,Backend_Bound.Memory_Bound,63.57,% Slots,,,0.00,5.13,
153.512546594,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
153.512546594,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C5,Backend_Bound,21.29,% Slots,,,0.00,5.4,
153.512546594,S1-C5,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.13,<==
153.512546594,S1-C5-T0,Backend_Bound.Core_Bound.Divider,32.66,% Clocks,,arith.fpu_div_active,0.00,5.13,
153.512546594,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.27,% Clocks,,,0.00,5.4,
153.512546594,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C6,Backend_Bound,72.16,% Slots,,,0.00,5.39,
153.512546594,S1-C6,Backend_Bound.Memory_Bound,62.99,% Slots,,,0.00,5.13,
153.512546594,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,41.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,<==
153.512546594,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
153.512546594,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C7,Backend_Bound,18.33,% Slots,,,0.00,5.4,
153.512546594,S1-C7,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.13,
153.512546594,S1-C7-T0,Backend_Bound.Core_Bound.Divider,34.39,% Clocks,,arith.fpu_div_active,0.00,5.13,<==
153.512546594,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.18,% Clocks,,,0.00,5.4,
153.512546594,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
153.512546594,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
153.512546594,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
153.512546594,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
153.512546594,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
155.015052378,S0-C0,Backend_Bound,33.34,% Slots,,,0.00,5.07,
155.015052378,S0-C0,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.07,
155.015052378,S0-C0,Backend_Bound.Core_Bound,21.91,% Slots,,,0.00,5.07,
155.015052378,S0-C0-T0,Backend_Bound.Core_Bound.Divider,20.34,% Clocks,,arith.fpu_div_active,0.00,5.32,
155.015052378,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.53,% Clocks,,,0.00,5.06,<==
155.015052378,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
155.015052378,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.07,
155.015052378,S0-C1,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.07,
155.015052378,S0-C1,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.32,<==
155.015052378,S0-C1,Backend_Bound,22.54,% Slots,,,0.00,5.07,
155.015052378,S0-C1,Retiring,56.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
155.015052378,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.32,
155.015052378,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.39,% Core_Clocks,,,0.00,5.33,
155.015052378,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.51,% Core_Clocks,,,0.00,5.33,
155.015052378,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.42,% Clocks,,,0.00,5.05,
155.015052378,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C2,Backend_Bound,22.06,% Slots,,,0.00,5.07,
155.015052378,S0-C2,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.07,
155.015052378,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.06,% Clocks,,,0.00,5.05,<==
155.015052378,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C3,Backend_Bound,33.78,% Slots,,,0.00,5.06,<==
155.015052378,S0-C3,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.06,
155.015052378,S0-C3,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.06,
155.015052378,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,20.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
155.015052378,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.38,% Clocks,,,0.00,5.06,
155.015052378,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
155.015052378,S0-C4,Frontend_Bound,38.41,% Slots,,,0.00,5.07,
155.015052378,S0-C4,Backend_Bound,16.67,% Slots,,,0.00,5.07,
155.015052378,S0-C4,Retiring,21.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
155.015052378,S0-C4,Frontend_Bound.Frontend_Bandwidth,28.01,% Slots,,,0.00,5.07,
155.015052378,S0-C4,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.07,
155.015052378,S0-C4,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.32,
155.015052378,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.99,% Clocks,,idq.ms_switches,0.00,5.32,
155.015052378,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.27,% Core_Clocks,,,0.00,5.32,<==
155.015052378,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C5,Frontend_Bound,24.37,% Slots,,,0.00,5.07,
155.015052378,S0-C5,Backend_Bound,44.85,% Slots,,,0.00,5.07,
155.015052378,S0-C5,Retiring,33.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
155.015052378,S0-C5,Frontend_Bound.Frontend_Latency,24.12,% Slots,,rs_events.empty_end,0.00,5.07,
155.015052378,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.96,% Slots,,,0.00,5.07,
155.015052378,S0-C5,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.07,
155.015052378,S0-C5,Backend_Bound.Core_Bound,34.01,% Slots,,,0.00,5.07,
155.015052378,S0-C5,Retiring.Microcode_Sequencer,10.23,% Slots,,idq.ms_uops,0.00,5.32,
155.015052378,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.62,% Clocks,,idq.ms_switches,0.00,5.32,
155.015052378,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.68,% Core_Clocks,,,0.00,5.33,
155.015052378,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
155.015052378,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.22,% Clocks,,,0.00,5.05,<==
155.015052378,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C6,Backend_Bound,54.74,% Slots,,,0.00,5.06,
155.015052378,S0-C6,Retiring,37.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
155.015052378,S0-C6,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.06,
155.015052378,S0-C6,Backend_Bound.Core_Bound,43.97,% Slots,,,0.00,5.06,<==
155.015052378,S0-C6,Retiring.Microcode_Sequencer,9.01,% Slots,,idq.ms_uops,0.00,5.32,
155.015052378,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.58,% Clocks,,idq.ms_switches,0.00,5.33,
155.015052378,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
155.015052378,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C7,Backend_Bound,36.47,% Slots,,,0.00,5.07,<==
155.015052378,S0-C7,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.07,
155.015052378,S0-C7,Backend_Bound.Core_Bound,19.81,% Slots,,,0.00,5.07,
155.015052378,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
155.015052378,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.39,% Clocks,,,0.00,5.05,
155.015052378,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C0,Frontend_Bound,20.57,% Slots,,,0.00,5.07,
155.015052378,S1-C0,Backend_Bound,48.22,% Slots,,,0.00,5.07,
155.015052378,S1-C0,Retiring,40.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
155.015052378,S1-C0,Frontend_Bound.Frontend_Bandwidth,57.98,% Slots,,,0.00,5.07,
155.015052378,S1-C0,Backend_Bound.Core_Bound,39.60,% Slots,,,0.00,5.07,<==
155.015052378,S1-C0,Retiring.Microcode_Sequencer,10.85,% Slots,,idq.ms_uops,0.00,5.33,
155.015052378,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.14,% Clocks,,idq.ms_switches,0.00,5.32,
155.015052378,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C1,Backend_Bound,26.19,% Slots,,,0.00,5.06,
155.015052378,S1-C1,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.06,<==
155.015052378,S1-C1-T0,Backend_Bound.Core_Bound.Divider,30.45,% Clocks,,arith.fpu_div_active,0.00,5.33,
155.015052378,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.50,% Clocks,,,0.00,5.06,
155.015052378,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
155.015052378,S1-C2,Frontend_Bound,25.26,% Slots,,,0.00,5.07,
155.015052378,S1-C2,Backend_Bound,18.98,% Slots,,,0.00,5.07,
155.015052378,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.07,
155.015052378,S1-C2,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.07,
155.015052378,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.81,% Core_Clocks,,,0.00,5.32,<==
155.015052378,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.38,% Core_Clocks,,,0.00,5.32,
155.015052378,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.73,% Clocks,,,0.00,5.05,
155.015052378,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C3,Backend_Bound,31.00,% Slots,,,0.00,5.07,
155.015052378,S1-C3,Retiring,50.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
155.015052378,S1-C3,Backend_Bound.Core_Bound,26.00,% Slots,,,0.00,5.07,
155.015052378,S1-C3,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.33,<==
155.015052378,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.33,
155.015052378,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.94,% Clocks,,,0.00,5.05,
155.015052378,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C4,Backend_Bound,27.64,% Slots,,,0.00,5.06,
155.015052378,S1-C4,Backend_Bound.Core_Bound,18.05,% Slots,,,0.00,5.06,
155.015052378,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.61,% Clocks,,,0.00,5.06,<==
155.015052378,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C5,Backend_Bound,33.31,% Slots,,,0.00,5.07,
155.015052378,S1-C5,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.07,
155.015052378,S1-C5,Backend_Bound.Core_Bound,22.05,% Slots,,,0.00,5.07,
155.015052378,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.63,% Clocks,,,0.00,5.06,<==
155.015052378,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
155.015052378,S1-C6,Backend_Bound,25.00,% Slots,,,0.00,5.07,
155.015052378,S1-C6,Backend_Bound.Core_Bound,19.04,% Slots,,,0.00,5.07,
155.015052378,S1-C6-T0,Backend_Bound.Core_Bound.Divider,28.21,% Clocks,,arith.fpu_div_active,0.00,5.32,
155.015052378,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.11,% Clocks,,,0.00,5.05,<==
155.015052378,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C7,Backend_Bound,18.27,% Slots,,,0.00,5.07,
155.015052378,S1-C7,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.07,
155.015052378,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.06,% Clocks,,,0.00,5.06,<==
155.015052378,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
155.015052378,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
155.015052378,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
155.015052378,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
155.015052378,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
155.015052378,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
155.015052378,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
156.540735133,S0-C0,Backend_Bound,42.97,% Slots,,,0.00,5.25,<==
156.540735133,S0-C0,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.25,
156.540735133,S0-C0,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.25,
156.540735133,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
156.540735133,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.70,% Clocks,,,0.00,5.24,
156.540735133,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C1,Backend_Bound,34.95,% Slots,,,0.00,5.25,
156.540735133,S0-C1,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.25,
156.540735133,S0-C1,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.25,
156.540735133,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
156.540735133,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C2,Backend_Bound,57.53,% Slots,,,0.00,5.25,
156.540735133,S0-C2,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.25,
156.540735133,S0-C2,Backend_Bound.Core_Bound,39.99,% Slots,,,0.00,5.25,
156.540735133,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
156.540735133,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.83,% Clocks,,,0.00,5.24,<==
156.540735133,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C3,Backend_Bound,65.05,% Slots,,,0.00,5.25,
156.540735133,S0-C3,Retiring,33.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
156.540735133,S0-C3,Backend_Bound.Memory_Bound,12.03,% Slots,,,0.00,5.25,
156.540735133,S0-C3,Backend_Bound.Core_Bound,53.02,% Slots,,,0.00,5.25,
156.540735133,S0-C3,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.25,
156.540735133,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.67,% Clocks,,idq.ms_switches,0.00,5.25,
156.540735133,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
156.540735133,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.59,% Clocks,,,0.00,5.24,<==
156.540735133,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C4,Backend_Bound,55.26,% Slots,,,0.00,5.25,
156.540735133,S0-C4,Retiring,51.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
156.540735133,S0-C4,Backend_Bound.Memory_Bound,70.52,% Slots,,,0.00,5.25,
156.540735133,S0-C4,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.25,
156.540735133,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.25,
156.540735133,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
156.540735133,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C5,Backend_Bound,51.99,% Slots,,,0.00,5.25,
156.540735133,S0-C5,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
156.540735133,S0-C5,Backend_Bound.Memory_Bound,48.82,% Slots,,,0.00,5.25,
156.540735133,S0-C5,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.25,
156.540735133,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.02,% Clocks,,idq.ms_switches,0.00,5.25,
156.540735133,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
156.540735133,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C6,Backend_Bound,54.71,% Slots,,,0.00,5.25,
156.540735133,S0-C6,Retiring,26.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
156.540735133,S0-C6,Backend_Bound.Memory_Bound,36.08,% Slots,,,0.00,5.24,
156.540735133,S0-C6,Backend_Bound.Core_Bound,18.63,% Slots,,,0.00,5.24,
156.540735133,S0-C6,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.25,
156.540735133,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.48,% Clocks,,idq.ms_switches,0.00,5.25,
156.540735133,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
156.540735133,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C7,Backend_Bound,17.27,% Slots,,,0.00,5.25,
156.540735133,S0-C7,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.25,<==
156.540735133,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.55,% Clocks,,arith.fpu_div_active,0.00,5.25,
156.540735133,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.15,% Clocks,,,0.00,5.24,
156.540735133,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C0,Backend_Bound,48.04,% Slots,,,0.00,5.25,
156.540735133,S1-C0,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.24,
156.540735133,S1-C0,Backend_Bound.Core_Bound,31.98,% Slots,,,0.00,5.24,
156.540735133,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
156.540735133,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.21,% Clocks,,,0.00,5.24,<==
156.540735133,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C1,Backend_Bound,34.30,% Slots,,,0.00,5.25,
156.540735133,S1-C1,Backend_Bound.Core_Bound,24.50,% Slots,,,0.00,5.25,
156.540735133,S1-C1-T0,Backend_Bound.Core_Bound.Divider,36.84,% Clocks,,arith.fpu_div_active,0.00,5.25,
156.540735133,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.80,% Clocks,,,0.00,5.24,<==
156.540735133,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C2,Backend_Bound,28.63,% Slots,,,0.00,5.25,
156.540735133,S1-C2,Backend_Bound.Core_Bound,21.21,% Slots,,,0.00,5.25,
156.540735133,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.24,<==
156.540735133,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C3,Backend_Bound,49.40,% Slots,,,0.00,5.25,<==
156.540735133,S1-C3,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.25,
156.540735133,S1-C3,Backend_Bound.Core_Bound,25.11,% Slots,,,0.00,5.25,
156.540735133,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,26.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
156.540735133,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C4,Frontend_Bound,25.16,% Slots,,,0.00,5.25,
156.540735133,S1-C4,Backend_Bound,28.76,% Slots,,,0.00,5.25,
156.540735133,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.25,
156.540735133,S1-C4,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.25,
156.540735133,S1-C4,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.25,
156.540735133,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.25,% Core_Clocks,,,0.00,5.25,
156.540735133,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.85,% Clocks,,,0.00,5.24,<==
156.540735133,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C5,Backend_Bound,48.78,% Slots,,,0.00,5.26,
156.540735133,S1-C5,Backend_Bound.Memory_Bound,28.70,% Slots,,,0.00,5.25,
156.540735133,S1-C5,Backend_Bound.Core_Bound,20.09,% Slots,,,0.00,5.25,
156.540735133,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
156.540735133,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.47,% Clocks,,,0.00,5.24,
156.540735133,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C6,Backend_Bound,30.26,% Slots,,,0.00,5.25,
156.540735133,S1-C6,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.25,
156.540735133,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
156.540735133,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C7,Backend_Bound,38.02,% Slots,,,0.00,5.25,<==
156.540735133,S1-C7,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.25,
156.540735133,S1-C7,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.25,
156.540735133,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,28.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
156.540735133,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.62,% Clocks,,,0.00,5.24,
156.540735133,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
156.540735133,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
156.540735133,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
156.540735133,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
156.540735133,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
156.540735133,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C0,Backend_Bound,34.54,% Slots,,,0.00,5.23,<==
157.988239042,S0-C0,Backend_Bound.Memory_Bound,18.97,% Slots,,,0.00,5.23,
157.988239042,S0-C0,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.23,
157.988239042,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.16,% Clocks,,,0.00,5.25,
157.988239042,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C1,Backend_Bound,22.24,% Slots,,,0.00,5.24,
157.988239042,S0-C1,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.24,
157.988239042,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.85,% Clocks,,,0.00,5.25,<==
157.988239042,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C2,Backend_Bound,50.91,% Slots,,,0.00,5.24,
157.988239042,S0-C2,Backend_Bound.Memory_Bound,29.29,% Slots,,,0.00,5.24,
157.988239042,S0-C2,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.24,
157.988239042,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
157.988239042,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C3,Backend_Bound,51.27,% Slots,,,0.00,5.24,
157.988239042,S0-C3,Backend_Bound.Memory_Bound,36.61,% Slots,,,0.00,5.24,
157.988239042,S0-C3,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.24,
157.988239042,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
157.988239042,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
157.988239042,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C4,Frontend_Bound,21.62,% Slots,,,0.00,5.24,
157.988239042,S0-C4,Backend_Bound,38.71,% Slots,,,0.00,5.24,
157.988239042,S0-C4,Retiring,37.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
157.988239042,S0-C4,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.24,<==
157.988239042,S0-C4,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.24,
157.988239042,S0-C4,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.24,
157.988239042,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.25,
157.988239042,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.45,% Clocks,,,0.00,5.25,
157.988239042,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C5,Frontend_Bound,23.76,% Slots,,,0.00,5.25,
157.988239042,S0-C5,Backend_Bound,45.31,% Slots,,,0.00,5.25,
157.988239042,S0-C5,Retiring,31.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
157.988239042,S0-C5,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.24,
157.988239042,S0-C5,Backend_Bound.Memory_Bound,47.83,% Slots,,,0.00,5.24,<==
157.988239042,S0-C5,Retiring.Microcode_Sequencer,10.70,% Slots,,idq.ms_uops,0.00,5.23,
157.988239042,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
157.988239042,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.53,% Clocks,,idq.ms_switches,0.00,5.25,
157.988239042,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
157.988239042,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
157.988239042,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C6,Backend_Bound,62.00,% Slots,,,0.00,5.24,<==
157.988239042,S0-C6,Retiring,36.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
157.988239042,S0-C6,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.24,
157.988239042,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.11,% Clocks,,idq.ms_switches,0.00,5.24,
157.988239042,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C7,Backend_Bound,34.23,% Slots,,,0.00,5.24,
157.988239042,S0-C7,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.24,
157.988239042,S0-C7,Backend_Bound.Core_Bound,22.22,% Slots,,,0.00,5.24,
157.988239042,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
157.988239042,S0-C7-T0,Backend_Bound.Core_Bound.Divider,20.17,% Clocks,,arith.fpu_div_active,0.00,5.25,
157.988239042,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.84,% Clocks,,,0.00,5.25,<==
157.988239042,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C0,Backend_Bound,62.13,% Slots,,,0.00,5.24,
157.988239042,S1-C0,Retiring,32.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
157.988239042,S1-C0,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.24,
157.988239042,S1-C0,Backend_Bound.Core_Bound,45.52,% Slots,,,0.00,5.24,
157.988239042,S1-C0,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.24,
157.988239042,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.51,% Clocks,,idq.ms_switches,0.00,5.25,
157.988239042,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.94,% Clocks,,,0.00,5.25,<==
157.988239042,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C1,Backend_Bound,58.21,% Slots,,,0.00,5.24,
157.988239042,S1-C1,Backend_Bound.Memory_Bound,39.74,% Slots,,,0.00,5.24,
157.988239042,S1-C1,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.24,
157.988239042,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
157.988239042,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C2,Backend_Bound,15.58,% Slots,,,0.00,5.23,<==
157.988239042,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
157.988239042,S1-C3,Backend_Bound,21.54,% Slots,,,0.00,5.24,
157.988239042,S1-C3,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.24,
157.988239042,S1-C3-T0,Backend_Bound.Core_Bound.Divider,23.97,% Clocks,,arith.fpu_div_active,0.00,5.25,
157.988239042,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.28,% Clocks,,,0.00,5.24,<==
157.988239042,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
157.988239042,S1-C4,Backend_Bound,27.23,% Slots,,,0.00,5.24,
157.988239042,S1-C4,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.24,
157.988239042,S1-C4,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.24,<==
157.988239042,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
157.988239042,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C5,Backend_Bound,29.54,% Slots,,,0.00,5.24,
157.988239042,S1-C5,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.24,
157.988239042,S1-C5,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.24,
157.988239042,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
157.988239042,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.00,% Clocks,,,0.00,5.25,
157.988239042,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C6,Backend_Bound,21.84,% Slots,,,0.00,5.24,
157.988239042,S1-C6,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.24,
157.988239042,S1-C6-T0,Backend_Bound.Core_Bound.Divider,34.85,% Clocks,,arith.fpu_div_active,0.00,5.25,<==
157.988239042,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.18,% Clocks,,,0.00,5.25,
157.988239042,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C7,Backend_Bound,52.22,% Slots,,,0.00,5.24,
157.988239042,S1-C7,Backend_Bound.Memory_Bound,38.24,% Slots,,,0.00,5.24,
157.988239042,S1-C7,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.24,
157.988239042,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
157.988239042,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
157.988239042,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
157.988239042,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
157.988239042,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C0,Backend_Bound,44.11,% Slots,,,0.00,5.25,<==
159.512676422,S0-C0,Backend_Bound.Memory_Bound,22.80,% Slots,,,0.00,5.24,
159.512676422,S0-C0,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.24,
159.512676422,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
159.512676422,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.97,% Clocks,,,0.00,5.25,
159.512676422,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C1,Backend_Bound,26.63,% Slots,,,0.00,5.25,
159.512676422,S0-C1,Backend_Bound.Core_Bound,16.72,% Slots,,,0.00,5.25,<==
159.512676422,S0-C1-T0,Backend_Bound.Core_Bound.Divider,25.62,% Clocks,,arith.fpu_div_active,0.00,5.25,
159.512676422,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.49,% Clocks,,,0.00,5.25,
159.512676422,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C2,Backend_Bound,25.67,% Slots,,,0.00,5.25,
159.512676422,S0-C2,Retiring,40.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.512676422,S0-C2,Backend_Bound.Memory_Bound,12.67,% Slots,,,0.00,5.24,
159.512676422,S0-C2,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.24,
159.512676422,S0-C2,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.24,<==
159.512676422,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.25,
159.512676422,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
159.512676422,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C3,Frontend_Bound,21.89,% Slots,,,0.00,5.25,
159.512676422,S0-C3,Backend_Bound,55.62,% Slots,,,0.00,5.25,
159.512676422,S0-C3,Retiring,31.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
159.512676422,S0-C3,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.24,
159.512676422,S0-C3,Backend_Bound.Memory_Bound,40.36,% Slots,,,0.00,5.24,
159.512676422,S0-C3,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.24,
159.512676422,S0-C3,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.25,
159.512676422,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.24,
159.512676422,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
159.512676422,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.24,
159.512676422,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
159.512676422,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C4,Backend_Bound,55.23,% Slots,,,0.00,5.25,
159.512676422,S0-C4,Retiring,34.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.512676422,S0-C4,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.24,
159.512676422,S0-C4,Backend_Bound.Core_Bound,37.73,% Slots,,,0.00,5.24,<==
159.512676422,S0-C4,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.24,
159.512676422,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.25,
159.512676422,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
159.512676422,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C5,Frontend_Bound,34.58,% Slots,,,0.00,5.25,
159.512676422,S0-C5,Bad_Speculation,12.90,% Slots,,,0.00,5.25,
159.512676422,S0-C5,Backend_Bound,19.46,% Slots,,,0.00,5.25,
159.512676422,S0-C5,Retiring,38.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
159.512676422,S0-C5,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.25,
159.512676422,S0-C5,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.25,
159.512676422,S0-C5,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.24,
159.512676422,S0-C5,Retiring.Microcode_Sequencer,3.91,% Slots,,idq.ms_uops,0.00,5.25,<==
159.512676422,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.24,
159.512676422,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
159.512676422,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.24,
159.512676422,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C6,Frontend_Bound,22.77,% Slots,,,0.00,5.25,
159.512676422,S0-C6,Backend_Bound,55.85,% Slots,,,0.00,5.25,
159.512676422,S0-C6,Retiring,25.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.512676422,S0-C6,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.25,
159.512676422,S0-C6,Backend_Bound.Memory_Bound,18.71,% Slots,,,0.00,5.24,
159.512676422,S0-C6,Backend_Bound.Core_Bound,37.14,% Slots,,,0.00,5.24,
159.512676422,S0-C6,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.24,
159.512676422,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.25,
159.512676422,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.25,
159.512676422,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
159.512676422,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.64,% Clocks,,,0.00,5.26,<==
159.512676422,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C7,Backend_Bound,24.30,% Slots,,,0.00,5.25,
159.512676422,S0-C7,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.25,<==
159.512676422,S0-C7-T0,Backend_Bound.Core_Bound.Divider,31.25,% Clocks,,arith.fpu_div_active,0.00,5.24,
159.512676422,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.33,% Clocks,,,0.00,5.25,
159.512676422,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C0,Frontend_Bound,35.35,% Slots,,,0.00,5.25,
159.512676422,S1-C0,Backend_Bound,13.22,% Slots,,,0.00,5.25,
159.512676422,S1-C0,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.24,<==
159.512676422,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.25,
159.512676422,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.25,
159.512676422,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
159.512676422,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.16,% Core_Clocks,,,0.00,5.25,
159.512676422,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C1,Frontend_Bound,39.02,% Slots,,,0.00,5.26,
159.512676422,S1-C1,Backend_Bound,23.49,% Slots,,,0.00,5.25,
159.512676422,S1-C1,Retiring,25.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.512676422,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.08,% Slots,,,0.00,5.26,
159.512676422,S1-C1,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.24,
159.512676422,S1-C1,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.24,
159.512676422,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.24,
159.512676422,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.82,% Core_Clocks,,,0.00,5.24,<==
159.512676422,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C2,Backend_Bound,31.50,% Slots,,,0.00,5.25,
159.512676422,S1-C2,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.24,
159.512676422,S1-C2,Backend_Bound.Core_Bound,19.17,% Slots,,,0.00,5.24,
159.512676422,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
159.512676422,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.81,% Clocks,,,0.00,5.26,<==
159.512676422,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.25,
159.512676422,S1-C3,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.25,
159.512676422,S1-C3,Backend_Bound,17.08,% Slots,,,0.00,5.25,
159.512676422,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.68,% Core_Clocks,,,0.00,5.25,
159.512676422,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.53,% Core_Clocks,,,0.00,5.25,
159.512676422,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.08,% Clocks,,,0.00,5.25,<==
159.512676422,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C4,Backend_Bound,35.84,% Slots,,,0.00,5.25,
159.512676422,S1-C4,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.24,
159.512676422,S1-C4,Backend_Bound.Core_Bound,23.08,% Slots,,,0.00,5.24,
159.512676422,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
159.512676422,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.50,% Clocks,,,0.00,5.25,<==
159.512676422,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C5,Backend_Bound,19.86,% Slots,,,0.00,5.24,
159.512676422,S1-C5,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.24,
159.512676422,S1-C5-T0,Backend_Bound.Core_Bound.Divider,26.87,% Clocks,,arith.fpu_div_active,0.00,5.25,
159.512676422,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.25,<==
159.512676422,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C6,Backend_Bound,44.10,% Slots,,,0.00,5.25,
159.512676422,S1-C6,Backend_Bound.Memory_Bound,10.41,% Slots,,,0.00,5.25,
159.512676422,S1-C6,Backend_Bound.Core_Bound,33.69,% Slots,,,0.00,5.25,<==
159.512676422,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C7,Backend_Bound,24.41,% Slots,,,0.00,5.32,
159.512676422,S1-C7,Retiring,60.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
159.512676422,S1-C7,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.25,
159.512676422,S1-C7,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.25,<==
159.512676422,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.33,% Clocks,,idq.ms_switches,0.00,5.25,
159.512676422,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.44,% Clocks,,,0.00,5.25,
159.512676422,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
159.512676422,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
159.512676422,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
160.936919555,S0-C0,Backend_Bound,40.30,% Slots,,,0.00,5.15,
160.936919555,S0-C0,Backend_Bound.Memory_Bound,27.01,% Slots,,,0.00,5.15,
160.936919555,S0-C0,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.15,
160.936919555,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
160.936919555,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.48,% Clocks,,,0.00,5.05,
160.936919555,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C1,Frontend_Bound,32.44,% Slots,,,0.00,5.24,
160.936919555,S0-C1,Backend_Bound,23.84,% Slots,,,0.00,5.15,
160.936919555,S0-C1,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.2,<==
160.936919555,S0-C1,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.14,
160.936919555,S0-C1,Backend_Bound.Core_Bound,13.03,% Slots,,,0.00,5.14,
160.936919555,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.33,
160.936919555,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
160.936919555,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
160.936919555,S0-C2,Backend_Bound,38.45,% Slots,,,0.00,5.15,
160.936919555,S0-C2,Retiring,55.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.936919555,S0-C2,Backend_Bound.Core_Bound,30.05,% Slots,,,0.00,5.15,
160.936919555,S0-C2,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.35,<==
160.936919555,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.66,% Clocks,,idq.ms_switches,0.00,5.33,
160.936919555,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.91,% Clocks,,,0.00,5.05,
160.936919555,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C3,Backend_Bound,38.23,% Slots,,,0.00,5.14,
160.936919555,S0-C3,Retiring,43.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.936919555,S0-C3,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.14,
160.936919555,S0-C3,Backend_Bound.Core_Bound,24.19,% Slots,,,0.00,5.14,
160.936919555,S0-C3,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.35,<==
160.936919555,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.68,% Clocks,,idq.ms_switches,0.00,5.34,
160.936919555,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C4,Frontend_Bound.Frontend_Bandwidth,32.46,% Slots,,,0.00,5.23,
160.936919555,S0-C4,Backend_Bound.Memory_Bound,33.74,% Slots,,,0.00,5.14,<==
160.936919555,S0-C4,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.14,
160.936919555,S0-C4,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.35,
160.936919555,S0-C4,Backend_Bound,47.74,% Slots,,,0.00,5.14,
160.936919555,S0-C4,Retiring,26.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.936919555,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.33,
160.936919555,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.87,% Core_Clocks,,,0.00,5.34,
160.936919555,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,51.51,% Core_Clocks,,,0.00,5.06,
160.936919555,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
160.936919555,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
160.936919555,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C5,Backend_Bound,54.86,% Slots,,,0.00,5.14,
160.936919555,S0-C5,Retiring,31.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.936919555,S0-C5,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.14,
160.936919555,S0-C5,Backend_Bound.Core_Bound,32.37,% Slots,,,0.00,5.14,<==
160.936919555,S0-C5,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.35,
160.936919555,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.63,% Clocks,,idq.ms_switches,0.00,5.33,
160.936919555,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
160.936919555,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
160.936919555,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
160.936919555,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C6,Frontend_Bound,23.72,% Slots,,,0.00,5.23,
160.936919555,S0-C6,Backend_Bound,41.81,% Slots,,,0.00,5.14,
160.936919555,S0-C6,Retiring,24.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
160.936919555,S0-C6,Frontend_Bound.Frontend_Latency,28.93,% Slots,,rs_events.empty_end,0.00,5.21,
160.936919555,S0-C6,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.14,
160.936919555,S0-C6,Backend_Bound.Core_Bound,28.30,% Slots,,,0.00,5.14,<==
160.936919555,S0-C6,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.35,
160.936919555,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
160.936919555,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.15,% Clocks,,idq.ms_switches,0.00,5.34,
160.936919555,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
160.936919555,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
160.936919555,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C7,Backend_Bound,26.10,% Slots,,,0.00,5.13,
160.936919555,S0-C7,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.13,<==
160.936919555,S0-C7-T0,Backend_Bound.Core_Bound.Divider,35.34,% Clocks,,arith.fpu_div_active,0.00,5.34,
160.936919555,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.44,% Clocks,,,0.00,5.05,
160.936919555,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C0,Backend_Bound,53.22,% Slots,,,0.00,5.14,
160.936919555,S1-C0,Retiring,27.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
160.936919555,S1-C0,Backend_Bound.Memory_Bound,75.25,% Slots,,,0.00,5.14,
160.936919555,S1-C0,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.34,
160.936919555,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.34,% Clocks,,idq.ms_switches,0.00,5.34,
160.936919555,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
160.936919555,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
160.936919555,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C1,Backend_Bound,65.82,% Slots,,,0.00,5.13,
160.936919555,S1-C1,Backend_Bound.Memory_Bound,48.79,% Slots,,,0.00,5.13,<==
160.936919555,S1-C1,Backend_Bound.Core_Bound,17.03,% Slots,,,0.00,5.13,
160.936919555,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
160.936919555,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
160.936919555,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C2,Backend_Bound,25.40,% Slots,,,0.00,5.13,
160.936919555,S1-C2,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.13,<==
160.936919555,S1-C2-T0,Backend_Bound.Core_Bound.Divider,24.23,% Clocks,,arith.fpu_div_active,0.00,5.34,
160.936919555,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.44,% Clocks,,,0.00,5.05,
160.936919555,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C3,Backend_Bound,51.97,% Slots,,,0.00,5.13,
160.936919555,S1-C3,Backend_Bound.Memory_Bound,35.09,% Slots,,,0.00,5.13,
160.936919555,S1-C3,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.13,
160.936919555,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
160.936919555,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C4,Backend_Bound,23.78,% Slots,,,0.00,5.13,<==
160.936919555,S1-C4,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.13,
160.936919555,S1-C4,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.13,
160.936919555,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
160.936919555,S1-C4-T0,Backend_Bound.Core_Bound.Divider,25.52,% Clocks,,arith.fpu_div_active,0.00,5.34,
160.936919555,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.47,% Clocks,,,0.00,5.05,
160.936919555,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C5,Backend_Bound,61.03,% Slots,,,0.00,5.13,
160.936919555,S1-C5,Retiring,43.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
160.936919555,S1-C5,Backend_Bound.Memory_Bound,54.75,% Slots,,,0.00,5.13,
160.936919555,S1-C5,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.1,
160.936919555,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.89,% Clocks,,idq.ms_switches,0.00,5.34,
160.936919555,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
160.936919555,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.33,% Slots,,,0.00,5.21,
160.936919555,S1-C6,Backend_Bound.Memory_Bound,17.65,% Slots,,,0.00,5.12,
160.936919555,S1-C6,Backend_Bound.Core_Bound,40.33,% Slots,,,0.00,5.12,<==
160.936919555,S1-C6,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.1,
160.936919555,S1-C6,Backend_Bound,57.98,% Slots,,,0.00,5.12,
160.936919555,S1-C6,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
160.936919555,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.33,
160.936919555,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.76,% Core_Clocks,,,0.00,5.06,
160.936919555,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
160.936919555,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
160.936919555,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C7,Backend_Bound,44.60,% Slots,,,0.00,5.12,
160.936919555,S1-C7,Backend_Bound.Memory_Bound,28.64,% Slots,,,0.00,5.12,
160.936919555,S1-C7,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.12,
160.936919555,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,26.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
160.936919555,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
160.936919555,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
160.936919555,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
160.936919555,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
160.936919555,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
160.936919555,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
162.40887335,S0-C0,Backend_Bound,37.29,% Slots,,,0.00,5.15,
162.40887335,S0-C0,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.15,
162.40887335,S0-C0,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.15,
162.40887335,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
162.40887335,S0-C0-T0,Backend_Bound.Core_Bound.Divider,22.83,% Clocks,,arith.fpu_div_active,0.00,5.16,
162.40887335,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.12,% Clocks,,,0.00,5.44,
162.40887335,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C1,Backend_Bound,55.64,% Slots,,,0.00,5.16,
162.40887335,S0-C1,Backend_Bound.Memory_Bound,40.73,% Slots,,,0.00,5.15,
162.40887335,S0-C1,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.15,
162.40887335,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,33.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
162.40887335,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
162.40887335,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C2,Frontend_Bound,29.45,% Slots,,,0.00,5.19,
162.40887335,S0-C2,Backend_Bound,45.32,% Slots,,,0.00,5.15,
162.40887335,S0-C2,Retiring,20.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
162.40887335,S0-C2,Frontend_Bound.Frontend_Latency,35.39,% Slots,,rs_events.empty_end,0.00,5.22,
162.40887335,S0-C2,Backend_Bound.Memory_Bound,40.69,% Slots,,,0.00,5.15,
162.40887335,S0-C2,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.15,
162.40887335,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.25,
162.40887335,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
162.40887335,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.25,% Clocks,,idq.ms_switches,0.00,5.24,
162.40887335,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
162.40887335,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C3,Backend_Bound,29.65,% Slots,,,0.00,5.16,
162.40887335,S0-C3,Retiring,53.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
162.40887335,S0-C3,Backend_Bound.Core_Bound,21.44,% Slots,,,0.00,5.15,
162.40887335,S0-C3,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.15,<==
162.40887335,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.22,% Clocks,,idq.ms_switches,0.00,5.25,
162.40887335,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.19,% Clocks,,,0.00,5.43,
162.40887335,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C4,Backend_Bound,54.84,% Slots,,,0.00,5.15,
162.40887335,S0-C4,Retiring,45.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
162.40887335,S0-C4,Backend_Bound.Memory_Bound,46.48,% Slots,,,0.00,5.15,<==
162.40887335,S0-C4,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.14,
162.40887335,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.25,
162.40887335,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.19,
162.40887335,S0-C5,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.15,
162.40887335,S0-C5,Backend_Bound,54.60,% Slots,,,0.00,5.15,
162.40887335,S0-C5,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
162.40887335,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.25,
162.40887335,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
162.40887335,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C6,Backend_Bound,15.00,% Slots,,,0.00,5.15,
162.40887335,S0-C6,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.15,
162.40887335,S0-C6-T0,Backend_Bound.Core_Bound.Divider,24.34,% Clocks,,arith.fpu_div_active,0.00,5.16,
162.40887335,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.42,% Clocks,,,0.00,5.44,<==
162.40887335,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C7,Backend_Bound,56.69,% Slots,,,0.00,5.16,
162.40887335,S0-C7,Retiring,59.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
162.40887335,S0-C7,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.15,
162.40887335,S0-C7,Backend_Bound.Core_Bound,38.78,% Slots,,,0.00,5.15,
162.40887335,S0-C7,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.14,<==
162.40887335,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.10,% Clocks,,idq.ms_switches,0.00,5.16,
162.40887335,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
162.40887335,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.68,% Clocks,,,0.00,5.44,
162.40887335,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C0,Frontend_Bound,20.47,% Slots,,,0.00,5.17,
162.40887335,S1-C0,Backend_Bound,48.61,% Slots,,,0.00,5.14,
162.40887335,S1-C0,Retiring,27.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
162.40887335,S1-C0,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.16,
162.40887335,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.46,% Clocks,,idq.ms_switches,0.00,5.16,
162.40887335,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
162.40887335,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C1,Backend_Bound,22.89,% Slots,,,0.00,5.15,
162.40887335,S1-C1,Retiring,59.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
162.40887335,S1-C1,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.15,
162.40887335,S1-C1,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.16,<==
162.40887335,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.74,% Clocks,,idq.ms_switches,0.00,5.16,
162.40887335,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.69,% Clocks,,,0.00,5.44,
162.40887335,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C2,Backend_Bound,40.98,% Slots,,,0.00,5.16,<==
162.40887335,S1-C2,Backend_Bound.Memory_Bound,21.88,% Slots,,,0.00,5.15,
162.40887335,S1-C2,Backend_Bound.Core_Bound,19.10,% Slots,,,0.00,5.15,
162.40887335,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
162.40887335,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C3,Backend_Bound,51.01,% Slots,,,0.00,5.15,<==
162.40887335,S1-C3,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.15,
162.40887335,S1-C3,Backend_Bound.Core_Bound,24.40,% Slots,,,0.00,5.15,
162.40887335,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
162.40887335,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C4,Backend_Bound,21.47,% Slots,,,0.00,5.16,
162.40887335,S1-C4,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.15,
162.40887335,S1-C4-T0,Backend_Bound.Core_Bound.Divider,26.75,% Clocks,,arith.fpu_div_active,0.00,5.16,
162.40887335,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.09,% Clocks,,,0.00,5.43,<==
162.40887335,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C5,Backend_Bound,48.88,% Slots,,,0.00,5.15,
162.40887335,S1-C5,Backend_Bound.Memory_Bound,33.90,% Slots,,,0.00,5.15,
162.40887335,S1-C5,Backend_Bound.Core_Bound,14.98,% Slots,,,0.00,5.15,
162.40887335,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,30.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
162.40887335,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C6,Backend_Bound,34.54,% Slots,,,0.00,5.15,
162.40887335,S1-C6,Backend_Bound.Memory_Bound,25.98,% Slots,,,0.00,5.15,<==
162.40887335,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
162.40887335,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
162.40887335,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C7,Backend_Bound,23.76,% Slots,,,0.00,5.42,
162.40887335,S1-C7,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.14,
162.40887335,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.37,% Clocks,,,0.00,5.43,<==
162.40887335,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
162.40887335,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
162.40887335,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
162.40887335,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
162.40887335,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
163.912691245,S0-C0,Backend_Bound,33.87,% Slots,,,0.00,5.06,
163.912691245,S0-C0,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.06,
163.912691245,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
163.912691245,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C1,Backend_Bound,63.73,% Slots,,,0.00,5.06,
163.912691245,S0-C1,Backend_Bound.Memory_Bound,55.11,% Slots,,,0.00,5.06,
163.912691245,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,46.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
163.912691245,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
163.912691245,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C2,Frontend_Bound,20.48,% Slots,,,0.00,5.06,
163.912691245,S0-C2,Backend_Bound,38.33,% Slots,,,0.00,5.06,
163.912691245,S0-C2,Backend_Bound.Memory_Bound,72.18,% Slots,,,0.00,5.06,<==
163.912691245,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
163.912691245,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
163.912691245,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S0-C3,Frontend_Bound,21.67,% Slots,,,0.00,5.06,
163.912691245,S0-C3,Backend_Bound,30.68,% Slots,,,0.00,5.06,
163.912691245,S0-C3,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.06,
163.912691245,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
163.912691245,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C4,Bad_Speculation,11.07,% Slots,,,0.00,5.06,
163.912691245,S0-C4,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.912691245,S0-C4,Backend_Bound,37.02,% Slots,,,0.00,5.06,
163.912691245,S0-C4,Backend_Bound.Memory_Bound,32.07,% Slots,,,0.00,5.06,
163.912691245,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
163.912691245,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
163.912691245,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S0-C5,Frontend_Bound,23.21,% Slots,,,0.00,5.06,
163.912691245,S0-C5,Backend_Bound,37.41,% Slots,,,0.00,5.06,<==
163.912691245,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C6,Backend_Bound,31.21,% Slots,,,0.00,5.06,<==
163.912691245,S0-C6,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.06,
163.912691245,S0-C6,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.06,
163.912691245,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
163.912691245,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S0-C7,Frontend_Bound,30.51,% Slots,,,0.00,5.06,
163.912691245,S0-C7,Backend_Bound,31.90,% Slots,,,0.00,5.06,
163.912691245,S0-C7,Retiring,36.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.912691245,S0-C7,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.06,
163.912691245,S0-C7,Retiring.Microcode_Sequencer,2.50,% Slots,,idq.ms_uops,0.00,5.06,<==
163.912691245,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
163.912691245,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.32,
163.912691245,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
163.912691245,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
163.912691245,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
163.912691245,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C0,Backend_Bound,21.47,% Slots,,,0.00,5.06,
163.912691245,S1-C0,Backend_Bound.Core_Bound,16.46,% Slots,,,0.00,5.06,
163.912691245,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.02,% Clocks,,,0.00,5.06,<==
163.912691245,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S1-C1,Frontend_Bound,29.59,% Slots,,,0.00,5.06,<==
163.912691245,S1-C1,Backend_Bound,15.06,% Slots,,,0.00,5.06,
163.912691245,S1-C1,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.06,
163.912691245,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.79,% Slots,,,0.00,5.06,
163.912691245,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.32,
163.912691245,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
163.912691245,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.25,% Core_Clocks,,,0.00,5.32,
163.912691245,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.81,% Core_Clocks,,,0.00,5.32,
163.912691245,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C2,Backend_Bound,52.84,% Slots,,,0.00,5.06,
163.912691245,S1-C2,Backend_Bound.Memory_Bound,36.51,% Slots,,,0.00,5.06,
163.912691245,S1-C2,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.06,
163.912691245,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
163.912691245,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S1-C3,Backend_Bound,38.53,% Slots,,,0.00,5.06,
163.912691245,S1-C3,Backend_Bound.Memory_Bound,24.59,% Slots,,,0.00,5.06,
163.912691245,S1-C3,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.06,
163.912691245,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
163.912691245,S1-C3-T0,Backend_Bound.Core_Bound.Divider,22.83,% Clocks,,arith.fpu_div_active,0.00,5.32,
163.912691245,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C4,Backend_Bound,17.22,% Slots,,,0.00,5.06,
163.912691245,S1-C4,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.06,
163.912691245,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.66,% Clocks,,,0.00,5.05,<==
163.912691245,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C5,Backend_Bound,28.18,% Slots,,,0.00,5.06,
163.912691245,S1-C5,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.06,
163.912691245,S1-C5,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.06,<==
163.912691245,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
163.912691245,S1-C5-T0,Backend_Bound.Core_Bound.Divider,23.06,% Clocks,,arith.fpu_div_active,0.00,5.32,
163.912691245,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.05,
163.912691245,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C6,Backend_Bound,31.36,% Slots,,,0.00,5.06,<==
163.912691245,S1-C6,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.06,
163.912691245,S1-C6,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.06,
163.912691245,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
163.912691245,S1-C6-T0,Backend_Bound.Core_Bound.Divider,32.29,% Clocks,,arith.fpu_div_active,0.00,5.33,
163.912691245,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.93,% Clocks,,,0.00,5.05,
163.912691245,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C7,Backend_Bound,74.61,% Slots,,,0.00,5.06,
163.912691245,S1-C7,Backend_Bound.Memory_Bound,54.41,% Slots,,,0.00,5.06,
163.912691245,S1-C7,Backend_Bound.Core_Bound,20.20,% Slots,,,0.00,5.06,
163.912691245,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
163.912691245,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
163.912691245,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
163.912691245,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C0,Frontend_Bound,29.47,% Slots,,,0.00,5.06,<==
165.40909032,S0-C0,Bad_Speculation,11.21,% Slots,,,0.00,5.06,
165.40909032,S0-C0,Backend_Bound,10.29,% Slots,,,0.00,5.06,
165.40909032,S0-C0,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.06,
165.40909032,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.06,
165.40909032,S0-C0,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.06,
165.40909032,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
165.40909032,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.17,% Core_Clocks,,,0.00,5.34,
165.40909032,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.50,% Core_Clocks,,,0.00,5.08,
165.40909032,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C1,Frontend_Bound,28.78,% Slots,,,0.00,5.07,
165.40909032,S0-C1,Bad_Speculation,17.78,% Slots,,,0.00,5.07,
165.40909032,S0-C1,Backend_Bound,15.70,% Slots,,,0.00,5.07,
165.40909032,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.15,% Slots,,,0.00,5.07,
165.40909032,S0-C1,Bad_Speculation.Branch_Mispredicts,14.11,% Slots,,br_misp_retired.all_branches,0.00,5.07,
165.40909032,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.13,% Core_Clocks,,,0.00,5.35,
165.40909032,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.14,% Core_Clocks,,,0.00,5.08,<==
165.40909032,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
165.40909032,S0-C2,Frontend_Bound,38.16,% Slots,,,0.00,5.06,
165.40909032,S0-C2,Bad_Speculation,14.80,% Slots,,,0.00,5.06,
165.40909032,S0-C2,Backend_Bound,18.52,% Slots,,,0.00,5.06,
165.40909032,S0-C2,Frontend_Bound.Frontend_Latency,32.86,% Slots,,rs_events.empty_end,0.00,5.06,
165.40909032,S0-C2,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.06,
165.40909032,S0-C2,Backend_Bound.Memory_Bound,10.01,% Slots,,,0.00,5.06,
165.40909032,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
165.40909032,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C3,Frontend_Bound,21.62,% Slots,,,0.00,5.06,
165.40909032,S0-C3,Bad_Speculation,16.91,% Slots,,,0.00,5.06,
165.40909032,S0-C3,Backend_Bound,25.15,% Slots,,,0.00,5.06,<==
165.40909032,S0-C3,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.06,
165.40909032,S0-C3,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.06,
165.40909032,S0-C3,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.06,
165.40909032,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
165.40909032,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C4,Bad_Speculation,14.01,% Slots,,,0.00,5.06,
165.40909032,S0-C4,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.06,
165.40909032,S0-C4,Backend_Bound,36.37,% Slots,,,0.00,5.06,<==
165.40909032,S0-C4,Backend_Bound.Memory_Bound,20.31,% Slots,,,0.00,5.06,
165.40909032,S0-C4,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.06,
165.40909032,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
165.40909032,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C5,Backend_Bound,40.97,% Slots,,,0.00,5.06,
165.40909032,S0-C5,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.06,
165.40909032,S0-C5,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.06,
165.40909032,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,31.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
165.40909032,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C6,Backend_Bound,27.88,% Slots,,,0.00,5.06,
165.40909032,S0-C6,Backend_Bound.Memory_Bound,21.35,% Slots,,,0.00,5.06,
165.40909032,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
165.40909032,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C7,Frontend_Bound,38.34,% Slots,,,0.00,5.06,
165.40909032,S0-C7,Bad_Speculation,12.67,% Slots,,,0.00,5.06,
165.40909032,S0-C7,Backend_Bound,23.78,% Slots,,,0.00,5.06,
165.40909032,S0-C7,Frontend_Bound.Frontend_Latency,36.35,% Slots,,rs_events.empty_end,0.00,5.06,<==
165.40909032,S0-C7,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.06,
165.40909032,S0-C7,Backend_Bound.Memory_Bound,19.52,% Slots,,,0.00,5.06,
165.40909032,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,0.00,5.34,
165.40909032,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
165.40909032,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
165.40909032,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
165.40909032,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C0,Backend_Bound,25.47,% Slots,,,0.00,5.06,
165.40909032,S1-C0,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.06,<==
165.40909032,S1-C0-T0,Backend_Bound.Core_Bound.Divider,35.81,% Clocks,,arith.fpu_div_active,0.00,5.35,
165.40909032,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.45,% Clocks,,,0.00,5.08,
165.40909032,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C1,Frontend_Bound,32.60,% Slots,,,0.00,5.06,<==
165.40909032,S1-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.06,
165.40909032,S1-C1,Backend_Bound,19.82,% Slots,,,0.00,5.06,
165.40909032,S1-C1,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.06,
165.40909032,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.06,
165.40909032,S1-C1,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.06,
165.40909032,S1-C1,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.06,
165.40909032,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.34,
165.40909032,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
165.40909032,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.17,% Core_Clocks,,,0.00,5.35,
165.40909032,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C2,Frontend_Bound,21.85,% Slots,,,0.00,5.07,
165.40909032,S1-C2,Bad_Speculation,13.14,% Slots,,,0.00,5.07,
165.40909032,S1-C2,Backend_Bound,27.66,% Slots,,,0.00,5.07,
165.40909032,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.07,
165.40909032,S1-C2,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.07,
165.40909032,S1-C2,Backend_Bound.Memory_Bound,16.89,% Slots,,,0.00,5.07,
165.40909032,S1-C2,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.07,
165.40909032,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.07,
165.40909032,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,20.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
165.40909032,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.62,% Clocks,,,0.00,5.09,
165.40909032,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C3,Frontend_Bound,26.02,% Slots,,,0.00,5.07,
165.40909032,S1-C3,Bad_Speculation,10.97,% Slots,,,0.00,5.07,
165.40909032,S1-C3,Backend_Bound,36.03,% Slots,,,0.00,5.07,
165.40909032,S1-C3,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.07,
165.40909032,S1-C3,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.07,
165.40909032,S1-C3,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.07,
165.40909032,S1-C3,Backend_Bound.Core_Bound,21.69,% Slots,,,0.00,5.07,<==
165.40909032,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.34,
165.40909032,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
165.40909032,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
165.40909032,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
165.40909032,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C4,Backend_Bound,15.62,% Slots,,,0.00,5.07,
165.40909032,S1-C4,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.07,
165.40909032,S1-C4-T0,Backend_Bound.Core_Bound.Divider,23.98,% Clocks,,arith.fpu_div_active,0.00,5.34,
165.40909032,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.27,% Clocks,,,0.00,5.08,<==
165.40909032,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C5,Frontend_Bound,33.34,% Slots,,,0.00,5.07,
165.40909032,S1-C5,Bad_Speculation,17.93,% Slots,,,0.00,5.07,
165.40909032,S1-C5,Backend_Bound,18.71,% Slots,,,0.00,5.07,
165.40909032,S1-C5,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.07,
165.40909032,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.74,% Slots,,,0.00,5.07,
165.40909032,S1-C5,Bad_Speculation.Branch_Mispredicts,16.35,% Slots,,br_misp_retired.all_branches,0.00,5.07,
165.40909032,S1-C5,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.07,
165.40909032,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.34,
165.40909032,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,<==
165.40909032,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.40,% Core_Clocks,,,0.00,5.35,
165.40909032,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C6,Backend_Bound,27.40,% Slots,,,0.00,5.07,<==
165.40909032,S1-C6,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.07,
165.40909032,S1-C6,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.07,
165.40909032,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
165.40909032,S1-C6-T0,Backend_Bound.Core_Bound.Divider,31.10,% Clocks,,arith.fpu_div_active,0.00,5.35,
165.40909032,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.42,% Clocks,,,0.00,5.08,
165.40909032,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C7,Backend_Bound,26.13,% Slots,,,0.00,5.34,<==
165.40909032,S1-C7,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.07,
165.40909032,S1-C7,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.07,
165.40909032,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
165.40909032,S1-C7-T0,Backend_Bound.Core_Bound.Divider,25.92,% Clocks,,arith.fpu_div_active,0.00,5.35,
165.40909032,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.30,% Clocks,,,0.00,5.08,
165.40909032,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
165.40909032,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
165.40909032,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
165.40909032,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
166.830317019,S0-C0,Frontend_Bound,30.83,% Slots,,,0.00,5.35,
166.830317019,S0-C0,Bad_Speculation,12.22,% Slots,,,0.00,5.35,
166.830317019,S0-C0,Backend_Bound,20.60,% Slots,,,0.00,5.35,
166.830317019,S0-C0,Retiring,24.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
166.830317019,S0-C0,Frontend_Bound.Frontend_Latency,22.14,% Slots,,rs_events.empty_end,0.00,5.35,
166.830317019,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.35,
166.830317019,S0-C0,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,
166.830317019,S0-C0,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.06,
166.830317019,S0-C0,Retiring.Microcode_Sequencer,3.12,% Slots,,idq.ms_uops,0.00,5.35,
166.830317019,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
166.830317019,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.50,% Clocks,,idq.ms_switches,0.00,5.34,
166.830317019,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.32,% Core_Clocks,,,0.00,5.06,
166.830317019,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.54,% Core_Clocks,,,0.00,5.35,
166.830317019,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
166.830317019,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C1,Frontend_Bound,24.68,% Slots,,,0.00,5.35,
166.830317019,S0-C1,Backend_Bound,35.38,% Slots,,,0.00,5.35,
166.830317019,S0-C1,Frontend_Bound.Frontend_Latency,22.72,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.51,% Slots,,,0.00,5.35,
166.830317019,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.35,
166.830317019,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.73,% Core_Clocks,,,0.00,5.07,
166.830317019,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.40,% Core_Clocks,,,0.00,5.35,
166.830317019,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,<==
166.830317019,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C2,Frontend_Bound,25.05,% Slots,,,0.00,5.35,
166.830317019,S0-C2,Bad_Speculation,15.42,% Slots,,,0.00,5.35,
166.830317019,S0-C2,Backend_Bound,25.91,% Slots,,,0.00,5.35,
166.830317019,S0-C2,Retiring,32.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
166.830317019,S0-C2,Frontend_Bound.Frontend_Latency,25.93,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C2,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.35,
166.830317019,S0-C2,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.06,
166.830317019,S0-C2,Retiring.Microcode_Sequencer,1.42,% Slots,,idq.ms_uops,0.00,5.19,<==
166.830317019,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.35,
166.830317019,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
166.830317019,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C3,Frontend_Bound,23.77,% Slots,,,0.00,5.34,
166.830317019,S0-C3,Bad_Speculation,11.14,% Slots,,,0.00,5.34,
166.830317019,S0-C3,Backend_Bound,33.16,% Slots,,,0.00,5.34,
166.830317019,S0-C3,Frontend_Bound.Frontend_Latency,23.05,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C3,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C3,Backend_Bound.Memory_Bound,34.99,% Slots,,,0.00,5.06,<==
166.830317019,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.35,
166.830317019,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
166.830317019,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
166.830317019,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C4,Frontend_Bound,26.56,% Slots,,,0.00,5.34,
166.830317019,S0-C4,Bad_Speculation,12.27,% Slots,,,0.00,5.34,
166.830317019,S0-C4,Backend_Bound,36.02,% Slots,,,0.00,5.34,
166.830317019,S0-C4,Retiring,35.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
166.830317019,S0-C4,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C4,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C4,Backend_Bound.Memory_Bound,27.21,% Slots,,,0.00,5.06,<==
166.830317019,S0-C4,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.2,
166.830317019,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.35,
166.830317019,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.52,% Clocks,,idq.ms_switches,0.00,5.35,
166.830317019,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
166.830317019,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
166.830317019,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C5,Frontend_Bound,26.83,% Slots,,,0.00,5.34,
166.830317019,S0-C5,Bad_Speculation,14.62,% Slots,,,0.00,5.34,
166.830317019,S0-C5,Backend_Bound,19.06,% Slots,,,0.00,5.34,
166.830317019,S0-C5,Retiring,35.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
166.830317019,S0-C5,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.34,
166.830317019,S0-C5,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.34,
166.830317019,S0-C5,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.06,
166.830317019,S0-C5,Retiring.Microcode_Sequencer,1.65,% Slots,,idq.ms_uops,0.00,5.2,<==
166.830317019,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
166.830317019,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.35,
166.830317019,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.27,% Core_Clocks,,,0.00,5.06,
166.830317019,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.28,% Core_Clocks,,,0.00,5.34,
166.830317019,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
166.830317019,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
166.830317019,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C6,Frontend_Bound,22.37,% Slots,,,0.00,5.35,
166.830317019,S0-C6,Backend_Bound,22.87,% Slots,,,0.00,5.35,
166.830317019,S0-C6,Retiring,39.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
166.830317019,S0-C6,Frontend_Bound.Frontend_Latency,16.36,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C6,Backend_Bound.Memory_Bound,22.61,% Slots,,,0.00,5.06,
166.830317019,S0-C6,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.2,<==
166.830317019,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.35,
166.830317019,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
166.830317019,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.35,
166.830317019,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C7,Frontend_Bound,26.13,% Slots,,,0.00,5.35,
166.830317019,S0-C7,Bad_Speculation,14.62,% Slots,,,0.00,5.35,
166.830317019,S0-C7,Backend_Bound,25.96,% Slots,,,0.00,5.35,
166.830317019,S0-C7,Frontend_Bound.Frontend_Latency,34.44,% Slots,,rs_events.empty_end,0.00,5.34,
166.830317019,S0-C7,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.22,
166.830317019,S0-C7,Backend_Bound.Memory_Bound,85.92,% Slots,,,0.00,5.06,
166.830317019,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,<==
166.830317019,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
166.830317019,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C0,Backend_Bound,20.69,% Slots,,,0.00,5.35,
166.830317019,S1-C0,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.06,<==
166.830317019,S1-C0-T0,Backend_Bound.Core_Bound.Divider,29.92,% Clocks,,arith.fpu_div_active,0.00,5.06,
166.830317019,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.47,% Clocks,,,0.00,5.35,
166.830317019,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C1,Frontend_Bound,30.13,% Slots,,,0.00,5.35,
166.830317019,S1-C1,Backend_Bound,24.48,% Slots,,,0.00,5.35,
166.830317019,S1-C1,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.34,<==
166.830317019,S1-C1,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.06,
166.830317019,S1-C1,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.06,
166.830317019,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.35,
166.830317019,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
166.830317019,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C2,Bad_Speculation,10.03,% Slots,,,0.00,5.34,
166.830317019,S1-C2,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.22,
166.830317019,S1-C2,Backend_Bound,50.49,% Slots,,,0.00,5.34,
166.830317019,S1-C2,Backend_Bound.Memory_Bound,33.38,% Slots,,,0.00,5.06,<==
166.830317019,S1-C2,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.06,
166.830317019,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
166.830317019,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
166.830317019,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C3,Backend_Bound,41.82,% Slots,,,0.00,5.35,
166.830317019,S1-C3,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.06,
166.830317019,S1-C3,Backend_Bound.Core_Bound,26.66,% Slots,,,0.00,5.06,
166.830317019,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
166.830317019,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.14,% Clocks,,,0.00,5.35,<==
166.830317019,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C4,Backend_Bound,12.39,% Slots,,,0.00,5.35,<==
166.830317019,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C5,Frontend_Bound,20.41,% Slots,,,0.00,5.35,
166.830317019,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.35,
166.830317019,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.00,% Core_Clocks,,,0.00,5.07,
166.830317019,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.88,% Core_Clocks,,,0.00,5.35,<==
166.830317019,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C6,Backend_Bound,31.60,% Slots,,,0.00,5.35,
166.830317019,S1-C6,Backend_Bound.Memory_Bound,24.36,% Slots,,,0.00,5.07,<==
166.830317019,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C7,Frontend_Bound,25.93,% Slots,,,0.00,5.35,<==
166.830317019,S1-C7,Bad_Speculation,14.77,% Slots,,,0.00,5.35,
166.830317019,S1-C7,Backend_Bound,23.46,% Slots,,,0.00,5.35,
166.830317019,S1-C7,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.23,
166.830317019,S1-C7,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.06,
166.830317019,S1-C7,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.06,
166.830317019,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
166.830317019,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.11,% Clocks,,,0.00,5.35,
166.830317019,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
166.830317019,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
168.341511463,S0-C0,Backend_Bound,50.45,% Slots,,,0.00,5.29,
168.341511463,S0-C0,Backend_Bound.Memory_Bound,34.13,% Slots,,,0.00,5.29,
168.341511463,S0-C0,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.29,
168.341511463,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
168.341511463,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
168.341511463,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
168.341511463,S0-C1,Frontend_Bound,21.23,% Slots,,,0.00,5.29,
168.341511463,S0-C1,Backend_Bound,15.71,% Slots,,,0.00,5.29,
168.341511463,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.29,<==
168.341511463,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
168.341511463,S0-C2,Frontend_Bound,23.07,% Slots,,,0.00,5.29,
168.341511463,S0-C2,Bad_Speculation,11.30,% Slots,,,0.00,5.29,
168.341511463,S0-C2,Backend_Bound,37.26,% Slots,,,0.00,5.29,<==
168.341511463,S0-C2,Retiring,34.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
168.341511463,S0-C2,Frontend_Bound.Frontend_Latency,17.46,% Slots,,rs_events.empty_end,0.00,5.29,
168.341511463,S0-C2,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.29,
168.341511463,S0-C2,Backend_Bound.Memory_Bound,19.07,% Slots,,,0.00,5.29,
168.341511463,S0-C2,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.29,
168.341511463,S0-C2,Retiring.Microcode_Sequencer,1.30,% Slots,,idq.ms_uops,0.00,5.16,
168.341511463,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
168.341511463,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.68,% Clocks,,idq.ms_switches,0.00,5.28,
168.341511463,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
168.341511463,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
168.341511463,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.33,% Clocks,,,0.00,5.29,
168.341511463,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
168.341511463,S0-C3,Bad_Speculation,17.39,% Slots,,,0.00,5.29,
168.341511463,S0-C3,Bad_Speculation.Branch_Mispredicts,17.25,% Slots,,br_misp_retired.all_branches,0.00,5.29,
168.341511463,S0-C3,Backend_Bound,31.49,% Slots,,,0.00,5.29,
168.341511463,S0-C3,Backend_Bound.Memory_Bound,28.88,% Slots,,,0.00,5.29,<==
168.341511463,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
168.341511463,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
168.341511463,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
168.341511463,S0-C4,Frontend_Bound,29.51,% Slots,,,0.00,5.29,
168.341511463,S0-C4,Bad_Speculation,13.17,% Slots,,,0.00,5.29,
168.341511463,S0-C4,Backend_Bound,22.48,% Slots,,,0.00,5.29,
168.341511463,S0-C4,Retiring,28.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
168.341511463,S0-C4,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.29,<==
168.341511463,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.48,% Slots,,,0.00,5.29,
168.341511463,S0-C4,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.29,
168.341511463,S0-C4,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.29,
168.341511463,S0-C4,Retiring.Microcode_Sequencer,1.17,% Slots,,idq.ms_uops,0.00,5.15,
168.341511463,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.29,
168.341511463,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
168.341511463,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.29,
168.341511463,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.49,% Core_Clocks,,,0.00,5.29,
168.341511463,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.40,% Clocks,,,0.00,5.3,
168.341511463,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
168.341511463,S0-C5,Frontend_Bound,21.38,% Slots,,,0.00,5.29,
168.341511463,S0-C5,Backend_Bound,39.35,% Slots,,,0.00,5.29,
168.341511463,S0-C5,Retiring,37.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
168.341511463,S0-C5,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.29,
168.341511463,S0-C5,Backend_Bound.Memory_Bound,23.45,% Slots,,,0.00,5.29,
168.341511463,S0-C5,Backend_Bound.Core_Bound,15.90,% Slots,,,0.00,5.29,
168.341511463,S0-C5,Retiring.Microcode_Sequencer,1.53,% Slots,,idq.ms_uops,0.00,5.16,
168.341511463,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
168.341511463,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.29,
168.341511463,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
168.341511463,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.45,% Clocks,,,0.00,5.29,
168.341511463,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
168.341511463,S0-C6,Frontend_Bound,21.98,% Slots,,,0.00,5.29,
168.341511463,S0-C6,Backend_Bound,26.78,% Slots,,,0.00,5.29,
168.341511463,S0-C6,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.29,
168.341511463,S0-C6,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.29,<==
168.341511463,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
168.341511463,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C7,Frontend_Bound,25.73,% Slots,,,0.00,5.29,
168.341511463,S0-C7,Bad_Speculation,10.65,% Slots,,,0.00,5.29,
168.341511463,S0-C7,Backend_Bound,31.33,% Slots,,,0.00,5.29,
168.341511463,S0-C7,Retiring,29.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
168.341511463,S0-C7,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.29,
168.341511463,S0-C7,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.13,
168.341511463,S0-C7,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.28,<==
168.341511463,S0-C7,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.28,
168.341511463,S0-C7,Retiring.Microcode_Sequencer,2.83,% Slots,,idq.ms_uops,0.00,5.16,
168.341511463,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
168.341511463,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.64,% Clocks,,idq.ms_switches,0.00,5.03,
168.341511463,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
168.341511463,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
168.341511463,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.83,% Clocks,,,0.00,5.29,
168.341511463,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C0,Frontend_Bound,20.79,% Slots,,,0.00,5.29,
168.341511463,S1-C0,Backend_Bound,33.31,% Slots,,,0.00,5.29,
168.341511463,S1-C0,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.29,
168.341511463,S1-C0,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.28,
168.341511463,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
168.341511463,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
168.341511463,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C1,Frontend_Bound,28.72,% Slots,,,0.00,5.29,
168.341511463,S1-C1,Bad_Speculation,10.95,% Slots,,,0.00,5.29,
168.341511463,S1-C1,Backend_Bound,24.90,% Slots,,,0.00,5.29,
168.341511463,S1-C1,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,0.00,5.29,<==
168.341511463,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.29,
168.341511463,S1-C1,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.14,
168.341511463,S1-C1,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.29,
168.341511463,S1-C1,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.29,
168.341511463,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.03,
168.341511463,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
168.341511463,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.20,% Core_Clocks,,,0.00,5.3,
168.341511463,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.74,% Core_Clocks,,,0.00,5.29,
168.341511463,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
168.341511463,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C2,Frontend_Bound,23.11,% Slots,,,0.00,5.29,<==
168.341511463,S1-C2,Bad_Speculation,18.49,% Slots,,,0.00,5.29,
168.341511463,S1-C2,Backend_Bound,22.49,% Slots,,,0.00,5.29,
168.341511463,S1-C2,Bad_Speculation.Branch_Mispredicts,18.25,% Slots,,br_misp_retired.all_branches,0.00,5.13,
168.341511463,S1-C2,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.29,
168.341511463,S1-C2,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.29,
168.341511463,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
168.341511463,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
168.341511463,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.39,% Clocks,,,0.00,5.3,
168.341511463,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C3,Backend_Bound,14.49,% Slots,,,0.00,5.29,
168.341511463,S1-C3,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.29,
168.341511463,S1-C3-T0,Backend_Bound.Core_Bound.Divider,24.97,% Clocks,,arith.fpu_div_active,0.00,5.29,
168.341511463,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.48,% Clocks,,,0.00,5.29,<==
168.341511463,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C4,Backend_Bound,24.09,% Slots,,,0.00,5.29,
168.341511463,S1-C4,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.29,
168.341511463,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.67,% Clocks,,,0.00,5.29,<==
168.341511463,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C5,Backend_Bound,26.22,% Slots,,,0.00,5.29,<==
168.341511463,S1-C5,Backend_Bound.Memory_Bound,10.67,% Slots,,,0.00,5.29,
168.341511463,S1-C5,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.29,
168.341511463,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
168.341511463,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.86,% Clocks,,,0.00,5.29,
168.341511463,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C6,Frontend_Bound,26.98,% Slots,,,0.00,5.29,<==
168.341511463,S1-C6,Bad_Speculation,14.96,% Slots,,,0.00,5.29,
168.341511463,S1-C6,Backend_Bound,15.65,% Slots,,,0.00,5.29,
168.341511463,S1-C6,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.12,
168.341511463,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C7,Frontend_Bound,29.12,% Slots,,,0.00,5.29,
168.341511463,S1-C7,Bad_Speculation,13.45,% Slots,,,0.00,5.29,
168.341511463,S1-C7,Backend_Bound,26.38,% Slots,,,0.00,5.29,
168.341511463,S1-C7,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.29,
168.341511463,S1-C7,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.12,
168.341511463,S1-C7,Backend_Bound.Memory_Bound,16.34,% Slots,,,0.00,5.29,
168.341511463,S1-C7,Backend_Bound.Core_Bound,10.03,% Slots,,,0.00,5.29,
168.341511463,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.03,
168.341511463,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
168.341511463,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
168.341511463,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.90,% Clocks,,,0.00,5.29,
168.341511463,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
168.341511463,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
169.814117422,S0-C0,Frontend_Bound,21.00,% Slots,,,0.00,5.16,
169.814117422,S0-C0,Backend_Bound,30.30,% Slots,,,0.00,5.16,
169.814117422,S0-C0,Backend_Bound.Memory_Bound,19.58,% Slots,,,0.00,5.16,
169.814117422,S0-C0,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.16,
169.814117422,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,<==
169.814117422,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.19,% Clocks,,,0.00,5.16,
169.814117422,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C1,Backend_Bound,41.24,% Slots,,,0.00,5.16,
169.814117422,S0-C1,Backend_Bound.Memory_Bound,28.84,% Slots,,,0.00,5.16,
169.814117422,S0-C1,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.16,
169.814117422,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,<==
169.814117422,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C2,Frontend_Bound,28.20,% Slots,,,0.00,5.15,
169.814117422,S0-C2,Bad_Speculation,10.65,% Slots,,,0.00,5.15,
169.814117422,S0-C2,Backend_Bound,23.98,% Slots,,,0.00,5.15,
169.814117422,S0-C2,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S0-C2,Bad_Speculation.Branch_Mispredicts,10.34,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S0-C2,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.15,
169.814117422,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
169.814117422,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
169.814117422,S0-C3,Frontend_Bound,29.92,% Slots,,,0.00,5.15,
169.814117422,S0-C3,Bad_Speculation,11.08,% Slots,,,0.00,5.15,
169.814117422,S0-C3,Backend_Bound,25.21,% Slots,,,0.00,5.15,
169.814117422,S0-C3,Frontend_Bound.Frontend_Latency,23.63,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S0-C3,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S0-C3,Backend_Bound.Memory_Bound,12.83,% Slots,,,0.00,5.15,
169.814117422,S0-C3,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.15,
169.814117422,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
169.814117422,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
169.814117422,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C4,Frontend_Bound,23.18,% Slots,,,0.00,5.15,
169.814117422,S0-C4,Bad_Speculation,11.01,% Slots,,,0.00,5.15,
169.814117422,S0-C4,Backend_Bound,35.14,% Slots,,,0.00,5.15,<==
169.814117422,S0-C4,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S0-C4,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S0-C4,Backend_Bound.Memory_Bound,19.17,% Slots,,,0.00,5.15,
169.814117422,S0-C4,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.15,
169.814117422,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
169.814117422,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
169.814117422,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C5,Frontend_Bound,24.40,% Slots,,,0.00,5.15,
169.814117422,S0-C5,Bad_Speculation,16.69,% Slots,,,0.00,5.15,
169.814117422,S0-C5,Backend_Bound,28.67,% Slots,,,0.00,5.15,
169.814117422,S0-C5,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S0-C5,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S0-C5,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.15,
169.814117422,S0-C5,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.15,
169.814117422,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.17,
169.814117422,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
169.814117422,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
169.814117422,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.91,% Clocks,,,0.00,5.16,<==
169.814117422,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C6,Frontend_Bound,22.79,% Slots,,,0.00,5.15,
169.814117422,S0-C6,Bad_Speculation,16.11,% Slots,,,0.00,5.15,
169.814117422,S0-C6,Backend_Bound,31.95,% Slots,,,0.00,5.15,
169.814117422,S0-C6,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S0-C6,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S0-C6,Backend_Bound.Memory_Bound,38.82,% Slots,,,0.00,5.15,
169.814117422,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
169.814117422,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,<==
169.814117422,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C7,Frontend_Bound,21.67,% Slots,,,0.00,5.16,
169.814117422,S0-C7,Backend_Bound,22.74,% Slots,,,0.00,5.16,
169.814117422,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.55,% Slots,,,0.00,5.16,
169.814117422,S0-C7,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.16,
169.814117422,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,<==
169.814117422,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C0,Frontend_Bound,33.50,% Slots,,,0.00,5.16,
169.814117422,S1-C0,Backend_Bound,26.47,% Slots,,,0.00,5.16,
169.814117422,S1-C0,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.16,<==
169.814117422,S1-C0,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.16,
169.814117422,S1-C0,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.16,
169.814117422,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.43,
169.814117422,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
169.814117422,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
169.814117422,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C1,Bad_Speculation,14.82,% Slots,,,0.00,5.16,
169.814117422,S1-C1,Bad_Speculation.Branch_Mispredicts,14.59,% Slots,,br_misp_retired.all_branches,0.00,5.16,
169.814117422,S1-C1,Backend_Bound,36.15,% Slots,,,0.00,5.16,
169.814117422,S1-C1,Backend_Bound.Memory_Bound,14.86,% Slots,,,0.00,5.16,
169.814117422,S1-C1,Backend_Bound.Core_Bound,21.29,% Slots,,,0.00,5.16,<==
169.814117422,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
169.814117422,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C2,Frontend_Bound,25.55,% Slots,,,0.00,5.16,
169.814117422,S1-C2,Bad_Speculation,16.05,% Slots,,,0.00,5.16,
169.814117422,S1-C2,Backend_Bound,27.39,% Slots,,,0.00,5.16,
169.814117422,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.16,
169.814117422,S1-C2,Bad_Speculation.Branch_Mispredicts,15.94,% Slots,,br_misp_retired.all_branches,0.00,5.16,
169.814117422,S1-C2,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.16,<==
169.814117422,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.10,% Core_Clocks,,,0.00,5.16,
169.814117422,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C3,Frontend_Bound,22.34,% Slots,,,0.00,5.16,
169.814117422,S1-C3,Bad_Speculation,14.36,% Slots,,,0.00,5.16,
169.814117422,S1-C3,Backend_Bound,12.33,% Slots,,,0.00,5.16,
169.814117422,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.21,% Slots,,,0.00,5.16,
169.814117422,S1-C3,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.07,% Core_Clocks,,,0.00,5.16,<==
169.814117422,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C4,Frontend_Bound,29.83,% Slots,,,0.00,5.15,
169.814117422,S1-C4,Bad_Speculation,14.66,% Slots,,,0.00,5.15,
169.814117422,S1-C4,Backend_Bound,23.05,% Slots,,,0.00,5.15,
169.814117422,S1-C4,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S1-C4,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S1-C4,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.15,
169.814117422,S1-C4,Backend_Bound.Core_Bound,11.08,% Slots,,,0.00,5.15,
169.814117422,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.43,
169.814117422,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,<==
169.814117422,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
169.814117422,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.16,% Clocks,,,0.00,5.16,
169.814117422,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C5,Frontend_Bound,29.66,% Slots,,,0.00,5.17,
169.814117422,S1-C5,Bad_Speculation,13.78,% Slots,,,0.00,5.17,
169.814117422,S1-C5,Backend_Bound,16.68,% Slots,,,0.00,5.17,
169.814117422,S1-C5,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.16,
169.814117422,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.17,
169.814117422,S1-C5,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.17,
169.814117422,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.43,
169.814117422,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,<==
169.814117422,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.94,% Core_Clocks,,,0.00,5.41,
169.814117422,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C6,Frontend_Bound,23.78,% Slots,,,0.00,5.15,
169.814117422,S1-C6,Bad_Speculation,14.15,% Slots,,,0.00,5.15,
169.814117422,S1-C6,Backend_Bound,36.80,% Slots,,,0.00,5.15,
169.814117422,S1-C6,Retiring,34.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
169.814117422,S1-C6,Frontend_Bound.Frontend_Latency,22.57,% Slots,,rs_events.empty_end,0.00,5.15,
169.814117422,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.15,
169.814117422,S1-C6,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.15,
169.814117422,S1-C6,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.15,
169.814117422,S1-C6,Backend_Bound.Core_Bound,25.02,% Slots,,,0.00,5.15,<==
169.814117422,S1-C6,Retiring.Microcode_Sequencer,1.56,% Slots,,idq.ms_uops,0.00,5.15,
169.814117422,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.43,
169.814117422,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
169.814117422,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.43,
169.814117422,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.88,% Core_Clocks,,,0.00,5.42,
169.814117422,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.79,% Core_Clocks,,,0.00,5.16,
169.814117422,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
169.814117422,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C7,Frontend_Bound,36.88,% Slots,,,0.00,5.16,
169.814117422,S1-C7,Bad_Speculation,10.22,% Slots,,,0.00,5.16,
169.814117422,S1-C7,Backend_Bound,24.94,% Slots,,,0.00,5.16,
169.814117422,S1-C7,Retiring,28.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
169.814117422,S1-C7,Frontend_Bound.Frontend_Latency,31.94,% Slots,,rs_events.empty_end,0.00,5.16,
169.814117422,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.87,% Slots,,,0.00,5.16,
169.814117422,S1-C7,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.16,
169.814117422,S1-C7,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.16,
169.814117422,S1-C7,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.16,
169.814117422,S1-C7,Retiring.Microcode_Sequencer,1.37,% Slots,,idq.ms_uops,0.00,5.16,
169.814117422,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.44,
169.814117422,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,<==
169.814117422,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.44,
169.814117422,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
169.814117422,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.56,% Clocks,,,0.00,5.16,
169.814117422,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
169.814117422,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
169.814117422,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
169.814117422,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
169.814117422,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
171.381757215,S0-C0,Frontend_Bound,25.12,% Slots,,,0.00,5.35,
171.381757215,S0-C0,Bad_Speculation,13.96,% Slots,,,0.00,5.35,
171.381757215,S0-C0,Backend_Bound,25.88,% Slots,,,0.00,5.35,
171.381757215,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.03,% Slots,,,0.00,5.35,
171.381757215,S0-C0,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.11,
171.381757215,S0-C0,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.1,<==
171.381757215,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.02,% Core_Clocks,,,0.00,5.12,
171.381757215,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.77,% Core_Clocks,,,0.00,5.37,
171.381757215,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C1,Frontend_Bound,25.38,% Slots,,,0.00,5.36,
171.381757215,S0-C1,Bad_Speculation,11.50,% Slots,,,0.00,5.36,
171.381757215,S0-C1,Backend_Bound,28.47,% Slots,,,0.00,5.36,<==
171.381757215,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.79,% Slots,,,0.00,5.36,
171.381757215,S0-C1,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.1,
171.381757215,S0-C1,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.1,
171.381757215,S0-C1,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.1,
171.381757215,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
171.381757215,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C2,Frontend_Bound,24.91,% Slots,,,0.00,5.35,
171.381757215,S0-C2,Backend_Bound,24.54,% Slots,,,0.00,5.35,
171.381757215,S0-C2,Frontend_Bound.Frontend_Latency,16.13,% Slots,,rs_events.empty_end,0.00,5.35,<==
171.381757215,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.35,
171.381757215,S0-C2,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.1,
171.381757215,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.71,% Core_Clocks,,,0.00,5.11,
171.381757215,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.30,% Core_Clocks,,,0.00,5.36,
171.381757215,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C3,Frontend_Bound,24.80,% Slots,,,0.00,5.35,
171.381757215,S0-C3,Bad_Speculation,11.19,% Slots,,,0.00,5.35,
171.381757215,S0-C3,Backend_Bound,32.45,% Slots,,,0.00,5.35,
171.381757215,S0-C3,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.35,
171.381757215,S0-C3,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.35,
171.381757215,S0-C3,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.1,
171.381757215,S0-C3,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.1,<==
171.381757215,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
171.381757215,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C4,Backend_Bound,26.10,% Slots,,,0.00,5.35,
171.381757215,S0-C4,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.1,
171.381757215,S0-C4,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.1,
171.381757215,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
171.381757215,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
171.381757215,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.87,% Clocks,,,0.00,5.36,<==
171.381757215,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C5,Backend_Bound,43.47,% Slots,,,0.00,5.35,
171.381757215,S0-C5,Backend_Bound.Memory_Bound,18.81,% Slots,,,0.00,5.1,
171.381757215,S0-C5,Backend_Bound.Core_Bound,24.66,% Slots,,,0.00,5.1,
171.381757215,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,30.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.08,% Clocks,,,0.00,5.36,<==
171.381757215,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C6,Frontend_Bound,20.99,% Slots,,,0.00,5.35,
171.381757215,S0-C6,Backend_Bound,38.29,% Slots,,,0.00,5.35,<==
171.381757215,S0-C6,Retiring,32.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
171.381757215,S0-C6,Frontend_Bound.Frontend_Latency,17.00,% Slots,,rs_events.empty_end,0.00,5.35,
171.381757215,S0-C6,Backend_Bound.Memory_Bound,17.97,% Slots,,,0.00,5.1,
171.381757215,S0-C6,Backend_Bound.Core_Bound,20.32,% Slots,,,0.00,5.1,
171.381757215,S0-C6,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.11,
171.381757215,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
171.381757215,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.1,
171.381757215,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C7,Frontend_Bound,20.08,% Slots,,,0.00,5.35,
171.381757215,S0-C7,Backend_Bound,16.44,% Slots,,,0.00,5.35,
171.381757215,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.35,<==
171.381757215,S0-C7,Backend_Bound.Core_Bound,11.27,% Slots,,,0.00,5.1,
171.381757215,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.07,% Clocks,,,0.00,5.36,
171.381757215,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C0,Frontend_Bound,34.12,% Slots,,,0.00,5.35,
171.381757215,S1-C0,Bad_Speculation,14.19,% Slots,,,0.00,5.35,
171.381757215,S1-C0,Backend_Bound,15.69,% Slots,,,0.00,5.35,
171.381757215,S1-C0,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.35,<==
171.381757215,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.35,
171.381757215,S1-C0,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.11,
171.381757215,S1-C0,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.1,
171.381757215,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.11,
171.381757215,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
171.381757215,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.17,% Core_Clocks,,,0.00,5.11,
171.381757215,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.36,
171.381757215,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C1,Frontend_Bound,23.36,% Slots,,,0.00,5.36,
171.381757215,S1-C1,Bad_Speculation,15.41,% Slots,,,0.00,5.36,
171.381757215,S1-C1,Backend_Bound,30.96,% Slots,,,0.00,5.36,
171.381757215,S1-C1,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,5.36,
171.381757215,S1-C1,Bad_Speculation.Branch_Mispredicts,15.29,% Slots,,br_misp_retired.all_branches,0.00,5.11,
171.381757215,S1-C1,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.1,
171.381757215,S1-C1,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.1,<==
171.381757215,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
171.381757215,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
171.381757215,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
171.381757215,S1-C2,Frontend_Bound,27.85,% Slots,,,0.00,5.35,
171.381757215,S1-C2,Bad_Speculation,21.13,% Slots,,,0.00,5.35,
171.381757215,S1-C2,Backend_Bound,13.12,% Slots,,,0.00,5.35,
171.381757215,S1-C2,Retiring,25.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
171.381757215,S1-C2,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.35,
171.381757215,S1-C2,Bad_Speculation.Branch_Mispredicts,20.90,% Slots,,br_misp_retired.all_branches,0.00,5.11,
171.381757215,S1-C2,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.1,
171.381757215,S1-C2,Retiring.Microcode_Sequencer,1.54,% Slots,,idq.ms_uops,0.00,5.35,
171.381757215,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
171.381757215,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.11,
171.381757215,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C3,Backend_Bound,55.46,% Slots,,,0.00,5.36,<==
171.381757215,S1-C3,Backend_Bound.Memory_Bound,27.46,% Slots,,,0.00,5.1,
171.381757215,S1-C3,Backend_Bound.Core_Bound,28.00,% Slots,,,0.00,5.1,
171.381757215,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C4,Frontend_Bound,26.65,% Slots,,,0.00,5.36,
171.381757215,S1-C4,Bad_Speculation,18.07,% Slots,,,0.00,5.36,
171.381757215,S1-C4,Backend_Bound,21.69,% Slots,,,0.00,5.36,
171.381757215,S1-C4,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.36,
171.381757215,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.36,
171.381757215,S1-C4,Bad_Speculation.Branch_Mispredicts,17.71,% Slots,,br_misp_retired.all_branches,0.00,5.1,
171.381757215,S1-C4,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.1,
171.381757215,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,<==
171.381757215,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.17,% Core_Clocks,,,0.00,5.35,
171.381757215,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
171.381757215,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
171.381757215,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C5,Frontend_Bound,24.29,% Slots,,,0.00,5.35,
171.381757215,S1-C5,Backend_Bound,33.33,% Slots,,,0.00,5.35,
171.381757215,S1-C5,Frontend_Bound.Frontend_Latency,16.96,% Slots,,rs_events.empty_end,0.00,5.35,
171.381757215,S1-C5,Backend_Bound.Memory_Bound,20.76,% Slots,,,0.00,5.1,
171.381757215,S1-C5,Backend_Bound.Core_Bound,12.57,% Slots,,,0.00,5.1,
171.381757215,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
171.381757215,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
171.381757215,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C6,Frontend_Bound,34.69,% Slots,,,0.00,5.36,
171.381757215,S1-C6,Bad_Speculation,13.29,% Slots,,,0.00,5.36,
171.381757215,S1-C6,Backend_Bound,17.96,% Slots,,,0.00,5.36,
171.381757215,S1-C6,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.36,
171.381757215,S1-C6,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.1,
171.381757215,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.1,
171.381757215,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,<==
171.381757215,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C7,Frontend_Bound,22.18,% Slots,,,0.00,5.36,
171.381757215,S1-C7,Bad_Speculation,12.51,% Slots,,,0.00,5.36,
171.381757215,S1-C7,Backend_Bound,25.95,% Slots,,,0.00,5.36,<==
171.381757215,S1-C7,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.1,
171.381757215,S1-C7,Backend_Bound.Memory_Bound,13.65,% Slots,,,0.00,5.1,
171.381757215,S1-C7,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.1,
171.381757215,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
171.381757215,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.57,% Clocks,,,0.00,5.36,
171.381757215,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
171.381757215,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
172.918604445,S0-C0,Frontend_Bound,21.43,% Slots,,,0.00,5.21,
172.918604445,S0-C0,Backend_Bound,36.55,% Slots,,,0.00,5.21,<==
172.918604445,S0-C0,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
172.918604445,S0-C0,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.2,
172.918604445,S0-C0,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.2,
172.918604445,S0-C0,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.2,
172.918604445,S0-C0,Retiring.Microcode_Sequencer,7.60,% Slots,,idq.ms_uops,0.00,5.21,
172.918604445,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.2,
172.918604445,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.2,
172.918604445,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
172.918604445,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C1,Frontend_Bound,20.06,% Slots,,,0.00,5.2,
172.918604445,S0-C1,Backend_Bound,27.32,% Slots,,,0.00,5.2,<==
172.918604445,S0-C1,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.2,
172.918604445,S0-C1,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.2,
172.918604445,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
172.918604445,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C2,Backend_Bound,31.06,% Slots,,,0.00,5.2,
172.918604445,S0-C2,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.2,
172.918604445,S0-C2,Backend_Bound.Core_Bound,18.57,% Slots,,,0.00,5.2,<==
172.918604445,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
172.918604445,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C3,Bad_Speculation,12.35,% Slots,,,0.00,5.2,
172.918604445,S0-C3,Bad_Speculation.Branch_Mispredicts,12.18,% Slots,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S0-C3,Backend_Bound,29.69,% Slots,,,0.00,5.2,
172.918604445,S0-C3,Backend_Bound.Memory_Bound,17.38,% Slots,,,0.00,5.2,
172.918604445,S0-C3,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.2,
172.918604445,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
172.918604445,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C4,Backend_Bound,47.50,% Slots,,,0.00,5.2,
172.918604445,S0-C4,Backend_Bound.Memory_Bound,29.57,% Slots,,,0.00,5.2,
172.918604445,S0-C4,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.2,
172.918604445,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
172.918604445,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
172.918604445,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C5,Frontend_Bound,23.54,% Slots,,,0.00,5.2,
172.918604445,S0-C5,Backend_Bound,30.14,% Slots,,,0.00,5.2,
172.918604445,S0-C5,Retiring,25.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
172.918604445,S0-C5,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.2,
172.918604445,S0-C5,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.2,
172.918604445,S0-C5,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.2,
172.918604445,S0-C5,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.21,
172.918604445,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.2,
172.918604445,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
172.918604445,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.2,
172.918604445,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
172.918604445,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.96,% Clocks,,,0.00,5.21,<==
172.918604445,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C6,Backend_Bound,48.39,% Slots,,,0.00,5.2,
172.918604445,S0-C6,Backend_Bound.Memory_Bound,35.21,% Slots,,,0.00,5.2,
172.918604445,S0-C6,Backend_Bound.Core_Bound,13.17,% Slots,,,0.00,5.2,
172.918604445,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
172.918604445,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
172.918604445,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C7,Backend_Bound,26.85,% Slots,,,0.00,5.2,
172.918604445,S0-C7,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.2,
172.918604445,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.80,% Clocks,,,0.00,5.2,<==
172.918604445,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C0,Frontend_Bound,34.24,% Slots,,,0.00,5.2,
172.918604445,S1-C0,Bad_Speculation,10.65,% Slots,,,0.00,5.2,
172.918604445,S1-C0,Backend_Bound,18.76,% Slots,,,0.00,5.2,
172.918604445,S1-C0,Frontend_Bound.Frontend_Latency,23.58,% Slots,,rs_events.empty_end,0.00,5.2,<==
172.918604445,S1-C0,Bad_Speculation.Branch_Mispredicts,9.61,% Slots,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S1-C0,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.2,
172.918604445,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.46,
172.918604445,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
172.918604445,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.15,% Clocks,,,0.00,5.2,
172.918604445,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C1,Backend_Bound,48.80,% Slots,,,0.00,5.2,
172.918604445,S1-C1,Backend_Bound.Memory_Bound,36.78,% Slots,,,0.00,5.2,
172.918604445,S1-C1,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.2,
172.918604445,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
172.918604445,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
172.918604445,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C2,Bad_Speculation,13.71,% Slots,,,0.00,5.2,
172.918604445,S1-C2,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S1-C2,Backend_Bound,39.39,% Slots,,,0.00,5.2,<==
172.918604445,S1-C2,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.2,
172.918604445,S1-C2,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.2,
172.918604445,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
172.918604445,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.2,
172.918604445,S1-C3,Bad_Speculation.Branch_Mispredicts,10.32,% Slots,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S1-C3,Backend_Bound.Memory_Bound,27.33,% Slots,,,0.00,5.2,
172.918604445,S1-C3,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.2,
172.918604445,S1-C3,Bad_Speculation,11.57,% Slots,,,0.00,5.2,
172.918604445,S1-C3,Backend_Bound,40.55,% Slots,,,0.00,5.2,
172.918604445,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.05,% Core_Clocks,,,0.00,5.21,
172.918604445,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
172.918604445,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C4,Frontend_Bound,24.12,% Slots,,,0.00,5.2,
172.918604445,S1-C4,Bad_Speculation,12.49,% Slots,,,0.00,5.2,
172.918604445,S1-C4,Backend_Bound,27.03,% Slots,,,0.00,5.2,
172.918604445,S1-C4,Retiring,37.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
172.918604445,S1-C4,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.2,
172.918604445,S1-C4,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S1-C4,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.2,
172.918604445,S1-C4,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.2,
172.918604445,S1-C4,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.2,<==
172.918604445,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
172.918604445,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,0.00,5.46,
172.918604445,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
172.918604445,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C5,Bad_Speculation,12.80,% Slots,,,0.00,5.2,
172.918604445,S1-C5,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.2,
172.918604445,S1-C5,Backend_Bound,34.78,% Slots,,,0.00,5.2,
172.918604445,S1-C5,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.2,
172.918604445,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
172.918604445,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C6,Frontend_Bound,30.45,% Slots,,,0.00,5.2,
172.918604445,S1-C6,Backend_Bound,30.54,% Slots,,,0.00,5.2,
172.918604445,S1-C6,Retiring,29.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
172.918604445,S1-C6,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.2,
172.918604445,S1-C6,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.2,
172.918604445,S1-C6,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.2,
172.918604445,S1-C6,Retiring.Microcode_Sequencer,2.91,% Slots,,idq.ms_uops,0.00,5.2,
172.918604445,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
172.918604445,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.47,
172.918604445,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
172.918604445,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C7,Frontend_Bound,20.68,% Slots,,,0.00,5.21,
172.918604445,S1-C7,Backend_Bound,20.93,% Slots,,,0.00,5.21,
172.918604445,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.62,% Slots,,,0.00,5.21,
172.918604445,S1-C7,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.21,
172.918604445,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.01,% Clocks,,,0.00,5.21,<==
172.918604445,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
172.918604445,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
174.446447176,S0-C0,Frontend_Bound,26.26,% Slots,,,0.00,5.24,<==
174.446447176,S0-C0,Backend_Bound,21.40,% Slots,,,0.00,5.24,
174.446447176,S0-C0,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.24,
174.446447176,S0-C0,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.24,
174.446447176,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C1,Frontend_Bound,24.58,% Slots,,,0.00,5.24,
174.446447176,S0-C1,Backend_Bound,35.16,% Slots,,,0.00,5.24,
174.446447176,S0-C1,Retiring,27.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
174.446447176,S0-C1,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.23,
174.446447176,S0-C1,Backend_Bound.Memory_Bound,28.63,% Slots,,,0.00,5.23,
174.446447176,S0-C1,Retiring.Microcode_Sequencer,4.16,% Slots,,idq.ms_uops,0.00,5.24,
174.446447176,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.24,
174.446447176,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
174.446447176,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.24,
174.446447176,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
174.446447176,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C2,Bad_Speculation,10.59,% Slots,,,0.00,5.24,
174.446447176,S0-C2,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.24,
174.446447176,S0-C2,Backend_Bound,45.67,% Slots,,,0.00,5.24,<==
174.446447176,S0-C2,Retiring,41.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
174.446447176,S0-C2,Backend_Bound.Memory_Bound,22.84,% Slots,,,0.00,5.23,
174.446447176,S0-C2,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.23,
174.446447176,S0-C2,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.24,
174.446447176,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.24,
174.446447176,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
174.446447176,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.04,% Clocks,,,0.00,5.24,
174.446447176,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C3,Backend_Bound,26.47,% Slots,,,0.00,5.24,<==
174.446447176,S0-C3,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.24,
174.446447176,S0-C3,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.24,
174.446447176,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
174.446447176,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.20,% Clocks,,,0.00,5.23,
174.446447176,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C4,Backend_Bound,78.56,% Slots,,,0.00,5.24,
174.446447176,S0-C4,Backend_Bound.Memory_Bound,66.86,% Slots,,,0.00,5.24,
174.446447176,S0-C4,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.24,
174.446447176,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,30.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
174.446447176,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
174.446447176,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C5,Backend_Bound,64.62,% Slots,,,0.00,5.24,
174.446447176,S0-C5,Backend_Bound.Memory_Bound,45.18,% Slots,,,0.00,5.23,
174.446447176,S0-C5,Backend_Bound.Core_Bound,19.44,% Slots,,,0.00,5.23,
174.446447176,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,49.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
174.446447176,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C6,Backend_Bound,44.05,% Slots,,,0.00,5.24,
174.446447176,S0-C6,Retiring,37.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
174.446447176,S0-C6,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.23,
174.446447176,S0-C6,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.23,<==
174.446447176,S0-C6,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.24,
174.446447176,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.24,
174.446447176,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
174.446447176,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C7,Backend_Bound,31.22,% Slots,,,0.00,5.24,
174.446447176,S0-C7,Backend_Bound.Memory_Bound,10.25,% Slots,,,0.00,5.23,
174.446447176,S0-C7,Backend_Bound.Core_Bound,20.96,% Slots,,,0.00,5.23,
174.446447176,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
174.446447176,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.32,% Clocks,,,0.00,5.24,<==
174.446447176,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C0,Frontend_Bound,31.27,% Slots,,,0.00,5.24,
174.446447176,S1-C0,Backend_Bound,27.78,% Slots,,,0.00,5.24,
174.446447176,S1-C0,Retiring,37.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
174.446447176,S1-C0,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.24,
174.446447176,S1-C0,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.24,
174.446447176,S1-C0,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,0.00,5.24,<==
174.446447176,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.24,
174.446447176,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,26.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
174.446447176,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C1,Backend_Bound,69.71,% Slots,,,0.00,5.24,
174.446447176,S1-C1,Backend_Bound.Memory_Bound,56.25,% Slots,,,0.00,5.23,
174.446447176,S1-C1,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.23,
174.446447176,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,35.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
174.446447176,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
174.446447176,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C2,Backend_Bound,21.25,% Slots,,,0.00,5.24,
174.446447176,S1-C2,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.24,
174.446447176,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.10,% Clocks,,,0.00,5.23,<==
174.446447176,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C3,Frontend_Bound,23.17,% Slots,,,0.00,5.24,
174.446447176,S1-C3,Bad_Speculation,11.53,% Slots,,,0.00,5.24,
174.446447176,S1-C3,Backend_Bound,32.64,% Slots,,,0.00,5.24,
174.446447176,S1-C3,Retiring,34.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
174.446447176,S1-C3,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.22,
174.446447176,S1-C3,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.24,
174.446447176,S1-C3,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.22,
174.446447176,S1-C3,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.22,
174.446447176,S1-C3,Retiring.Microcode_Sequencer,3.67,% Slots,,idq.ms_uops,0.00,5.24,<==
174.446447176,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
174.446447176,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.23,
174.446447176,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
174.446447176,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.34,% Clocks,,,0.00,5.23,
174.446447176,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
174.446447176,S1-C4,Bad_Speculation,13.53,% Slots,,,0.00,5.24,
174.446447176,S1-C4,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.24,
174.446447176,S1-C4,Backend_Bound,46.06,% Slots,,,0.00,5.24,
174.446447176,S1-C4,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.23,
174.446447176,S1-C4,Backend_Bound.Core_Bound,29.93,% Slots,,,0.00,5.23,<==
174.446447176,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
174.446447176,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
174.446447176,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C5,Backend_Bound,60.19,% Slots,,,0.00,5.24,
174.446447176,S1-C5,Backend_Bound.Memory_Bound,42.96,% Slots,,,0.00,5.24,
174.446447176,S1-C5,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.24,
174.446447176,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
174.446447176,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.79,% Clocks,,,0.00,5.23,
174.446447176,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C6,Backend_Bound,27.14,% Slots,,,0.00,5.24,
174.446447176,S1-C6,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.23,
174.446447176,S1-C6,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.23,<==
174.446447176,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
174.446447176,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
174.446447176,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C7,Frontend_Bound,28.64,% Slots,,,0.00,5.24,
174.446447176,S1-C7,Backend_Bound,33.21,% Slots,,,0.00,5.24,
174.446447176,S1-C7,Retiring,28.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
174.446447176,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.21,% Slots,,,0.00,5.24,
174.446447176,S1-C7,Backend_Bound.Memory_Bound,23.04,% Slots,,,0.00,5.23,
174.446447176,S1-C7,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.23,
174.446447176,S1-C7,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.24,
174.446447176,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.15,% Clocks,,idq.ms_switches,0.00,5.23,
174.446447176,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.00,% Core_Clocks,,,0.00,5.24,
174.446447176,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
174.446447176,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.88,% Clocks,,,0.00,5.23,
174.446447176,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
174.446447176,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
175.955603331,S0-C0,Frontend_Bound,20.70,% Slots,,,0.00,5.29,
175.955603331,S0-C0,Backend_Bound,19.21,% Slots,,,0.00,5.29,
175.955603331,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.29,
175.955603331,S0-C0,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.03,
175.955603331,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.21,% Core_Clocks,,,0.00,5.28,
175.955603331,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.34,% Core_Clocks,,,0.00,5.3,<==
175.955603331,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.72,% Clocks,,,0.00,5.3,
175.955603331,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C1,Backend_Bound,49.63,% Slots,,,0.00,5.29,<==
175.955603331,S0-C1,Backend_Bound.Memory_Bound,26.70,% Slots,,,0.00,5.03,
175.955603331,S0-C1,Backend_Bound.Core_Bound,22.93,% Slots,,,0.00,5.03,
175.955603331,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,30.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
175.955603331,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C2,Frontend_Bound,25.04,% Slots,,,0.00,5.29,
175.955603331,S0-C2,Backend_Bound,39.36,% Slots,,,0.00,5.29,
175.955603331,S0-C2,Retiring,32.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
175.955603331,S0-C2,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.29,
175.955603331,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.68,% Slots,,,0.00,5.29,
175.955603331,S0-C2,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.02,
175.955603331,S0-C2,Backend_Bound.Core_Bound,27.39,% Slots,,,0.00,5.02,<==
175.955603331,S0-C2,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.29,
175.955603331,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
175.955603331,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.3,
175.955603331,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.88,% Core_Clocks,,,0.00,5.31,
175.955603331,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
175.955603331,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C3,Frontend_Bound,24.37,% Slots,,,0.00,5.29,
175.955603331,S0-C3,Backend_Bound,38.01,% Slots,,,0.00,5.29,
175.955603331,S0-C3,Retiring,25.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
175.955603331,S0-C3,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.29,
175.955603331,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.02,% Slots,,,0.00,5.29,
175.955603331,S0-C3,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.03,
175.955603331,S0-C3,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.03,<==
175.955603331,S0-C3,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.3,
175.955603331,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
175.955603331,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.81,% Clocks,,idq.ms_switches,0.00,5.29,
175.955603331,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
175.955603331,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C4,Frontend_Bound,21.63,% Slots,,,0.00,5.29,
175.955603331,S0-C4,Backend_Bound,41.38,% Slots,,,0.00,5.29,<==
175.955603331,S0-C4,Retiring,20.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
175.955603331,S0-C4,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.29,
175.955603331,S0-C4,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.03,
175.955603331,S0-C4,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.03,
175.955603331,S0-C4,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.29,
175.955603331,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
175.955603331,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.58,% Clocks,,idq.ms_switches,0.00,5.3,
175.955603331,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
175.955603331,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C5,Backend_Bound,21.81,% Slots,,,0.00,5.29,
175.955603331,S0-C5,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.03,<==
175.955603331,S0-C5-T0,Backend_Bound.Core_Bound.Divider,33.28,% Clocks,,arith.fpu_div_active,0.00,5.3,
175.955603331,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.26,% Clocks,,,0.00,5.3,
175.955603331,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C6,Frontend_Bound,23.73,% Slots,,,0.00,5.29,
175.955603331,S0-C6,Backend_Bound,15.42,% Slots,,,0.00,5.29,
175.955603331,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.29,<==
175.955603331,S0-C6,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,5.02,
175.955603331,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.69,% Clocks,,,0.00,5.29,
175.955603331,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S0-C7,Backend_Bound,34.55,% Slots,,,0.00,5.3,<==
175.955603331,S0-C7,Backend_Bound.Memory_Bound,15.79,% Slots,,,0.00,5.03,
175.955603331,S0-C7,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.03,
175.955603331,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
175.955603331,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S1-C0,Frontend_Bound,25.73,% Slots,,,0.00,5.3,
175.955603331,S1-C0,Backend_Bound,24.50,% Slots,,,0.00,5.3,
175.955603331,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.26,% Slots,,,0.00,5.3,
175.955603331,S1-C0,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.04,
175.955603331,S1-C0,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.04,
175.955603331,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.37,% Core_Clocks,,,0.00,5.28,<==
175.955603331,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.51,% Core_Clocks,,,0.00,5.3,
175.955603331,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
175.955603331,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S1-C1,Frontend_Bound,20.73,% Slots,,,0.00,5.3,
175.955603331,S1-C1,Bad_Speculation,12.65,% Slots,,,0.00,5.3,
175.955603331,S1-C1,Backend_Bound,29.10,% Slots,,,0.00,5.3,
175.955603331,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.3,
175.955603331,S1-C1,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.3,
175.955603331,S1-C1,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.03,
175.955603331,S1-C1,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.03,<==
175.955603331,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.34,% Core_Clocks,,,0.00,5.28,
175.955603331,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.89,% Core_Clocks,,,0.00,5.31,
175.955603331,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C2,Backend_Bound,27.11,% Slots,,,0.00,5.29,
175.955603331,S1-C2,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.03,
175.955603331,S1-C2,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.03,
175.955603331,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
175.955603331,S1-C2-T0,Backend_Bound.Core_Bound.Divider,25.52,% Clocks,,arith.fpu_div_active,0.00,5.29,
175.955603331,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.43,% Clocks,,,0.00,5.3,<==
175.955603331,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S1-C3,Backend_Bound,34.69,% Slots,,,0.00,5.29,<==
175.955603331,S1-C3,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.03,
175.955603331,S1-C3,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.03,
175.955603331,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
175.955603331,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S1-C4,Bad_Speculation,16.64,% Slots,,,0.00,5.29,
175.955603331,S1-C4,Bad_Speculation.Branch_Mispredicts,16.40,% Slots,,br_misp_retired.all_branches,0.00,5.29,
175.955603331,S1-C4,Backend_Bound,28.54,% Slots,,,0.00,5.29,
175.955603331,S1-C4,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.03,
175.955603331,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.23,% Clocks,,,0.00,5.3,<==
175.955603331,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S1-C5,Backend_Bound,37.09,% Slots,,,0.00,5.29,
175.955603331,S1-C5,Backend_Bound.Memory_Bound,12.26,% Slots,,,0.00,5.03,
175.955603331,S1-C5,Backend_Bound.Core_Bound,24.84,% Slots,,,0.00,5.03,<==
175.955603331,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
175.955603331,S1-C6,Backend_Bound,25.66,% Slots,,,0.00,5.29,
175.955603331,S1-C6,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.03,<==
175.955603331,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C7,Backend_Bound,59.44,% Slots,,,0.00,5.29,
175.955603331,S1-C7,Backend_Bound.Memory_Bound,46.74,% Slots,,,0.00,5.03,
175.955603331,S1-C7,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.03,
175.955603331,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,21.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
175.955603331,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.95,% Clocks,,,0.00,5.3,
175.955603331,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
175.955603331,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
175.955603331,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
175.955603331,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
175.955603331,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
177.455605941,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.33,
177.455605941,S0-C0,Backend_Bound.Memory_Bound,16.92,% Slots,,,0.00,5.32,
177.455605941,S0-C0,Backend_Bound.Core_Bound,20.28,% Slots,,,0.00,5.32,
177.455605941,S0-C0,Backend_Bound,37.21,% Slots,,,0.00,5.33,<==
177.455605941,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.38,% Core_Clocks,,,0.00,5.34,
177.455605941,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
177.455605941,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
177.455605941,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
177.455605941,S0-C1,Frontend_Bound,24.03,% Slots,,,0.00,5.33,
177.455605941,S0-C1,Bad_Speculation,15.35,% Slots,,,0.00,5.33,
177.455605941,S0-C1,Backend_Bound,14.31,% Slots,,,0.00,5.33,
177.455605941,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.33,
177.455605941,S0-C1,Bad_Speculation.Branch_Mispredicts,15.24,% Slots,,br_misp_retired.all_branches,0.00,5.07,
177.455605941,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.04,% Core_Clocks,,,0.00,5.34,
177.455605941,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.96,% Core_Clocks,,,0.00,5.34,<==
177.455605941,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
177.455605941,S0-C2,Frontend_Bound,23.16,% Slots,,,0.00,5.33,
177.455605941,S0-C2,Backend_Bound,25.24,% Slots,,,0.00,5.33,
177.455605941,S0-C2,Retiring,48.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
177.455605941,S0-C2,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.33,
177.455605941,S0-C2,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.32,
177.455605941,S0-C2,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.32,
177.455605941,S0-C2,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.07,<==
177.455605941,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.12,
177.455605941,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.67,% Clocks,,,0.00,5.33,
177.455605941,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C3,Backend_Bound,24.02,% Slots,,,0.00,5.33,
177.455605941,S0-C3,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.32,
177.455605941,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.22,% Clocks,,,0.00,5.33,<==
177.455605941,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
177.455605941,S0-C4,Backend_Bound,20.57,% Slots,,,0.00,5.33,
177.455605941,S0-C4,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.32,<==
177.455605941,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C5,Backend_Bound,30.56,% Slots,,,0.00,5.33,
177.455605941,S0-C5,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.32,
177.455605941,S0-C5,Backend_Bound.Core_Bound,20.40,% Slots,,,0.00,5.32,<==
177.455605941,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
177.455605941,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.93,% Clocks,,arith.fpu_div_active,0.00,5.33,
177.455605941,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.65,% Clocks,,,0.00,5.33,
177.455605941,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
177.455605941,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.31,% Slots,,,0.00,5.33,
177.455605941,S0-C6,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.07,
177.455605941,S0-C6,Backend_Bound.Memory_Bound,19.85,% Slots,,,0.00,5.32,
177.455605941,S0-C6,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.32,
177.455605941,S0-C6,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.07,
177.455605941,S0-C6,Bad_Speculation,13.36,% Slots,,,0.00,5.33,
177.455605941,S0-C6,Backend_Bound,41.83,% Slots,,,0.00,5.33,<==
177.455605941,S0-C6,Retiring,40.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
177.455605941,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.06,
177.455605941,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.54,% Core_Clocks,,,0.00,5.34,
177.455605941,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
177.455605941,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C7,Backend_Bound,18.69,% Slots,,,0.00,5.33,
177.455605941,S0-C7,Backend_Bound.Core_Bound,11.20,% Slots,,,0.00,5.32,<==
177.455605941,S0-C7-T0,Backend_Bound.Core_Bound.Divider,34.94,% Clocks,,arith.fpu_div_active,0.00,5.33,
177.455605941,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.01,% Clocks,,,0.00,5.33,
177.455605941,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C0,Frontend_Bound,29.33,% Slots,,,0.00,5.33,
177.455605941,S1-C0,Backend_Bound,22.53,% Slots,,,0.00,5.33,
177.455605941,S1-C0,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.33,<==
177.455605941,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.33,
177.455605941,S1-C0,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.32,
177.455605941,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.06,
177.455605941,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.26,
177.455605941,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.68,% Core_Clocks,,,0.00,5.33,
177.455605941,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.21,% Core_Clocks,,,0.00,5.33,
177.455605941,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C1,Backend_Bound,23.01,% Slots,,,0.00,5.33,
177.455605941,S1-C1,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.32,
177.455605941,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.57,% Clocks,,,0.00,5.33,<==
177.455605941,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
177.455605941,S1-C2,Backend_Bound,40.40,% Slots,,,0.00,5.33,
177.455605941,S1-C2,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.32,
177.455605941,S1-C2,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.32,
177.455605941,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,27.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
177.455605941,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C3,Backend_Bound,24.17,% Slots,,,0.00,5.33,
177.455605941,S1-C3,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.32,
177.455605941,S1-C3-T0,Backend_Bound.Core_Bound.Divider,31.42,% Clocks,,arith.fpu_div_active,0.00,5.34,
177.455605941,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.38,% Clocks,,,0.00,5.33,<==
177.455605941,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C4,Backend_Bound,34.90,% Slots,,,0.00,5.33,
177.455605941,S1-C4,Backend_Bound.Core_Bound,26.02,% Slots,,,0.00,5.32,<==
177.455605941,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C5,Backend_Bound,35.57,% Slots,,,0.00,5.33,
177.455605941,S1-C5,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.32,
177.455605941,S1-C5,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.32,
177.455605941,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
177.455605941,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C6,Backend_Bound,52.47,% Slots,,,0.00,5.33,
177.455605941,S1-C6,Backend_Bound.Memory_Bound,31.30,% Slots,,,0.00,5.32,<==
177.455605941,S1-C6,Backend_Bound.Core_Bound,21.18,% Slots,,,0.00,5.32,
177.455605941,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C7,Frontend_Bound,23.83,% Slots,,,0.00,5.33,
177.455605941,S1-C7,Bad_Speculation,11.22,% Slots,,,0.00,5.33,
177.455605941,S1-C7,Backend_Bound,36.54,% Slots,,,0.00,5.33,
177.455605941,S1-C7,Retiring,45.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
177.455605941,S1-C7,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.33,
177.455605941,S1-C7,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.07,
177.455605941,S1-C7,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.32,
177.455605941,S1-C7,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.32,
177.455605941,S1-C7,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.06,<==
177.455605941,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.26,
177.455605941,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.93,% Clocks,,idq.ms_switches,0.00,5.06,
177.455605941,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
177.455605941,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
177.455605941,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
177.455605941,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
177.455605941,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
177.455605941,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
178.961087064,S0-C0,Backend_Bound,50.16,% Slots,,,0.00,5.04,
178.961087064,S0-C0,Backend_Bound.Memory_Bound,32.76,% Slots,,,0.00,5.04,
178.961087064,S0-C0,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.04,
178.961087064,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
178.961087064,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
178.961087064,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
178.961087064,S0-C1,Backend_Bound,33.52,% Slots,,,0.00,5.05,
178.961087064,S0-C1,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.05,
178.961087064,S0-C1,Backend_Bound.Core_Bound,22.08,% Slots,,,0.00,5.05,
178.961087064,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
178.961087064,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.27,% Clocks,,,0.00,5.06,<==
178.961087064,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C2,Backend_Bound,37.23,% Slots,,,0.00,5.04,
178.961087064,S0-C2,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.04,
178.961087064,S0-C2,Backend_Bound.Core_Bound,22.30,% Slots,,,0.00,5.04,
178.961087064,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,26.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
178.961087064,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.96,% Clocks,,,0.00,5.05,<==
178.961087064,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C3,Frontend_Bound,20.18,% Slots,,,0.00,5.05,
178.961087064,S0-C3,Backend_Bound,35.92,% Slots,,,0.00,5.05,<==
178.961087064,S0-C3,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.05,
178.961087064,S0-C3,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.05,
178.961087064,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
178.961087064,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.32,% Clocks,,,0.00,5.06,
178.961087064,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
178.961087064,S0-C4,Backend_Bound,34.80,% Slots,,,0.00,5.05,
178.961087064,S0-C4,Backend_Bound.Core_Bound,25.59,% Slots,,,0.00,5.05,
178.961087064,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.23,% Clocks,,,0.00,5.05,<==
178.961087064,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C5,Backend_Bound,30.56,% Slots,,,0.00,5.05,
178.961087064,S0-C5,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.05,
178.961087064,S0-C5,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.05,<==
178.961087064,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
178.961087064,S0-C5-T0,Backend_Bound.Core_Bound.Divider,24.21,% Clocks,,arith.fpu_div_active,0.00,5.31,
178.961087064,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.39,% Clocks,,,0.00,5.05,
178.961087064,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C6,Backend_Bound,36.01,% Slots,,,0.00,5.05,
178.961087064,S0-C6,Retiring,28.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
178.961087064,S0-C6,Backend_Bound.Core_Bound,27.02,% Slots,,,0.00,5.05,
178.961087064,S0-C6,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.05,
178.961087064,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.31,
178.961087064,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.50,% Clocks,,,0.00,5.06,<==
178.961087064,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C7,Backend_Bound,32.29,% Slots,,,0.00,5.05,
178.961087064,S0-C7,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.05,
178.961087064,S0-C7,Backend_Bound.Core_Bound,20.30,% Slots,,,0.00,5.05,
178.961087064,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
178.961087064,S0-C7-T0,Backend_Bound.Core_Bound.Divider,23.93,% Clocks,,arith.fpu_div_active,0.00,5.31,
178.961087064,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.12,% Clocks,,,0.00,5.05,<==
178.961087064,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C0,Frontend_Bound,24.62,% Slots,,,0.00,5.04,
178.961087064,S1-C0,Backend_Bound,27.38,% Slots,,,0.00,5.04,<==
178.961087064,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,5.04,
178.961087064,S1-C0,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.04,
178.961087064,S1-C0,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.04,
178.961087064,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.85,% Core_Clocks,,,0.00,5.31,
178.961087064,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.60,% Core_Clocks,,,0.00,5.32,
178.961087064,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.961087064,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.05,% Clocks,,,0.00,5.05,
178.961087064,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
178.961087064,S1-C1,Backend_Bound,26.38,% Slots,,,0.00,5.05,
178.961087064,S1-C1,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.05,
178.961087064,S1-C1-T0,Backend_Bound.Core_Bound.Divider,21.30,% Clocks,,arith.fpu_div_active,0.00,5.31,
178.961087064,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.11,% Clocks,,,0.00,5.05,<==
178.961087064,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C2,Backend_Bound,54.91,% Slots,,,0.00,5.05,<==
178.961087064,S1-C2,Backend_Bound.Memory_Bound,25.05,% Slots,,,0.00,5.05,
178.961087064,S1-C2,Backend_Bound.Core_Bound,29.85,% Slots,,,0.00,5.05,
178.961087064,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,33.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.961087064,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.28,% Clocks,,,0.00,5.05,
178.961087064,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
178.961087064,S1-C3,Backend_Bound,62.31,% Slots,,,0.00,5.05,
178.961087064,S1-C3,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.05,
178.961087064,S1-C3,Backend_Bound.Core_Bound,49.79,% Slots,,,0.00,5.05,
178.961087064,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.38,% Clocks,,,0.00,5.05,<==
178.961087064,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C4,Backend_Bound,39.86,% Slots,,,0.00,5.05,
178.961087064,S1-C4,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.05,
178.961087064,S1-C4,Backend_Bound.Core_Bound,24.71,% Slots,,,0.00,5.05,
178.961087064,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
178.961087064,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.11,% Clocks,,,0.00,5.05,<==
178.961087064,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C5,Backend_Bound,57.05,% Slots,,,0.00,5.05,<==
178.961087064,S1-C5,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.05,
178.961087064,S1-C5,Backend_Bound.Core_Bound,30.03,% Slots,,,0.00,5.05,
178.961087064,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.64,% Clocks,,,0.00,5.05,
178.961087064,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C6,Backend_Bound,68.45,% Slots,,,0.00,5.05,
178.961087064,S1-C6,Retiring,26.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
178.961087064,S1-C6,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.05,
178.961087064,S1-C6,Backend_Bound.Core_Bound,56.71,% Slots,,,0.00,5.05,
178.961087064,S1-C6,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.05,
178.961087064,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.46,% Clocks,,idq.ms_switches,0.00,5.32,
178.961087064,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.961087064,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.35,% Clocks,,,0.00,5.06,<==
178.961087064,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
178.961087064,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.05,
178.961087064,S1-C7,Backend_Bound.Core_Bound,17.16,% Slots,,,0.00,5.05,
178.961087064,S1-C7,Backend_Bound,23.42,% Slots,,,0.00,5.05,
178.961087064,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.19,% Core_Clocks,,,0.00,5.31,
178.961087064,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.99,% Core_Clocks,,,0.00,5.31,
178.961087064,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.13,% Clocks,,,0.00,5.05,<==
178.961087064,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
178.961087064,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
178.961087064,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
178.961087064,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
178.961087064,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
178.961087064,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
178.961087064,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
180.45713618,S0-C0,Backend_Bound,52.61,% Slots,,,0.00,5.08,
180.45713618,S0-C0,Backend_Bound.Memory_Bound,31.97,% Slots,,,0.00,5.08,
180.45713618,S0-C0,Backend_Bound.Core_Bound,20.64,% Slots,,,0.00,5.08,
180.45713618,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
180.45713618,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C1,Backend_Bound,46.28,% Slots,,,0.00,5.08,
180.45713618,S0-C1,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.08,
180.45713618,S0-C1,Backend_Bound.Core_Bound,31.92,% Slots,,,0.00,5.08,
180.45713618,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
180.45713618,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
180.45713618,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.84,% Clocks,,,0.00,5.08,<==
180.45713618,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C2,Frontend_Bound,25.45,% Slots,,,0.00,5.07,
180.45713618,S0-C2,Backend_Bound,45.94,% Slots,,,0.00,5.07,
180.45713618,S0-C2,Retiring,39.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
180.45713618,S0-C2,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.07,
180.45713618,S0-C2,Backend_Bound.Memory_Bound,64.50,% Slots,,,0.00,5.07,
180.45713618,S0-C2,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.35,
180.45713618,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
180.45713618,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.34,
180.45713618,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
180.45713618,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C3,Frontend_Bound,20.42,% Slots,,,0.00,5.07,
180.45713618,S0-C3,Backend_Bound,46.98,% Slots,,,0.00,5.07,
180.45713618,S0-C3,Frontend_Bound.Frontend_Bandwidth,50.27,% Slots,,,0.00,5.07,
180.45713618,S0-C3,Backend_Bound.Core_Bound,95.05,% Slots,,,0.00,5.07,<==
180.45713618,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.18,% Core_Clocks,,,0.00,5.08,
180.45713618,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C4,Frontend_Bound.Frontend_Bandwidth,45.58,% Slots,,,0.00,5.08,
180.45713618,S0-C4,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.08,
180.45713618,S0-C4,Backend_Bound.Core_Bound,29.02,% Slots,,,0.00,5.08,<==
180.45713618,S0-C4,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.34,
180.45713618,S0-C4,Backend_Bound,41.73,% Slots,,,0.00,5.08,
180.45713618,S0-C4,Retiring,27.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
180.45713618,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.35,
180.45713618,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.37,% Core_Clocks,,,0.00,5.08,
180.45713618,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C5,Backend_Bound,18.20,% Slots,,,0.00,5.08,
180.45713618,S0-C5,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.08,<==
180.45713618,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.55,% Clocks,,arith.fpu_div_active,0.00,5.35,
180.45713618,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.75,% Clocks,,,0.00,5.08,
180.45713618,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C6,Backend_Bound,31.72,% Slots,,,0.00,5.08,
180.45713618,S0-C6,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.08,
180.45713618,S0-C6,Backend_Bound.Core_Bound,20.46,% Slots,,,0.00,5.08,
180.45713618,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
180.45713618,S0-C6-T0,Backend_Bound.Core_Bound.Divider,21.74,% Clocks,,arith.fpu_div_active,0.00,5.35,
180.45713618,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.21,% Clocks,,,0.00,5.08,<==
180.45713618,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C7,Backend_Bound,41.97,% Slots,,,0.00,5.08,
180.45713618,S0-C7,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.08,
180.45713618,S0-C7,Backend_Bound.Core_Bound,23.90,% Slots,,,0.00,5.08,<==
180.45713618,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,26.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S1-C0,Backend_Bound,43.85,% Slots,,,0.00,5.08,<==
180.45713618,S1-C0,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.08,
180.45713618,S1-C0,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.08,
180.45713618,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C1,Backend_Bound,26.35,% Slots,,,0.00,5.08,
180.45713618,S1-C1,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.08,
180.45713618,S1-C1-T0,Backend_Bound.Core_Bound.Divider,33.13,% Clocks,,arith.fpu_div_active,0.00,5.35,<==
180.45713618,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.14,% Clocks,,,0.00,5.08,
180.45713618,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C2,Frontend_Bound,22.94,% Slots,,,0.00,5.08,
180.45713618,S1-C2,Backend_Bound,46.10,% Slots,,,0.00,5.08,<==
180.45713618,S1-C2,Retiring,31.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
180.45713618,S1-C2,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,0.00,5.08,
180.45713618,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.94,% Slots,,,0.00,5.08,
180.45713618,S1-C2,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.08,
180.45713618,S1-C2,Backend_Bound.Core_Bound,24.31,% Slots,,,0.00,5.08,
180.45713618,S1-C2,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.34,
180.45713618,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
180.45713618,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.35,
180.45713618,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.96,% Core_Clocks,,,0.00,5.08,
180.45713618,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C3,Frontend_Bound,26.70,% Slots,,,0.00,5.07,
180.45713618,S1-C3,Bad_Speculation,10.89,% Slots,,,0.00,5.07,
180.45713618,S1-C3,Backend_Bound,40.63,% Slots,,,0.00,5.07,<==
180.45713618,S1-C3,Retiring,32.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
180.45713618,S1-C3,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.07,
180.45713618,S1-C3,Retiring.Microcode_Sequencer,15.48,% Slots,,idq.ms_uops,0.00,5.34,
180.45713618,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.97,% Clocks,,idq.ms_switches,0.00,5.35,
180.45713618,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S1-C4,Backend_Bound,25.97,% Slots,,,0.00,5.08,
180.45713618,S1-C4,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.08,<==
180.45713618,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.70,% Clocks,,arith.fpu_div_active,0.00,5.35,
180.45713618,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.87,% Clocks,,,0.00,5.08,
180.45713618,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C5,Backend_Bound,37.64,% Slots,,,0.00,5.07,
180.45713618,S1-C5,Backend_Bound.Memory_Bound,24.41,% Slots,,,0.00,5.07,<==
180.45713618,S1-C5,Backend_Bound.Core_Bound,13.24,% Slots,,,0.00,5.07,
180.45713618,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
180.45713618,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
180.45713618,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.87,% Clocks,,,0.00,5.08,
180.45713618,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S1-C6,Frontend_Bound,29.25,% Slots,,,0.00,5.08,
180.45713618,S1-C6,Backend_Bound,23.97,% Slots,,,0.00,5.08,
180.45713618,S1-C6,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.08,<==
180.45713618,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.08,
180.45713618,S1-C6,Backend_Bound.Memory_Bound,12.80,% Slots,,,0.00,5.08,
180.45713618,S1-C6,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.08,
180.45713618,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.35,
180.45713618,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
180.45713618,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.29,% Core_Clocks,,,0.00,5.35,
180.45713618,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.08,
180.45713618,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
180.45713618,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.34,
180.45713618,S1-C7,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.08,<==
180.45713618,S1-C7,Backend_Bound,25.25,% Slots,,,0.00,5.34,
180.45713618,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.22,% Core_Clocks,,,0.00,5.08,
180.45713618,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
180.45713618,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
180.45713618,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
180.45713618,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
181.957523114,S0-C0,Backend_Bound,19.98,% Slots,,,0.00,5.34,
181.957523114,S0-C0,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.07,<==
181.957523114,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.83,% Clocks,,arith.fpu_div_active,0.00,5.08,
181.957523114,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.31,% Clocks,,,0.00,5.33,
181.957523114,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C1,Backend_Bound,38.79,% Slots,,,0.00,5.34,
181.957523114,S0-C1,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.07,
181.957523114,S0-C1,Backend_Bound.Core_Bound,22.93,% Slots,,,0.00,5.07,
181.957523114,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.46,% Clocks,,,0.00,5.33,<==
181.957523114,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
181.957523114,S0-C2,Frontend_Bound,20.14,% Slots,,,0.00,5.34,
181.957523114,S0-C2,Backend_Bound,15.43,% Slots,,,0.00,5.34,
181.957523114,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.76,% Slots,,,0.00,5.34,
181.957523114,S0-C2,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.07,
181.957523114,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.06,% Core_Clocks,,,0.00,5.08,<==
181.957523114,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.28,% Core_Clocks,,,0.00,5.34,
181.957523114,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.33,% Clocks,,,0.00,5.33,
181.957523114,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C3,Bad_Speculation,15.81,% Slots,,,0.00,5.34,
181.957523114,S0-C3,Bad_Speculation.Branch_Mispredicts,15.58,% Slots,,br_misp_retired.all_branches,0.00,5.34,
181.957523114,S0-C3,Backend_Bound,37.43,% Slots,,,0.00,5.34,
181.957523114,S0-C3,Retiring,36.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
181.957523114,S0-C3,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.07,
181.957523114,S0-C3,Backend_Bound.Core_Bound,23.71,% Slots,,,0.00,5.07,
181.957523114,S0-C3,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.31,
181.957523114,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.34,
181.957523114,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
181.957523114,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.15,% Clocks,,,0.00,5.33,<==
181.957523114,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C4,Backend_Bound,58.19,% Slots,,,0.00,5.33,
181.957523114,S0-C4,Backend_Bound.Memory_Bound,15.48,% Slots,,,0.00,5.07,
181.957523114,S0-C4,Backend_Bound.Core_Bound,42.71,% Slots,,,0.00,5.07,<==
181.957523114,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
181.957523114,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,8.98,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.21,
181.957523114,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C5,Backend_Bound,25.68,% Slots,,,0.00,5.34,
181.957523114,S0-C5,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.07,
181.957523114,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.83,% Clocks,,,0.00,5.33,<==
181.957523114,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C6,Frontend_Bound,21.17,% Slots,,,0.00,5.34,
181.957523114,S0-C6,Bad_Speculation,13.93,% Slots,,,0.00,5.34,
181.957523114,S0-C6,Backend_Bound,30.09,% Slots,,,0.00,5.34,
181.957523114,S0-C6,Retiring,36.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
181.957523114,S0-C6,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.33,
181.957523114,S0-C6,Backend_Bound.Core_Bound,24.34,% Slots,,,0.00,5.07,
181.957523114,S0-C6,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.31,<==
181.957523114,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.34,
181.957523114,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C7,Backend_Bound,26.92,% Slots,,,0.00,5.34,
181.957523114,S0-C7,Backend_Bound.Core_Bound,21.73,% Slots,,,0.00,5.07,<==
181.957523114,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C0,Backend_Bound,21.74,% Slots,,,0.00,5.34,
181.957523114,S1-C0,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.07,
181.957523114,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.44,% Clocks,,,0.00,5.33,<==
181.957523114,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C1,Backend_Bound,27.20,% Slots,,,0.00,5.34,
181.957523114,S1-C1,Backend_Bound.Core_Bound,18.77,% Slots,,,0.00,5.07,
181.957523114,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.52,% Clocks,,,0.00,5.33,<==
181.957523114,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C2,Backend_Bound,21.27,% Slots,,,0.00,5.34,
181.957523114,S1-C2,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.07,
181.957523114,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.16,% Clocks,,,0.00,5.34,<==
181.957523114,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C3,Frontend_Bound,20.50,% Slots,,,0.00,5.34,
181.957523114,S1-C3,Backend_Bound,46.81,% Slots,,,0.00,5.34,
181.957523114,S1-C3,Retiring,35.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.957523114,S1-C3,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.07,
181.957523114,S1-C3,Backend_Bound.Core_Bound,35.96,% Slots,,,0.00,5.07,
181.957523114,S1-C3,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.34,
181.957523114,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.62,% Clocks,,idq.ms_switches,0.00,5.33,
181.957523114,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
181.957523114,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.54,% Clocks,,,0.00,5.33,<==
181.957523114,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C4,Backend_Bound,28.48,% Slots,,,0.00,5.34,
181.957523114,S1-C4,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.07,
181.957523114,S1-C4-T0,Backend_Bound.Core_Bound.Divider,22.40,% Clocks,,arith.fpu_div_active,0.00,5.08,
181.957523114,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.16,% Clocks,,,0.00,5.33,<==
181.957523114,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C5,Backend_Bound,66.77,% Slots,,,0.00,5.34,
181.957523114,S1-C5,Retiring,28.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.957523114,S1-C5,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.07,
181.957523114,S1-C5,Backend_Bound.Core_Bound,49.04,% Slots,,,0.00,5.07,
181.957523114,S1-C5,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.34,
181.957523114,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.34,
181.957523114,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
181.957523114,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.23,% Clocks,,,0.00,5.33,<==
181.957523114,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C6,Frontend_Bound,26.94,% Slots,,,0.00,5.33,
181.957523114,S1-C6,Backend_Bound,33.68,% Slots,,,0.00,5.33,
181.957523114,S1-C6,Retiring,43.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
181.957523114,S1-C6,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.33,
181.957523114,S1-C6,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.07,
181.957523114,S1-C6,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.07,
181.957523114,S1-C6,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.34,<==
181.957523114,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.34,
181.957523114,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
181.957523114,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.34,
181.957523114,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.55,% Clocks,,,0.00,5.33,
181.957523114,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C7,Backend_Bound,20.26,% Slots,,,0.00,5.34,
181.957523114,S1-C7,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.07,<==
181.957523114,S1-C7-T0,Backend_Bound.Core_Bound.Divider,30.39,% Clocks,,arith.fpu_div_active,0.00,5.08,
181.957523114,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.89,% Clocks,,,0.00,5.33,
181.957523114,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
181.957523114,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
181.957523114,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
183.392102736,S0-C0,Backend_Bound,34.09,% Slots,,,0.00,5.29,
183.392102736,S0-C0,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.29,
183.392102736,S0-C0,Backend_Bound.Core_Bound,21.07,% Slots,,,0.00,5.29,
183.392102736,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
183.392102736,S0-C0-T0,Backend_Bound.Core_Bound.Divider,20.41,% Clocks,,arith.fpu_div_active,0.00,5.29,
183.392102736,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.71,% Clocks,,,0.00,5.3,<==
183.392102736,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C1,Frontend_Bound,21.61,% Slots,,,0.00,5.29,
183.392102736,S0-C1,Backend_Bound,21.45,% Slots,,,0.00,5.29,
183.392102736,S0-C1,Retiring,60.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.392102736,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.29,
183.392102736,S0-C1,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.29,
183.392102736,S0-C1,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.29,<==
183.392102736,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.81,% Clocks,,idq.ms_switches,0.00,5.29,
183.392102736,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.74,% Core_Clocks,,,0.00,5.29,
183.392102736,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.99,% Core_Clocks,,,0.00,5.3,
183.392102736,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.3,
183.392102736,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
183.392102736,S0-C2,Backend_Bound,33.15,% Slots,,,0.00,5.29,
183.392102736,S0-C2,Retiring,43.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
183.392102736,S0-C2,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.03,<==
183.392102736,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.84,% Clocks,,idq.ms_switches,0.00,5.28,
183.392102736,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.01,
183.392102736,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
183.392102736,S0-C3,Backend_Bound,54.45,% Slots,,,0.00,5.3,
183.392102736,S0-C3,Backend_Bound.Memory_Bound,41.33,% Slots,,,0.00,5.29,
183.392102736,S0-C3,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.29,
183.392102736,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,35.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
183.392102736,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C4,Backend_Bound,43.26,% Slots,,,0.00,5.29,
183.392102736,S0-C4,Retiring,23.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
183.392102736,S0-C4,Backend_Bound.Core_Bound,80.17,% Slots,,,0.00,5.29,
183.392102736,S0-C4,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.03,
183.392102736,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.94,% Clocks,,idq.ms_switches,0.00,5.28,
183.392102736,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.30,% Clocks,,,0.00,5.3,<==
183.392102736,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
183.392102736,S0-C5,Backend_Bound,51.38,% Slots,,,0.00,5.29,<==
183.392102736,S0-C5,Backend_Bound.Memory_Bound,25.00,% Slots,,,0.00,5.29,
183.392102736,S0-C5,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.29,
183.392102736,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
183.392102736,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
183.392102736,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C6,Frontend_Bound,22.26,% Slots,,,0.00,5.29,
183.392102736,S0-C6,Backend_Bound,48.09,% Slots,,,0.00,5.29,
183.392102736,S0-C6,Retiring,26.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
183.392102736,S0-C6,Frontend_Bound.Frontend_Latency,24.54,% Slots,,rs_events.empty_end,0.00,5.29,
183.392102736,S0-C6,Backend_Bound.Memory_Bound,42.68,% Slots,,,0.00,5.29,<==
183.392102736,S0-C6,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.02,
183.392102736,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.72,% Clocks,,idq.ms_switches,0.00,5.05,
183.392102736,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
183.392102736,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
183.392102736,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C7,Backend_Bound,16.68,% Slots,,,0.00,5.29,
183.392102736,S0-C7,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.29,
183.392102736,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.51,% Clocks,,,0.00,5.3,<==
183.392102736,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C0,Backend_Bound,58.32,% Slots,,,0.00,5.29,
183.392102736,S1-C0,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.29,
183.392102736,S1-C0,Backend_Bound.Core_Bound,26.19,% Slots,,,0.00,5.29,
183.392102736,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,33.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
183.392102736,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.27,% Clocks,,,0.00,5.3,
183.392102736,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C1,Backend_Bound,41.92,% Slots,,,0.00,5.3,<==
183.392102736,S1-C1,Backend_Bound.Memory_Bound,20.68,% Slots,,,0.00,5.29,
183.392102736,S1-C1,Backend_Bound.Core_Bound,21.24,% Slots,,,0.00,5.29,
183.392102736,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
183.392102736,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.27,% Clocks,,,0.00,5.3,
183.392102736,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C2,Backend_Bound,26.95,% Slots,,,0.00,5.29,
183.392102736,S1-C2,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.29,<==
183.392102736,S1-C2-T0,Backend_Bound.Core_Bound.Divider,28.34,% Clocks,,arith.fpu_div_active,0.00,5.29,
183.392102736,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.66,% Clocks,,,0.00,5.3,
183.392102736,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C3,Backend_Bound,27.12,% Slots,,,0.00,5.29,
183.392102736,S1-C3,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.29,
183.392102736,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.96,% Clocks,,,0.00,5.29,<==
183.392102736,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C4,Frontend_Bound,29.62,% Slots,,,0.00,5.29,
183.392102736,S1-C4,Backend_Bound,24.82,% Slots,,,0.00,5.29,
183.392102736,S1-C4,Retiring,39.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
183.392102736,S1-C4,Frontend_Bound.Frontend_Latency,17.95,% Slots,,rs_events.empty_end,0.00,5.29,
183.392102736,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.52,% Slots,,,0.00,5.29,
183.392102736,S1-C4,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.29,
183.392102736,S1-C4,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,0.00,5.29,<==
183.392102736,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.1,
183.392102736,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
183.392102736,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.06,
183.392102736,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.91,% Core_Clocks,,,0.00,5.29,
183.392102736,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.05,% Core_Clocks,,,0.00,5.3,
183.392102736,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.48,% Clocks,,,0.00,5.3,
183.392102736,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.59,% Slots,,,0.00,5.29,
183.392102736,S1-C5,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.29,
183.392102736,S1-C5,Backend_Bound.Core_Bound,27.16,% Slots,,,0.00,5.29,
183.392102736,S1-C5,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.28,
183.392102736,S1-C5,Backend_Bound,39.78,% Slots,,,0.00,5.29,
183.392102736,S1-C5,Retiring,23.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.392102736,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.97,% Clocks,,idq.ms_switches,0.00,5.06,
183.392102736,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.35,% Core_Clocks,,,0.00,5.3,
183.392102736,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.01,
183.392102736,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.53,% Clocks,,,0.00,5.29,<==
183.392102736,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
183.392102736,S1-C6,Frontend_Bound,25.25,% Slots,,,0.00,5.29,
183.392102736,S1-C6,Backend_Bound,40.21,% Slots,,,0.00,5.29,
183.392102736,S1-C6,Retiring,30.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
183.392102736,S1-C6,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.29,
183.392102736,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.29,
183.392102736,S1-C6,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.28,
183.392102736,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.07,
183.392102736,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.33,% Core_Clocks,,,0.00,5.3,
183.392102736,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
183.392102736,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C7,Backend_Bound,40.78,% Slots,,,0.00,5.29,
183.392102736,S1-C7,Backend_Bound.Memory_Bound,23.28,% Slots,,,0.00,5.29,
183.392102736,S1-C7,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.29,
183.392102736,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
183.392102736,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.26,% Clocks,,,0.00,5.3,
183.392102736,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
183.392102736,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
184.888790495,S0-C0,Backend_Bound,31.34,% Slots,,,0.00,5.08,<==
184.888790495,S0-C0,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.08,
184.888790495,S0-C0,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.08,
184.888790495,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
184.888790495,S0-C0-T0,Backend_Bound.Core_Bound.Divider,27.47,% Clocks,,arith.fpu_div_active,0.00,5.35,
184.888790495,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.08,
184.888790495,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C1,Frontend_Bound,23.56,% Slots,,,0.00,5.08,
184.888790495,S0-C1,Backend_Bound,44.13,% Slots,,,0.00,5.08,
184.888790495,S0-C1,Retiring,29.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.888790495,S0-C1,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.08,
184.888790495,S0-C1,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.08,
184.888790495,S0-C1,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.08,
184.888790495,S0-C1,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.08,
184.888790495,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
184.888790495,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.08,
184.888790495,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
184.888790495,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.64,% Clocks,,,0.00,5.08,
184.888790495,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C2,Backend_Bound,73.69,% Slots,,,0.00,5.08,
184.888790495,S0-C2,Backend_Bound.Memory_Bound,56.13,% Slots,,,0.00,5.08,
184.888790495,S0-C2,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.08,
184.888790495,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,34.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
184.888790495,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
184.888790495,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C3,Backend_Bound,22.57,% Slots,,,0.00,5.08,
184.888790495,S0-C3,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.08,<==
184.888790495,S0-C3-T0,Backend_Bound.Core_Bound.Divider,33.98,% Clocks,,arith.fpu_div_active,0.00,5.35,
184.888790495,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.32,% Clocks,,,0.00,5.08,
184.888790495,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C4,Backend_Bound,50.73,% Slots,,,0.00,5.08,
184.888790495,S0-C4,Retiring,24.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.888790495,S0-C4,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.08,
184.888790495,S0-C4,Backend_Bound.Core_Bound,34.76,% Slots,,,0.00,5.08,<==
184.888790495,S0-C4,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.08,
184.888790495,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.08,
184.888790495,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
184.888790495,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C5,Backend_Bound,39.38,% Slots,,,0.00,5.08,
184.888790495,S0-C5,Backend_Bound.Memory_Bound,37.03,% Slots,,,0.00,5.08,
184.888790495,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
184.888790495,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C6,Backend_Bound,49.83,% Slots,,,0.00,5.08,
184.888790495,S0-C6,Retiring,26.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.888790495,S0-C6,Backend_Bound.Memory_Bound,38.45,% Slots,,,0.00,5.08,
184.888790495,S0-C6,Backend_Bound.Core_Bound,11.37,% Slots,,,0.00,5.08,
184.888790495,S0-C6,Retiring.Microcode_Sequencer,11.32,% Slots,,idq.ms_uops,0.00,5.08,
184.888790495,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.68,% Clocks,,idq.ms_switches,0.00,5.25,
184.888790495,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
184.888790495,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
184.888790495,S0-C7,Backend_Bound,49.02,% Slots,,,0.00,5.08,
184.888790495,S0-C7,Backend_Bound.Memory_Bound,32.37,% Slots,,,0.00,5.08,
184.888790495,S0-C7,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.08,
184.888790495,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
184.888790495,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C0,Frontend_Bound,27.12,% Slots,,,0.00,5.08,
184.888790495,S1-C0,Backend_Bound,31.96,% Slots,,,0.00,5.08,
184.888790495,S1-C0,Retiring,6.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.888790495,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.72,% Slots,,,0.00,5.08,
184.888790495,S1-C0,Backend_Bound.Core_Bound,48.11,% Slots,,,0.00,5.08,<==
184.888790495,S1-C0,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.08,
184.888790495,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.86,% Clocks,,idq.ms_switches,0.00,5.25,
184.888790495,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.24,% Core_Clocks,,,0.00,5.35,
184.888790495,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C1,Backend_Bound,24.55,% Slots,,,0.00,5.08,<==
184.888790495,S1-C1,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.08,
184.888790495,S1-C1,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.08,
184.888790495,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
184.888790495,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C2,Backend_Bound,25.65,% Slots,,,0.00,5.08,
184.888790495,S1-C2,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.08,<==
184.888790495,S1-C2-T0,Backend_Bound.Core_Bound.Divider,27.36,% Clocks,,arith.fpu_div_active,0.00,5.35,
184.888790495,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.84,% Clocks,,,0.00,5.08,
184.888790495,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C3,Backend_Bound,59.39,% Slots,,,0.00,5.08,
184.888790495,S1-C3,Backend_Bound.Memory_Bound,43.78,% Slots,,,0.00,5.08,
184.888790495,S1-C3,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.08,
184.888790495,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
184.888790495,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C4,Frontend_Bound,34.95,% Slots,,,0.00,5.08,<==
184.888790495,S1-C4,Backend_Bound,12.49,% Slots,,,0.00,5.08,
184.888790495,S1-C4,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.08,
184.888790495,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.17,% Slots,,,0.00,5.08,
184.888790495,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.25,
184.888790495,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
184.888790495,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.13,% Core_Clocks,,,0.00,5.35,
184.888790495,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C5,Backend_Bound,61.38,% Slots,,,0.00,5.08,<==
184.888790495,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C6,Frontend_Bound,28.77,% Slots,,,0.00,5.08,
184.888790495,S1-C6,Backend_Bound,35.20,% Slots,,,0.00,5.08,
184.888790495,S1-C6,Retiring,22.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
184.888790495,S1-C6,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.08,
184.888790495,S1-C6,Backend_Bound.Memory_Bound,52.79,% Slots,,,0.00,5.08,
184.888790495,S1-C6,Retiring.Microcode_Sequencer,4.21,% Slots,,idq.ms_uops,0.00,5.08,
184.888790495,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.54,% Clocks,,itlb_misses.walk_completed,0.00,5.08,
184.888790495,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
184.888790495,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.48,% Clocks,,idq.ms_switches,0.00,5.25,
184.888790495,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
184.888790495,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C7,Backend_Bound,68.86,% Slots,,,0.00,5.08,
184.888790495,S1-C7,Backend_Bound.Memory_Bound,54.80,% Slots,,,0.00,5.08,
184.888790495,S1-C7,Backend_Bound.Core_Bound,14.05,% Slots,,,0.00,5.08,
184.888790495,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,67.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
184.888790495,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
184.888790495,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
184.888790495,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
186.391431857,S0-C0,Backend_Bound,30.12,% Slots,,,0.00,5.19,
186.391431857,S0-C0,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.06,<==
186.391431857,S0-C0-T0,Backend_Bound.Core_Bound.Divider,33.51,% Clocks,,arith.fpu_div_active,0.00,5.32,
186.391431857,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.36,% Clocks,,,0.00,5.06,
186.391431857,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C1,Backend_Bound,23.18,% Slots,,,0.00,5.19,
186.391431857,S0-C1,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.05,
186.391431857,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.16,% Clocks,,arith.fpu_div_active,0.00,5.32,
186.391431857,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.43,% Clocks,,,0.00,5.06,<==
186.391431857,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.2,
186.391431857,S0-C2,Backend_Bound.Core_Bound,20.80,% Slots,,,0.00,5.06,
186.391431857,S0-C2,Backend_Bound,27.10,% Slots,,,0.00,5.2,
186.391431857,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.32,
186.391431857,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.31,% Core_Clocks,,,0.00,5.05,
186.391431857,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.16,% Clocks,,,0.00,5.06,<==
186.391431857,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C3,Backend_Bound,28.61,% Slots,,,0.00,5.19,
186.391431857,S0-C3,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.06,
186.391431857,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.09,% Clocks,,,0.00,5.06,<==
186.391431857,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C4,Backend_Bound,60.60,% Slots,,,0.00,5.19,
186.391431857,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
186.391431857,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.28,% Slots,,,0.00,5.2,
186.391431857,S0-C5,Backend_Bound.Memory_Bound,21.68,% Slots,,,0.00,5.06,<==
186.391431857,S0-C5,Backend_Bound,31.27,% Slots,,,0.00,5.19,
186.391431857,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.71,% Core_Clocks,,,0.00,5.05,
186.391431857,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
186.391431857,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
186.391431857,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C6,Frontend_Bound,23.78,% Slots,,,0.00,5.19,
186.391431857,S0-C6,Backend_Bound,40.46,% Slots,,,0.00,5.19,
186.391431857,S0-C6,Retiring,28.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.391431857,S0-C6,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.06,
186.391431857,S0-C6,Backend_Bound.Memory_Bound,23.26,% Slots,,,0.00,5.06,
186.391431857,S0-C6,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.06,
186.391431857,S0-C6,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.32,
186.391431857,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
186.391431857,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.32,
186.391431857,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
186.391431857,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.50,% Slots,,,0.00,5.2,
186.391431857,S0-C7,Backend_Bound.Memory_Bound,30.64,% Slots,,,0.00,5.06,
186.391431857,S0-C7,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.06,
186.391431857,S0-C7,Backend_Bound,43.37,% Slots,,,0.00,5.19,
186.391431857,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.75,% Core_Clocks,,,0.00,5.06,
186.391431857,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
186.391431857,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C0,Backend_Bound,30.71,% Slots,,,0.00,5.19,
186.391431857,S1-C0,Backend_Bound.Memory_Bound,10.42,% Slots,,,0.00,5.05,
186.391431857,S1-C0,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.05,
186.391431857,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.09,% Clocks,,,0.00,5.06,<==
186.391431857,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C1,Backend_Bound,21.86,% Slots,,,0.00,5.19,
186.391431857,S1-C1,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.05,
186.391431857,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.99,% Clocks,,,0.00,5.06,<==
186.391431857,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C2,Backend_Bound,42.67,% Slots,,,0.00,5.19,
186.391431857,S1-C2,Backend_Bound.Memory_Bound,31.37,% Slots,,,0.00,5.06,
186.391431857,S1-C2,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.06,
186.391431857,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
186.391431857,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
186.391431857,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.66,% Clocks,,,0.00,5.06,
186.391431857,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C3,Backend_Bound,42.98,% Slots,,,0.00,5.19,
186.391431857,S1-C3,Retiring,51.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.391431857,S1-C3,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.05,
186.391431857,S1-C3,Backend_Bound.Core_Bound,30.69,% Slots,,,0.00,5.05,
186.391431857,S1-C3,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.32,<==
186.391431857,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.99,% Clocks,,idq.ms_switches,0.00,5.32,
186.391431857,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
186.391431857,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C4,Frontend_Bound,31.80,% Slots,,,0.00,5.19,<==
186.391431857,S1-C4,Backend_Bound,22.52,% Slots,,,0.00,5.19,
186.391431857,S1-C4,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.06,
186.391431857,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.06,% Slots,,,0.00,5.2,
186.391431857,S1-C4,Backend_Bound.Memory_Bound,14.06,% Slots,,,0.00,5.06,
186.391431857,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.32,
186.391431857,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
186.391431857,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.46,% Core_Clocks,,,0.00,5.32,
186.391431857,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C5,Backend_Bound,38.38,% Slots,,,0.00,5.19,
186.391431857,S1-C5,Backend_Bound.Core_Bound,57.90,% Slots,,,0.00,5.06,
186.391431857,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.04,% Clocks,,,0.00,5.05,<==
186.391431857,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C6,Backend_Bound,70.66,% Slots,,,0.00,5.19,
186.391431857,S1-C6,Retiring,23.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
186.391431857,S1-C6,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.06,
186.391431857,S1-C6,Backend_Bound.Core_Bound,56.73,% Slots,,,0.00,5.06,<==
186.391431857,S1-C6,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.32,
186.391431857,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.32,
186.391431857,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
186.391431857,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C7,Backend_Bound,41.95,% Slots,,,0.00,5.32,
186.391431857,S1-C7,Backend_Bound.Memory_Bound,15.08,% Slots,,,0.00,5.06,
186.391431857,S1-C7,Backend_Bound.Core_Bound,26.86,% Slots,,,0.00,5.06,
186.391431857,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
186.391431857,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.06,<==
186.391431857,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
186.391431857,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
187.88744979,S0-C0,Backend_Bound,50.02,% Slots,,,0.00,5.18,<==
187.88744979,S0-C0,Backend_Bound.Memory_Bound,25.73,% Slots,,,0.00,5.08,
187.88744979,S0-C0,Backend_Bound.Core_Bound,24.29,% Slots,,,0.00,5.08,
187.88744979,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
187.88744979,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.06,% Clocks,,,0.00,5.34,
187.88744979,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
187.88744979,S0-C1,Backend_Bound,30.50,% Slots,,,0.00,5.18,
187.88744979,S0-C1,Backend_Bound.Core_Bound,21.14,% Slots,,,0.00,5.08,
187.88744979,S0-C1-T0,Backend_Bound.Core_Bound.Divider,21.66,% Clocks,,arith.fpu_div_active,0.00,5.08,
187.88744979,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.83,% Clocks,,,0.00,5.34,<==
187.88744979,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C2,Backend_Bound,39.87,% Slots,,,0.00,5.18,
187.88744979,S0-C2,Retiring,41.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S0-C2,Backend_Bound.Memory_Bound,35.92,% Slots,,,0.00,5.08,
187.88744979,S0-C2,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.34,<==
187.88744979,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.34,
187.88744979,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
187.88744979,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C3,Backend_Bound,50.88,% Slots,,,0.00,5.18,
187.88744979,S0-C3,Retiring,27.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S0-C3,Backend_Bound.Memory_Bound,21.50,% Slots,,,0.00,5.08,
187.88744979,S0-C3,Backend_Bound.Core_Bound,29.38,% Slots,,,0.00,5.08,<==
187.88744979,S0-C3,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.34,
187.88744979,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.36,% Clocks,,idq.ms_switches,0.00,5.34,
187.88744979,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
187.88744979,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C4,Backend_Bound,28.29,% Slots,,,0.00,5.18,
187.88744979,S0-C4,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.08,
187.88744979,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
187.88744979,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C5,Backend_Bound,37.06,% Slots,,,0.00,5.18,
187.88744979,S0-C5,Retiring,42.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S0-C5,Backend_Bound.Memory_Bound,39.30,% Slots,,,0.00,5.08,
187.88744979,S0-C5,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.34,<==
187.88744979,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.89,% Clocks,,idq.ms_switches,0.00,5.35,
187.88744979,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C6,Backend_Bound,62.15,% Slots,,,0.00,5.18,
187.88744979,S0-C6,Retiring,29.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S0-C6,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.08,
187.88744979,S0-C6,Backend_Bound.Core_Bound,48.81,% Slots,,,0.00,5.08,
187.88744979,S0-C6,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.34,
187.88744979,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.84,% Clocks,,idq.ms_switches,0.00,5.35,
187.88744979,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
187.88744979,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.48,% Clocks,,,0.00,5.34,<==
187.88744979,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C7,Backend_Bound,28.94,% Slots,,,0.00,5.18,<==
187.88744979,S0-C7,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.07,
187.88744979,S0-C7,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.07,
187.88744979,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
187.88744979,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
187.88744979,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,26.89,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.15,
187.88744979,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C0,Backend_Bound,23.08,% Slots,,,0.00,5.18,
187.88744979,S1-C0,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.08,<==
187.88744979,S1-C0-T0,Backend_Bound.Core_Bound.Divider,33.18,% Clocks,,arith.fpu_div_active,0.00,5.08,
187.88744979,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.35,
187.88744979,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
187.88744979,S1-C1,Backend_Bound,43.68,% Slots,,,0.00,5.18,
187.88744979,S1-C1,Backend_Bound.Memory_Bound,28.73,% Slots,,,0.00,5.08,
187.88744979,S1-C1,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.08,
187.88744979,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
187.88744979,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.60,% Clocks,,,0.00,5.35,
187.88744979,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C2,Backend_Bound,55.48,% Slots,,,0.00,5.18,
187.88744979,S1-C2,Retiring,29.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S1-C2,Backend_Bound.Memory_Bound,38.43,% Slots,,,0.00,5.08,
187.88744979,S1-C2,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.08,
187.88744979,S1-C2,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.34,
187.88744979,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.35,
187.88744979,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,23.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
187.88744979,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.65,% Clocks,,,0.00,5.34,
187.88744979,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
187.88744979,S1-C3,Backend_Bound,36.33,% Slots,,,0.00,5.18,
187.88744979,S1-C3,Retiring,53.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S1-C3,Backend_Bound.Core_Bound,28.84,% Slots,,,0.00,5.07,
187.88744979,S1-C3,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.34,<==
187.88744979,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.79,% Clocks,,idq.ms_switches,0.00,5.35,
187.88744979,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.04,% Clocks,,,0.00,5.34,
187.88744979,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C4,Backend_Bound,52.33,% Slots,,,0.00,5.18,
187.88744979,S1-C4,Retiring,29.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S1-C4,Backend_Bound.Memory_Bound,19.62,% Slots,,,0.00,5.08,
187.88744979,S1-C4,Backend_Bound.Core_Bound,32.71,% Slots,,,0.00,5.08,
187.88744979,S1-C4,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.34,
187.88744979,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.53,% Clocks,,idq.ms_switches,0.00,5.34,
187.88744979,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
187.88744979,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.26,% Clocks,,,0.00,5.34,<==
187.88744979,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
187.88744979,S1-C5,Frontend_Bound,27.69,% Slots,,,0.00,5.2,
187.88744979,S1-C5,Backend_Bound,30.82,% Slots,,,0.00,5.18,<==
187.88744979,S1-C5,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.21,
187.88744979,S1-C5,Backend_Bound.Memory_Bound,16.75,% Slots,,,0.00,5.07,
187.88744979,S1-C5,Backend_Bound.Core_Bound,14.07,% Slots,,,0.00,5.07,
187.88744979,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.35,
187.88744979,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
187.88744979,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.49,% Clocks,,,0.00,5.34,
187.88744979,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C6,Backend_Bound,51.71,% Slots,,,0.00,5.18,<==
187.88744979,S1-C6,Retiring,25.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
187.88744979,S1-C6,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.34,
187.88744979,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.35,
187.88744979,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C7,Backend_Bound,53.05,% Slots,,,0.00,5.35,
187.88744979,S1-C7,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.1,
187.88744979,S1-C7,Backend_Bound.Core_Bound,21.90,% Slots,,,0.00,5.1,
187.88744979,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
187.88744979,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.69,% Clocks,,,0.00,5.34,
187.88744979,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
187.88744979,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
187.88744979,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
187.88744979,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
187.88744979,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
189.380709951,S0-C0,Backend_Bound,28.23,% Slots,,,0.00,5.14,
189.380709951,S0-C0,Backend_Bound.Memory_Bound,10.19,% Slots,,,0.00,5.14,
189.380709951,S0-C0,Backend_Bound.Core_Bound,18.04,% Slots,,,0.00,5.14,
189.380709951,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
189.380709951,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.19,% Clocks,,,0.00,5.35,<==
189.380709951,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C1,Bad_Speculation,10.77,% Slots,,,0.00,5.15,
189.380709951,S0-C1,Bad_Speculation.Machine_Clears,8.10,% Slots,,machine_clears.count,0.00,5.09,
189.380709951,S0-C1,Backend_Bound,37.81,% Slots,,,0.00,5.15,<==
189.380709951,S0-C1,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.15,
189.380709951,S0-C1,Backend_Bound.Core_Bound,20.04,% Slots,,,0.00,5.15,
189.380709951,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
189.380709951,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
189.380709951,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C2,Backend_Bound,66.73,% Slots,,,0.00,5.15,
189.380709951,S0-C2,Backend_Bound.Memory_Bound,30.05,% Slots,,,0.00,5.15,
189.380709951,S0-C2,Backend_Bound.Core_Bound,36.68,% Slots,,,0.00,5.15,<==
189.380709951,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,24.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
189.380709951,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C3,Frontend_Bound,31.56,% Slots,,,0.00,5.15,
189.380709951,S0-C3,Bad_Speculation,11.89,% Slots,,,0.00,5.15,
189.380709951,S0-C3,Backend_Bound,14.16,% Slots,,,0.00,5.15,
189.380709951,S0-C3,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
189.380709951,S0-C3,Frontend_Bound.Frontend_Bandwidth,23.26,% Slots,,,0.00,5.17,
189.380709951,S0-C3,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.15,
189.380709951,S0-C3,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.15,
189.380709951,S0-C3,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.1,
189.380709951,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.09,
189.380709951,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.42,% Core_Clocks,,,0.00,5.36,
189.380709951,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.58,% Core_Clocks,,,0.00,5.36,<==
189.380709951,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C4,Backend_Bound,15.85,% Slots,,,0.00,5.15,
189.380709951,S0-C4,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.15,
189.380709951,S0-C4-T0,Backend_Bound.Core_Bound.Divider,29.00,% Clocks,,arith.fpu_div_active,0.00,5.37,
189.380709951,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.47,% Clocks,,,0.00,5.34,<==
189.380709951,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C5,Frontend_Bound,20.08,% Slots,,,0.00,5.15,
189.380709951,S0-C5,Backend_Bound,21.12,% Slots,,,0.00,5.15,
189.380709951,S0-C5,Retiring,55.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
189.380709951,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.17,
189.380709951,S0-C5,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.15,
189.380709951,S0-C5,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.09,<==
189.380709951,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.09,
189.380709951,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.61,% Core_Clocks,,,0.00,5.37,
189.380709951,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.03,% Core_Clocks,,,0.00,5.37,
189.380709951,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.35,% Clocks,,,0.00,5.35,
189.380709951,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C6,Frontend_Bound,22.05,% Slots,,,0.00,5.15,
189.380709951,S0-C6,Backend_Bound,24.93,% Slots,,,0.00,5.15,
189.380709951,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.18,
189.380709951,S0-C6,Backend_Bound.Memory_Bound,16.48,% Slots,,,0.00,5.15,
189.380709951,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.66,% Core_Clocks,,,0.00,5.37,
189.380709951,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.92,% Core_Clocks,,,0.00,5.37,
189.380709951,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
189.380709951,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C7,Backend_Bound,58.83,% Slots,,,0.00,5.15,<==
189.380709951,S0-C7,Backend_Bound.Memory_Bound,30.00,% Slots,,,0.00,5.15,
189.380709951,S0-C7,Backend_Bound.Core_Bound,28.84,% Slots,,,0.00,5.15,
189.380709951,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
189.380709951,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C0,Backend_Bound,28.26,% Slots,,,0.00,5.16,
189.380709951,S1-C0,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.16,
189.380709951,S1-C0-T0,Backend_Bound.Core_Bound.Divider,26.70,% Clocks,,arith.fpu_div_active,0.00,5.37,
189.380709951,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.51,% Clocks,,,0.00,5.36,<==
189.380709951,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C1,Frontend_Bound,21.78,% Slots,,,0.00,5.16,
189.380709951,S1-C1,Backend_Bound,49.32,% Slots,,,0.00,5.16,
189.380709951,S1-C1,Retiring,26.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
189.380709951,S1-C1,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.16,
189.380709951,S1-C1,Backend_Bound.Memory_Bound,62.74,% Slots,,,0.00,5.16,
189.380709951,S1-C1,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.1,
189.380709951,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.52,% Clocks,,idq.ms_switches,0.00,5.1,
189.380709951,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
189.380709951,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C2,Backend_Bound,49.60,% Slots,,,0.00,5.16,
189.380709951,S1-C2,Retiring,63.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
189.380709951,S1-C2,Backend_Bound.Core_Bound,40.50,% Slots,,,0.00,5.16,
189.380709951,S1-C2,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.1,<==
189.380709951,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.1,
189.380709951,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.05,% Clocks,,,0.00,5.36,
189.380709951,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C3,Backend_Bound,64.95,% Slots,,,0.00,5.17,
189.380709951,S1-C3,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
189.380709951,S1-C3,Backend_Bound.Memory_Bound,16.60,% Slots,,,0.00,5.17,
189.380709951,S1-C3,Backend_Bound.Core_Bound,48.35,% Slots,,,0.00,5.17,<==
189.380709951,S1-C3,Retiring.Microcode_Sequencer,11.25,% Slots,,idq.ms_uops,0.00,5.09,
189.380709951,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.23,% Clocks,,idq.ms_switches,0.00,5.1,
189.380709951,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
189.380709951,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C4,Backend_Bound,29.45,% Slots,,,0.00,5.17,
189.380709951,S1-C4,Retiring,65.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
189.380709951,S1-C4,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.17,
189.380709951,S1-C4,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.17,
189.380709951,S1-C4,Retiring.Base,60.37,% Slots,This metric represents fraction of slots where the CPU was retiring regular uops (ones not originated from the microcode-sequencer)...,inst_retired.prec_dist:pp,0.00,5.1,
189.380709951,S1-C4,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.1,
189.380709951,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.09,
189.380709951,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.96,% Clocks,,,0.00,5.36,
189.380709951,S1-C4-T0,Retiring.Base.Other,99.91,% Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed...,,0.00,5.36,<==
189.380709951,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C5,Frontend_Bound,32.89,% Slots,,,0.00,5.17,<==
189.380709951,S1-C5,Backend_Bound,15.92,% Slots,,,0.00,5.17,
189.380709951,S1-C5,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.17,
189.380709951,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.2,
189.380709951,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.1,
189.380709951,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.18,
189.380709951,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.23,% Core_Clocks,,,0.00,5.37,
189.380709951,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.80,% Core_Clocks,,,0.00,5.37,
189.380709951,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C6,Backend_Bound,64.42,% Slots,,,0.00,5.17,
189.380709951,S1-C6,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
189.380709951,S1-C6,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.17,
189.380709951,S1-C6,Backend_Bound.Core_Bound,47.39,% Slots,,,0.00,5.17,<==
189.380709951,S1-C6,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.09,
189.380709951,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.38,% Clocks,,idq.ms_switches,0.00,5.1,
189.380709951,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
189.380709951,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C7,Backend_Bound,18.89,% Slots,,,0.00,5.14,
189.380709951,S1-C7,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.14,<==
189.380709951,S1-C7-T0,Backend_Bound.Core_Bound.Divider,34.67,% Clocks,,arith.fpu_div_active,0.00,5.37,
189.380709951,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.08,% Clocks,,,0.00,5.36,
189.380709951,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
189.380709951,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
190.887410292,S0-C0,Backend_Bound,17.48,% Slots,,,0.00,5.15,
190.887410292,S0-C0,Retiring,56.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
190.887410292,S0-C0,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.15,
190.887410292,S0-C0,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.31,<==
190.887410292,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.3,
190.887410292,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.00,% Clocks,,,0.00,5.04,
190.887410292,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C1,Backend_Bound,26.42,% Slots,,,0.00,5.15,
190.887410292,S0-C1,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.15,<==
190.887410292,S0-C1-T0,Backend_Bound.Core_Bound.Divider,30.38,% Clocks,,arith.fpu_div_active,0.00,5.3,
190.887410292,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.66,% Clocks,,,0.00,5.04,
190.887410292,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C2,Backend_Bound,55.17,% Slots,,,0.00,5.16,
190.887410292,S0-C2,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.16,
190.887410292,S0-C2,Backend_Bound.Core_Bound,35.17,% Slots,,,0.00,5.16,<==
190.887410292,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,24.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
190.887410292,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C3,Backend_Bound,25.28,% Slots,,,0.00,5.15,
190.887410292,S0-C3,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.15,
190.887410292,S0-C3-T0,Backend_Bound.Core_Bound.Divider,22.84,% Clocks,,arith.fpu_div_active,0.00,5.31,
190.887410292,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.04,<==
190.887410292,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C4,Backend_Bound,41.12,% Slots,,,0.00,5.15,
190.887410292,S0-C4,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.15,
190.887410292,S0-C4,Backend_Bound.Core_Bound,29.96,% Slots,,,0.00,5.15,
190.887410292,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
190.887410292,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.89,% Clocks,,,0.00,5.04,<==
190.887410292,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C5,Backend_Bound,76.13,% Slots,,,0.00,5.15,
190.887410292,S0-C5,Retiring,30.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
190.887410292,S0-C5,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.15,
190.887410292,S0-C5,Backend_Bound.Core_Bound,52.57,% Slots,,,0.00,5.15,
190.887410292,S0-C5,Retiring.Microcode_Sequencer,10.92,% Slots,,idq.ms_uops,0.00,5.31,
190.887410292,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.54,% Clocks,,idq.ms_switches,0.00,5.3,
190.887410292,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
190.887410292,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.69,% Clocks,,,0.00,5.04,<==
190.887410292,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C6,Backend_Bound,60.67,% Slots,,,0.00,5.14,
190.887410292,S0-C6,Backend_Bound.Memory_Bound,37.29,% Slots,,,0.00,5.14,
190.887410292,S0-C6,Backend_Bound.Core_Bound,23.38,% Slots,,,0.00,5.14,
190.887410292,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,38.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
190.887410292,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C7,Backend_Bound,59.20,% Slots,,,0.00,5.14,<==
190.887410292,S0-C7,Backend_Bound.Memory_Bound,29.04,% Slots,,,0.00,5.14,
190.887410292,S0-C7,Backend_Bound.Core_Bound,30.15,% Slots,,,0.00,5.14,
190.887410292,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,34.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
190.887410292,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C0,Backend_Bound,65.49,% Slots,,,0.00,5.14,
190.887410292,S1-C0,Backend_Bound.Memory_Bound,46.15,% Slots,,,0.00,5.14,
190.887410292,S1-C0,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.14,
190.887410292,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,53.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
190.887410292,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C1,Backend_Bound,30.42,% Slots,,,0.00,5.14,
190.887410292,S1-C1,Backend_Bound.Core_Bound,23.77,% Slots,,,0.00,5.14,<==
190.887410292,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C2,Backend_Bound,51.87,% Slots,,,0.00,5.14,<==
190.887410292,S1-C2,Backend_Bound.Memory_Bound,26.35,% Slots,,,0.00,5.14,
190.887410292,S1-C2,Backend_Bound.Core_Bound,25.52,% Slots,,,0.00,5.14,
190.887410292,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
190.887410292,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C3,Backend_Bound,50.16,% Slots,,,0.00,5.14,<==
190.887410292,S1-C3,Retiring,24.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
190.887410292,S1-C3,Backend_Bound.Memory_Bound,23.48,% Slots,,,0.00,5.14,
190.887410292,S1-C3,Backend_Bound.Core_Bound,26.68,% Slots,,,0.00,5.14,
190.887410292,S1-C3,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.31,
190.887410292,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.3,
190.887410292,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
190.887410292,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.23,
190.887410292,S1-C4,Backend_Bound,11.46,% Slots,,,0.00,5.14,<==
190.887410292,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.45,% Core_Clocks,,,0.00,5.3,
190.887410292,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.59,% Core_Clocks,,,0.00,5.3,
190.887410292,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.22,<==
190.887410292,S1-C5,Backend_Bound,11.35,% Slots,,,0.00,5.14,
190.887410292,S1-C5,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.25,
190.887410292,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.22,
190.887410292,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.3,
190.887410292,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
190.887410292,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.35,% Core_Clocks,,,0.00,5.3,
190.887410292,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.42,% Core_Clocks,,,0.00,5.3,
190.887410292,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C6,Backend_Bound,54.61,% Slots,,,0.00,5.13,
190.887410292,S1-C6,Retiring,32.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
190.887410292,S1-C6,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.13,
190.887410292,S1-C6,Backend_Bound.Core_Bound,39.33,% Slots,,,0.00,5.13,
190.887410292,S1-C6,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.11,
190.887410292,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.56,% Clocks,,idq.ms_switches,0.00,5.31,
190.887410292,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
190.887410292,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
190.887410292,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.15,% Clocks,,,0.00,5.03,<==
190.887410292,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
190.887410292,S1-C7,Backend_Bound,32.56,% Slots,,,0.00,5.14,
190.887410292,S1-C7,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.14,
190.887410292,S1-C7,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.14,
190.887410292,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
190.887410292,S1-C7-T0,Backend_Bound.Core_Bound.Divider,23.20,% Clocks,,arith.fpu_div_active,0.00,5.3,
190.887410292,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.08,% Clocks,,,0.00,5.03,<==
190.887410292,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
190.887410292,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
190.887410292,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
190.887410292,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
190.887410292,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
190.887410292,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
190.887410292,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
190.887410292,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C0,Backend_Bound,27.08,% Slots,,,0.00,5.05,
192.388926101,S0-C0,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.05,
192.388926101,S0-C0,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.05,<==
192.388926101,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
192.388926101,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.44,% Clocks,,arith.fpu_div_active,0.00,5.33,
192.388926101,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.24,% Clocks,,,0.00,5.33,
192.388926101,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C1,Backend_Bound,28.07,% Slots,,,0.00,5.05,<==
192.388926101,S0-C1,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.05,
192.388926101,S0-C1,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.05,
192.388926101,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
192.388926101,S0-C1-T0,Backend_Bound.Core_Bound.Divider,26.59,% Clocks,,arith.fpu_div_active,0.00,5.33,
192.388926101,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.39,% Clocks,,,0.00,5.33,
192.388926101,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C2,Backend_Bound,55.34,% Slots,,,0.00,5.06,
192.388926101,S0-C2,Retiring,36.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.388926101,S0-C2,Backend_Bound.Memory_Bound,16.75,% Slots,,,0.00,5.06,
192.388926101,S0-C2,Backend_Bound.Core_Bound,38.59,% Slots,,,0.00,5.06,<==
192.388926101,S0-C2,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.32,
192.388926101,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.33,
192.388926101,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
192.388926101,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C3,Backend_Bound,50.35,% Slots,,,0.00,5.05,
192.388926101,S0-C3,Backend_Bound.Memory_Bound,32.15,% Slots,,,0.00,5.05,
192.388926101,S0-C3,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.05,
192.388926101,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,28.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
192.388926101,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
192.388926101,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C4,Backend_Bound,75.95,% Slots,,,0.00,5.06,
192.388926101,S0-C4,Retiring,31.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.388926101,S0-C4,Backend_Bound.Memory_Bound,20.31,% Slots,,,0.00,5.06,
192.388926101,S0-C4,Backend_Bound.Core_Bound,55.65,% Slots,,,0.00,5.06,
192.388926101,S0-C4,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.32,
192.388926101,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.57,% Clocks,,idq.ms_switches,0.00,5.32,
192.388926101,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,27.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
192.388926101,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.61,% Clocks,,,0.00,5.33,<==
192.388926101,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C5,Backend_Bound,37.32,% Slots,,,0.00,5.05,
192.388926101,S0-C5,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.05,
192.388926101,S0-C5,Backend_Bound.Core_Bound,23.01,% Slots,,,0.00,5.05,
192.388926101,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.91,% Clocks,,,0.00,5.33,<==
192.388926101,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C6,Backend_Bound,57.92,% Slots,,,0.00,5.06,
192.388926101,S0-C6,Retiring,29.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.388926101,S0-C6,Backend_Bound.Memory_Bound,50.11,% Slots,,,0.00,5.06,<==
192.388926101,S0-C6,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.32,
192.388926101,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.28,% Clocks,,idq.ms_switches,0.00,5.33,
192.388926101,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
192.388926101,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
192.388926101,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C7,Backend_Bound,50.00,% Slots,,,0.00,5.06,
192.388926101,S0-C7,Retiring,36.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.388926101,S0-C7,Backend_Bound.Memory_Bound,35.43,% Slots,,,0.00,5.06,
192.388926101,S0-C7,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.06,
192.388926101,S0-C7,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.32,
192.388926101,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.34,
192.388926101,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,27.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
192.388926101,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
192.388926101,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.63,% Clocks,,,0.00,5.33,
192.388926101,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
192.388926101,S1-C0,Backend_Bound,14.68,% Slots,,,0.00,5.05,<==
192.388926101,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C1,Backend_Bound,50.87,% Slots,,,0.00,5.05,<==
192.388926101,S1-C1,Backend_Bound.Memory_Bound,26.80,% Slots,,,0.00,5.05,
192.388926101,S1-C1,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.05,
192.388926101,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
192.388926101,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
192.388926101,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C2,Backend_Bound,33.31,% Slots,,,0.00,5.05,
192.388926101,S1-C2,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.05,
192.388926101,S1-C2,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.05,
192.388926101,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
192.388926101,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
192.388926101,S1-C2-T0,Backend_Bound.Core_Bound.Divider,23.82,% Clocks,,arith.fpu_div_active,0.00,5.33,<==
192.388926101,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C3,Backend_Bound,39.11,% Slots,,,0.00,5.06,
192.388926101,S1-C3,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.06,
192.388926101,S1-C3,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.06,
192.388926101,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
192.388926101,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
192.388926101,S1-C4,Backend_Bound,62.93,% Slots,,,0.00,5.05,
192.388926101,S1-C4,Retiring,31.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.388926101,S1-C4,Backend_Bound.Memory_Bound,73.21,% Slots,,,0.00,5.05,
192.388926101,S1-C4,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.32,
192.388926101,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.08,% Clocks,,idq.ms_switches,0.00,5.34,
192.388926101,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
192.388926101,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C5,Frontend_Bound,30.03,% Slots,,,0.00,5.05,
192.388926101,S1-C5,Backend_Bound,26.02,% Slots,,,0.00,5.05,
192.388926101,S1-C5,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.05,<==
192.388926101,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.05,
192.388926101,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.33,
192.388926101,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
192.388926101,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.05,% Core_Clocks,,,0.00,5.33,
192.388926101,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.61,% Core_Clocks,,,0.00,5.06,
192.388926101,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C6,Backend_Bound,48.82,% Slots,,,0.00,5.05,
192.388926101,S1-C6,Retiring,27.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
192.388926101,S1-C6,Backend_Bound.Memory_Bound,51.45,% Slots,,,0.00,5.05,
192.388926101,S1-C6,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.32,
192.388926101,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.90,% Clocks,,idq.ms_switches,0.00,5.34,
192.388926101,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
192.388926101,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
192.388926101,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C7,Backend_Bound,50.05,% Slots,,,0.00,5.32,<==
192.388926101,S1-C7,Retiring,21.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
192.388926101,S1-C7,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.05,
192.388926101,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.44,% Clocks,,idq.ms_switches,0.00,5.34,
192.388926101,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
192.388926101,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
192.388926101,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
192.388926101,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
192.388926101,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
193.852139989,S0-C0,Backend_Bound,26.37,% Slots,,,0.00,5.19,
193.852139989,S0-C0,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.19,<==
193.852139989,S0-C0-T0,Backend_Bound.Core_Bound.Divider,29.46,% Clocks,,arith.fpu_div_active,0.00,5.19,
193.852139989,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.91,% Clocks,,,0.00,5.2,
193.852139989,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C1,Backend_Bound,60.73,% Slots,,,0.00,5.19,
193.852139989,S0-C1,Backend_Bound.Memory_Bound,51.49,% Slots,,,0.00,5.19,
193.852139989,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,58.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
193.852139989,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C2,Backend_Bound,53.37,% Slots,,,0.00,5.2,<==
193.852139989,S0-C2,Backend_Bound.Memory_Bound,25.73,% Slots,,,0.00,5.19,
193.852139989,S0-C2,Backend_Bound.Core_Bound,27.63,% Slots,,,0.00,5.19,
193.852139989,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
193.852139989,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C3,Backend_Bound,28.67,% Slots,,,0.00,5.19,
193.852139989,S0-C3,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.19,<==
193.852139989,S0-C3-T0,Backend_Bound.Core_Bound.Divider,33.42,% Clocks,,arith.fpu_div_active,0.00,5.19,
193.852139989,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.95,% Clocks,,,0.00,5.2,
193.852139989,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C4,Backend_Bound,51.98,% Slots,,,0.00,5.19,
193.852139989,S0-C4,Retiring,29.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
193.852139989,S0-C4,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.19,
193.852139989,S0-C4,Backend_Bound.Core_Bound,28.92,% Slots,,,0.00,5.19,<==
193.852139989,S0-C4,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.19,
193.852139989,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.19,
193.852139989,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,41.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
193.852139989,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C5,Backend_Bound,18.67,% Slots,,,0.00,5.2,
193.852139989,S0-C5,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.19,
193.852139989,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.64,% Clocks,,,0.00,5.19,<==
193.852139989,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C6,Frontend_Bound,21.32,% Slots,,,0.00,5.2,
193.852139989,S0-C6,Backend_Bound,51.13,% Slots,,,0.00,5.2,
193.852139989,S0-C6,Retiring,26.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
193.852139989,S0-C6,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.19,
193.852139989,S0-C6,Backend_Bound.Core_Bound,40.40,% Slots,,,0.00,5.19,<==
193.852139989,S0-C6,Retiring.Microcode_Sequencer,11.71,% Slots,,idq.ms_uops,0.00,5.19,
193.852139989,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.19,
193.852139989,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
193.852139989,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C7,Frontend_Bound,37.88,% Slots,,,0.00,5.2,
193.852139989,S0-C7,Bad_Speculation,10.37,% Slots,,,0.00,5.2,
193.852139989,S0-C7,Backend_Bound,23.05,% Slots,,,0.00,5.2,
193.852139989,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.71,% Slots,,,0.00,5.2,
193.852139989,S0-C7,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.19,
193.852139989,S0-C7,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.19,
193.852139989,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.26,% Core_Clocks,,,0.00,5.19,
193.852139989,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.24,% Core_Clocks,,,0.00,5.46,<==
193.852139989,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C0,Backend_Bound,29.75,% Slots,,,0.00,5.2,
193.852139989,S1-C0,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.19,
193.852139989,S1-C0,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.19,
193.852139989,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
193.852139989,S1-C0-T0,Backend_Bound.Core_Bound.Divider,23.03,% Clocks,,arith.fpu_div_active,0.00,5.19,
193.852139989,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.95,% Clocks,,,0.00,5.19,<==
193.852139989,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C1,Frontend_Bound,35.70,% Slots,,,0.00,5.2,<==
193.852139989,S1-C1,Backend_Bound,11.91,% Slots,,,0.00,5.2,
193.852139989,S1-C1,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.2,
193.852139989,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.2,
193.852139989,S1-C1,Backend_Bound.Memory_Bound,10.47,% Slots,,,0.00,5.19,
193.852139989,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.19,
193.852139989,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
193.852139989,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.72,% Core_Clocks,,,0.00,5.19,
193.852139989,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.46,
193.852139989,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C2,Backend_Bound,20.57,% Slots,,,0.00,5.2,
193.852139989,S1-C2,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.19,<==
193.852139989,S1-C2-T0,Backend_Bound.Core_Bound.Divider,30.14,% Clocks,,arith.fpu_div_active,0.00,5.19,
193.852139989,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.51,% Clocks,,,0.00,5.19,
193.852139989,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C3,Frontend_Bound,34.20,% Slots,,,0.00,5.19,
193.852139989,S1-C3,Backend_Bound,48.45,% Slots,,,0.00,5.19,
193.852139989,S1-C3,Retiring,15.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
193.852139989,S1-C3,Frontend_Bound.Frontend_Latency,37.27,% Slots,,rs_events.empty_end,0.00,5.19,
193.852139989,S1-C3,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.19,
193.852139989,S1-C3,Backend_Bound.Core_Bound,29.58,% Slots,,,0.00,5.19,<==
193.852139989,S1-C3,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.19,
193.852139989,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.44,% Clocks,,,0.00,5.19,
193.852139989,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
193.852139989,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.19,
193.852139989,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
193.852139989,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C4,Frontend_Bound,22.93,% Slots,,,0.00,5.2,
193.852139989,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.2,
193.852139989,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.51,% Core_Clocks,,,0.00,5.19,<==
193.852139989,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.05,% Core_Clocks,,,0.00,5.46,
193.852139989,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C5,Frontend_Bound,34.96,% Slots,,,0.00,5.2,
193.852139989,S1-C5,Backend_Bound,34.37,% Slots,,,0.00,5.2,
193.852139989,S1-C5,Retiring,21.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
193.852139989,S1-C5,Frontend_Bound.Frontend_Latency,47.67,% Slots,,rs_events.empty_end,0.00,5.2,<==
193.852139989,S1-C5,Frontend_Bound.Frontend_Bandwidth,27.68,% Slots,,,0.00,5.2,
193.852139989,S1-C5,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.19,
193.852139989,S1-C5,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.19,
193.852139989,S1-C5,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.2,
193.852139989,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.19,
193.852139989,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
193.852139989,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.19,
193.852139989,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.88,% Core_Clocks,,,0.00,5.19,
193.852139989,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.82,% Core_Clocks,,,0.00,5.47,
193.852139989,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C6,Frontend_Bound,38.59,% Slots,,,0.00,5.19,
193.852139989,S1-C6,Backend_Bound,36.34,% Slots,,,0.00,5.19,
193.852139989,S1-C6,Retiring,13.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
193.852139989,S1-C6,Frontend_Bound.Frontend_Latency,41.80,% Slots,,rs_events.empty_end,0.00,5.19,<==
193.852139989,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.84,% Slots,,,0.00,5.19,
193.852139989,S1-C6,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.19,
193.852139989,S1-C6,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.19,
193.852139989,S1-C6,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.19,
193.852139989,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
193.852139989,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.2,
193.852139989,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.35,% Core_Clocks,,,0.00,5.19,
193.852139989,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.30,% Core_Clocks,,,0.00,5.47,
193.852139989,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C7,Backend_Bound,76.80,% Slots,,,0.00,5.2,
193.852139989,S1-C7,Backend_Bound.Memory_Bound,63.81,% Slots,,,0.00,5.19,<==
193.852139989,S1-C7,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.19,
193.852139989,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,33.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
193.852139989,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
193.852139989,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
193.852139989,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
193.852139989,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
193.852139989,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
195.33345153,S0-C0,Backend_Bound,56.37,% Slots,,,0.00,5.14,
195.33345153,S0-C0,Backend_Bound.Memory_Bound,35.02,% Slots,,,0.00,5.14,
195.33345153,S0-C0,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.14,
195.33345153,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
195.33345153,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C1,Backend_Bound,71.53,% Slots,,,0.00,5.14,
195.33345153,S0-C1,Backend_Bound.Memory_Bound,56.48,% Slots,,,0.00,5.14,
195.33345153,S0-C1,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.14,
195.33345153,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,64.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
195.33345153,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C2,Backend_Bound,26.18,% Slots,,,0.00,5.14,<==
195.33345153,S0-C2,Backend_Bound.Memory_Bound,12.26,% Slots,,,0.00,5.14,
195.33345153,S0-C2,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.14,
195.33345153,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
195.33345153,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.80,% Clocks,,arith.fpu_div_active,0.00,5.14,
195.33345153,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.09,% Clocks,,,0.00,5.4,
195.33345153,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C3,Backend_Bound,40.08,% Slots,,,0.00,5.14,
195.33345153,S0-C3,Retiring,36.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
195.33345153,S0-C3,Backend_Bound.Core_Bound,30.39,% Slots,,,0.00,5.14,
195.33345153,S0-C3,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.18,
195.33345153,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.42,
195.33345153,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.54,% Clocks,,,0.00,5.4,<==
195.33345153,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
195.33345153,S0-C4,Backend_Bound,70.85,% Slots,,,0.00,5.14,
195.33345153,S0-C4,Retiring,37.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
195.33345153,S0-C4,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.14,
195.33345153,S0-C4,Backend_Bound.Core_Bound,54.74,% Slots,,,0.00,5.14,<==
195.33345153,S0-C4,Retiring.Microcode_Sequencer,8.27,% Slots,,idq.ms_uops,0.00,5.18,
195.33345153,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.74,% Clocks,,idq.ms_switches,0.00,5.42,
195.33345153,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
195.33345153,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C5,Backend_Bound,10.96,% Slots,,,0.00,5.14,<==
195.33345153,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C6,Backend_Bound,42.41,% Slots,,,0.00,5.15,<==
195.33345153,S0-C6,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.14,
195.33345153,S0-C6,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.14,
195.33345153,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
195.33345153,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.08,% Clocks,,,0.00,5.39,
195.33345153,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
195.33345153,S0-C7,Backend_Bound,42.06,% Slots,,,0.00,5.14,<==
195.33345153,S0-C7,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.14,
195.33345153,S0-C7,Backend_Bound.Core_Bound,22.77,% Slots,,,0.00,5.14,
195.33345153,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
195.33345153,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
195.33345153,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.27,% Clocks,,,0.00,5.4,
195.33345153,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
195.33345153,S1-C0,Backend_Bound,32.66,% Slots,,,0.00,5.15,<==
195.33345153,S1-C0,Backend_Bound.Memory_Bound,15.08,% Slots,,,0.00,5.14,
195.33345153,S1-C0,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.14,
195.33345153,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
195.33345153,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.76,% Clocks,,arith.fpu_div_active,0.00,5.14,
195.33345153,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.26,% Clocks,,,0.00,5.4,
195.33345153,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C1,Frontend_Bound,26.77,% Slots,,,0.00,5.14,
195.33345153,S1-C1,Backend_Bound,23.70,% Slots,,,0.00,5.14,
195.33345153,S1-C1,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.14,<==
195.33345153,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.14,
195.33345153,S1-C1,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,5.14,
195.33345153,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.42,
195.33345153,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.33345153,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.65,% Core_Clocks,,,0.00,5.14,
195.33345153,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.27,% Core_Clocks,,,0.00,5.14,
195.33345153,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
195.33345153,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C2,Backend_Bound,32.11,% Slots,,,0.00,5.14,
195.33345153,S1-C2,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.14,
195.33345153,S1-C2,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.14,
195.33345153,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
195.33345153,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.82,% Clocks,,,0.00,5.4,<==
195.33345153,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C3,Backend_Bound,29.16,% Slots,,,0.00,5.14,
195.33345153,S1-C3,Backend_Bound.Core_Bound,22.58,% Slots,,,0.00,5.14,
195.33345153,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.64,% Clocks,,,0.00,5.4,<==
195.33345153,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C4,Backend_Bound,27.38,% Slots,,,0.00,5.14,
195.33345153,S1-C4,Backend_Bound.Memory_Bound,33.21,% Slots,,,0.00,5.14,
195.33345153,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
195.33345153,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C5,Backend_Bound,70.38,% Slots,,,0.00,5.14,
195.33345153,S1-C5,Backend_Bound.Memory_Bound,55.57,% Slots,,,0.00,5.14,
195.33345153,S1-C5,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.14,
195.33345153,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,38.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
195.33345153,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
195.33345153,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C6,Frontend_Bound,28.40,% Slots,,,0.00,5.14,
195.33345153,S1-C6,Backend_Bound,21.89,% Slots,,,0.00,5.14,
195.33345153,S1-C6,Retiring,34.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
195.33345153,S1-C6,Frontend_Bound.Frontend_Latency,27.20,% Slots,,rs_events.empty_end,0.00,5.14,
195.33345153,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.07,% Slots,,,0.00,5.14,
195.33345153,S1-C6,Backend_Bound.Core_Bound,32.88,% Slots,,,0.00,5.14,
195.33345153,S1-C6,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.41,<==
195.33345153,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.41,
195.33345153,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.33345153,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.41,
195.33345153,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.46,% Core_Clocks,,,0.00,5.15,
195.33345153,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C7,Backend_Bound,68.32,% Slots,,,0.00,5.41,
195.33345153,S1-C7,Backend_Bound.Memory_Bound,56.58,% Slots,,,0.00,5.14,
195.33345153,S1-C7,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.14,
195.33345153,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,35.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
195.33345153,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
195.33345153,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.55,% Clocks,,,0.00,5.4,
195.33345153,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
195.33345153,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
195.33345153,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
195.33345153,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
195.33345153,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
195.33345153,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
195.33345153,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
196.831871752,S0-C0,Bad_Speculation,12.90,% Slots,,,0.00,5.33,
196.831871752,S0-C0,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.22,
196.831871752,S0-C0,Backend_Bound,31.58,% Slots,,,0.00,5.33,
196.831871752,S0-C0,Backend_Bound.Memory_Bound,19.47,% Slots,,,0.00,5.33,
196.831871752,S0-C0,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.33,
196.831871752,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
196.831871752,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C1,Backend_Bound,44.85,% Slots,,,0.00,5.32,
196.831871752,S0-C1,Backend_Bound.Memory_Bound,29.96,% Slots,,,0.00,5.32,<==
196.831871752,S0-C1,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.32,
196.831871752,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
196.831871752,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
196.831871752,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.48,% Clocks,,,0.00,5.34,
196.831871752,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C2,Backend_Bound,19.34,% Slots,,,0.00,5.33,
196.831871752,S0-C2,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.33,
196.831871752,S0-C2-T0,Backend_Bound.Core_Bound.Divider,25.77,% Clocks,,arith.fpu_div_active,0.00,5.34,
196.831871752,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.00,% Clocks,,,0.00,5.35,<==
196.831871752,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C3,Bad_Speculation,10.25,% Slots,,,0.00,5.32,
196.831871752,S0-C3,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.32,
196.831871752,S0-C3,Backend_Bound,38.49,% Slots,,,0.00,5.32,<==
196.831871752,S0-C3,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.32,
196.831871752,S0-C3,Backend_Bound.Core_Bound,18.66,% Slots,,,0.00,5.32,
196.831871752,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,25.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
196.831871752,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C4,Backend_Bound,15.38,% Slots,,,0.00,5.33,
196.831871752,S0-C4,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.33,<==
196.831871752,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C5,Backend_Bound,25.54,% Slots,,,0.00,5.33,
196.831871752,S0-C5,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.33,
196.831871752,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.04,% Clocks,,,0.00,5.35,<==
196.831871752,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C6,Backend_Bound,37.20,% Slots,,,0.00,5.33,
196.831871752,S0-C6,Backend_Bound.Memory_Bound,15.86,% Slots,,,0.00,5.33,
196.831871752,S0-C6,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.33,
196.831871752,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
196.831871752,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.40,% Clocks,,,0.00,5.34,<==
196.831871752,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C7,Frontend_Bound,33.18,% Slots,,,0.00,5.33,<==
196.831871752,S0-C7,Bad_Speculation,14.26,% Slots,,,0.00,5.33,
196.831871752,S0-C7,Backend_Bound,18.46,% Slots,,,0.00,5.33,
196.831871752,S0-C7,Retiring,25.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
196.831871752,S0-C7,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.33,
196.831871752,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.74,% Slots,,,0.00,5.33,
196.831871752,S0-C7,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.24,
196.831871752,S0-C7,Backend_Bound.Memory_Bound,43.03,% Slots,,,0.00,5.33,
196.831871752,S0-C7,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.06,
196.831871752,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
196.831871752,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.38,% Clocks,,idq.ms_switches,0.00,5.06,
196.831871752,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.79,% Core_Clocks,,,0.00,5.33,
196.831871752,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.81,% Core_Clocks,,,0.00,5.34,
196.831871752,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C0,Backend_Bound,19.15,% Slots,,,0.00,5.32,
196.831871752,S1-C0,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.32,<==
196.831871752,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.93,% Clocks,,arith.fpu_div_active,0.00,5.34,
196.831871752,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.47,% Clocks,,,0.00,5.34,
196.831871752,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C1,Frontend_Bound,30.74,% Slots,,,0.00,5.33,
196.831871752,S1-C1,Backend_Bound,11.78,% Slots,,,0.00,5.33,
196.831871752,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.09,% Slots,,,0.00,5.33,
196.831871752,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.86,% Core_Clocks,,,0.00,5.33,<==
196.831871752,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.93,% Core_Clocks,,,0.00,5.34,
196.831871752,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
196.831871752,S1-C2,Backend_Bound,27.65,% Slots,,,0.00,5.33,
196.831871752,S1-C2,Backend_Bound.Core_Bound,19.98,% Slots,,,0.00,5.33,<==
196.831871752,S1-C2-T0,Backend_Bound.Core_Bound.Divider,25.89,% Clocks,,arith.fpu_div_active,0.00,5.34,
196.831871752,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.27,% Clocks,,,0.00,5.34,
196.831871752,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C3,Backend_Bound,19.48,% Slots,,,0.00,5.33,
196.831871752,S1-C3,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.33,
196.831871752,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.01,% Clocks,,,0.00,5.34,<==
196.831871752,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C4,Backend_Bound,40.45,% Slots,,,0.00,5.33,<==
196.831871752,S1-C4,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.33,
196.831871752,S1-C4,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.33,
196.831871752,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
196.831871752,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C5,Backend_Bound,56.35,% Slots,,,0.00,5.33,<==
196.831871752,S1-C5,Backend_Bound.Memory_Bound,29.53,% Slots,,,0.00,5.33,
196.831871752,S1-C5,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.33,
196.831871752,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,34.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
196.831871752,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C6,Frontend_Bound,30.51,% Slots,,,0.00,5.33,
196.831871752,S1-C6,Backend_Bound,34.01,% Slots,,,0.00,5.33,
196.831871752,S1-C6,Retiring,36.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
196.831871752,S1-C6,Frontend_Bound.Frontend_Latency,21.81,% Slots,,rs_events.empty_end,0.00,5.33,
196.831871752,S1-C6,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.33,
196.831871752,S1-C6,Backend_Bound.Core_Bound,19.10,% Slots,,,0.00,5.33,
196.831871752,S1-C6,Retiring.Microcode_Sequencer,7.72,% Slots,,idq.ms_uops,0.00,5.07,<==
196.831871752,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
196.831871752,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.06,
196.831871752,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
196.831871752,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C7,Frontend_Bound,31.52,% Slots,,,0.00,5.33,
196.831871752,S1-C7,Backend_Bound,29.18,% Slots,,,0.00,5.33,
196.831871752,S1-C7,Frontend_Bound.Frontend_Bandwidth,27.40,% Slots,,,0.00,5.33,
196.831871752,S1-C7,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.33,
196.831871752,S1-C7,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.33,
196.831871752,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.19,% Core_Clocks,,,0.00,5.34,<==
196.831871752,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.95,% Core_Clocks,,,0.00,5.34,
196.831871752,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
196.831871752,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
196.831871752,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
196.831871752,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
196.831871752,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
196.831871752,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
196.831871752,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
198.299392075,S0-C0,Backend_Bound,26.56,% Slots,,,0.00,5.17,
198.299392075,S0-C0,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.17,
198.299392075,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.90,% Clocks,,arith.fpu_div_active,0.00,5.16,
198.299392075,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.41,% Clocks,,,0.00,5.17,<==
198.299392075,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C1,Frontend_Bound,20.42,% Slots,,,0.00,5.17,
198.299392075,S0-C1,Backend_Bound,19.85,% Slots,,,0.00,5.17,
198.299392075,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.17,
198.299392075,S0-C1,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.17,
198.299392075,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.06,% Core_Clocks,,,0.00,5.17,<==
198.299392075,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.45,% Core_Clocks,,,0.00,5.17,
198.299392075,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.34,% Clocks,,,0.00,5.17,
198.299392075,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
198.299392075,S0-C2,Backend_Bound,33.24,% Slots,,,0.00,5.17,
198.299392075,S0-C2,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.17,
198.299392075,S0-C2,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.17,
198.299392075,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
198.299392075,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.07,% Clocks,,,0.00,5.17,<==
198.299392075,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C3,Bad_Speculation,10.20,% Slots,,,0.00,5.17,
198.299392075,S0-C3,Bad_Speculation.Branch_Mispredicts,8.01,% Slots,,br_misp_retired.all_branches,0.00,5.17,
198.299392075,S0-C3,Backend_Bound,41.13,% Slots,,,0.00,5.17,<==
198.299392075,S0-C3,Backend_Bound.Memory_Bound,20.79,% Slots,,,0.00,5.17,
198.299392075,S0-C3,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.17,
198.299392075,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
198.299392075,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.88,% Clocks,,,0.00,5.17,
198.299392075,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C4,Backend_Bound,67.80,% Slots,,,0.00,5.17,
198.299392075,S0-C4,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.17,
198.299392075,S0-C4,Backend_Bound.Core_Bound,51.78,% Slots,,,0.00,5.17,
198.299392075,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.27,% Clocks,,,0.00,5.17,<==
198.299392075,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C5,Bad_Speculation,13.30,% Slots,,,0.00,5.16,
198.299392075,S0-C5,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.16,
198.299392075,S0-C5,Backend_Bound,32.04,% Slots,,,0.00,5.16,<==
198.299392075,S0-C5,Backend_Bound.Memory_Bound,17.61,% Slots,,,0.00,5.16,
198.299392075,S0-C5,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.16,
198.299392075,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
198.299392075,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
198.299392075,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.41,% Clocks,,,0.00,5.16,
198.299392075,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C6,Frontend_Bound,36.91,% Slots,,,0.00,5.17,
198.299392075,S0-C6,Backend_Bound,26.46,% Slots,,,0.00,5.17,
198.299392075,S0-C6,Retiring,36.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
198.299392075,S0-C6,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.17,
198.299392075,S0-C6,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.17,
198.299392075,S0-C6,Backend_Bound.Core_Bound,11.71,% Slots,,,0.00,5.17,
198.299392075,S0-C6,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.45,
198.299392075,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.88,<==
198.299392075,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.34,% Clocks,,idq.ms_switches,0.00,5.43,
198.299392075,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
198.299392075,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.83,% Clocks,,,0.00,5.17,
198.299392075,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C7,Frontend_Bound,26.12,% Slots,,,0.00,5.17,<==
198.299392075,S0-C7,Bad_Speculation,14.75,% Slots,,,0.00,5.17,
198.299392075,S0-C7,Backend_Bound,14.63,% Slots,,,0.00,5.17,
198.299392075,S0-C7,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.17,
198.299392075,S0-C7,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.17,
198.299392075,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C0,Backend_Bound,25.80,% Slots,,,0.00,5.16,
198.299392075,S1-C0,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.16,
198.299392075,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.47,% Clocks,,,0.00,5.17,<==
198.299392075,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C1,Frontend_Bound,33.34,% Slots,,,0.00,5.16,
198.299392075,S1-C1,Bad_Speculation,11.03,% Slots,,,0.00,5.16,
198.299392075,S1-C1,Backend_Bound,17.37,% Slots,,,0.00,5.16,
198.299392075,S1-C1,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.16,
198.299392075,S1-C1,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.16,
198.299392075,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.44,
198.299392075,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.88,<==
198.299392075,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C2,Backend_Bound,21.02,% Slots,,,0.00,5.17,
198.299392075,S1-C2,Backend_Bound.Core_Bound,13.80,% Slots,,,0.00,5.17,<==
198.299392075,S1-C2-T0,Backend_Bound.Core_Bound.Divider,33.53,% Clocks,,arith.fpu_div_active,0.00,5.17,
198.299392075,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.43,% Clocks,,,0.00,5.17,
198.299392075,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
198.299392075,S1-C3,Frontend_Bound,28.35,% Slots,,,0.00,5.16,
198.299392075,S1-C3,Bad_Speculation,17.00,% Slots,,,0.00,5.16,
198.299392075,S1-C3,Backend_Bound,17.72,% Slots,,,0.00,5.16,
198.299392075,S1-C3,Retiring,31.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
198.299392075,S1-C3,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.16,
198.299392075,S1-C3,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.16,
198.299392075,S1-C3,Backend_Bound.Memory_Bound,28.86,% Slots,,,0.00,5.16,
198.299392075,S1-C3,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.44,<==
198.299392075,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.44,
198.299392075,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.88,
198.299392075,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.63,% Clocks,,idq.ms_switches,0.00,5.44,
198.299392075,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
198.299392075,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C4,Frontend_Bound,31.88,% Slots,,,0.00,5.17,
198.299392075,S1-C4,Bad_Speculation,10.64,% Slots,,,0.00,5.17,
198.299392075,S1-C4,Backend_Bound,38.34,% Slots,,,0.00,5.17,
198.299392075,S1-C4,Frontend_Bound.Frontend_Latency,32.68,% Slots,,rs_events.empty_end,0.00,5.17,
198.299392075,S1-C4,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.17,
198.299392075,S1-C4,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.17,
198.299392075,S1-C4,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.17,<==
198.299392075,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.44,
198.299392075,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.88,
198.299392075,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
198.299392075,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C5,Frontend_Bound,37.96,% Slots,,,0.00,5.17,
198.299392075,S1-C5,Bad_Speculation,16.68,% Slots,,,0.00,5.17,
198.299392075,S1-C5,Backend_Bound,11.63,% Slots,,,0.00,5.17,
198.299392075,S1-C5,Retiring,40.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
198.299392075,S1-C5,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.17,
198.299392075,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.17,
198.299392075,S1-C5,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,5.17,
198.299392075,S1-C5,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.17,<==
198.299392075,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.44,
198.299392075,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.89,
198.299392075,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.23,% Clocks,,idq.ms_switches,0.00,5.44,
198.299392075,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.23,% Core_Clocks,,,0.00,5.17,
198.299392075,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.87,% Core_Clocks,,,0.00,5.16,
198.299392075,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C6,Frontend_Bound,31.49,% Slots,,,0.00,5.16,
198.299392075,S1-C6,Bad_Speculation,13.52,% Slots,,,0.00,5.16,
198.299392075,S1-C6,Backend_Bound,23.81,% Slots,,,0.00,5.16,
198.299392075,S1-C6,Retiring,33.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
198.299392075,S1-C6,Frontend_Bound.Frontend_Latency,28.48,% Slots,,rs_events.empty_end,0.00,5.16,
198.299392075,S1-C6,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.16,
198.299392075,S1-C6,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.16,
198.299392075,S1-C6,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.16,
198.299392075,S1-C6,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,0.00,5.16,<==
198.299392075,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.44,
198.299392075,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.88,
198.299392075,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.23,% Clocks,,idq.ms_switches,0.00,5.44,
198.299392075,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
198.299392075,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.21,% Clocks,,,0.00,5.18,
198.299392075,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C7,Frontend_Bound,20.99,% Slots,,,0.00,5.17,<==
198.299392075,S1-C7,Backend_Bound,11.87,% Slots,,,0.00,5.17,
198.299392075,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
198.299392075,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
198.299392075,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
198.299392075,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
199.783554418,S0-C0,Frontend_Bound,22.48,% Slots,,,0.00,5.11,
199.783554418,S0-C0,Bad_Speculation,14.11,% Slots,,,0.00,5.11,
199.783554418,S0-C0,Backend_Bound,33.90,% Slots,,,0.00,5.11,<==
199.783554418,S0-C0,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.11,
199.783554418,S0-C0,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.11,
199.783554418,S0-C0,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.11,
199.783554418,S0-C0,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.11,
199.783554418,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.12,
199.783554418,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
199.783554418,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
199.783554418,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.50,% Clocks,,,0.00,5.13,
199.783554418,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C1,Frontend_Bound,35.21,% Slots,,,0.00,5.13,
199.783554418,S0-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.13,
199.783554418,S0-C1,Backend_Bound,21.48,% Slots,,,0.00,5.13,
199.783554418,S0-C1,Frontend_Bound.Frontend_Latency,30.07,% Slots,,rs_events.empty_end,0.00,5.13,
199.783554418,S0-C1,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S0-C1,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.13,
199.783554418,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.12,
199.783554418,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
199.783554418,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
199.783554418,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C2,Bad_Speculation,12.65,% Slots,,,0.00,5.12,
199.783554418,S0-C2,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S0-C2,Backend_Bound,42.94,% Slots,,,0.00,5.12,
199.783554418,S0-C2,Backend_Bound.Memory_Bound,27.38,% Slots,,,0.00,5.12,
199.783554418,S0-C2,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.12,
199.783554418,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,24.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,<==
199.783554418,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
199.783554418,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C3,Backend_Bound,24.11,% Slots,,,0.00,5.12,
199.783554418,S0-C3,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.12,
199.783554418,S0-C3-T0,Backend_Bound.Core_Bound.Divider,27.56,% Clocks,,arith.fpu_div_active,0.00,5.39,
199.783554418,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.51,% Clocks,,,0.00,5.12,<==
199.783554418,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C4,Backend_Bound,45.54,% Slots,,,0.00,5.12,<==
199.783554418,S0-C4,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.12,
199.783554418,S0-C4,Backend_Bound.Core_Bound,22.40,% Slots,,,0.00,5.12,
199.783554418,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,24.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
199.783554418,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C5,Frontend_Bound,24.94,% Slots,,,0.00,5.12,
199.783554418,S0-C5,Bad_Speculation,11.58,% Slots,,,0.00,5.12,
199.783554418,S0-C5,Backend_Bound,39.00,% Slots,,,0.00,5.12,<==
199.783554418,S0-C5,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.12,
199.783554418,S0-C5,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S0-C5,Backend_Bound.Memory_Bound,19.55,% Slots,,,0.00,5.12,
199.783554418,S0-C5,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.12,
199.783554418,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.12,
199.783554418,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
199.783554418,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
199.783554418,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.30,% Clocks,,,0.00,5.12,
199.783554418,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C6,Frontend_Bound,22.70,% Slots,,,0.00,5.11,
199.783554418,S0-C6,Backend_Bound,44.87,% Slots,,,0.00,5.11,
199.783554418,S0-C6,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.11,
199.783554418,S0-C6,Backend_Bound.Memory_Bound,24.97,% Slots,,,0.00,5.11,
199.783554418,S0-C6,Backend_Bound.Core_Bound,19.90,% Slots,,,0.00,5.11,
199.783554418,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.12,
199.783554418,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
199.783554418,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,<==
199.783554418,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
199.783554418,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
199.783554418,S0-C7,Frontend_Bound,20.05,% Slots,,,0.00,5.13,
199.783554418,S0-C7,Bad_Speculation,11.10,% Slots,,,0.00,5.13,
199.783554418,S0-C7,Backend_Bound,50.75,% Slots,,,0.00,5.13,
199.783554418,S0-C7,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.13,
199.783554418,S0-C7,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S0-C7,Backend_Bound.Memory_Bound,32.26,% Slots,,,0.00,5.13,
199.783554418,S0-C7,Backend_Bound.Core_Bound,18.49,% Slots,,,0.00,5.13,
199.783554418,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.12,
199.783554418,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
199.783554418,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,<==
199.783554418,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.98,% Clocks,,,0.00,5.12,
199.783554418,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C0,Frontend_Bound,22.27,% Slots,,,0.00,5.12,
199.783554418,S1-C0,Bad_Speculation,12.37,% Slots,,,0.00,5.12,
199.783554418,S1-C0,Backend_Bound,40.34,% Slots,,,0.00,5.12,
199.783554418,S1-C0,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.12,
199.783554418,S1-C0,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S1-C0,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.12,
199.783554418,S1-C0,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.12,
199.783554418,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
199.783554418,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
199.783554418,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.72,% Clocks,,,0.00,5.12,
199.783554418,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C1,Frontend_Bound,22.90,% Slots,,,0.00,5.12,
199.783554418,S1-C1,Bad_Speculation,10.65,% Slots,,,0.00,5.12,
199.783554418,S1-C1,Backend_Bound,12.13,% Slots,,,0.00,5.12,
199.783554418,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.98,% Slots,,,0.00,5.12,
199.783554418,S1-C1,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.11,
199.783554418,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.05,% Core_Clocks,,,0.00,5.4,<==
199.783554418,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
199.783554418,S1-C2,Backend_Bound,20.64,% Slots,,,0.00,5.13,
199.783554418,S1-C2,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.13,
199.783554418,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.66,% Clocks,,,0.00,5.12,<==
199.783554418,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C3,Frontend_Bound,29.55,% Slots,,,0.00,5.12,<==
199.783554418,S1-C3,Bad_Speculation,13.33,% Slots,,,0.00,5.12,
199.783554418,S1-C3,Backend_Bound,19.83,% Slots,,,0.00,5.12,
199.783554418,S1-C3,Frontend_Bound.Frontend_Latency,17.09,% Slots,,rs_events.empty_end,0.00,5.12,
199.783554418,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.64,% Slots,,,0.00,5.12,
199.783554418,S1-C3,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S1-C3,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.12,
199.783554418,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.12,
199.783554418,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
199.783554418,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.93,% Clocks,,,0.00,5.12,
199.783554418,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C4,Frontend_Bound,28.90,% Slots,,,0.00,5.12,
199.783554418,S1-C4,Bad_Speculation,12.14,% Slots,,,0.00,5.12,
199.783554418,S1-C4,Backend_Bound,30.97,% Slots,,,0.00,5.12,
199.783554418,S1-C4,Retiring,35.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
199.783554418,S1-C4,Frontend_Bound.Frontend_Latency,20.93,% Slots,,rs_events.empty_end,0.00,5.12,
199.783554418,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.12,
199.783554418,S1-C4,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S1-C4,Backend_Bound.Memory_Bound,14.38,% Slots,,,0.00,5.12,
199.783554418,S1-C4,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.12,
199.783554418,S1-C4,Retiring.Microcode_Sequencer,1.13,% Slots,,idq.ms_uops,0.00,5.12,<==
199.783554418,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.12,
199.783554418,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
199.783554418,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.54,% Clocks,,idq.ms_switches,0.00,5.12,
199.783554418,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.03,% Core_Clocks,,,0.00,5.4,
199.783554418,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.92,% Core_Clocks,,,0.00,5.4,
199.783554418,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
199.783554418,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.30,% Clocks,,,0.00,5.12,
199.783554418,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C5,Frontend_Bound,22.52,% Slots,,,0.00,5.13,
199.783554418,S1-C5,Backend_Bound,30.29,% Slots,,,0.00,5.12,<==
199.783554418,S1-C5,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.12,
199.783554418,S1-C5,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.12,
199.783554418,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
199.783554418,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.10,% Clocks,,,0.00,5.12,
199.783554418,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C6,Frontend_Bound,21.43,% Slots,,,0.00,5.12,
199.783554418,S1-C6,Bad_Speculation,15.62,% Slots,,,0.00,5.12,
199.783554418,S1-C6,Backend_Bound,35.22,% Slots,,,0.00,5.12,
199.783554418,S1-C6,Frontend_Bound.Frontend_Latency,16.80,% Slots,,rs_events.empty_end,0.00,5.12,
199.783554418,S1-C6,Bad_Speculation.Branch_Mispredicts,15.48,% Slots,,br_misp_retired.all_branches,0.00,5.12,
199.783554418,S1-C6,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.12,
199.783554418,S1-C6,Backend_Bound.Core_Bound,22.56,% Slots,,,0.00,5.12,
199.783554418,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.71,% Clocks,,,0.00,5.12,
199.783554418,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
199.783554418,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
199.783554418,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
199.783554418,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.68,% Clocks,,,0.00,5.12,<==
199.783554418,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C7,Backend_Bound,22.87,% Slots,,,0.00,5.12,
199.783554418,S1-C7,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.12,<==
199.783554418,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
199.783554418,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
199.783554418,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
199.783554418,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
199.783554418,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
199.783554418,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
201.279085992,S0-C0,Frontend_Bound,22.66,% Slots,,,0.00,5.08,
201.279085992,S0-C0,Backend_Bound,25.84,% Slots,,,0.00,5.08,<==
201.279085992,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.08,
201.279085992,S0-C0,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.08,
201.279085992,S0-C0,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.08,
201.279085992,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.17,% Core_Clocks,,,0.00,5.36,
201.279085992,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.64,% Core_Clocks,,,0.00,5.09,
201.279085992,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
201.279085992,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.99,% Clocks,,,0.00,5.15,
201.279085992,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C1,Frontend_Bound,33.98,% Slots,,,0.00,5.08,<==
201.279085992,S0-C1,Bad_Speculation,12.97,% Slots,,,0.00,5.08,
201.279085992,S0-C1,Backend_Bound,18.52,% Slots,,,0.00,5.08,
201.279085992,S0-C1,Retiring,21.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
201.279085992,S0-C1,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.08,
201.279085992,S0-C1,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.08,
201.279085992,S0-C1,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.08,
201.279085992,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
201.279085992,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.36,
201.279085992,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.41,% Core_Clocks,,,0.00,5.09,
201.279085992,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C2,Frontend_Bound,24.26,% Slots,,,0.00,5.08,
201.279085992,S0-C2,Bad_Speculation,12.67,% Slots,,,0.00,5.08,
201.279085992,S0-C2,Backend_Bound,33.69,% Slots,,,0.00,5.08,
201.279085992,S0-C2,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S0-C2,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.08,
201.279085992,S0-C2,Backend_Bound.Memory_Bound,38.13,% Slots,,,0.00,5.08,
201.279085992,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
201.279085992,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
201.279085992,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C3,Backend_Bound,24.29,% Slots,,,0.00,5.08,
201.279085992,S0-C3,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.08,<==
201.279085992,S0-C3-T0,Backend_Bound.Core_Bound.Divider,31.09,% Clocks,,arith.fpu_div_active,0.00,5.35,
201.279085992,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.45,% Clocks,,,0.00,5.15,
201.279085992,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C4,Frontend_Bound,22.43,% Slots,,,0.00,5.08,
201.279085992,S0-C4,Backend_Bound,46.69,% Slots,,,0.00,5.08,<==
201.279085992,S0-C4,Retiring,30.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
201.279085992,S0-C4,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S0-C4,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.08,
201.279085992,S0-C4,Backend_Bound.Core_Bound,22.35,% Slots,,,0.00,5.08,
201.279085992,S0-C4,Retiring.Microcode_Sequencer,4.20,% Slots,,idq.ms_uops,0.00,5.35,
201.279085992,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
201.279085992,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.44,% Clocks,,idq.ms_switches,0.00,5.35,
201.279085992,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
201.279085992,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.31,% Clocks,,,0.00,5.16,
201.279085992,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C5,Backend_Bound,52.36,% Slots,,,0.00,5.08,
201.279085992,S0-C5,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.08,
201.279085992,S0-C5,Backend_Bound.Core_Bound,34.52,% Slots,,,0.00,5.08,
201.279085992,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
201.279085992,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.43,% Clocks,,,0.00,5.16,<==
201.279085992,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C6,Frontend_Bound,24.93,% Slots,,,0.00,5.09,
201.279085992,S0-C6,Backend_Bound,40.39,% Slots,,,0.00,5.09,
201.279085992,S0-C6,Retiring,36.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
201.279085992,S0-C6,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.19,% Slots,,,0.00,5.09,
201.279085992,S0-C6,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.08,
201.279085992,S0-C6,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.08,
201.279085992,S0-C6,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.35,
201.279085992,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
201.279085992,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.36,
201.279085992,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.88,% Core_Clocks,,,0.00,5.36,
201.279085992,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.89,% Core_Clocks,,,0.00,5.09,
201.279085992,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
201.279085992,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
201.279085992,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.82,% Clocks,,,0.00,5.16,<==
201.279085992,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C7,Frontend_Bound,29.40,% Slots,,,0.00,5.08,
201.279085992,S0-C7,Backend_Bound,35.79,% Slots,,,0.00,5.08,
201.279085992,S0-C7,Retiring,32.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
201.279085992,S0-C7,Frontend_Bound.Frontend_Latency,25.81,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S0-C7,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.08,
201.279085992,S0-C7,Backend_Bound.Core_Bound,20.41,% Slots,,,0.00,5.08,
201.279085992,S0-C7,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,0.00,5.35,
201.279085992,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
201.279085992,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.35,
201.279085992,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
201.279085992,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.16,% Clocks,,,0.00,5.16,<==
201.279085992,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C0,Frontend_Bound,42.73,% Slots,,,0.00,5.09,<==
201.279085992,S1-C0,Bad_Speculation,20.94,% Slots,,,0.00,5.09,
201.279085992,S1-C0,Retiring,34.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
201.279085992,S1-C0,Frontend_Bound.Frontend_Latency,30.06,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.89,% Slots,,,0.00,5.09,
201.279085992,S1-C0,Bad_Speculation.Branch_Mispredicts,20.75,% Slots,,br_misp_retired.all_branches,0.00,5.09,
201.279085992,S1-C0,Retiring.Microcode_Sequencer,1.84,% Slots,,idq.ms_uops,0.00,5.35,
201.279085992,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.36,
201.279085992,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
201.279085992,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.36,
201.279085992,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C1,Backend_Bound,24.65,% Slots,,,0.00,5.08,
201.279085992,S1-C1,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.08,
201.279085992,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.59,% Clocks,,,0.00,5.14,<==
201.279085992,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
201.279085992,S1-C2,Frontend_Bound,27.67,% Slots,,,0.00,5.08,
201.279085992,S1-C2,Bad_Speculation,15.20,% Slots,,,0.00,5.08,
201.279085992,S1-C2,Backend_Bound,24.04,% Slots,,,0.00,5.08,
201.279085992,S1-C2,Retiring,33.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
201.279085992,S1-C2,Frontend_Bound.Frontend_Latency,15.54,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S1-C2,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.08,
201.279085992,S1-C2,Backend_Bound.Memory_Bound,10.00,% Slots,,,0.00,5.08,
201.279085992,S1-C2,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.08,
201.279085992,S1-C2,Retiring.Microcode_Sequencer,1.89,% Slots,,idq.ms_uops,0.00,5.35,<==
201.279085992,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
201.279085992,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.94,% Clocks,,idq.ms_switches,0.00,5.35,
201.279085992,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
201.279085992,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
201.279085992,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
201.279085992,S1-C3,Frontend_Bound,26.54,% Slots,,,0.00,5.08,
201.279085992,S1-C3,Bad_Speculation,11.28,% Slots,,,0.00,5.08,
201.279085992,S1-C3,Backend_Bound,22.61,% Slots,,,0.00,5.08,
201.279085992,S1-C3,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S1-C3,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.08,
201.279085992,S1-C3,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.08,
201.279085992,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,<==
201.279085992,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C4,Frontend_Bound,27.35,% Slots,,,0.00,5.09,
201.279085992,S1-C4,Bad_Speculation,12.81,% Slots,,,0.00,5.09,
201.279085992,S1-C4,Backend_Bound,26.57,% Slots,,,0.00,5.09,
201.279085992,S1-C4,Frontend_Bound.Frontend_Latency,17.13,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S1-C4,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.09,
201.279085992,S1-C4,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.08,
201.279085992,S1-C4,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.08,
201.279085992,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.35,
201.279085992,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
201.279085992,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
201.279085992,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.80,% Clocks,,,0.00,5.15,
201.279085992,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C5,Frontend_Bound,35.93,% Slots,,,0.00,5.09,
201.279085992,S1-C5,Bad_Speculation,16.16,% Slots,,,0.00,5.08,
201.279085992,S1-C5,Retiring,37.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
201.279085992,S1-C5,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.52,% Slots,,,0.00,5.09,
201.279085992,S1-C5,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.08,
201.279085992,S1-C5,Retiring.Microcode_Sequencer,1.25,% Slots,,idq.ms_uops,0.00,5.35,<==
201.279085992,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.35,
201.279085992,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
201.279085992,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.35,
201.279085992,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.58,% Core_Clocks,,,0.00,5.34,
201.279085992,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C6,Frontend_Bound,22.11,% Slots,,,0.00,5.09,
201.279085992,S1-C6,Backend_Bound,17.43,% Slots,,,0.00,5.09,
201.279085992,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.55,% Slots,,,0.00,5.09,<==
201.279085992,S1-C6,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.08,
201.279085992,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C7,Frontend_Bound,32.80,% Slots,,,0.00,5.35,
201.279085992,S1-C7,Bad_Speculation,13.94,% Slots,,,0.00,5.35,
201.279085992,S1-C7,Backend_Bound,20.27,% Slots,,,0.00,5.35,
201.279085992,S1-C7,Retiring,43.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
201.279085992,S1-C7,Frontend_Bound.Frontend_Latency,32.49,% Slots,,rs_events.empty_end,0.00,5.08,
201.279085992,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.96,% Slots,,,0.00,5.35,
201.279085992,S1-C7,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.09,
201.279085992,S1-C7,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.08,
201.279085992,S1-C7,Retiring.Microcode_Sequencer,1.31,% Slots,,idq.ms_uops,0.00,5.08,<==
201.279085992,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.35,
201.279085992,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
201.279085992,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.35,
201.279085992,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
201.279085992,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
201.279085992,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
201.279085992,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
201.279085992,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
201.279085992,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
202.750461848,S0-C0,Frontend_Bound,27.35,% Slots,,,0.00,5.16,
202.750461848,S0-C0,Backend_Bound,16.98,% Slots,,,0.00,5.16,
202.750461848,S0-C0,Frontend_Bound.Frontend_Latency,20.29,% Slots,,rs_events.empty_end,0.00,5.16,
202.750461848,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.26,% Slots,,,0.00,5.16,
202.750461848,S0-C0,Backend_Bound.Memory_Bound,14.08,% Slots,,,0.00,5.16,
202.750461848,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.16,
202.750461848,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
202.750461848,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
202.750461848,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C1,Backend_Bound,47.83,% Slots,,,0.00,5.16,
202.750461848,S0-C1,Backend_Bound.Memory_Bound,29.38,% Slots,,,0.00,5.16,
202.750461848,S0-C1,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.16,
202.750461848,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
202.750461848,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C2,Backend_Bound,46.01,% Slots,,,0.00,5.16,
202.750461848,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
202.750461848,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C3,Backend_Bound,36.73,% Slots,,,0.00,5.16,<==
202.750461848,S0-C3,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.16,
202.750461848,S0-C3,Backend_Bound.Core_Bound,18.97,% Slots,,,0.00,5.16,
202.750461848,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
202.750461848,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
202.750461848,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C4,Frontend_Bound,22.96,% Slots,,,0.00,5.17,
202.750461848,S0-C4,Backend_Bound,11.51,% Slots,,,0.00,5.17,
202.750461848,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.17,
202.750461848,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.19,% Core_Clocks,,,0.00,5.16,<==
202.750461848,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.79,% Core_Clocks,,,0.00,5.44,
202.750461848,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C5,Frontend_Bound,25.15,% Slots,,,0.00,5.16,
202.750461848,S0-C5,Backend_Bound,27.33,% Slots,,,0.00,5.16,
202.750461848,S0-C5,Retiring,26.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
202.750461848,S0-C5,Frontend_Bound.Frontend_Latency,32.27,% Slots,,rs_events.empty_end,0.00,5.16,
202.750461848,S0-C5,Backend_Bound.Memory_Bound,101.59,% Slots,,,0.00,5.16,
202.750461848,S0-C5,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.16,
202.750461848,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
202.750461848,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.17,% Clocks,,idq.ms_switches,0.00,5.16,
202.750461848,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
202.750461848,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C6,Backend_Bound,33.44,% Slots,,,0.00,5.16,
202.750461848,S0-C6,Backend_Bound.Memory_Bound,28.60,% Slots,,,0.00,5.16,
202.750461848,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
202.750461848,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C7,Backend_Bound,59.65,% Slots,,,0.00,5.16,
202.750461848,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
202.750461848,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C0,Frontend_Bound,20.07,% Slots,,,0.00,5.16,
202.750461848,S1-C0,Bad_Speculation,10.33,% Slots,,,0.00,5.16,
202.750461848,S1-C0,Backend_Bound,36.89,% Slots,,,0.00,5.16,
202.750461848,S1-C0,Retiring,31.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
202.750461848,S1-C0,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.16,
202.750461848,S1-C0,Bad_Speculation.Branch_Mispredicts,8.52,% Slots,,br_misp_retired.all_branches,0.00,5.16,
202.750461848,S1-C0,Backend_Bound.Memory_Bound,24.78,% Slots,,,0.00,5.16,
202.750461848,S1-C0,Backend_Bound.Core_Bound,12.12,% Slots,,,0.00,5.16,
202.750461848,S1-C0,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.16,
202.750461848,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
202.750461848,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.16,
202.750461848,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,15.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
202.750461848,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C1,Frontend_Bound,28.25,% Slots,,,0.00,5.16,
202.750461848,S1-C1,Bad_Speculation,18.91,% Slots,,,0.00,5.16,
202.750461848,S1-C1,Retiring,21.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
202.750461848,S1-C1,Frontend_Bound.Frontend_Latency,21.02,% Slots,,rs_events.empty_end,0.00,5.16,<==
202.750461848,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.26,% Slots,,,0.00,5.16,
202.750461848,S1-C1,Bad_Speculation.Branch_Mispredicts,18.63,% Slots,,br_misp_retired.all_branches,0.00,5.16,
202.750461848,S1-C1,Retiring.Microcode_Sequencer,3.46,% Slots,,idq.ms_uops,0.00,5.16,
202.750461848,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.16,
202.750461848,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
202.750461848,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.16,
202.750461848,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.77,% Core_Clocks,,,0.00,5.16,
202.750461848,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.57,% Core_Clocks,,,0.00,5.44,
202.750461848,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C2,Frontend_Bound,28.86,% Slots,,,0.00,5.17,
202.750461848,S1-C2,Bad_Speculation,11.74,% Slots,,,0.00,5.17,
202.750461848,S1-C2,Backend_Bound,29.19,% Slots,,,0.00,5.17,
202.750461848,S1-C2,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.17,
202.750461848,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.17,
202.750461848,S1-C2,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.16,
202.750461848,S1-C2,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.16,
202.750461848,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.16,
202.750461848,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
202.750461848,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.59,% Core_Clocks,,,0.00,5.16,
202.750461848,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.65,% Core_Clocks,,,0.00,5.44,
202.750461848,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
202.750461848,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C3,Frontend_Bound,27.37,% Slots,,,0.00,5.16,
202.750461848,S1-C3,Backend_Bound,34.74,% Slots,,,0.00,5.16,
202.750461848,S1-C3,Retiring,37.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
202.750461848,S1-C3,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.16,
202.750461848,S1-C3,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.16,
202.750461848,S1-C3,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.16,
202.750461848,S1-C3,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.16,<==
202.750461848,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.16,
202.750461848,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
202.750461848,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.35,% Clocks,,idq.ms_switches,0.00,5.16,
202.750461848,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
202.750461848,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
202.750461848,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.20,% Clocks,,,0.00,5.17,
202.750461848,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C4,Frontend_Bound,30.00,% Slots,,,0.00,5.17,
202.750461848,S1-C4,Bad_Speculation,16.36,% Slots,,,0.00,5.17,
202.750461848,S1-C4,Backend_Bound,16.58,% Slots,,,0.00,5.17,
202.750461848,S1-C4,Retiring,35.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
202.750461848,S1-C4,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.17,
202.750461848,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.17,
202.750461848,S1-C4,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.16,
202.750461848,S1-C4,Backend_Bound.Memory_Bound,24.23,% Slots,,,0.00,5.16,
202.750461848,S1-C4,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.16,<==
202.750461848,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.16,
202.750461848,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
202.750461848,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.93,% Clocks,,idq.ms_switches,0.00,5.16,
202.750461848,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.68,% Core_Clocks,,,0.00,5.16,
202.750461848,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.14,% Core_Clocks,,,0.00,5.44,
202.750461848,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
202.750461848,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
202.750461848,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C5,Frontend_Bound,25.47,% Slots,,,0.00,5.16,
202.750461848,S1-C5,Backend_Bound,42.22,% Slots,,,0.00,5.16,
202.750461848,S1-C5,Retiring,37.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
202.750461848,S1-C5,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.16,
202.750461848,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.16,
202.750461848,S1-C5,Backend_Bound.Memory_Bound,38.23,% Slots,,,0.00,5.15,
202.750461848,S1-C5,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.16,
202.750461848,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
202.750461848,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.01,% Clocks,,idq.ms_switches,0.00,5.16,
202.750461848,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.60,% Core_Clocks,,,0.00,5.45,
202.750461848,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
202.750461848,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
202.750461848,S1-C6,Backend_Bound,61.99,% Slots,,,0.00,5.16,
202.750461848,S1-C6,Backend_Bound.Memory_Bound,40.30,% Slots,,,0.00,5.16,
202.750461848,S1-C6,Backend_Bound.Core_Bound,21.69,% Slots,,,0.00,5.16,
202.750461848,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
202.750461848,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.03,% Clocks,,,0.00,5.16,
202.750461848,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C7,Backend_Bound,43.57,% Slots,,,0.00,5.17,
202.750461848,S1-C7,Backend_Bound.Memory_Bound,31.69,% Slots,,,0.00,5.16,
202.750461848,S1-C7,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.16,
202.750461848,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
202.750461848,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
202.750461848,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
202.750461848,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
202.750461848,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
202.750461848,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
202.750461848,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
204.241866436,S0-C0,Frontend_Bound,23.89,% Slots,,,0.00,5.1,
204.241866436,S0-C0,Bad_Speculation,11.87,% Slots,,,0.00,5.1,
204.241866436,S0-C0,Backend_Bound,12.75,% Slots,,,0.00,5.1,
204.241866436,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.1,<==
204.241866436,S0-C0,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C1,Backend_Bound,25.39,% Slots,,,0.00,5.1,
204.241866436,S0-C1,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.09,
204.241866436,S0-C1-T0,Backend_Bound.Core_Bound.Divider,31.14,% Clocks,,arith.fpu_div_active,0.00,5.32,
204.241866436,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.86,% Clocks,,,0.00,5.1,<==
204.241866436,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C2,Frontend_Bound,30.97,% Slots,,,0.00,5.1,
204.241866436,S0-C2,Bad_Speculation,10.14,% Slots,,,0.00,5.1,
204.241866436,S0-C2,Backend_Bound,31.85,% Slots,,,0.00,5.1,
204.241866436,S0-C2,Retiring,31.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
204.241866436,S0-C2,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.09,
204.241866436,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.1,
204.241866436,S0-C2,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S0-C2,Backend_Bound.Memory_Bound,26.95,% Slots,,,0.00,5.09,
204.241866436,S0-C2,Retiring.Microcode_Sequencer,3.31,% Slots,,idq.ms_uops,0.00,5.36,
204.241866436,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
204.241866436,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.18,% Clocks,,idq.ms_switches,0.00,5.36,
204.241866436,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
204.241866436,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C3,Bad_Speculation,10.17,% Slots,,,0.00,5.1,
204.241866436,S0-C3,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S0-C3,Backend_Bound,22.87,% Slots,,,0.00,5.1,
204.241866436,S0-C3,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.09,
204.241866436,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
204.241866436,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C4,Frontend_Bound,21.79,% Slots,,,0.00,5.1,
204.241866436,S0-C4,Bad_Speculation,19.46,% Slots,,,0.00,5.1,
204.241866436,S0-C4,Frontend_Bound.Frontend_Latency,18.72,% Slots,,rs_events.empty_end,0.00,5.09,
204.241866436,S0-C4,Bad_Speculation.Branch_Mispredicts,19.29,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
204.241866436,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C5,Frontend_Bound,25.73,% Slots,,,0.00,5.1,
204.241866436,S0-C5,Bad_Speculation,11.07,% Slots,,,0.00,5.1,
204.241866436,S0-C5,Backend_Bound,33.56,% Slots,,,0.00,5.1,<==
204.241866436,S0-C5,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S0-C5,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.1,
204.241866436,S0-C5,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.1,
204.241866436,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
204.241866436,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C6,Frontend_Bound,21.86,% Slots,,,0.00,5.1,
204.241866436,S0-C6,Backend_Bound,29.27,% Slots,,,0.00,5.1,
204.241866436,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.1,
204.241866436,S0-C6,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.09,<==
204.241866436,S0-C6,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.09,
204.241866436,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.91,% Core_Clocks,,,0.00,5.33,
204.241866436,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.14,% Core_Clocks,,,0.00,5.09,
204.241866436,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C7,Frontend_Bound,21.52,% Slots,,,0.00,5.11,
204.241866436,S0-C7,Bad_Speculation,14.90,% Slots,,,0.00,5.11,
204.241866436,S0-C7,Backend_Bound,31.53,% Slots,,,0.00,5.11,<==
204.241866436,S0-C7,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.11,
204.241866436,S0-C7,Backend_Bound.Memory_Bound,16.62,% Slots,,,0.00,5.09,
204.241866436,S0-C7,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.09,
204.241866436,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C0,Frontend_Bound,27.23,% Slots,,,0.00,5.1,<==
204.241866436,S1-C0,Backend_Bound,12.93,% Slots,,,0.00,5.1,
204.241866436,S1-C0,Frontend_Bound.Frontend_Latency,15.13,% Slots,,rs_events.empty_end,0.00,5.09,
204.241866436,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.79,% Slots,,,0.00,5.1,
204.241866436,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.32,% Core_Clocks,,,0.00,5.33,
204.241866436,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.86,% Core_Clocks,,,0.00,5.1,
204.241866436,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C1,Frontend_Bound,23.36,% Slots,,,0.00,5.11,
204.241866436,S1-C1,Bad_Speculation,12.14,% Slots,,,0.00,5.11,
204.241866436,S1-C1,Backend_Bound,37.64,% Slots,,,0.00,5.11,
204.241866436,S1-C1,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.09,
204.241866436,S1-C1,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S1-C1,Backend_Bound.Core_Bound,27.70,% Slots,,,0.00,5.09,
204.241866436,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.36,
204.241866436,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
204.241866436,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.04,% Clocks,,,0.00,5.1,<==
204.241866436,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C2,Frontend_Bound,23.69,% Slots,,,0.00,5.1,
204.241866436,S1-C2,Bad_Speculation,15.11,% Slots,,,0.00,5.1,
204.241866436,S1-C2,Backend_Bound,29.13,% Slots,,,0.00,5.1,
204.241866436,S1-C2,Retiring,31.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
204.241866436,S1-C2,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.1,
204.241866436,S1-C2,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S1-C2,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.1,
204.241866436,S1-C2,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.1,
204.241866436,S1-C2,Retiring.Microcode_Sequencer,4.73,% Slots,,idq.ms_uops,0.00,5.36,<==
204.241866436,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
204.241866436,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.36,
204.241866436,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
204.241866436,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C3,Frontend_Bound,35.10,% Slots,,,0.00,5.1,
204.241866436,S1-C3,Bad_Speculation,12.85,% Slots,,,0.00,5.1,
204.241866436,S1-C3,Backend_Bound,25.76,% Slots,,,0.00,5.1,
204.241866436,S1-C3,Retiring,31.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
204.241866436,S1-C3,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.09,<==
204.241866436,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.1,
204.241866436,S1-C3,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S1-C3,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.09,
204.241866436,S1-C3,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.09,
204.241866436,S1-C3,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.36,
204.241866436,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
204.241866436,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.36,
204.241866436,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
204.241866436,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
204.241866436,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C4,Frontend_Bound,29.01,% Slots,,,0.00,5.1,
204.241866436,S1-C4,Bad_Speculation,19.28,% Slots,,,0.00,5.1,
204.241866436,S1-C4,Backend_Bound,17.39,% Slots,,,0.00,5.1,
204.241866436,S1-C4,Retiring,35.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
204.241866436,S1-C4,Frontend_Bound.Frontend_Latency,25.33,% Slots,,rs_events.empty_end,0.00,5.09,
204.241866436,S1-C4,Bad_Speculation.Branch_Mispredicts,18.97,% Slots,,br_misp_retired.all_branches,0.00,5.1,
204.241866436,S1-C4,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.09,
204.241866436,S1-C4,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.36,<==
204.241866436,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
204.241866436,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.22,% Clocks,,idq.ms_switches,0.00,5.36,
204.241866436,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C5,Frontend_Bound,26.33,% Slots,,,0.00,5.11,
204.241866436,S1-C5,Bad_Speculation,18.27,% Slots,,,0.00,5.11,
204.241866436,S1-C5,Backend_Bound,21.34,% Slots,,,0.00,5.11,
204.241866436,S1-C5,Retiring,34.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
204.241866436,S1-C5,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.09,
204.241866436,S1-C5,Bad_Speculation.Branch_Mispredicts,18.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,
204.241866436,S1-C5,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.09,
204.241866436,S1-C5,Retiring.Microcode_Sequencer,3.50,% Slots,,idq.ms_uops,0.00,5.36,<==
204.241866436,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
204.241866436,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.36,
204.241866436,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C6,Backend_Bound,23.83,% Slots,,,0.00,5.1,
204.241866436,S1-C6,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.09,
204.241866436,S1-C6-T0,Backend_Bound.Core_Bound.Divider,27.55,% Clocks,,arith.fpu_div_active,0.00,5.32,
204.241866436,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.59,% Clocks,,,0.00,5.1,<==
204.241866436,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C7,Frontend_Bound,25.93,% Slots,,,0.00,5.37,
204.241866436,S1-C7,Bad_Speculation,12.82,% Slots,,,0.00,5.37,
204.241866436,S1-C7,Backend_Bound,32.62,% Slots,,,0.00,5.37,
204.241866436,S1-C7,Frontend_Bound.Frontend_Bandwidth,23.59,% Slots,,,0.00,5.37,
204.241866436,S1-C7,Bad_Speculation.Branch_Mispredicts,12.60,% Slots,,br_misp_retired.all_branches,0.00,5.11,
204.241866436,S1-C7,Backend_Bound.Core_Bound,24.53,% Slots,,,0.00,5.09,<==
204.241866436,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.84,% Core_Clocks,,,0.00,5.34,
204.241866436,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.87,% Core_Clocks,,,0.00,5.1,
204.241866436,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
204.241866436,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
204.241866436,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
205.701206965,S0-C0,Bad_Speculation,12.56,% Slots,,,0.00,5.21,
205.701206965,S0-C0,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C0,Backend_Bound,36.35,% Slots,,,0.00,5.21,<==
205.701206965,S0-C0,Backend_Bound.Memory_Bound,19.95,% Slots,,,0.00,5.2,
205.701206965,S0-C0,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.2,
205.701206965,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
205.701206965,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.35,% Clocks,,,0.00,5.21,
205.701206965,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C1,Backend_Bound,28.64,% Slots,,,0.00,5.2,
205.701206965,S0-C1,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.2,
205.701206965,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.95,% Clocks,,,0.00,5.21,<==
205.701206965,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C2,Frontend_Bound,23.61,% Slots,,,0.00,5.21,
205.701206965,S0-C2,Bad_Speculation,13.60,% Slots,,,0.00,5.21,
205.701206965,S0-C2,Backend_Bound,40.31,% Slots,,,0.00,5.21,
205.701206965,S0-C2,Retiring,32.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
205.701206965,S0-C2,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.21,
205.701206965,S0-C2,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C2,Retiring.Microcode_Sequencer,1.03,% Slots,,idq.ms_uops,0.00,5.21,
205.701206965,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.72,% Clocks,,idq.ms_switches,0.00,5.21,
205.701206965,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
205.701206965,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C3,Frontend_Bound,30.40,% Slots,,,0.00,5.21,
205.701206965,S0-C3,Bad_Speculation,10.42,% Slots,,,0.00,5.21,
205.701206965,S0-C3,Backend_Bound,32.84,% Slots,,,0.00,5.21,
205.701206965,S0-C3,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.21,
205.701206965,S0-C3,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C3,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.2,
205.701206965,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.21,
205.701206965,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
205.701206965,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
205.701206965,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C4,Frontend_Bound,37.09,% Slots,,,0.00,5.22,<==
205.701206965,S0-C4,Bad_Speculation,18.60,% Slots,,,0.00,5.22,
205.701206965,S0-C4,Frontend_Bound.Frontend_Latency,22.66,% Slots,,rs_events.empty_end,0.00,5.22,
205.701206965,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.45,% Slots,,,0.00,5.22,
205.701206965,S0-C4,Bad_Speculation.Branch_Mispredicts,18.38,% Slots,,br_misp_retired.all_branches,0.00,5.22,
205.701206965,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.21,
205.701206965,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.91,% Core_Clocks,,,0.00,5.22,
205.701206965,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.71,% Core_Clocks,,,0.00,5.21,
205.701206965,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C5,Frontend_Bound,23.42,% Slots,,,0.00,5.21,
205.701206965,S0-C5,Backend_Bound,15.09,% Slots,,,0.00,5.21,
205.701206965,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.21,<==
205.701206965,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C6,Frontend_Bound,26.75,% Slots,,,0.00,5.21,
205.701206965,S0-C6,Bad_Speculation,16.57,% Slots,,,0.00,5.21,
205.701206965,S0-C6,Backend_Bound,14.24,% Slots,,,0.00,5.21,
205.701206965,S0-C6,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.21,
205.701206965,S0-C6,Bad_Speculation.Branch_Mispredicts,16.44,% Slots,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C6,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.2,
205.701206965,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,<==
205.701206965,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
205.701206965,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
205.701206965,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C7,Frontend_Bound,34.50,% Slots,,,0.00,5.21,
205.701206965,S0-C7,Bad_Speculation,14.04,% Slots,,,0.00,5.21,
205.701206965,S0-C7,Backend_Bound,18.23,% Slots,,,0.00,5.21,
205.701206965,S0-C7,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.21,<==
205.701206965,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.21,
205.701206965,S0-C7,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S0-C7,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.2,
205.701206965,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.2,
205.701206965,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
205.701206965,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.54,% Core_Clocks,,,0.00,5.22,
205.701206965,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.26,% Core_Clocks,,,0.00,5.21,
205.701206965,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
205.701206965,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
205.701206965,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
205.701206965,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C0,Frontend_Bound,25.67,% Slots,,,0.00,5.21,
205.701206965,S1-C0,Bad_Speculation,10.56,% Slots,,,0.00,5.21,
205.701206965,S1-C0,Backend_Bound,28.83,% Slots,,,0.00,5.21,
205.701206965,S1-C0,Retiring,35.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
205.701206965,S1-C0,Frontend_Bound.Frontend_Latency,20.44,% Slots,,rs_events.empty_end,0.00,5.21,
205.701206965,S1-C0,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.21,
205.701206965,S1-C0,Backend_Bound.Memory_Bound,15.22,% Slots,,,0.00,5.21,
205.701206965,S1-C0,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.21,
205.701206965,S1-C0,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,5.2,<==
205.701206965,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.2,
205.701206965,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
205.701206965,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.2,
205.701206965,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.11,% Clocks,,,0.00,5.21,
205.701206965,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C1,Backend_Bound,30.47,% Slots,,,0.00,5.21,
205.701206965,S1-C1,Backend_Bound.Memory_Bound,19.37,% Slots,,,0.00,5.21,
205.701206965,S1-C1,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.21,
205.701206965,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,21.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
205.701206965,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C2,Frontend_Bound,25.88,% Slots,,,0.00,5.2,
205.701206965,S1-C2,Bad_Speculation,17.31,% Slots,,,0.00,5.2,
205.701206965,S1-C2,Backend_Bound,25.54,% Slots,,,0.00,5.2,
205.701206965,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.2,
205.701206965,S1-C2,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.2,
205.701206965,S1-C2,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.2,
205.701206965,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.80,% Core_Clocks,,,0.00,5.21,<==
205.701206965,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
205.701206965,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C3,Backend_Bound,35.89,% Slots,,,0.00,5.21,
205.701206965,S1-C3,Backend_Bound.Memory_Bound,29.79,% Slots,,,0.00,5.21,
205.701206965,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
205.701206965,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
205.701206965,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C4,Backend_Bound,37.52,% Slots,,,0.00,5.21,
205.701206965,S1-C4,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.2,
205.701206965,S1-C4,Backend_Bound.Core_Bound,15.04,% Slots,,,0.00,5.2,
205.701206965,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
205.701206965,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C5,Backend_Bound,51.26,% Slots,,,0.00,5.21,<==
205.701206965,S1-C5,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.21,
205.701206965,S1-C5,Backend_Bound.Core_Bound,24.29,% Slots,,,0.00,5.21,
205.701206965,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,28.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
205.701206965,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C6,Backend_Bound,19.42,% Slots,,,0.00,5.21,
205.701206965,S1-C6,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.21,
205.701206965,S1-C6-T0,Backend_Bound.Core_Bound.Divider,20.61,% Clocks,,arith.fpu_div_active,0.00,5.24,
205.701206965,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.09,% Clocks,,,0.00,5.2,<==
205.701206965,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C7,Backend_Bound,29.91,% Slots,,,0.00,5.2,
205.701206965,S1-C7,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.2,
205.701206965,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.42,% Clocks,,,0.00,5.21,<==
205.701206965,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
205.701206965,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
207.150197849,S0-C0,Frontend_Bound,20.06,% Slots,,,0.00,5.24,
207.150197849,S0-C0,Bad_Speculation,16.53,% Slots,,,0.00,5.24,
207.150197849,S0-C0,Backend_Bound,33.31,% Slots,,,0.00,5.24,
207.150197849,S0-C0,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.24,
207.150197849,S0-C0,Backend_Bound.Memory_Bound,29.23,% Slots,,,0.00,5.24,
207.150197849,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
207.150197849,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
207.150197849,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C1,Frontend_Bound,24.35,% Slots,,,0.00,5.24,
207.150197849,S0-C1,Bad_Speculation,12.35,% Slots,,,0.00,5.24,
207.150197849,S0-C1,Backend_Bound,38.15,% Slots,,,0.00,5.24,
207.150197849,S0-C1,Retiring,39.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
207.150197849,S0-C1,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.24,
207.150197849,S0-C1,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.24,
207.150197849,S0-C1,Backend_Bound.Memory_Bound,29.32,% Slots,,,0.00,5.24,
207.150197849,S0-C1,Retiring.Microcode_Sequencer,1.03,% Slots,,idq.ms_uops,0.00,5.24,<==
207.150197849,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
207.150197849,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.24,
207.150197849,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
207.150197849,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C2,Backend_Bound,53.75,% Slots,,,0.00,5.24,
207.150197849,S0-C2,Backend_Bound.Memory_Bound,43.02,% Slots,,,0.00,5.24,
207.150197849,S0-C2,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.24,
207.150197849,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
207.150197849,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.33,% Clocks,,,0.00,5.25,
207.150197849,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C3,Frontend_Bound,30.68,% Slots,,,0.00,5.24,
207.150197849,S0-C3,Bad_Speculation,10.81,% Slots,,,0.00,5.24,
207.150197849,S0-C3,Backend_Bound,34.17,% Slots,,,0.00,5.24,
207.150197849,S0-C3,Retiring,38.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
207.150197849,S0-C3,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.24,
207.150197849,S0-C3,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.24,
207.150197849,S0-C3,Backend_Bound.Memory_Bound,29.31,% Slots,,,0.00,5.24,
207.150197849,S0-C3,Retiring.Microcode_Sequencer,3.21,% Slots,,idq.ms_uops,0.00,5.24,<==
207.150197849,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
207.150197849,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.88,% Clocks,,idq.ms_switches,0.00,5.25,
207.150197849,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
207.150197849,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
207.150197849,S0-C4,Frontend_Bound,21.30,% Slots,,,0.00,5.24,
207.150197849,S0-C4,Bad_Speculation,15.71,% Slots,,,0.00,5.24,
207.150197849,S0-C4,Backend_Bound,36.46,% Slots,,,0.00,5.24,
207.150197849,S0-C4,Retiring,40.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
207.150197849,S0-C4,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.24,
207.150197849,S0-C4,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.24,
207.150197849,S0-C4,Backend_Bound.Core_Bound,26.66,% Slots,,,0.00,5.24,
207.150197849,S0-C4,Retiring.Microcode_Sequencer,3.02,% Slots,,idq.ms_uops,0.00,5.24,<==
207.150197849,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
207.150197849,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.24,
207.150197849,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C5,Backend_Bound,47.18,% Slots,,,0.00,5.25,
207.150197849,S0-C5,Backend_Bound.Memory_Bound,29.83,% Slots,,,0.00,5.24,
207.150197849,S0-C5,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.24,
207.150197849,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
207.150197849,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.33,% Clocks,,,0.00,5.24,
207.150197849,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C6,Backend_Bound,36.44,% Slots,,,0.00,5.24,<==
207.150197849,S0-C6,Backend_Bound.Memory_Bound,19.19,% Slots,,,0.00,5.24,
207.150197849,S0-C6,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.24,
207.150197849,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
207.150197849,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
207.150197849,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.47,% Clocks,,,0.00,5.24,
207.150197849,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C7,Frontend_Bound,30.55,% Slots,,,0.00,5.24,
207.150197849,S0-C7,Bad_Speculation,17.52,% Slots,,,0.00,5.24,
207.150197849,S0-C7,Backend_Bound,15.17,% Slots,,,0.00,5.24,
207.150197849,S0-C7,Retiring,30.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
207.150197849,S0-C7,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.24,
207.150197849,S0-C7,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.24,
207.150197849,S0-C7,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.24,
207.150197849,S0-C7,Retiring.Microcode_Sequencer,3.91,% Slots,,idq.ms_uops,0.00,5.24,<==
207.150197849,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
207.150197849,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.16,% Clocks,,idq.ms_switches,0.00,5.24,
207.150197849,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
207.150197849,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
207.150197849,S1-C0,Frontend_Bound,34.03,% Slots,,,0.00,5.24,
207.150197849,S1-C0,Backend_Bound,25.90,% Slots,,,0.00,5.24,
207.150197849,S1-C0,Frontend_Bound.Frontend_Latency,24.42,% Slots,,rs_events.empty_end,0.00,5.24,<==
207.150197849,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.24,
207.150197849,S1-C0,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.24,
207.150197849,S1-C0,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.24,
207.150197849,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.25,
207.150197849,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
207.150197849,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.62,% Core_Clocks,,,0.00,5.25,
207.150197849,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
207.150197849,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C1,Backend_Bound,49.83,% Slots,,,0.00,5.25,<==
207.150197849,S1-C1,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.24,
207.150197849,S1-C1,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.24,
207.150197849,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
207.150197849,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C2,Frontend_Bound,26.22,% Slots,,,0.00,5.24,
207.150197849,S1-C2,Bad_Speculation,10.26,% Slots,,,0.00,5.24,
207.150197849,S1-C2,Backend_Bound,36.17,% Slots,,,0.00,5.24,<==
207.150197849,S1-C2,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.24,
207.150197849,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.24,
207.150197849,S1-C2,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.24,
207.150197849,S1-C2,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.24,
207.150197849,S1-C2,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.24,
207.150197849,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.25,
207.150197849,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
207.150197849,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
207.150197849,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.83,% Clocks,,,0.00,5.24,
207.150197849,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C3,Backend_Bound,60.06,% Slots,,,0.00,5.25,
207.150197849,S1-C3,Backend_Bound.Memory_Bound,36.09,% Slots,,,0.00,5.24,<==
207.150197849,S1-C3,Backend_Bound.Core_Bound,23.97,% Slots,,,0.00,5.24,
207.150197849,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C4,Backend_Bound,22.21,% Slots,,,0.00,5.24,
207.150197849,S1-C4,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.24,<==
207.150197849,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.22,% Clocks,,arith.fpu_div_active,0.00,5.25,
207.150197849,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.55,% Clocks,,,0.00,5.25,
207.150197849,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C5,Frontend_Bound,29.06,% Slots,,,0.00,5.24,
207.150197849,S1-C5,Backend_Bound,12.18,% Slots,,,0.00,5.24,
207.150197849,S1-C5,Frontend_Bound.Frontend_Latency,15.85,% Slots,,rs_events.empty_end,0.00,5.24,
207.150197849,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,<==
207.150197849,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C6,Backend_Bound,33.25,% Slots,,,0.00,5.24,<==
207.150197849,S1-C6,Backend_Bound.Memory_Bound,17.96,% Slots,,,0.00,5.24,
207.150197849,S1-C6,Backend_Bound.Core_Bound,15.29,% Slots,,,0.00,5.24,
207.150197849,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
207.150197849,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
207.150197849,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.28,% Clocks,,,0.00,5.25,
207.150197849,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C7,Backend_Bound,65.36,% Slots,,,0.00,5.25,
207.150197849,S1-C7,Backend_Bound.Memory_Bound,45.98,% Slots,,,0.00,5.24,
207.150197849,S1-C7,Backend_Bound.Core_Bound,19.38,% Slots,,,0.00,5.24,
207.150197849,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,31.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
207.150197849,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
207.150197849,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
207.150197849,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
208.693027143,S0-C0,Backend_Bound,38.78,% Slots,,,0.00,5.19,<==
208.693027143,S0-C0,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.19,
208.693027143,S0-C0,Backend_Bound.Core_Bound,19.88,% Slots,,,0.00,5.19,
208.693027143,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
208.693027143,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C1,Backend_Bound,49.78,% Slots,,,0.00,5.19,
208.693027143,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
208.693027143,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C2,Backend_Bound,41.71,% Slots,,,0.00,5.19,
208.693027143,S0-C2,Backend_Bound.Memory_Bound,29.51,% Slots,,,0.00,5.19,
208.693027143,S0-C2,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.19,
208.693027143,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
208.693027143,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
208.693027143,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C3,Backend_Bound,29.39,% Slots,,,0.00,5.19,<==
208.693027143,S0-C3,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.19,
208.693027143,S0-C3,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.19,
208.693027143,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.42,% Clocks,,,0.00,5.44,
208.693027143,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C4,Bad_Speculation,12.58,% Slots,,,0.00,5.18,
208.693027143,S0-C4,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.18,
208.693027143,S0-C4,Backend_Bound,31.41,% Slots,,,0.00,5.18,
208.693027143,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
208.693027143,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C5,Backend_Bound,67.76,% Slots,,,0.00,5.19,
208.693027143,S0-C5,Backend_Bound.Memory_Bound,43.42,% Slots,,,0.00,5.19,
208.693027143,S0-C5,Backend_Bound.Core_Bound,24.34,% Slots,,,0.00,5.19,
208.693027143,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
208.693027143,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.92,% Clocks,,,0.00,5.44,
208.693027143,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C6,Frontend_Bound,20.03,% Slots,,,0.00,5.19,
208.693027143,S0-C6,Backend_Bound,42.34,% Slots,,,0.00,5.19,
208.693027143,S0-C6,Retiring,26.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
208.693027143,S0-C6,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.19,
208.693027143,S0-C6,Backend_Bound.Memory_Bound,70.51,% Slots,,,0.00,5.19,
208.693027143,S0-C6,Retiring.Microcode_Sequencer,3.70,% Slots,,idq.ms_uops,0.00,5.19,
208.693027143,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.18,
208.693027143,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
208.693027143,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C7,Backend_Bound,30.48,% Slots,,,0.00,5.19,
208.693027143,S0-C7,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.19,
208.693027143,S0-C7,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.19,<==
208.693027143,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
208.693027143,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
208.693027143,S0-C7-T0,Backend_Bound.Core_Bound.Divider,20.58,% Clocks,,arith.fpu_div_active,0.00,5.19,
208.693027143,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.99,% Clocks,,,0.00,5.45,
208.693027143,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C0,Frontend_Bound,28.64,% Slots,,,0.00,5.2,
208.693027143,S1-C0,Backend_Bound,29.16,% Slots,,,0.00,5.2,
208.693027143,S1-C0,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.19,
208.693027143,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.57,% Slots,,,0.00,5.2,
208.693027143,S1-C0,Backend_Bound.Memory_Bound,22.23,% Slots,,,0.00,5.19,
208.693027143,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
208.693027143,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.34,% Core_Clocks,,,0.00,5.19,
208.693027143,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.03,% Core_Clocks,,,0.00,5.19,
208.693027143,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
208.693027143,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C1,Backend_Bound,45.88,% Slots,,,0.00,5.19,
208.693027143,S1-C1,Backend_Bound.Memory_Bound,79.37,% Slots,,,0.00,5.19,
208.693027143,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
208.693027143,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
208.693027143,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C2,Backend_Bound,18.25,% Slots,,,0.00,5.19,
208.693027143,S1-C2,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.19,
208.693027143,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
208.693027143,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C3,Backend_Bound,46.69,% Slots,,,0.00,5.19,<==
208.693027143,S1-C3,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.19,
208.693027143,S1-C3,Backend_Bound.Core_Bound,21.21,% Slots,,,0.00,5.19,
208.693027143,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.96,% Clocks,,,0.00,5.44,
208.693027143,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C4,Backend_Bound,23.57,% Slots,,,0.00,5.19,<==
208.693027143,S1-C4,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.19,
208.693027143,S1-C4,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.19,
208.693027143,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.01,% Clocks,,,0.00,5.45,
208.693027143,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
208.693027143,S1-C5,Backend_Bound,53.87,% Slots,,,0.00,5.19,
208.693027143,S1-C5,Backend_Bound.Memory_Bound,48.51,% Slots,,,0.00,5.19,
208.693027143,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
208.693027143,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C6,Backend_Bound,34.82,% Slots,,,0.00,5.2,
208.693027143,S1-C6,Backend_Bound.Memory_Bound,45.57,% Slots,,,0.00,5.19,<==
208.693027143,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C7,Backend_Bound,73.24,% Slots,,,0.00,5.45,
208.693027143,S1-C7,Backend_Bound.Memory_Bound,60.52,% Slots,,,0.00,5.19,
208.693027143,S1-C7,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.19,
208.693027143,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,34.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
208.693027143,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
208.693027143,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
208.693027143,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
210.213930423,S0-C0,Backend_Bound,29.19,% Slots,,,0.00,5.26,
210.213930423,S0-C0,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.26,
210.213930423,S0-C0,Backend_Bound.Core_Bound,18.63,% Slots,,,0.00,5.26,
210.213930423,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
210.213930423,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.73,% Clocks,,arith.fpu_div_active,0.00,5.25,
210.213930423,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.57,% Clocks,,,0.00,5.26,<==
210.213930423,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C1,Bad_Speculation,13.51,% Slots,,,0.00,5.26,
210.213930423,S0-C1,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.26,
210.213930423,S0-C1,Backend_Bound,39.47,% Slots,,,0.00,5.26,
210.213930423,S0-C1,Backend_Bound.Memory_Bound,30.94,% Slots,,,0.00,5.25,
210.213930423,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
210.213930423,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
210.213930423,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C2,Backend_Bound,24.56,% Slots,,,0.00,5.26,
210.213930423,S0-C2,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.26,
210.213930423,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.37,% Clocks,,,0.00,5.26,<==
210.213930423,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C3,Backend_Bound,61.86,% Slots,,,0.00,5.26,
210.213930423,S0-C3,Backend_Bound.Memory_Bound,50.46,% Slots,,,0.00,5.26,
210.213930423,S0-C3,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.26,
210.213930423,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
210.213930423,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
210.213930423,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C4,Backend_Bound,34.96,% Slots,,,0.00,5.26,
210.213930423,S0-C4,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.26,
210.213930423,S0-C4,Backend_Bound.Core_Bound,20.78,% Slots,,,0.00,5.26,<==
210.213930423,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
210.213930423,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C5,Frontend_Bound,27.08,% Slots,,,0.00,5.26,
210.213930423,S0-C5,Bad_Speculation,16.52,% Slots,,,0.00,5.26,
210.213930423,S0-C5,Backend_Bound,27.37,% Slots,,,0.00,5.26,
210.213930423,S0-C5,Retiring,50.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
210.213930423,S0-C5,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.26,
210.213930423,S0-C5,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.26,
210.213930423,S0-C5,Backend_Bound.Core_Bound,53.54,% Slots,,,0.00,5.26,
210.213930423,S0-C5,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.26,<==
210.213930423,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
210.213930423,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.33,
210.213930423,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C6,Frontend_Bound,27.59,% Slots,,,0.00,5.26,<==
210.213930423,S0-C6,Bad_Speculation,16.80,% Slots,,,0.00,5.26,
210.213930423,S0-C6,Backend_Bound,24.32,% Slots,,,0.00,5.26,
210.213930423,S0-C6,Bad_Speculation.Branch_Mispredicts,16.64,% Slots,,br_misp_retired.all_branches,0.00,5.26,
210.213930423,S0-C6,Backend_Bound.Memory_Bound,29.29,% Slots,,,0.00,5.26,
210.213930423,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
210.213930423,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C7,Frontend_Bound,23.12,% Slots,,,0.00,5.26,
210.213930423,S0-C7,Bad_Speculation,19.83,% Slots,,,0.00,5.26,
210.213930423,S0-C7,Backend_Bound,13.21,% Slots,,,0.00,5.26,
210.213930423,S0-C7,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
210.213930423,S0-C7,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.26,
210.213930423,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.26,
210.213930423,S0-C7,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.26,
210.213930423,S0-C7,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.26,<==
210.213930423,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
210.213930423,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.27,
210.213930423,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.83,% Core_Clocks,,,0.00,5.26,
210.213930423,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
210.213930423,S1-C0,Frontend_Bound,32.34,% Slots,,,0.00,5.26,
210.213930423,S1-C0,Backend_Bound,20.86,% Slots,,,0.00,5.26,
210.213930423,S1-C0,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.26,<==
210.213930423,S1-C0,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.26,
210.213930423,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.26,
210.213930423,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
210.213930423,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C1,Backend_Bound,21.14,% Slots,,,0.00,5.26,
210.213930423,S1-C1,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.26,<==
210.213930423,S1-C1-T0,Backend_Bound.Core_Bound.Divider,31.64,% Clocks,,arith.fpu_div_active,0.00,5.26,
210.213930423,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.03,% Clocks,,,0.00,5.26,
210.213930423,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
210.213930423,S1-C2,Backend_Bound,29.33,% Slots,,,0.00,5.26,
210.213930423,S1-C2,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.26,
210.213930423,S1-C2,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.26,<==
210.213930423,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
210.213930423,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
210.213930423,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C3,Frontend_Bound,20.65,% Slots,,,0.00,5.26,<==
210.213930423,S1-C3,Bad_Speculation,17.06,% Slots,,,0.00,5.26,
210.213930423,S1-C3,Backend_Bound,20.36,% Slots,,,0.00,5.26,
210.213930423,S1-C3,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,5.26,
210.213930423,S1-C3,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.26,
210.213930423,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.36,% Clocks,,,0.00,5.26,
210.213930423,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C4,Backend_Bound,54.51,% Slots,,,0.00,5.26,
210.213930423,S1-C4,Backend_Bound.Memory_Bound,46.29,% Slots,,,0.00,5.26,
210.213930423,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
210.213930423,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
210.213930423,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C5,Backend_Bound,67.06,% Slots,,,0.00,5.26,
210.213930423,S1-C5,Backend_Bound.Memory_Bound,60.25,% Slots,,,0.00,5.26,
210.213930423,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,31.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
210.213930423,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
210.213930423,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C6,Backend_Bound,50.85,% Slots,,,0.00,5.26,
210.213930423,S1-C6,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.26,
210.213930423,S1-C6,Backend_Bound.Core_Bound,27.98,% Slots,,,0.00,5.26,<==
210.213930423,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,32.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
210.213930423,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
210.213930423,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C7,Backend_Bound,39.80,% Slots,,,0.00,5.26,
210.213930423,S1-C7,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.26,
210.213930423,S1-C7,Backend_Bound.Core_Bound,25.89,% Slots,,,0.00,5.26,
210.213930423,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.68,% Clocks,,,0.00,5.26,<==
210.213930423,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
210.213930423,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
210.213930423,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
210.213930423,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
210.213930423,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
210.213930423,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
211.605198612,S0-C0,Backend_Bound,28.56,% Slots,,,0.00,5.16,
211.605198612,S0-C0,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.16,
211.605198612,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.32,% Clocks,,,0.00,5.18,<==
211.605198612,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C1,Backend_Bound,33.90,% Slots,,,0.00,5.16,
211.605198612,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
211.605198612,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C2,Backend_Bound,21.75,% Slots,,,0.00,5.16,
211.605198612,S0-C2,Retiring,65.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S0-C2,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.16,
211.605198612,S0-C2,Retiring.Base,60.77,% Slots,,inst_retired.prec_dist:pp,0.00,5.17,
211.605198612,S0-C2,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.17,
211.605198612,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.20,% Clocks,,idq.ms_switches,0.00,5.26,
211.605198612,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.13,% Clocks,,,0.00,5.17,
211.605198612,S0-C2-T0,Retiring.Base.Other,99.91,% Uops,,,0.00,5.17,<==
211.605198612,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C3,Bad_Speculation,13.42,% Slots,,,0.00,5.16,
211.605198612,S0-C3,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.16,
211.605198612,S0-C3,Backend_Bound,22.15,% Slots,,,0.00,5.16,
211.605198612,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
211.605198612,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C4,Backend_Bound,46.00,% Slots,,,0.00,5.16,
211.605198612,S0-C4,Retiring,42.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S0-C4,Backend_Bound.Memory_Bound,94.36,% Slots,,,0.00,5.16,
211.605198612,S0-C4,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.17,
211.605198612,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.24,% Clocks,,idq.ms_switches,0.00,5.26,
211.605198612,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
211.605198612,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C5,Backend_Bound,52.20,% Slots,,,0.00,5.16,
211.605198612,S0-C5,Retiring,46.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S0-C5,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,5.17,
211.605198612,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.91,% Clocks,,idq.ms_switches,0.00,5.26,
211.605198612,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
211.605198612,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C6,Backend_Bound,49.92,% Slots,,,0.00,5.16,
211.605198612,S0-C6,Backend_Bound.Memory_Bound,45.59,% Slots,,,0.00,5.16,
211.605198612,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
211.605198612,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C7,Backend_Bound,41.20,% Slots,,,0.00,5.17,
211.605198612,S0-C7,Backend_Bound.Memory_Bound,66.16,% Slots,,,0.00,5.17,
211.605198612,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
211.605198612,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
211.605198612,S1-C0,Backend_Bound,40.36,% Slots,,,0.00,5.16,
211.605198612,S1-C0,Retiring,33.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S1-C0,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.17,
211.605198612,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.46,
211.605198612,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
211.605198612,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C1,Frontend_Bound,22.59,% Slots,,,0.00,5.17,
211.605198612,S1-C1,Backend_Bound,18.66,% Slots,,,0.00,5.17,
211.605198612,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.17,
211.605198612,S1-C1,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.17,
211.605198612,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.41,% Core_Clocks,,,0.00,5.17,
211.605198612,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.64,% Core_Clocks,,,0.00,5.17,<==
211.605198612,S1-C1-T0,Backend_Bound.Core_Bound.Divider,24.83,% Clocks,,arith.fpu_div_active,0.00,5.17,
211.605198612,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.74,% Clocks,,,0.00,5.17,
211.605198612,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
211.605198612,S1-C2,Backend_Bound,27.75,% Slots,,,0.00,5.16,
211.605198612,S1-C2,Retiring,55.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S1-C2,Backend_Bound.Memory_Bound,41.84,% Slots,,,0.00,5.16,
211.605198612,S1-C2,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.17,<==
211.605198612,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.46,
211.605198612,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
211.605198612,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C3,Backend_Bound,78.71,% Slots,,,0.00,5.16,<==
211.605198612,S1-C3,Retiring,42.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S1-C3,Backend_Bound.Memory_Bound,39.67,% Slots,,,0.00,5.16,
211.605198612,S1-C3,Backend_Bound.Core_Bound,39.04,% Slots,,,0.00,5.16,
211.605198612,S1-C3,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.17,
211.605198612,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.45,
211.605198612,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C4,Backend_Bound,22.94,% Slots,,,0.00,5.17,
211.605198612,S1-C4,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.17,
211.605198612,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.76,% Clocks,,,0.00,5.18,<==
211.605198612,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
211.605198612,S1-C5,Backend_Bound,27.88,% Slots,,,0.00,5.16,
211.605198612,S1-C5,Backend_Bound.Memory_Bound,42.85,% Slots,,,0.00,5.16,
211.605198612,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
211.605198612,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C6,Frontend_Bound,22.98,% Slots,,,0.00,5.16,
211.605198612,S1-C6,Backend_Bound,38.06,% Slots,,,0.00,5.16,
211.605198612,S1-C6,Retiring,39.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
211.605198612,S1-C6,Frontend_Bound.Frontend_Latency,17.40,% Slots,,rs_events.empty_end,0.00,5.16,
211.605198612,S1-C6,Backend_Bound.Memory_Bound,36.13,% Slots,,,0.00,5.16,
211.605198612,S1-C6,Retiring.Microcode_Sequencer,4.92,% Slots,,idq.ms_uops,0.00,5.17,<==
211.605198612,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.45,
211.605198612,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.45,
211.605198612,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C7,Backend_Bound,40.03,% Slots,,,0.00,5.17,
211.605198612,S1-C7,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.17,
211.605198612,S1-C7,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.17,
211.605198612,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
211.605198612,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.11,% Clocks,,,0.00,5.17,
211.605198612,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
211.605198612,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
211.605198612,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
211.605198612,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
211.605198612,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
213.129628591,S0-C0,Backend_Bound,57.42,% Slots,,,0.00,5.24,
213.129628591,S0-C0,Backend_Bound.Memory_Bound,31.97,% Slots,,,0.00,5.24,
213.129628591,S0-C0,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.24,
213.129628591,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,36.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
213.129628591,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.92,% Clocks,,,0.00,5.25,
213.129628591,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C1,Backend_Bound,51.55,% Slots,,,0.00,5.24,
213.129628591,S0-C1,Backend_Bound.Memory_Bound,31.53,% Slots,,,0.00,5.24,
213.129628591,S0-C1,Backend_Bound.Core_Bound,20.03,% Slots,,,0.00,5.24,
213.129628591,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
213.129628591,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C2,Backend_Bound,35.15,% Slots,,,0.00,5.25,<==
213.129628591,S0-C2,Backend_Bound.Memory_Bound,16.79,% Slots,,,0.00,5.25,
213.129628591,S0-C2,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.25,
213.129628591,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
213.129628591,S0-C2-T0,Backend_Bound.Core_Bound.Divider,29.14,% Clocks,,arith.fpu_div_active,0.00,5.25,
213.129628591,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.16,% Clocks,,,0.00,5.25,
213.129628591,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C3,Backend_Bound,31.24,% Slots,,,0.00,5.24,
213.129628591,S0-C3,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.24,
213.129628591,S0-C3,Backend_Bound.Core_Bound,20.04,% Slots,,,0.00,5.24,<==
213.129628591,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
213.129628591,S0-C3-T0,Backend_Bound.Core_Bound.Divider,25.79,% Clocks,,arith.fpu_div_active,0.00,5.25,
213.129628591,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.81,% Clocks,,,0.00,5.25,
213.129628591,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C4,Backend_Bound,61.53,% Slots,,,0.00,5.24,
213.129628591,S0-C4,Backend_Bound.Memory_Bound,42.95,% Slots,,,0.00,5.24,
213.129628591,S0-C4,Backend_Bound.Core_Bound,18.58,% Slots,,,0.00,5.24,
213.129628591,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
213.129628591,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
213.129628591,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.99,% Clocks,,,0.00,5.25,
213.129628591,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C5,Frontend_Bound,21.61,% Slots,,,0.00,5.25,
213.129628591,S0-C5,Bad_Speculation,11.24,% Slots,,,0.00,5.25,
213.129628591,S0-C5,Backend_Bound,32.74,% Slots,,,0.00,5.25,
213.129628591,S0-C5,Retiring,28.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
213.129628591,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.11,% Slots,,,0.00,5.25,
213.129628591,S0-C5,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,
213.129628591,S0-C5,Backend_Bound.Memory_Bound,12.67,% Slots,,,0.00,5.25,
213.129628591,S0-C5,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.25,
213.129628591,S0-C5,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.24,
213.129628591,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.92,% Clocks,,idq.ms_switches,0.00,5.25,
213.129628591,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.27,% Core_Clocks,,,0.00,5.24,
213.129628591,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
213.129628591,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
213.129628591,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
213.129628591,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.75,% Clocks,,,0.00,5.24,<==
213.129628591,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C6,Frontend_Bound,20.48,% Slots,,,0.00,5.25,
213.129628591,S0-C6,Bad_Speculation,11.33,% Slots,,,0.00,5.25,
213.129628591,S0-C6,Backend_Bound,27.38,% Slots,,,0.00,5.25,
213.129628591,S0-C6,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
213.129628591,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.25,
213.129628591,S0-C6,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.24,
213.129628591,S0-C6,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.24,
213.129628591,S0-C6,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.24,
213.129628591,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.97,% Clocks,,idq.ms_switches,0.00,5.25,
213.129628591,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.95,% Core_Clocks,,,0.00,5.25,
213.129628591,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.59,% Clocks,,,0.00,5.24,<==
213.129628591,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C7,Frontend_Bound,32.22,% Slots,,,0.00,5.25,
213.129628591,S0-C7,Backend_Bound,29.13,% Slots,,,0.00,5.25,
213.129628591,S0-C7,Retiring,29.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
213.129628591,S0-C7,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.24,<==
213.129628591,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.72,% Slots,,,0.00,5.25,
213.129628591,S0-C7,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.24,
213.129628591,S0-C7,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.24,
213.129628591,S0-C7,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.24,
213.129628591,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.25,
213.129628591,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.25,
213.129628591,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.85,% Core_Clocks,,,0.00,5.24,
213.129628591,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.18,% Core_Clocks,,,0.00,5.25,
213.129628591,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.26,% Clocks,,,0.00,5.24,
213.129628591,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C0,Backend_Bound,65.51,% Slots,,,0.00,5.25,
213.129628591,S1-C0,Backend_Bound.Memory_Bound,51.73,% Slots,,,0.00,5.25,
213.129628591,S1-C0,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.25,
213.129628591,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
213.129628591,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.79,% Clocks,,,0.00,5.25,
213.129628591,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C1,Backend_Bound,29.71,% Slots,,,0.00,5.24,
213.129628591,S1-C1,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.24,
213.129628591,S1-C1,Backend_Bound.Core_Bound,19.53,% Slots,,,0.00,5.24,
213.129628591,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.06,% Clocks,,,0.00,5.25,<==
213.129628591,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C2,Frontend_Bound,34.22,% Slots,,,0.00,5.24,
213.129628591,S1-C2,Backend_Bound,34.86,% Slots,,,0.00,5.24,
213.129628591,S1-C2,Retiring,28.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
213.129628591,S1-C2,Frontend_Bound.Frontend_Latency,23.21,% Slots,,rs_events.empty_end,0.00,5.24,
213.129628591,S1-C2,Backend_Bound.Core_Bound,25.57,% Slots,,,0.00,5.24,
213.129628591,S1-C2,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.24,
213.129628591,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.81,% Clocks,,idq.ms_switches,0.00,5.25,
213.129628591,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.57,% Clocks,,,0.00,5.24,<==
213.129628591,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C3,Frontend_Bound,31.07,% Slots,,,0.00,5.24,<==
213.129628591,S1-C3,Backend_Bound,21.43,% Slots,,,0.00,5.24,
213.129628591,S1-C3,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.24,
213.129628591,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.24,% Slots,,,0.00,5.24,
213.129628591,S1-C3,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.24,
213.129628591,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.24,
213.129628591,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
213.129628591,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.71,% Core_Clocks,,,0.00,5.25,
213.129628591,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.55,% Core_Clocks,,,0.00,5.25,
213.129628591,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.21,% Clocks,,,0.00,5.24,
213.129628591,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C4,Backend_Bound,35.40,% Slots,,,0.00,5.25,
213.129628591,S1-C4,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.24,
213.129628591,S1-C4,Backend_Bound.Core_Bound,20.69,% Slots,,,0.00,5.24,
213.129628591,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
213.129628591,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
213.129628591,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.98,% Clocks,,,0.00,5.25,<==
213.129628591,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C5,Backend_Bound,22.49,% Slots,,,0.00,5.24,
213.129628591,S1-C5,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.24,
213.129628591,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.86,% Clocks,,,0.00,5.24,<==
213.129628591,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C6,Backend_Bound,30.12,% Slots,,,0.00,5.25,
213.129628591,S1-C6,Retiring,27.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
213.129628591,S1-C6,Backend_Bound.Core_Bound,23.60,% Slots,,,0.00,5.25,<==
213.129628591,S1-C6,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.24,
213.129628591,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.25,
213.129628591,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C7,Backend_Bound,46.90,% Slots,,,0.00,5.25,
213.129628591,S1-C7,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.25,
213.129628591,S1-C7,Backend_Bound.Core_Bound,33.42,% Slots,,,0.00,5.25,
213.129628591,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
213.129628591,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
213.129628591,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.08,% Clocks,,,0.00,5.25,<==
213.129628591,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
213.129628591,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
214.644986053,S0-C0,Backend_Bound,73.15,% Slots,,,0.00,5.28,
214.644986053,S0-C0,Backend_Bound.Memory_Bound,54.72,% Slots,,,0.00,5.07,
214.644986053,S0-C0,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.07,
214.644986053,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,40.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
214.644986053,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
214.644986053,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C1,Backend_Bound,54.55,% Slots,,,0.00,5.28,
214.644986053,S0-C1,Retiring,40.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
214.644986053,S0-C1,Backend_Bound.Memory_Bound,74.91,% Slots,,,0.00,5.07,
214.644986053,S0-C1,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.29,
214.644986053,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.10,% Clocks,,idq.ms_switches,0.00,5.28,
214.644986053,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
214.644986053,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
214.644986053,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C2,Backend_Bound,27.99,% Slots,,,0.00,5.28,
214.644986053,S0-C2,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.07,
214.644986053,S0-C2,Backend_Bound.Core_Bound,16.99,% Slots,,,0.00,5.07,<==
214.644986053,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
214.644986053,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.33,% Clocks,,arith.fpu_div_active,0.00,5.28,
214.644986053,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.49,% Clocks,,,0.00,5.28,
214.644986053,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C3,Backend_Bound,17.86,% Slots,,,0.00,5.28,
214.644986053,S0-C3,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.07,<==
214.644986053,S0-C3-T0,Backend_Bound.Core_Bound.Divider,24.93,% Clocks,,arith.fpu_div_active,0.00,5.28,
214.644986053,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.83,% Clocks,,,0.00,5.28,
214.644986053,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C4,Backend_Bound,35.52,% Slots,,,0.00,5.28,
214.644986053,S0-C4,Backend_Bound.Memory_Bound,23.43,% Slots,,,0.00,5.07,
214.644986053,S0-C4,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.07,
214.644986053,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
214.644986053,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.35,% Clocks,,,0.00,5.28,
214.644986053,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C5,Bad_Speculation,10.60,% Slots,,,0.00,5.29,
214.644986053,S0-C5,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.28,
214.644986053,S0-C5,Backend_Bound,32.50,% Slots,,,0.00,5.29,
214.644986053,S0-C5,Retiring,24.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
214.644986053,S0-C5,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.07,
214.644986053,S0-C5,Backend_Bound.Core_Bound,22.10,% Slots,,,0.00,5.07,<==
214.644986053,S0-C5,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.28,
214.644986053,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.18,% Clocks,,idq.ms_switches,0.00,5.28,
214.644986053,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C6,Backend_Bound,53.90,% Slots,,,0.00,5.28,
214.644986053,S0-C6,Retiring,44.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
214.644986053,S0-C6,Backend_Bound.Core_Bound,69.65,% Slots,,,0.00,5.07,<==
214.644986053,S0-C6,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.28,
214.644986053,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.28,
214.644986053,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S0-C7,Backend_Bound,48.30,% Slots,,,0.00,5.28,
214.644986053,S0-C7,Retiring,28.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
214.644986053,S0-C7,Backend_Bound.Core_Bound,57.72,% Slots,,,0.00,5.06,<==
214.644986053,S0-C7,Retiring.Microcode_Sequencer,11.25,% Slots,,idq.ms_uops,0.00,5.28,
214.644986053,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.28,
214.644986053,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
214.644986053,S1-C0,Backend_Bound,54.59,% Slots,,,0.00,5.28,
214.644986053,S1-C0,Backend_Bound.Memory_Bound,43.11,% Slots,,,0.00,5.07,<==
214.644986053,S1-C0,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.07,
214.644986053,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.54,% Clocks,,,0.00,5.28,
214.644986053,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S1-C1,Backend_Bound,42.05,% Slots,,,0.00,5.28,
214.644986053,S1-C1,Backend_Bound.Memory_Bound,32.20,% Slots,,,0.00,5.07,
214.644986053,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
214.644986053,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
214.644986053,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S1-C2,Backend_Bound,39.33,% Slots,,,0.00,5.28,
214.644986053,S1-C2,Backend_Bound.Memory_Bound,25.67,% Slots,,,0.00,5.07,
214.644986053,S1-C2,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.07,
214.644986053,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
214.644986053,S1-C2-T0,Backend_Bound.Core_Bound.Divider,24.97,% Clocks,,arith.fpu_div_active,0.00,5.28,
214.644986053,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S1-C3,Frontend_Bound,35.54,% Slots,,,0.00,5.28,
214.644986053,S1-C3,Backend_Bound,12.31,% Slots,,,0.00,5.28,
214.644986053,S1-C3,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.28,<==
214.644986053,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.28,
214.644986053,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.28,
214.644986053,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
214.644986053,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.13,% Core_Clocks,,,0.00,5.28,
214.644986053,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S1-C4,Backend_Bound,49.90,% Slots,,,0.00,5.28,
214.644986053,S1-C4,Backend_Bound.Memory_Bound,35.65,% Slots,,,0.00,5.07,
214.644986053,S1-C4,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.07,
214.644986053,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
214.644986053,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.59,% Clocks,,,0.00,5.28,
214.644986053,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S1-C5,Backend_Bound,32.55,% Slots,,,0.00,5.28,
214.644986053,S1-C5,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.07,
214.644986053,S1-C5,Backend_Bound.Core_Bound,13.26,% Slots,,,0.00,5.07,
214.644986053,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,33.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
214.644986053,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
214.644986053,S1-C6,Backend_Bound,38.85,% Slots,,,0.00,5.28,
214.644986053,S1-C6,Retiring,26.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
214.644986053,S1-C6,Backend_Bound.Core_Bound,56.27,% Slots,,,0.00,5.28,<==
214.644986053,S1-C6,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.28,
214.644986053,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.29,
214.644986053,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
214.644986053,S1-C7,Backend_Bound,57.82,% Slots,,,0.00,5.28,
214.644986053,S1-C7,Backend_Bound.Memory_Bound,45.13,% Slots,,,0.00,5.28,
214.644986053,S1-C7,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.28,
214.644986053,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,46.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
214.644986053,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.45,% Clocks,,,0.00,5.28,
214.644986053,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
214.644986053,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
214.644986053,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
214.644986053,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
214.644986053,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
214.644986053,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
214.644986053,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C0,Backend_Bound,26.28,% Slots,,,0.00,5.29,
216.081400038,S0-C0,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.01,
216.081400038,S0-C0-T0,Backend_Bound.Core_Bound.Divider,22.71,% Clocks,,arith.fpu_div_active,0.00,5.3,
216.081400038,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.00,% Clocks,,,0.00,5.29,<==
216.081400038,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S0-C1,Backend_Bound,21.10,% Slots,,,0.00,5.3,
216.081400038,S0-C1,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.02,
216.081400038,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.42,% Clocks,,,0.00,5.29,<==
216.081400038,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C2,Backend_Bound,26.39,% Slots,,,0.00,5.29,
216.081400038,S0-C2,Retiring,54.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S0-C2,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.02,
216.081400038,S0-C2,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.29,<==
216.081400038,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.49,% Clocks,,idq.ms_switches,0.00,5.3,
216.081400038,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C3,Backend_Bound,34.98,% Slots,,,0.00,5.29,
216.081400038,S0-C3,Backend_Bound.Memory_Bound,12.61,% Slots,,,0.00,5.02,
216.081400038,S0-C3,Backend_Bound.Core_Bound,22.37,% Slots,,,0.00,5.02,<==
216.081400038,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
216.081400038,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C4,Backend_Bound,42.03,% Slots,,,0.00,5.29,
216.081400038,S0-C4,Backend_Bound.Memory_Bound,14.53,% Slots,,,0.00,5.02,
216.081400038,S0-C4,Backend_Bound.Core_Bound,27.50,% Slots,,,0.00,5.02,<==
216.081400038,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
216.081400038,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
216.081400038,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C5,Backend_Bound,19.60,% Slots,,,0.00,5.3,
216.081400038,S0-C5,Retiring,55.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S0-C5,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.02,
216.081400038,S0-C5,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.29,<==
216.081400038,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.3,
216.081400038,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.04,% Clocks,,,0.00,5.29,
216.081400038,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C6,Backend_Bound,49.20,% Slots,,,0.00,5.3,<==
216.081400038,S0-C6,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.02,
216.081400038,S0-C6,Backend_Bound.Core_Bound,25.62,% Slots,,,0.00,5.02,
216.081400038,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
216.081400038,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
216.081400038,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C7,Frontend_Bound,21.00,% Slots,,,0.00,5.29,
216.081400038,S0-C7,Backend_Bound,46.67,% Slots,,,0.00,5.29,
216.081400038,S0-C7,Retiring,38.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S0-C7,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.29,
216.081400038,S0-C7,Backend_Bound.Memory_Bound,32.28,% Slots,,,0.00,5.02,<==
216.081400038,S0-C7,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.02,
216.081400038,S0-C7,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.29,
216.081400038,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
216.081400038,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.3,
216.081400038,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.29,
216.081400038,S1-C0,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.29,
216.081400038,S1-C0,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.01,<==
216.081400038,S1-C0,Bad_Speculation,13.58,% Slots,,,0.00,5.29,
216.081400038,S1-C0,Backend_Bound,23.49,% Slots,,,0.00,5.29,
216.081400038,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.49,% Core_Clocks,,,0.00,5.3,
216.081400038,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C1,Backend_Bound,17.29,% Slots,,,0.00,5.29,
216.081400038,S1-C1,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.02,
216.081400038,S1-C1-T0,Backend_Bound.Core_Bound.Divider,26.44,% Clocks,,arith.fpu_div_active,0.00,5.29,
216.081400038,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.50,% Clocks,,,0.00,5.29,<==
216.081400038,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S1-C2,Backend_Bound,22.46,% Slots,,,0.00,5.3,
216.081400038,S1-C2,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.02,<==
216.081400038,S1-C2-T0,Backend_Bound.Core_Bound.Divider,32.04,% Clocks,,arith.fpu_div_active,0.00,5.3,
216.081400038,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.25,% Clocks,,,0.00,5.29,
216.081400038,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
216.081400038,S1-C3,Backend_Bound,78.03,% Slots,,,0.00,5.29,
216.081400038,S1-C3,Retiring,13.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S1-C3,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.01,
216.081400038,S1-C3,Backend_Bound.Core_Bound,55.73,% Slots,,,0.00,5.01,<==
216.081400038,S1-C3,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.29,
216.081400038,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.29,
216.081400038,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
216.081400038,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C4,Backend_Bound,77.20,% Slots,,,0.00,5.29,
216.081400038,S1-C4,Retiring,22.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S1-C4,Backend_Bound.Memory_Bound,26.00,% Slots,,,0.00,5.01,
216.081400038,S1-C4,Backend_Bound.Core_Bound,51.21,% Slots,,,0.00,5.01,<==
216.081400038,S1-C4,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.29,
216.081400038,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.21,% Clocks,,idq.ms_switches,0.00,5.29,
216.081400038,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
216.081400038,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C5,Backend_Bound,53.70,% Slots,,,0.00,5.29,
216.081400038,S1-C5,Retiring,27.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S1-C5,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.01,
216.081400038,S1-C5,Backend_Bound.Core_Bound,39.86,% Slots,,,0.00,5.01,<==
216.081400038,S1-C5,Retiring.Microcode_Sequencer,11.90,% Slots,,idq.ms_uops,0.00,5.29,
216.081400038,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.89,% Clocks,,idq.ms_switches,0.00,5.29,
216.081400038,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
216.081400038,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C6,Frontend_Bound,33.19,% Slots,,,0.00,5.29,
216.081400038,S1-C6,Backend_Bound,17.84,% Slots,,,0.00,5.29,
216.081400038,S1-C6,Retiring,43.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S1-C6,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.29,
216.081400038,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.43,% Slots,,,0.00,5.29,
216.081400038,S1-C6,Retiring.Microcode_Sequencer,2.49,% Slots,,idq.ms_uops,0.00,5.29,<==
216.081400038,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.3,
216.081400038,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
216.081400038,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.3,
216.081400038,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.44,% Core_Clocks,,,0.00,5.3,
216.081400038,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C7,Bad_Speculation,11.56,% Slots,,,0.00,5.29,
216.081400038,S1-C7,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.29,
216.081400038,S1-C7,Backend_Bound,33.00,% Slots,,,0.00,5.29,
216.081400038,S1-C7,Retiring,10.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
216.081400038,S1-C7,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.01,
216.081400038,S1-C7,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.29,
216.081400038,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.94,% Clocks,,idq.ms_switches,0.00,5.29,
216.081400038,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.68,% Clocks,,,0.00,5.29,<==
216.081400038,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
216.081400038,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
216.081400038,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
216.081400038,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
216.081400038,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
217.585507658,S0-C0,Backend_Bound,36.67,% Slots,,,0.00,5.32,
217.585507658,S0-C0,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.32,
217.585507658,S0-C0,Backend_Bound.Core_Bound,22.81,% Slots,,,0.00,5.32,<==
217.585507658,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
217.585507658,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C1,Backend_Bound,57.10,% Slots,,,0.00,5.32,
217.585507658,S0-C1,Backend_Bound.Memory_Bound,36.04,% Slots,,,0.00,5.32,
217.585507658,S0-C1,Backend_Bound.Core_Bound,21.06,% Slots,,,0.00,5.32,
217.585507658,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,25.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
217.585507658,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
217.585507658,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.14,% Clocks,,,0.00,5.31,
217.585507658,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C2,Backend_Bound,58.41,% Slots,,,0.00,5.32,<==
217.585507658,S0-C2,Backend_Bound.Memory_Bound,29.40,% Slots,,,0.00,5.31,
217.585507658,S0-C2,Backend_Bound.Core_Bound,29.01,% Slots,,,0.00,5.31,
217.585507658,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
217.585507658,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.68,% Clocks,,,0.00,5.32,
217.585507658,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C3,Backend_Bound,27.38,% Slots,,,0.00,5.32,
217.585507658,S0-C3,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.32,
217.585507658,S0-C3,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.32,
217.585507658,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
217.585507658,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.83,% Clocks,,arith.fpu_div_active,0.00,5.32,
217.585507658,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.15,% Clocks,,,0.00,5.32,<==
217.585507658,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C4,Backend_Bound,25.79,% Slots,,,0.00,5.32,<==
217.585507658,S0-C4,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.32,
217.585507658,S0-C4,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.32,
217.585507658,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
217.585507658,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
217.585507658,S0-C4-T0,Backend_Bound.Core_Bound.Divider,27.76,% Clocks,,arith.fpu_div_active,0.00,5.32,
217.585507658,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.72,% Clocks,,,0.00,5.32,
217.585507658,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C5,Frontend_Bound,20.15,% Slots,,,0.00,5.32,
217.585507658,S0-C5,Backend_Bound,45.69,% Slots,,,0.00,5.32,
217.585507658,S0-C5,Retiring,30.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
217.585507658,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.32,
217.585507658,S0-C5,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.32,
217.585507658,S0-C5,Backend_Bound.Core_Bound,34.91,% Slots,,,0.00,5.32,<==
217.585507658,S0-C5,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.05,
217.585507658,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.15,
217.585507658,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.68,% Core_Clocks,,,0.00,5.32,
217.585507658,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
217.585507658,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C6,Backend_Bound,59.37,% Slots,,,0.00,5.31,
217.585507658,S0-C6,Retiring,39.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
217.585507658,S0-C6,Backend_Bound.Memory_Bound,11.02,% Slots,,,0.00,5.31,
217.585507658,S0-C6,Backend_Bound.Core_Bound,48.34,% Slots,,,0.00,5.31,
217.585507658,S0-C6,Retiring.Microcode_Sequencer,11.64,% Slots,,idq.ms_uops,0.00,5.05,
217.585507658,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.75,% Clocks,,idq.ms_switches,0.00,5.05,
217.585507658,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
217.585507658,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.00,% Clocks,,,0.00,5.32,<==
217.585507658,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.85,% Slots,,,0.00,5.32,
217.585507658,S0-C7,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.32,
217.585507658,S0-C7,Backend_Bound.Core_Bound,34.54,% Slots,,,0.00,5.32,
217.585507658,S0-C7,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.05,
217.585507658,S0-C7,Backend_Bound,52.28,% Slots,,,0.00,5.32,
217.585507658,S0-C7,Retiring,32.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
217.585507658,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.05,
217.585507658,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.87,% Core_Clocks,,,0.00,5.32,
217.585507658,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.22,% Core_Clocks,,,0.00,5.32,
217.585507658,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,34.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
217.585507658,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.87,% Clocks,,,0.00,5.32,<==
217.585507658,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C0,Backend_Bound,36.63,% Slots,,,0.00,5.32,
217.585507658,S1-C0,Retiring,40.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
217.585507658,S1-C0,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.31,
217.585507658,S1-C0,Backend_Bound.Core_Bound,23.58,% Slots,,,0.00,5.31,
217.585507658,S1-C0,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.05,<==
217.585507658,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.57,% Clocks,,idq.ms_switches,0.00,5.05,
217.585507658,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
217.585507658,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C1,Backend_Bound,36.49,% Slots,,,0.00,5.32,
217.585507658,S1-C1,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.32,
217.585507658,S1-C1,Backend_Bound.Core_Bound,25.57,% Slots,,,0.00,5.32,
217.585507658,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.72,% Clocks,,,0.00,5.32,<==
217.585507658,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C2,Backend_Bound,31.11,% Slots,,,0.00,5.32,
217.585507658,S1-C2,Retiring,44.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
217.585507658,S1-C2,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.32,
217.585507658,S1-C2,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.05,<==
217.585507658,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.05,
217.585507658,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.32,% Clocks,,,0.00,5.32,
217.585507658,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C3,Backend_Bound,34.43,% Slots,,,0.00,5.32,
217.585507658,S1-C3,Backend_Bound.Core_Bound,25.55,% Slots,,,0.00,5.32,
217.585507658,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.18,% Clocks,,,0.00,5.32,<==
217.585507658,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C4,Frontend_Bound,22.01,% Slots,,,0.00,5.32,
217.585507658,S1-C4,Backend_Bound,23.64,% Slots,,,0.00,5.32,
217.585507658,S1-C4,Retiring,47.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
217.585507658,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.32,
217.585507658,S1-C4,Backend_Bound.Core_Bound,17.45,% Slots,,,0.00,5.31,
217.585507658,S1-C4,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.06,<==
217.585507658,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.05,
217.585507658,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.35,% Core_Clocks,,,0.00,5.32,
217.585507658,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.97,% Core_Clocks,,,0.00,5.32,
217.585507658,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.07,% Clocks,,,0.00,5.32,
217.585507658,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C5,Backend_Bound,33.86,% Slots,,,0.00,5.32,
217.585507658,S1-C5,Retiring,54.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
217.585507658,S1-C5,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.32,
217.585507658,S1-C5,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.06,<==
217.585507658,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.05,
217.585507658,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.32,
217.585507658,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C6,Frontend_Bound,29.20,% Slots,,,0.00,5.32,
217.585507658,S1-C6,Backend_Bound,14.81,% Slots,,,0.00,5.32,
217.585507658,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.32,
217.585507658,S1-C6,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.32,
217.585507658,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.34,% Core_Clocks,,,0.00,5.32,<==
217.585507658,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.31,% Core_Clocks,,,0.00,5.31,
217.585507658,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
217.585507658,S1-C7,Backend_Bound,37.81,% Slots,,,0.00,5.32,<==
217.585507658,S1-C7,Backend_Bound.Memory_Bound,16.89,% Slots,,,0.00,5.32,
217.585507658,S1-C7,Backend_Bound.Core_Bound,20.92,% Slots,,,0.00,5.32,
217.585507658,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
217.585507658,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
217.585507658,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
217.585507658,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
217.585507658,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
219.096399761,S0-C0,Backend_Bound,38.65,% Slots,,,0.00,5.08,<==
219.096399761,S0-C0,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.08,
219.096399761,S0-C0,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.08,
219.096399761,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
219.096399761,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.73,% Clocks,,,0.00,5.28,
219.096399761,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C1,Backend_Bound,31.81,% Slots,,,0.00,5.08,
219.096399761,S0-C1,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.08,
219.096399761,S0-C1,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.08,
219.096399761,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
219.096399761,S0-C1-T0,Backend_Bound.Core_Bound.Divider,22.96,% Clocks,,arith.fpu_div_active,0.00,5.29,<==
219.096399761,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C2,Backend_Bound,57.15,% Slots,,,0.00,5.09,
219.096399761,S0-C2,Backend_Bound.Memory_Bound,44.79,% Slots,,,0.00,5.09,
219.096399761,S0-C2,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.09,
219.096399761,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,53.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
219.096399761,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C3,Backend_Bound,23.50,% Slots,,,0.00,5.09,
219.096399761,S0-C3,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.09,<==
219.096399761,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.27,% Clocks,,arith.fpu_div_active,0.00,5.29,
219.096399761,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.14,% Clocks,,,0.00,5.26,
219.096399761,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C4,Backend_Bound,27.80,% Slots,,,0.00,5.09,<==
219.096399761,S0-C4,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.09,
219.096399761,S0-C4,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.09,
219.096399761,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
219.096399761,S0-C4-T0,Backend_Bound.Core_Bound.Divider,27.98,% Clocks,,arith.fpu_div_active,0.00,5.3,
219.096399761,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.09,% Clocks,,,0.00,5.26,
219.096399761,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C5,Frontend_Bound,20.90,% Slots,,,0.00,5.09,
219.096399761,S0-C5,Bad_Speculation,10.17,% Slots,,,0.00,5.09,
219.096399761,S0-C5,Backend_Bound,44.06,% Slots,,,0.00,5.09,
219.096399761,S0-C5,Retiring,22.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
219.096399761,S0-C5,Frontend_Bound.Frontend_Latency,15.68,% Slots,,rs_events.empty_end,0.00,5.09,
219.096399761,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.68,% Slots,,,0.00,5.12,
219.096399761,S0-C5,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.09,
219.096399761,S0-C5,Backend_Bound.Memory_Bound,45.93,% Slots,,,0.00,5.09,<==
219.096399761,S0-C5,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.03,
219.096399761,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.19,
219.096399761,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
219.096399761,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.80,% Clocks,,idq.ms_switches,0.00,5.19,
219.096399761,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.11,% Core_Clocks,,,0.00,5.29,
219.096399761,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.67,% Core_Clocks,,,0.00,5.3,
219.096399761,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
219.096399761,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
219.096399761,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C6,Frontend_Bound,34.86,% Slots,,,0.00,5.09,
219.096399761,S0-C6,Backend_Bound,19.34,% Slots,,,0.00,5.09,
219.096399761,S0-C6,Retiring,30.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
219.096399761,S0-C6,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.09,<==
219.096399761,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.12,
219.096399761,S0-C6,Backend_Bound.Memory_Bound,16.94,% Slots,,,0.00,5.09,
219.096399761,S0-C6,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.03,
219.096399761,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.29,
219.096399761,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
219.096399761,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.65,% Clocks,,idq.ms_switches,0.00,5.29,
219.096399761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.36,% Core_Clocks,,,0.00,5.29,
219.096399761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.66,% Core_Clocks,,,0.00,5.3,
219.096399761,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
219.096399761,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
219.096399761,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.12,
219.096399761,S0-C7,Backend_Bound.Memory_Bound,26.12,% Slots,,,0.00,5.09,
219.096399761,S0-C7,Backend_Bound.Core_Bound,20.53,% Slots,,,0.00,5.09,
219.096399761,S0-C7,Retiring.Microcode_Sequencer,8.64,% Slots,,idq.ms_uops,0.00,5.03,
219.096399761,S0-C7,Backend_Bound,46.65,% Slots,,,0.00,5.09,
219.096399761,S0-C7,Retiring,23.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
219.096399761,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.29,
219.096399761,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.47,% Core_Clocks,,,0.00,5.29,
219.096399761,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.80,% Core_Clocks,,,0.00,5.3,
219.096399761,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
219.096399761,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C0,Backend_Bound,49.24,% Slots,,,0.00,5.09,<==
219.096399761,S1-C0,Retiring,36.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
219.096399761,S1-C0,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.03,
219.096399761,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.53,% Clocks,,idq.ms_switches,0.00,5.29,
219.096399761,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C1,Backend_Bound,30.72,% Slots,,,0.00,5.1,
219.096399761,S1-C1,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.1,
219.096399761,S1-C1,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.1,<==
219.096399761,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
219.096399761,S1-C1-T0,Backend_Bound.Core_Bound.Divider,28.58,% Clocks,,arith.fpu_div_active,0.00,5.3,
219.096399761,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.86,% Clocks,,,0.00,5.27,
219.096399761,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.13,
219.096399761,S1-C2,Backend_Bound.Core_Bound,86.29,% Slots,,,0.00,5.09,<==
219.096399761,S1-C2,Backend_Bound,50.01,% Slots,,,0.00,5.09,
219.096399761,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.70,% Core_Clocks,,,0.00,5.29,
219.096399761,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.34,% Core_Clocks,,,0.00,5.3,
219.096399761,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
219.096399761,S1-C3,Backend_Bound,53.07,% Slots,,,0.00,5.1,
219.096399761,S1-C3,Backend_Bound.Memory_Bound,37.05,% Slots,,,0.00,5.1,
219.096399761,S1-C3,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.1,
219.096399761,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
219.096399761,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C4,Backend_Bound,29.65,% Slots,,,0.00,5.1,<==
219.096399761,S1-C4,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.1,
219.096399761,S1-C4,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.1,
219.096399761,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
219.096399761,S1-C4-T0,Backend_Bound.Core_Bound.Divider,22.67,% Clocks,,arith.fpu_div_active,0.00,5.3,
219.096399761,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.33,% Clocks,,,0.00,5.27,
219.096399761,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C5,Frontend_Bound,30.99,% Slots,,,0.00,5.1,<==
219.096399761,S1-C5,Backend_Bound,24.05,% Slots,,,0.00,5.1,
219.096399761,S1-C5,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.1,
219.096399761,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.08,% Slots,,,0.00,5.13,
219.096399761,S1-C5,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.1,
219.096399761,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.29,
219.096399761,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
219.096399761,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.64,% Core_Clocks,,,0.00,5.29,
219.096399761,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C6,Backend_Bound,50.90,% Slots,,,0.00,5.11,
219.096399761,S1-C6,Backend_Bound.Memory_Bound,33.22,% Slots,,,0.00,5.11,
219.096399761,S1-C6,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.11,
219.096399761,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,28.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
219.096399761,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C7,Backend_Bound,79.58,% Slots,,,0.00,5.08,
219.096399761,S1-C7,Backend_Bound.Memory_Bound,68.58,% Slots,,,0.00,5.08,
219.096399761,S1-C7,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.08,
219.096399761,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,29.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
219.096399761,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,39.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
219.096399761,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
219.096399761,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
220.5967909,S0-C0,Backend_Bound,46.48,% Slots,,,0.00,5.15,
220.5967909,S0-C0,Backend_Bound.Memory_Bound,31.32,% Slots,,,0.00,5.15,
220.5967909,S0-C0,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.15,
220.5967909,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
220.5967909,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C1,Bad_Speculation,10.28,% Slots,,,0.00,5.15,
220.5967909,S0-C1,Bad_Speculation.Branch_Mispredicts,6.76,% Slots,,br_misp_retired.all_branches,0.00,5.15,
220.5967909,S0-C1,Backend_Bound,32.43,% Slots,,,0.00,5.15,<==
220.5967909,S0-C1,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.15,
220.5967909,S0-C1,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.15,
220.5967909,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
220.5967909,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
220.5967909,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.87,% Clocks,,arith.fpu_div_active,0.00,5.33,
220.5967909,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.97,% Clocks,,,0.00,5.07,
220.5967909,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C2,Backend_Bound,20.57,% Slots,,,0.00,5.15,
220.5967909,S0-C2,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.15,<==
220.5967909,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.96,% Clocks,,arith.fpu_div_active,0.00,5.33,
220.5967909,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.59,% Clocks,,,0.00,5.07,
220.5967909,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
220.5967909,S0-C3,Backend_Bound,30.93,% Slots,,,0.00,5.15,
220.5967909,S0-C3,Retiring,30.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S0-C3,Backend_Bound.Core_Bound,24.24,% Slots,,,0.00,5.15,
220.5967909,S0-C3,Retiring.Microcode_Sequencer,10.15,% Slots,,idq.ms_uops,0.00,5.33,
220.5967909,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.68,% Clocks,,idq.ms_switches,0.00,5.33,
220.5967909,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.42,% Clocks,,,0.00,5.06,<==
220.5967909,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C4,Backend_Bound,34.67,% Slots,,,0.00,5.14,
220.5967909,S0-C4,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.14,
220.5967909,S0-C4,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.14,
220.5967909,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
220.5967909,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.62,% Clocks,,,0.00,5.07,<==
220.5967909,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C5,Backend_Bound,62.30,% Slots,,,0.00,5.14,
220.5967909,S0-C5,Retiring,30.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S0-C5,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.14,
220.5967909,S0-C5,Backend_Bound.Core_Bound,45.02,% Slots,,,0.00,5.14,
220.5967909,S0-C5,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.33,
220.5967909,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.74,% Clocks,,idq.ms_switches,0.00,5.34,
220.5967909,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
220.5967909,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.38,% Clocks,,,0.00,5.07,<==
220.5967909,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C6,Frontend_Bound,20.64,% Slots,,,0.00,5.24,
220.5967909,S0-C6,Backend_Bound,14.72,% Slots,,,0.00,5.14,
220.5967909,S0-C6,Retiring,59.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.24,
220.5967909,S0-C6,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.14,
220.5967909,S0-C6,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.33,<==
220.5967909,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.16,% Clocks,,idq.ms_switches,0.00,5.33,
220.5967909,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.05,% Clocks,,,0.00,5.06,
220.5967909,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C7,Backend_Bound,35.65,% Slots,,,0.00,5.14,
220.5967909,S0-C7,Retiring,38.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S0-C7,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.14,
220.5967909,S0-C7,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.14,
220.5967909,S0-C7,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.33,<==
220.5967909,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.71,% Clocks,,idq.ms_switches,0.00,5.33,
220.5967909,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
220.5967909,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C0,Backend_Bound,22.95,% Slots,,,0.00,5.14,
220.5967909,S1-C0,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.14,<==
220.5967909,S1-C0-T0,Backend_Bound.Core_Bound.Divider,30.19,% Clocks,,arith.fpu_div_active,0.00,5.33,
220.5967909,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.26,% Clocks,,,0.00,5.07,
220.5967909,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C1,Backend_Bound,27.38,% Slots,,,0.00,5.14,
220.5967909,S1-C1,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.14,<==
220.5967909,S1-C1-T0,Backend_Bound.Core_Bound.Divider,32.78,% Clocks,,arith.fpu_div_active,0.00,5.33,
220.5967909,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.21,% Clocks,,,0.00,5.07,
220.5967909,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
220.5967909,S1-C2,Backend_Bound,53.95,% Slots,,,0.00,5.14,
220.5967909,S1-C2,Retiring,28.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S1-C2,Backend_Bound.Memory_Bound,18.51,% Slots,,,0.00,5.14,
220.5967909,S1-C2,Backend_Bound.Core_Bound,35.44,% Slots,,,0.00,5.14,<==
220.5967909,S1-C2,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.33,
220.5967909,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.31,% Clocks,,idq.ms_switches,0.00,5.34,
220.5967909,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
220.5967909,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C3,Backend_Bound,39.81,% Slots,,,0.00,5.14,
220.5967909,S1-C3,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S1-C3,Backend_Bound.Core_Bound,32.21,% Slots,,,0.00,5.14,
220.5967909,S1-C3,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.33,
220.5967909,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.56,% Clocks,,idq.ms_switches,0.00,5.33,
220.5967909,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.33,% Clocks,,,0.00,5.06,<==
220.5967909,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C4,Frontend_Bound,24.73,% Slots,,,0.00,5.23,
220.5967909,S1-C4,Retiring,34.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S1-C4,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.33,<==
220.5967909,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.34,
220.5967909,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C5,Frontend_Bound,28.66,% Slots,,,0.00,5.23,
220.5967909,S1-C5,Backend_Bound,18.00,% Slots,,,0.00,5.13,
220.5967909,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.23,
220.5967909,S1-C5,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.13,
220.5967909,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.15,% Core_Clocks,,,0.00,5.33,<==
220.5967909,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.20,% Core_Clocks,,,0.00,5.07,
220.5967909,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.58,% Clocks,,,0.00,5.07,
220.5967909,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C6,Backend_Bound,28.47,% Slots,,,0.00,5.12,
220.5967909,S1-C6,Backend_Bound.Core_Bound,22.23,% Slots,,,0.00,5.12,
220.5967909,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.63,% Clocks,,,0.00,5.06,<==
220.5967909,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C7,Frontend_Bound,21.49,% Slots,,,0.00,5.22,
220.5967909,S1-C7,Backend_Bound,51.28,% Slots,,,0.00,5.13,
220.5967909,S1-C7,Retiring,12.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
220.5967909,S1-C7,Frontend_Bound.Frontend_Latency,15.13,% Slots,,rs_events.empty_end,0.00,5.25,
220.5967909,S1-C7,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.13,
220.5967909,S1-C7,Backend_Bound.Core_Bound,40.21,% Slots,,,0.00,5.13,<==
220.5967909,S1-C7,Retiring.Microcode_Sequencer,3.36,% Slots,,idq.ms_uops,0.00,5.33,
220.5967909,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.69,% Clocks,,idq.ms_switches,0.00,5.33,
220.5967909,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
220.5967909,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
220.5967909,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
220.5967909,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
220.5967909,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
220.5967909,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
220.5967909,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
220.5967909,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
220.5967909,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
222.103670912,S0-C0,Backend_Bound,42.99,% Slots,,,0.00,5.04,
222.103670912,S0-C0,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.04,
222.103670912,S0-C0,Backend_Bound.Core_Bound,29.93,% Slots,,,0.00,5.04,
222.103670912,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
222.103670912,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.77,% Clocks,,,0.00,5.31,<==
222.103670912,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C1,Backend_Bound,33.99,% Slots,,,0.00,5.05,
222.103670912,S0-C1,Backend_Bound.Core_Bound,24.04,% Slots,,,0.00,5.05,
222.103670912,S0-C1-T0,Backend_Bound.Core_Bound.Divider,22.79,% Clocks,,arith.fpu_div_active,0.00,5.25,
222.103670912,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.94,% Clocks,,,0.00,5.31,<==
222.103670912,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C2,Backend_Bound,43.13,% Slots,,,0.00,5.05,
222.103670912,S0-C2,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.05,
222.103670912,S0-C2,Backend_Bound.Core_Bound,29.64,% Slots,,,0.00,5.05,
222.103670912,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.70,% Clocks,,arith.fpu_div_active,0.00,5.25,
222.103670912,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.81,% Clocks,,,0.00,5.31,<==
222.103670912,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C3,Frontend_Bound,25.72,% Slots,,,0.00,5.05,
222.103670912,S0-C3,Backend_Bound,37.10,% Slots,,,0.00,5.05,
222.103670912,S0-C3,Retiring,29.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
222.103670912,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.09,% Slots,,,0.00,5.05,
222.103670912,S0-C3,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.05,
222.103670912,S0-C3,Backend_Bound.Core_Bound,26.04,% Slots,,,0.00,5.05,
222.103670912,S0-C3,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.31,
222.103670912,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.31,
222.103670912,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.98,% Core_Clocks,,,0.00,5.3,
222.103670912,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.42,% Core_Clocks,,,0.00,5.31,
222.103670912,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
222.103670912,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.84,% Clocks,,,0.00,5.31,<==
222.103670912,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C4,Backend_Bound,57.83,% Slots,,,0.00,5.04,
222.103670912,S0-C4,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.04,
222.103670912,S0-C4,Backend_Bound.Core_Bound,25.69,% Slots,,,0.00,5.04,
222.103670912,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,35.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
222.103670912,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.83,% Clocks,,,0.00,5.31,
222.103670912,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C5,Backend_Bound,28.84,% Slots,,,0.00,5.04,
222.103670912,S0-C5,Backend_Bound.Core_Bound,19.48,% Slots,,,0.00,5.04,<==
222.103670912,S0-C5-T0,Backend_Bound.Core_Bound.Divider,34.52,% Clocks,,arith.fpu_div_active,0.00,5.25,
222.103670912,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.63,% Clocks,,,0.00,5.31,
222.103670912,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C6,Backend_Bound,33.79,% Slots,,,0.00,5.05,<==
222.103670912,S0-C6,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.04,
222.103670912,S0-C6,Backend_Bound.Core_Bound,19.17,% Slots,,,0.00,5.04,
222.103670912,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
222.103670912,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
222.103670912,S0-C6-T0,Backend_Bound.Core_Bound.Divider,22.34,% Clocks,,arith.fpu_div_active,0.00,5.25,
222.103670912,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.10,% Clocks,,,0.00,5.31,
222.103670912,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C7,Frontend_Bound,22.05,% Slots,,,0.00,5.05,
222.103670912,S0-C7,Backend_Bound,22.89,% Slots,,,0.00,5.05,
222.103670912,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.05,
222.103670912,S0-C7,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.04,<==
222.103670912,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C0,Backend_Bound,28.05,% Slots,,,0.00,5.05,
222.103670912,S1-C0,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.04,
222.103670912,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.09,% Clocks,,,0.00,5.31,<==
222.103670912,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C1,Backend_Bound,47.36,% Slots,,,0.00,5.05,
222.103670912,S1-C1,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.04,
222.103670912,S1-C1,Backend_Bound.Core_Bound,35.83,% Slots,,,0.00,5.04,
222.103670912,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
222.103670912,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.48,% Clocks,,,0.00,5.31,<==
222.103670912,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C2,Frontend_Bound,21.38,% Slots,,,0.00,5.04,
222.103670912,S1-C2,Backend_Bound,46.49,% Slots,,,0.00,5.04,
222.103670912,S1-C2,Backend_Bound.Memory_Bound,12.00,% Slots,,,0.00,5.04,
222.103670912,S1-C2,Backend_Bound.Core_Bound,34.48,% Slots,,,0.00,5.04,<==
222.103670912,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
222.103670912,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C3,Backend_Bound,45.88,% Slots,,,0.00,5.05,
222.103670912,S1-C3,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.04,
222.103670912,S1-C3,Backend_Bound.Core_Bound,28.36,% Slots,,,0.00,5.04,
222.103670912,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
222.103670912,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.52,% Clocks,,,0.00,5.31,<==
222.103670912,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C4,Backend_Bound,66.19,% Slots,,,0.00,5.05,
222.103670912,S1-C4,Retiring,25.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
222.103670912,S1-C4,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.05,
222.103670912,S1-C4,Backend_Bound.Core_Bound,53.86,% Slots,,,0.00,5.05,
222.103670912,S1-C4,Retiring.Microcode_Sequencer,9.26,% Slots,,idq.ms_uops,0.00,5.31,
222.103670912,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.90,% Clocks,,idq.ms_switches,0.00,5.3,
222.103670912,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
222.103670912,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.26,% Clocks,,,0.00,5.31,<==
222.103670912,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C5,Frontend_Bound,30.24,% Slots,,,0.00,5.05,
222.103670912,S1-C5,Backend_Bound,24.67,% Slots,,,0.00,5.05,
222.103670912,S1-C5,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.04,<==
222.103670912,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.07,% Slots,,,0.00,5.05,
222.103670912,S1-C5,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.04,
222.103670912,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.31,
222.103670912,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
222.103670912,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.91,% Core_Clocks,,,0.00,5.31,
222.103670912,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.71,% Core_Clocks,,,0.00,5.31,
222.103670912,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.80,% Clocks,,,0.00,5.31,
222.103670912,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C6,Backend_Bound,21.55,% Slots,,,0.00,5.05,
222.103670912,S1-C6,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.04,
222.103670912,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.31,<==
222.103670912,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C7,Bad_Speculation,10.55,% Slots,,,0.00,5.31,
222.103670912,S1-C7,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.05,
222.103670912,S1-C7,Backend_Bound,44.34,% Slots,,,0.00,5.31,
222.103670912,S1-C7,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.04,
222.103670912,S1-C7,Backend_Bound.Core_Bound,32.69,% Slots,,,0.00,5.04,<==
222.103670912,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
222.103670912,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
222.103670912,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
223.583286633,S0-C0,Backend_Bound,26.27,% Slots,,,0.00,5.4,<==
223.583286633,S0-C0,Backend_Bound.Memory_Bound,12.61,% Slots,,,0.00,5.13,
223.583286633,S0-C0,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.13,
223.583286633,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
223.583286633,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.90,% Clocks,,,0.00,5.41,
223.583286633,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C1,Backend_Bound,26.03,% Slots,,,0.00,5.4,
223.583286633,S0-C1,Retiring,57.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
223.583286633,S0-C1,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.14,
223.583286633,S0-C1,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.14,<==
223.583286633,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.14,
223.583286633,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.12,% Clocks,,,0.00,5.41,
223.583286633,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C2,Bad_Speculation,10.42,% Slots,,,0.00,5.4,
223.583286633,S0-C2,Bad_Speculation.Machine_Clears,7.45,% Slots,,machine_clears.count,0.00,5.4,
223.583286633,S0-C2,Backend_Bound,37.94,% Slots,,,0.00,5.4,
223.583286633,S0-C2,Backend_Bound.Memory_Bound,31.21,% Slots,,,0.00,5.14,
223.583286633,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
223.583286633,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
223.583286633,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C3,Backend_Bound,52.58,% Slots,,,0.00,5.4,
223.583286633,S0-C3,Retiring,47.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
223.583286633,S0-C3,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.14,
223.583286633,S0-C3,Backend_Bound.Core_Bound,37.76,% Slots,,,0.00,5.14,
223.583286633,S0-C3,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.14,
223.583286633,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.84,% Clocks,,idq.ms_switches,0.00,5.14,
223.583286633,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.95,% Clocks,,,0.00,5.41,<==
223.583286633,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C4,Backend_Bound,67.61,% Slots,,,0.00,5.4,
223.583286633,S0-C4,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
223.583286633,S0-C4,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.14,
223.583286633,S0-C4,Backend_Bound.Core_Bound,50.42,% Slots,,,0.00,5.14,<==
223.583286633,S0-C4,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.13,
223.583286633,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.14,
223.583286633,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
223.583286633,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C5,Backend_Bound,29.60,% Slots,,,0.00,5.4,
223.583286633,S0-C5,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.13,
223.583286633,S0-C5,Backend_Bound.Core_Bound,17.37,% Slots,,,0.00,5.13,
223.583286633,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
223.583286633,S0-C5-T0,Backend_Bound.Core_Bound.Divider,31.23,% Clocks,,arith.fpu_div_active,0.00,5.14,
223.583286633,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.43,% Clocks,,,0.00,5.41,<==
223.583286633,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C6,Backend_Bound,27.37,% Slots,,,0.00,5.4,
223.583286633,S0-C6,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.13,
223.583286633,S0-C6,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.13,
223.583286633,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
223.583286633,S0-C6-T0,Backend_Bound.Core_Bound.Divider,23.53,% Clocks,,arith.fpu_div_active,0.00,5.15,
223.583286633,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.86,% Clocks,,,0.00,5.41,<==
223.583286633,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C7,Backend_Bound,49.43,% Slots,,,0.00,5.4,
223.583286633,S0-C7,Backend_Bound.Memory_Bound,38.15,% Slots,,,0.00,5.13,
223.583286633,S0-C7,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.13,
223.583286633,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
223.583286633,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.22,% Clocks,,,0.00,5.41,
223.583286633,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C0,Backend_Bound,61.90,% Slots,,,0.00,5.41,
223.583286633,S1-C0,Backend_Bound.Memory_Bound,47.80,% Slots,,,0.00,5.13,
223.583286633,S1-C0,Backend_Bound.Core_Bound,14.10,% Slots,,,0.00,5.13,
223.583286633,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,<==
223.583286633,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
223.583286633,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C1,Backend_Bound,58.77,% Slots,,,0.00,5.41,
223.583286633,S1-C1,Retiring,34.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
223.583286633,S1-C1,Backend_Bound.Memory_Bound,21.33,% Slots,,,0.00,5.14,
223.583286633,S1-C1,Backend_Bound.Core_Bound,37.44,% Slots,,,0.00,5.14,<==
223.583286633,S1-C1,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.13,
223.583286633,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.96,% Clocks,,idq.ms_switches,0.00,5.14,
223.583286633,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
223.583286633,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C2,Backend_Bound,48.07,% Slots,,,0.00,5.41,<==
223.583286633,S1-C2,Retiring,30.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
223.583286633,S1-C2,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.13,
223.583286633,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.35,% Clocks,,idq.ms_switches,0.00,5.14,
223.583286633,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C3,Backend_Bound,22.02,% Slots,,,0.00,5.4,
223.583286633,S1-C3,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.14,<==
223.583286633,S1-C3-T0,Backend_Bound.Core_Bound.Divider,28.81,% Clocks,,arith.fpu_div_active,0.00,5.14,
223.583286633,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.63,% Clocks,,,0.00,5.41,
223.583286633,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C4,Backend_Bound,21.44,% Slots,,,0.00,5.4,
223.583286633,S1-C4,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.14,<==
223.583286633,S1-C4-T0,Backend_Bound.Core_Bound.Divider,32.09,% Clocks,,arith.fpu_div_active,0.00,5.14,
223.583286633,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.06,% Clocks,,,0.00,5.41,
223.583286633,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C5,Frontend_Bound,35.02,% Slots,,,0.00,5.41,<==
223.583286633,S1-C5,Backend_Bound,15.22,% Slots,,,0.00,5.41,
223.583286633,S1-C5,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.4,
223.583286633,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.09,% Slots,,,0.00,5.41,
223.583286633,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.14,
223.583286633,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
223.583286633,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.38,% Core_Clocks,,,0.00,5.14,
223.583286633,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C6,Backend_Bound,54.30,% Slots,,,0.00,5.41,
223.583286633,S1-C6,Backend_Bound.Memory_Bound,55.32,% Slots,,,0.00,5.14,
223.583286633,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,44.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
223.583286633,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C7,Backend_Bound,60.08,% Slots,,,0.00,5.41,
223.583286633,S1-C7,Retiring,36.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
223.583286633,S1-C7,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.14,
223.583286633,S1-C7,Backend_Bound.Core_Bound,46.09,% Slots,,,0.00,5.14,
223.583286633,S1-C7,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.14,
223.583286633,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.29,% Clocks,,idq.ms_switches,0.00,5.14,
223.583286633,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
223.583286633,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.85,% Clocks,,,0.00,5.41,<==
223.583286633,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
223.583286633,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
223.583286633,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
223.583286633,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
225.06912893,S0-C0,Backend_Bound,17.07,% Slots,,,0.00,5.11,<==
225.06912893,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
225.06912893,S0-C1,Backend_Bound,48.21,% Slots,,,0.00,5.11,
225.06912893,S0-C1,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.11,
225.06912893,S0-C1,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.11,
225.06912893,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
225.06912893,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.33,% Clocks,,,0.00,5.11,
225.06912893,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C2,Backend_Bound,57.54,% Slots,,,0.00,5.11,<==
225.06912893,S0-C2,Retiring,32.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
225.06912893,S0-C2,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.11,
225.06912893,S0-C2,Backend_Bound.Core_Bound,28.78,% Slots,,,0.00,5.11,
225.06912893,S0-C2,Retiring.Microcode_Sequencer,9.30,% Slots,,idq.ms_uops,0.00,5.39,
225.06912893,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.38,
225.06912893,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
225.06912893,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.97,% Clocks,,,0.00,5.1,
225.06912893,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C3,Frontend_Bound,23.68,% Slots,,,0.00,5.12,
225.06912893,S0-C3,Backend_Bound,40.70,% Slots,,,0.00,5.11,
225.06912893,S0-C3,Retiring,40.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
225.06912893,S0-C3,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,0.00,5.1,
225.06912893,S0-C3,Backend_Bound.Memory_Bound,24.06,% Slots,,,0.00,5.1,<==
225.06912893,S0-C3,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.1,
225.06912893,S0-C3,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.38,
225.06912893,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.38,
225.06912893,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.54,% Clocks,,,0.00,5.11,
225.06912893,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C4,Backend_Bound,27.72,% Slots,,,0.00,5.11,
225.06912893,S0-C4,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.11,
225.06912893,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.74,% Clocks,,,0.00,5.11,<==
225.06912893,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C5,Backend_Bound,37.26,% Slots,,,0.00,5.12,<==
225.06912893,S0-C5,Backend_Bound.Memory_Bound,20.35,% Slots,,,0.00,5.11,
225.06912893,S0-C5,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.11,
225.06912893,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
225.06912893,S0-C5-T0,Backend_Bound.Core_Bound.Divider,21.31,% Clocks,,arith.fpu_div_active,0.00,5.38,
225.06912893,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.23,% Clocks,,,0.00,5.1,
225.06912893,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C6,Frontend_Bound,20.88,% Slots,,,0.00,5.11,
225.06912893,S0-C6,Retiring,59.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
225.06912893,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.11,
225.06912893,S0-C6,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.38,<==
225.06912893,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.38,
225.06912893,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.36,% Core_Clocks,,,0.00,5.38,
225.06912893,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.37,% Core_Clocks,,,0.00,5.11,
225.06912893,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C7,Backend_Bound,58.00,% Slots,,,0.00,5.12,
225.06912893,S0-C7,Backend_Bound.Memory_Bound,41.31,% Slots,,,0.00,5.11,
225.06912893,S0-C7,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.11,
225.06912893,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,43.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
225.06912893,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S1-C0,Backend_Bound,59.21,% Slots,,,0.00,5.11,
225.06912893,S1-C0,Backend_Bound.Memory_Bound,24.46,% Slots,,,0.00,5.11,
225.06912893,S1-C0,Backend_Bound.Core_Bound,34.74,% Slots,,,0.00,5.11,
225.06912893,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,30.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
225.06912893,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
225.06912893,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.79,% Clocks,,,0.00,5.1,<==
225.06912893,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S1-C1,Backend_Bound,53.50,% Slots,,,0.00,5.11,
225.06912893,S1-C1,Retiring,35.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
225.06912893,S1-C1,Backend_Bound.Memory_Bound,13.77,% Slots,,,0.00,5.11,
225.06912893,S1-C1,Backend_Bound.Core_Bound,39.73,% Slots,,,0.00,5.11,
225.06912893,S1-C1,Retiring.Microcode_Sequencer,10.22,% Slots,,idq.ms_uops,0.00,5.38,
225.06912893,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.07,% Clocks,,idq.ms_switches,0.00,5.39,
225.06912893,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.42,% Clocks,,,0.00,5.1,<==
225.06912893,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S1-C2,Frontend_Bound,24.71,% Slots,,,0.00,5.12,
225.06912893,S1-C2,Backend_Bound,45.96,% Slots,,,0.00,5.12,
225.06912893,S1-C2,Retiring,30.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
225.06912893,S1-C2,Frontend_Bound.Frontend_Latency,28.86,% Slots,,rs_events.empty_end,0.00,5.11,
225.06912893,S1-C2,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.11,
225.06912893,S1-C2,Backend_Bound.Core_Bound,28.80,% Slots,,,0.00,5.11,
225.06912893,S1-C2,Retiring.Microcode_Sequencer,10.18,% Slots,,idq.ms_uops,0.00,5.38,
225.06912893,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.12,% Clocks,,idq.ms_switches,0.00,5.38,
225.06912893,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.00,% Clocks,,,0.00,5.1,<==
225.06912893,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S1-C3,Backend_Bound,33.48,% Slots,,,0.00,5.11,
225.06912893,S1-C3,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.11,
225.06912893,S1-C3,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.11,
225.06912893,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
225.06912893,S1-C3-T0,Backend_Bound.Core_Bound.Divider,21.01,% Clocks,,arith.fpu_div_active,0.00,5.38,
225.06912893,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.46,% Clocks,,,0.00,5.11,<==
225.06912893,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C4,Backend_Bound,25.26,% Slots,,,0.00,5.11,
225.06912893,S1-C4,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.11,<==
225.06912893,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.97,% Clocks,,arith.fpu_div_active,0.00,5.38,
225.06912893,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.56,% Clocks,,,0.00,5.11,
225.06912893,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C5,Frontend_Bound,33.41,% Slots,,,0.00,5.11,<==
225.06912893,S1-C5,Backend_Bound,14.73,% Slots,,,0.00,5.11,
225.06912893,S1-C5,Frontend_Bound.Frontend_Latency,17.27,% Slots,,rs_events.empty_end,0.00,5.11,
225.06912893,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.11,
225.06912893,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.38,
225.06912893,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
225.06912893,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.20,% Core_Clocks,,,0.00,5.38,
225.06912893,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C6,Frontend_Bound,20.70,% Slots,,,0.00,5.11,<==
225.06912893,S1-C6,Backend_Bound,12.03,% Slots,,,0.00,5.11,
225.06912893,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C7,Backend_Bound,51.20,% Slots,,,0.00,5.12,<==
225.06912893,S1-C7,Retiring,19.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
225.06912893,S1-C7,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.11,
225.06912893,S1-C7,Backend_Bound.Core_Bound,27.76,% Slots,,,0.00,5.11,
225.06912893,S1-C7,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.12,
225.06912893,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.30,% Clocks,,idq.ms_switches,0.00,5.38,
225.06912893,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
225.06912893,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
225.06912893,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
225.06912893,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
226.578533631,S0-C0,Backend_Bound,66.34,% Slots,,,0.00,5.29,
226.578533631,S0-C0,Backend_Bound.Memory_Bound,25.26,% Slots,,,0.00,5.03,
226.578533631,S0-C0,Backend_Bound.Core_Bound,41.08,% Slots,,,0.00,5.03,
226.578533631,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
226.578533631,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.44,% Clocks,,,0.00,5.3,<==
226.578533631,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C1,Backend_Bound,22.91,% Slots,,,0.00,5.3,
226.578533631,S0-C1,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.03,<==
226.578533631,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.35,% Clocks,,arith.fpu_div_active,0.00,5.03,
226.578533631,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.67,% Clocks,,,0.00,5.3,
226.578533631,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C2,Backend_Bound,52.06,% Slots,,,0.00,5.29,
226.578533631,S0-C2,Retiring,27.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
226.578533631,S0-C2,Backend_Bound.Memory_Bound,97.22,% Slots,,,0.00,5.03,
226.578533631,S0-C2,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.29,
226.578533631,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.65,% Clocks,,idq.ms_switches,0.00,5.3,
226.578533631,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
226.578533631,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C3,Backend_Bound,59.83,% Slots,,,0.00,5.29,
226.578533631,S0-C3,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.03,
226.578533631,S0-C3,Backend_Bound.Core_Bound,46.20,% Slots,,,0.00,5.03,
226.578533631,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
226.578533631,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.91,% Clocks,,,0.00,5.3,<==
226.578533631,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C4,Frontend_Bound,20.26,% Slots,,,0.00,5.29,<==
226.578533631,S0-C4,Backend_Bound,18.99,% Slots,,,0.00,5.29,
226.578533631,S0-C4,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.03,
226.578533631,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.44,% Clocks,,,0.00,5.3,
226.578533631,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C5,Backend_Bound,22.79,% Slots,,,0.00,5.29,
226.578533631,S0-C5,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.03,<==
226.578533631,S0-C5-T0,Backend_Bound.Core_Bound.Divider,27.65,% Clocks,,arith.fpu_div_active,0.00,5.03,
226.578533631,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.82,% Clocks,,,0.00,5.3,
226.578533631,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C6,Backend_Bound,29.70,% Slots,,,0.00,5.29,
226.578533631,S0-C6,Retiring,43.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
226.578533631,S0-C6,Backend_Bound.Memory_Bound,24.75,% Slots,,,0.00,5.03,
226.578533631,S0-C6,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.29,<==
226.578533631,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.3,
226.578533631,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
226.578533631,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C7,Backend_Bound,63.40,% Slots,,,0.00,5.29,
226.578533631,S0-C7,Retiring,32.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
226.578533631,S0-C7,Backend_Bound.Memory_Bound,21.75,% Slots,,,0.00,5.03,
226.578533631,S0-C7,Backend_Bound.Core_Bound,41.65,% Slots,,,0.00,5.03,
226.578533631,S0-C7,Retiring.Microcode_Sequencer,11.36,% Slots,,idq.ms_uops,0.00,5.29,
226.578533631,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.24,% Clocks,,idq.ms_switches,0.00,5.3,
226.578533631,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
226.578533631,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.97,% Clocks,,,0.00,5.31,<==
226.578533631,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C0,Backend_Bound,49.41,% Slots,,,0.00,5.3,
226.578533631,S1-C0,Backend_Bound.Memory_Bound,35.80,% Slots,,,0.00,5.04,
226.578533631,S1-C0,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.04,
226.578533631,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,23.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
226.578533631,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.23,% Clocks,,,0.00,5.3,
226.578533631,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C1,Backend_Bound,19.84,% Slots,,,0.00,5.3,
226.578533631,S1-C1,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.03,
226.578533631,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.80,% Clocks,,,0.00,5.3,<==
226.578533631,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C2,Backend_Bound,55.53,% Slots,,,0.00,5.29,
226.578533631,S1-C2,Retiring,30.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
226.578533631,S1-C2,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.04,
226.578533631,S1-C2,Backend_Bound.Core_Bound,38.03,% Slots,,,0.00,5.04,<==
226.578533631,S1-C2,Retiring.Microcode_Sequencer,9.07,% Slots,,idq.ms_uops,0.00,5.3,
226.578533631,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.80,% Clocks,,idq.ms_switches,0.00,5.3,
226.578533631,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
226.578533631,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C3,Backend_Bound,34.49,% Slots,,,0.00,5.29,
226.578533631,S1-C3,Backend_Bound.Memory_Bound,13.77,% Slots,,,0.00,5.04,
226.578533631,S1-C3,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.04,
226.578533631,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
226.578533631,S1-C3-T0,Backend_Bound.Core_Bound.Divider,23.04,% Clocks,,arith.fpu_div_active,0.00,5.04,
226.578533631,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.84,% Clocks,,,0.00,5.3,<==
226.578533631,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C4,Backend_Bound,29.15,% Slots,,,0.00,5.3,
226.578533631,S1-C4,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.04,
226.578533631,S1-C4,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.04,
226.578533631,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.38,% Clocks,,,0.00,5.3,<==
226.578533631,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C5,Frontend_Bound,31.35,% Slots,,,0.00,5.29,<==
226.578533631,S1-C5,Backend_Bound,22.03,% Slots,,,0.00,5.29,
226.578533631,S1-C5,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.29,
226.578533631,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.29,
226.578533631,S1-C5,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.03,
226.578533631,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.3,
226.578533631,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
226.578533631,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.99,% Core_Clocks,,,0.00,5.04,
226.578533631,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.06,% Core_Clocks,,,0.00,5.29,
226.578533631,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C6,Backend_Bound,16.97,% Slots,,,0.00,5.3,
226.578533631,S1-C6,Backend_Bound.Core_Bound,12.95,% Slots,,,0.00,5.29,
226.578533631,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.35,% Clocks,,,0.00,5.3,<==
226.578533631,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C7,Backend_Bound,46.60,% Slots,,,0.00,5.3,
226.578533631,S1-C7,Retiring,32.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
226.578533631,S1-C7,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.29,
226.578533631,S1-C7,Backend_Bound.Core_Bound,26.12,% Slots,,,0.00,5.29,<==
226.578533631,S1-C7,Retiring.Microcode_Sequencer,11.03,% Slots,,idq.ms_uops,0.00,5.29,
226.578533631,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.59,% Clocks,,idq.ms_switches,0.00,5.3,
226.578533631,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
226.578533631,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
226.578533631,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
228.081221184,S0-C0,Bad_Speculation,10.20,% Slots,,,0.00,5.32,
228.081221184,S0-C0,Bad_Speculation.Branch_Mispredicts,8.37,% Slots,,br_misp_retired.all_branches,0.00,5.06,
228.081221184,S0-C0,Backend_Bound,23.72,% Slots,,,0.00,5.32,
228.081221184,S0-C0,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.06,
228.081221184,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.39,% Clocks,,,0.00,5.32,<==
228.081221184,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C1,Backend_Bound,24.34,% Slots,,,0.00,5.32,<==
228.081221184,S0-C1,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.06,
228.081221184,S0-C1,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.06,
228.081221184,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
228.081221184,S0-C1-T0,Backend_Bound.Core_Bound.Divider,33.26,% Clocks,,arith.fpu_div_active,0.00,5.32,
228.081221184,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.86,% Clocks,,,0.00,5.33,
228.081221184,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S0-C2,Frontend_Bound,28.61,% Slots,,,0.00,5.32,
228.081221184,S0-C2,Backend_Bound,35.03,% Slots,,,0.00,5.32,
228.081221184,S0-C2,Retiring,32.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
228.081221184,S0-C2,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.32,
228.081221184,S0-C2,Backend_Bound.Memory_Bound,29.79,% Slots,,,0.00,5.06,
228.081221184,S0-C2,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.06,
228.081221184,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.32,
228.081221184,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
228.081221184,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.89,% Clocks,,idq.ms_switches,0.00,5.32,
228.081221184,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
228.081221184,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C3,Backend_Bound,35.63,% Slots,,,0.00,5.32,
228.081221184,S0-C3,Retiring,59.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
228.081221184,S0-C3,Backend_Bound.Core_Bound,25.69,% Slots,,,0.00,5.06,
228.081221184,S0-C3,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.06,<==
228.081221184,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.91,% Clocks,,idq.ms_switches,0.00,5.32,
228.081221184,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C4,Backend_Bound,57.02,% Slots,,,0.00,5.32,
228.081221184,S0-C4,Backend_Bound.Memory_Bound,42.55,% Slots,,,0.00,5.06,
228.081221184,S0-C4,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.06,
228.081221184,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,34.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
228.081221184,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S0-C5,Backend_Bound,32.82,% Slots,,,0.00,5.32,
228.081221184,S0-C5,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,5.06,
228.081221184,S0-C5,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.06,
228.081221184,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
228.081221184,S0-C5-T0,Backend_Bound.Core_Bound.Divider,25.65,% Clocks,,arith.fpu_div_active,0.00,5.32,
228.081221184,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.12,% Clocks,,,0.00,5.32,<==
228.081221184,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C6,Frontend_Bound,23.46,% Slots,,,0.00,5.32,
228.081221184,S0-C6,Backend_Bound,44.88,% Slots,,,0.00,5.32,
228.081221184,S0-C6,Retiring,33.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
228.081221184,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.32,
228.081221184,S0-C6,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.06,
228.081221184,S0-C6,Backend_Bound.Core_Bound,34.62,% Slots,,,0.00,5.06,
228.081221184,S0-C6,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.06,
228.081221184,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.63,% Clocks,,idq.ms_switches,0.00,5.2,
228.081221184,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.91,% Core_Clocks,,,0.00,5.32,
228.081221184,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.29,% Clocks,,,0.00,5.32,<==
228.081221184,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.32,
228.081221184,S0-C7,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.06,<==
228.081221184,S0-C7,Backend_Bound,27.62,% Slots,,,0.00,5.32,
228.081221184,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.36,% Core_Clocks,,,0.00,5.32,
228.081221184,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.06,% Core_Clocks,,,0.00,5.33,
228.081221184,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S1-C0,Backend_Bound,49.07,% Slots,,,0.00,5.32,
228.081221184,S1-C0,Backend_Bound.Memory_Bound,38.13,% Slots,,,0.00,5.06,
228.081221184,S1-C0,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.06,
228.081221184,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,<==
228.081221184,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.32,
228.081221184,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C1,Backend_Bound,54.14,% Slots,,,0.00,5.32,
228.081221184,S1-C1,Backend_Bound.Memory_Bound,34.46,% Slots,,,0.00,5.06,
228.081221184,S1-C1,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.06,
228.081221184,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,35.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
228.081221184,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C2,Backend_Bound,62.16,% Slots,,,0.00,5.32,
228.081221184,S1-C2,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.06,
228.081221184,S1-C2,Backend_Bound.Core_Bound,36.58,% Slots,,,0.00,5.06,
228.081221184,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,35.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
228.081221184,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.63,% Clocks,,,0.00,5.32,<==
228.081221184,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S1-C3,Backend_Bound,22.75,% Slots,,,0.00,5.32,
228.081221184,S1-C3,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.06,<==
228.081221184,S1-C3-T0,Backend_Bound.Core_Bound.Divider,32.55,% Clocks,,arith.fpu_div_active,0.00,5.32,
228.081221184,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.99,% Clocks,,,0.00,5.32,
228.081221184,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C4,Backend_Bound,22.76,% Slots,,,0.00,5.33,
228.081221184,S1-C4,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.06,<==
228.081221184,S1-C4-T0,Backend_Bound.Core_Bound.Divider,25.75,% Clocks,,arith.fpu_div_active,0.00,5.32,
228.081221184,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.24,% Clocks,,,0.00,5.32,
228.081221184,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.32,<==
228.081221184,S1-C5,Backend_Bound,19.14,% Slots,,,0.00,5.32,
228.081221184,S1-C5,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.32,
228.081221184,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.64,% Slots,,,0.00,5.32,
228.081221184,S1-C5,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.06,
228.081221184,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.24,
228.081221184,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
228.081221184,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.49,% Core_Clocks,,,0.00,5.32,
228.081221184,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C6,Backend_Bound,34.43,% Slots,,,0.00,5.32,
228.081221184,S1-C6,Backend_Bound.Core_Bound,25.12,% Slots,,,0.00,5.06,
228.081221184,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.28,% Clocks,,,0.00,5.32,<==
228.081221184,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C7,Backend_Bound,28.19,% Slots,,,0.00,5.33,
228.081221184,S1-C7,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.05,<==
228.081221184,S1-C7,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.05,
228.081221184,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.18,% Clocks,,,0.00,5.32,
228.081221184,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
228.081221184,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
228.081221184,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
228.081221184,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
228.081221184,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C0,Backend_Bound,21.29,% Slots,,,0.00,5.31,
229.585296163,S0-C0,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.31,<==
229.585296163,S0-C0-T0,Backend_Bound.Core_Bound.Divider,33.25,% Clocks,,arith.fpu_div_active,0.00,5.33,
229.585296163,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.56,% Clocks,,,0.00,5.32,
229.585296163,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C1,Backend_Bound,66.52,% Slots,,,0.00,5.31,
229.585296163,S0-C1,Backend_Bound.Memory_Bound,49.34,% Slots,,,0.00,5.31,
229.585296163,S0-C1,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.31,
229.585296163,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,40.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
229.585296163,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
229.585296163,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C2,Bad_Speculation,12.32,% Slots,,,0.00,5.31,
229.585296163,S0-C2,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.31,
229.585296163,S0-C2,Backend_Bound,49.30,% Slots,,,0.00,5.31,<==
229.585296163,S0-C2,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.31,
229.585296163,S0-C2,Backend_Bound.Core_Bound,22.28,% Slots,,,0.00,5.31,
229.585296163,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.585296163,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C3,Backend_Bound,12.33,% Slots,,,0.00,5.31,<==
229.585296163,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C4,Frontend_Bound,28.56,% Slots,,,0.00,5.32,<==
229.585296163,S0-C4,Bad_Speculation,17.98,% Slots,,,0.00,5.32,
229.585296163,S0-C4,Bad_Speculation.Branch_Mispredicts,17.55,% Slots,,br_misp_retired.all_branches,0.00,5.32,
229.585296163,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C5,Bad_Speculation,13.23,% Slots,,,0.00,5.32,
229.585296163,S0-C5,Bad_Speculation.Branch_Mispredicts,5.74,% Slots,,br_misp_retired.all_branches,0.00,5.32,
229.585296163,S0-C5,Bad_Speculation.Machine_Clears,7.48,% Slots,,machine_clears.count,0.00,5.32,
229.585296163,S0-C5,Backend_Bound,40.01,% Slots,,,0.00,5.32,
229.585296163,S0-C5,Backend_Bound.Memory_Bound,22.65,% Slots,,,0.00,5.31,
229.585296163,S0-C5,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.31,
229.585296163,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
229.585296163,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
229.585296163,S0-C5-T0,Backend_Bound.Core_Bound.Divider,20.76,% Clocks,,arith.fpu_div_active,0.00,5.33,
229.585296163,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C6,Backend_Bound,16.06,% Slots,,,0.00,5.31,
229.585296163,S0-C6,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.31,<==
229.585296163,S0-C6-T0,Backend_Bound.Core_Bound.Divider,26.54,% Clocks,,arith.fpu_div_active,0.00,5.33,
229.585296163,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.34,% Clocks,,,0.00,5.32,
229.585296163,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C7,Frontend_Bound,25.36,% Slots,,,0.00,5.32,<==
229.585296163,S0-C7,Bad_Speculation,18.09,% Slots,,,0.00,5.32,
229.585296163,S0-C7,Backend_Bound,24.57,% Slots,,,0.00,5.32,
229.585296163,S0-C7,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.32,
229.585296163,S0-C7,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.32,
229.585296163,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C0,Bad_Speculation,13.38,% Slots,,,0.00,5.31,
229.585296163,S1-C0,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.31,
229.585296163,S1-C0,Backend_Bound,40.85,% Slots,,,0.00,5.31,
229.585296163,S1-C0,Backend_Bound.Memory_Bound,23.32,% Slots,,,0.00,5.31,
229.585296163,S1-C0,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.31,
229.585296163,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
229.585296163,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.00,% Clocks,,,0.00,5.32,
229.585296163,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C1,Backend_Bound,11.19,% Slots,,,0.00,5.31,<==
229.585296163,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C2,Frontend_Bound,28.53,% Slots,,,0.00,5.32,<==
229.585296163,S1-C2,Backend_Bound,23.06,% Slots,,,0.00,5.32,
229.585296163,S1-C2,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.32,
229.585296163,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.52,% Clocks,,,0.00,5.32,
229.585296163,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C3,Backend_Bound,39.60,% Slots,,,0.00,5.32,
229.585296163,S1-C3,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.32,
229.585296163,S1-C3,Backend_Bound.Core_Bound,25.57,% Slots,,,0.00,5.32,
229.585296163,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
229.585296163,S1-C3-T0,Backend_Bound.Core_Bound.Divider,28.53,% Clocks,,arith.fpu_div_active,0.00,5.32,
229.585296163,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.53,% Clocks,,,0.00,5.32,<==
229.585296163,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C4,Backend_Bound,27.71,% Slots,,,0.00,5.31,
229.585296163,S1-C4,Backend_Bound.Core_Bound,19.24,% Slots,,,0.00,5.31,
229.585296163,S1-C4-T0,Backend_Bound.Core_Bound.Divider,25.33,% Clocks,,arith.fpu_div_active,0.00,5.32,
229.585296163,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.60,% Clocks,,,0.00,5.32,<==
229.585296163,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C5,Frontend_Bound,37.02,% Slots,,,0.00,5.32,
229.585296163,S1-C5,Bad_Speculation,10.29,% Slots,,,0.00,5.32,
229.585296163,S1-C5,Retiring,36.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
229.585296163,S1-C5,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.32,<==
229.585296163,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.32,
229.585296163,S1-C5,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.32,
229.585296163,S1-C5,Retiring.Microcode_Sequencer,2.05,% Slots,,idq.ms_uops,0.00,5.05,
229.585296163,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.11,
229.585296163,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.1,
229.585296163,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.11,
229.585296163,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.33,% Core_Clocks,,,0.00,5.32,
229.585296163,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C6,Frontend_Bound,20.06,% Slots,,,0.00,5.31,<==
229.585296163,S1-C6,Backend_Bound,14.10,% Slots,,,0.00,5.31,
229.585296163,S1-C6,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.31,
229.585296163,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.65,% Clocks,,,0.00,5.32,
229.585296163,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
229.585296163,S1-C7,Frontend_Bound,24.81,% Slots,,,0.00,5.32,
229.585296163,S1-C7,Backend_Bound,28.41,% Slots,,,0.00,5.32,
229.585296163,S1-C7,Backend_Bound.Core_Bound,23.51,% Slots,,,0.00,5.32,
229.585296163,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.82,% Clocks,,,0.00,5.32,<==
229.585296163,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
229.585296163,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
229.585296163,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
229.585296163,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
229.585296163,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
229.585296163,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
229.585296163,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
229.585296163,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
231.018162422,S0-C0,Backend_Bound,26.98,% Slots,,,0.00,5.03,
231.018162422,S0-C0,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.03,
231.018162422,S0-C0-T0,Backend_Bound.Core_Bound.Divider,32.57,% Clocks,,arith.fpu_div_active,0.00,5.31,
231.018162422,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.03,% Clocks,,,0.00,5.02,<==
231.018162422,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C1,Backend_Bound,41.81,% Slots,,,0.00,5.03,
231.018162422,S0-C1,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.03,
231.018162422,S0-C1,Backend_Bound.Core_Bound,25.08,% Slots,,,0.00,5.03,
231.018162422,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
231.018162422,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.00,% Clocks,,,0.00,5.02,<==
231.018162422,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C2,Bad_Speculation,10.29,% Slots,,,0.00,5.02,
231.018162422,S0-C2,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.02,
231.018162422,S0-C2,Backend_Bound,42.05,% Slots,,,0.00,5.02,
231.018162422,S0-C2,Backend_Bound.Memory_Bound,16.79,% Slots,,,0.00,5.02,
231.018162422,S0-C2,Backend_Bound.Core_Bound,25.26,% Slots,,,0.00,5.02,<==
231.018162422,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
231.018162422,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C3,Frontend_Bound,26.02,% Slots,,,0.00,5.03,
231.018162422,S0-C3,Backend_Bound,40.82,% Slots,,,0.00,5.03,
231.018162422,S0-C3,Retiring,11.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
231.018162422,S0-C3,Frontend_Bound.Frontend_Latency,28.00,% Slots,,rs_events.empty_end,0.00,5.03,
231.018162422,S0-C3,Backend_Bound.Memory_Bound,30.85,% Slots,,,0.00,5.03,
231.018162422,S0-C3,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.3,
231.018162422,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.31,
231.018162422,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.31,
231.018162422,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
231.018162422,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C4,Frontend_Bound,41.41,% Slots,,,0.00,5.03,
231.018162422,S0-C4,Backend_Bound,10.69,% Slots,,,0.00,5.03,
231.018162422,S0-C4,Retiring,25.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
231.018162422,S0-C4,Frontend_Bound.Frontend_Latency,32.91,% Slots,,rs_events.empty_end,0.00,5.03,<==
231.018162422,S0-C4,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.3,
231.018162422,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.3,
231.018162422,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
231.018162422,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.3,
231.018162422,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C5,Backend_Bound,23.59,% Slots,,,0.00,5.02,
231.018162422,S0-C5,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.02,
231.018162422,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.05,% Clocks,,,0.00,5.03,<==
231.018162422,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C6,Frontend_Bound,20.41,% Slots,,,0.00,5.03,
231.018162422,S0-C6,Bad_Speculation,16.16,% Slots,,,0.00,5.03,
231.018162422,S0-C6,Backend_Bound,30.41,% Slots,,,0.00,5.03,
231.018162422,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.22,% Slots,,,0.00,5.03,
231.018162422,S0-C6,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.03,
231.018162422,S0-C6,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.03,<==
231.018162422,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.39,% Core_Clocks,,,0.00,5.3,
231.018162422,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.50,% Core_Clocks,,,0.00,5.3,
231.018162422,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C7,Frontend_Bound,20.19,% Slots,,,0.00,5.02,
231.018162422,S0-C7,Bad_Speculation,11.42,% Slots,,,0.00,5.02,
231.018162422,S0-C7,Backend_Bound,31.51,% Slots,,,0.00,5.02,
231.018162422,S0-C7,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.02,
231.018162422,S0-C7,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.02,
231.018162422,S0-C7,Backend_Bound.Memory_Bound,20.29,% Slots,,,0.00,5.02,<==
231.018162422,S0-C7,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.02,
231.018162422,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
231.018162422,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C0,Frontend_Bound,21.66,% Slots,,,0.00,5.03,<==
231.018162422,S1-C0,Backend_Bound,18.60,% Slots,,,0.00,5.03,
231.018162422,S1-C0,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.03,
231.018162422,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.15,% Clocks,,,0.00,5.02,
231.018162422,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C1,Backend_Bound,26.50,% Slots,,,0.00,5.03,
231.018162422,S1-C1,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.03,
231.018162422,S1-C1-T0,Backend_Bound.Core_Bound.Divider,25.27,% Clocks,,arith.fpu_div_active,0.00,5.3,
231.018162422,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.97,% Clocks,,,0.00,5.03,<==
231.018162422,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C2,Frontend_Bound,20.58,% Slots,,,0.00,5.03,<==
231.018162422,S1-C2,Backend_Bound,15.65,% Slots,,,0.00,5.03,
231.018162422,S1-C2,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.03,
231.018162422,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.16,% Clocks,,,0.00,5.03,
231.018162422,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
231.018162422,S1-C3,Frontend_Bound,26.48,% Slots,,,0.00,5.02,
231.018162422,S1-C3,Bad_Speculation,11.37,% Slots,,,0.00,5.02,
231.018162422,S1-C3,Backend_Bound,20.09,% Slots,,,0.00,5.02,
231.018162422,S1-C3,Retiring,54.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
231.018162422,S1-C3,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.02,
231.018162422,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.98,% Slots,,,0.00,5.02,
231.018162422,S1-C3,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.02,
231.018162422,S1-C3,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.02,
231.018162422,S1-C3,Retiring.Microcode_Sequencer,4.72,% Slots,,idq.ms_uops,0.00,5.3,<==
231.018162422,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
231.018162422,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,0.00,5.3,
231.018162422,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.78,% Core_Clocks,,,0.00,5.3,
231.018162422,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.18,% Core_Clocks,,,0.00,5.3,
231.018162422,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.56,% Clocks,,,0.00,5.03,
231.018162422,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C4,Frontend_Bound,27.63,% Slots,,,0.00,5.03,
231.018162422,S1-C4,Bad_Speculation,10.07,% Slots,,,0.00,5.03,
231.018162422,S1-C4,Backend_Bound,17.51,% Slots,,,0.00,5.03,
231.018162422,S1-C4,Frontend_Bound.Frontend_Latency,16.34,% Slots,,rs_events.empty_end,0.00,5.03,
231.018162422,S1-C4,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.03,
231.018162422,S1-C4,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.03,
231.018162422,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
231.018162422,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
231.018162422,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
231.018162422,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C5,Frontend_Bound,31.92,% Slots,,,0.00,5.02,<==
231.018162422,S1-C5,Bad_Speculation,11.06,% Slots,,,0.00,5.02,
231.018162422,S1-C5,Backend_Bound,16.92,% Slots,,,0.00,5.02,
231.018162422,S1-C5,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.02,
231.018162422,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.98,% Slots,,,0.00,5.02,
231.018162422,S1-C5,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.02,
231.018162422,S1-C5,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.02,
231.018162422,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.3,
231.018162422,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
231.018162422,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.49,% Core_Clocks,,,0.00,5.3,
231.018162422,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C6,Backend_Bound,31.39,% Slots,,,0.00,5.03,
231.018162422,S1-C6,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.03,
231.018162422,S1-C6,Backend_Bound.Core_Bound,18.92,% Slots,,,0.00,5.03,<==
231.018162422,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
231.018162422,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
231.018162422,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C7,Bad_Speculation,15.66,% Slots,,,0.00,5.03,
231.018162422,S1-C7,Bad_Speculation.Branch_Mispredicts,15.50,% Slots,,br_misp_retired.all_branches,0.00,5.03,
231.018162422,S1-C7,Backend_Bound,25.95,% Slots,,,0.00,5.03,<==
231.018162422,S1-C7,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.03,
231.018162422,S1-C7,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.03,
231.018162422,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
231.018162422,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.14,% Clocks,,,0.00,5.02,
231.018162422,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
231.018162422,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
231.018162422,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
232.498425907,S0-C0,Backend_Bound,39.60,% Slots,,,0.00,5.13,
232.498425907,S0-C0,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.13,
232.498425907,S0-C0,Backend_Bound.Core_Bound,24.88,% Slots,,,0.00,5.13,
232.498425907,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.3,<==
232.498425907,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C1,Backend_Bound,33.59,% Slots,,,0.00,5.13,
232.498425907,S0-C1,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.13,
232.498425907,S0-C1,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.13,
232.498425907,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
232.498425907,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.47,% Clocks,,,0.00,5.31,<==
232.498425907,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C2,Frontend_Bound,20.40,% Slots,,,0.00,5.13,
232.498425907,S0-C2,Bad_Speculation,10.74,% Slots,,,0.00,5.13,
232.498425907,S0-C2,Backend_Bound,36.58,% Slots,,,0.00,5.13,
232.498425907,S0-C2,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S0-C2,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.13,<==
232.498425907,S0-C2,Backend_Bound.Core_Bound,11.71,% Slots,,,0.00,5.13,
232.498425907,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
232.498425907,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
232.498425907,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.89,% Clocks,,,0.00,5.31,
232.498425907,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C3,Frontend_Bound,24.59,% Slots,,,0.00,5.13,
232.498425907,S0-C3,Bad_Speculation,10.87,% Slots,,,0.00,5.13,
232.498425907,S0-C3,Backend_Bound,39.55,% Slots,,,0.00,5.13,
232.498425907,S0-C3,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,0.00,5.13,
232.498425907,S0-C3,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S0-C3,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.13,
232.498425907,S0-C3,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.13,
232.498425907,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.4,
232.498425907,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
232.498425907,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
232.498425907,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
232.498425907,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.82,% Clocks,,,0.00,5.31,
232.498425907,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C4,Frontend_Bound,29.37,% Slots,,,0.00,5.12,
232.498425907,S0-C4,Backend_Bound,36.48,% Slots,,,0.00,5.12,
232.498425907,S0-C4,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.12,
232.498425907,S0-C4,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.12,
232.498425907,S0-C4,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.12,
232.498425907,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,0.00,5.4,
232.498425907,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
232.498425907,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
232.498425907,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
232.498425907,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.66,% Clocks,,,0.00,5.3,
232.498425907,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
232.498425907,S0-C5,Backend_Bound,18.46,% Slots,,,0.00,5.13,
232.498425907,S0-C5,Backend_Bound.Core_Bound,12.12,% Slots,,,0.00,5.13,
232.498425907,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.07,% Clocks,,,0.00,5.3,<==
232.498425907,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C6,Frontend_Bound,28.02,% Slots,,,0.00,5.13,
232.498425907,S0-C6,Bad_Speculation,12.11,% Slots,,,0.00,5.13,
232.498425907,S0-C6,Backend_Bound,27.69,% Slots,,,0.00,5.13,
232.498425907,S0-C6,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.13,
232.498425907,S0-C6,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S0-C6,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.13,
232.498425907,S0-C6,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.13,
232.498425907,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.4,
232.498425907,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
232.498425907,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
232.498425907,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.08,% Clocks,,,0.00,5.3,
232.498425907,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C7,Frontend_Bound,37.99,% Slots,,,0.00,5.12,
232.498425907,S0-C7,Bad_Speculation,13.04,% Slots,,,0.00,5.12,
232.498425907,S0-C7,Backend_Bound,20.62,% Slots,,,0.00,5.12,
232.498425907,S0-C7,Retiring,36.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
232.498425907,S0-C7,Frontend_Bound.Frontend_Latency,25.41,% Slots,,rs_events.empty_end,0.00,5.12,
232.498425907,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.12,
232.498425907,S0-C7,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.12,
232.498425907,S0-C7,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.12,
232.498425907,S0-C7,Retiring.Microcode_Sequencer,1.03,% Slots,,idq.ms_uops,0.00,5.4,
232.498425907,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.4,
232.498425907,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
232.498425907,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.4,
232.498425907,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
232.498425907,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
232.498425907,S1-C0,Backend_Bound,33.49,% Slots,,,0.00,5.13,
232.498425907,S1-C0,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.13,
232.498425907,S1-C0,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.13,
232.498425907,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
232.498425907,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
232.498425907,S1-C0-T0,Backend_Bound.Core_Bound.Divider,22.15,% Clocks,,arith.fpu_div_active,0.00,5.13,
232.498425907,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.60,% Clocks,,,0.00,5.29,
232.498425907,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C1,Frontend_Bound,23.27,% Slots,,,0.00,5.13,
232.498425907,S1-C1,Bad_Speculation,11.70,% Slots,,,0.00,5.13,
232.498425907,S1-C1,Backend_Bound,30.35,% Slots,,,0.00,5.13,
232.498425907,S1-C1,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.13,
232.498425907,S1-C1,Bad_Speculation.Branch_Mispredicts,11.59,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S1-C1,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.13,
232.498425907,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
232.498425907,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
232.498425907,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
232.498425907,S1-C2,Frontend_Bound,27.33,% Slots,,,0.00,5.13,
232.498425907,S1-C2,Bad_Speculation,20.80,% Slots,,,0.00,5.13,
232.498425907,S1-C2,Backend_Bound,21.14,% Slots,,,0.00,5.13,
232.498425907,S1-C2,Retiring,34.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
232.498425907,S1-C2,Frontend_Bound.Frontend_Latency,26.99,% Slots,,rs_events.empty_end,0.00,5.13,
232.498425907,S1-C2,Bad_Speculation.Branch_Mispredicts,20.55,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S1-C2,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.13,
232.498425907,S1-C2,Retiring.Microcode_Sequencer,1.13,% Slots,,idq.ms_uops,0.00,5.4,<==
232.498425907,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
232.498425907,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.41,
232.498425907,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.40,% Clocks,,,0.00,5.3,
232.498425907,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C3,Frontend_Bound,33.57,% Slots,,,0.00,5.13,
232.498425907,S1-C3,Bad_Speculation,17.78,% Slots,,,0.00,5.13,
232.498425907,S1-C3,Backend_Bound,16.51,% Slots,,,0.00,5.13,
232.498425907,S1-C3,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.12,
232.498425907,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.21,% Slots,,,0.00,5.13,
232.498425907,S1-C3,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S1-C3,Backend_Bound.Memory_Bound,14.68,% Slots,,,0.00,5.12,
232.498425907,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.4,
232.498425907,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
232.498425907,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
232.498425907,S1-C4,Frontend_Bound,37.98,% Slots,,,0.00,5.13,
232.498425907,S1-C4,Bad_Speculation,13.39,% Slots,,,0.00,5.13,
232.498425907,S1-C4,Backend_Bound,17.49,% Slots,,,0.00,5.13,
232.498425907,S1-C4,Frontend_Bound.Frontend_Latency,26.72,% Slots,,rs_events.empty_end,0.00,5.13,
232.498425907,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.13,
232.498425907,S1-C4,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S1-C4,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.13,
232.498425907,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,<==
232.498425907,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
232.498425907,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C5,Frontend_Bound,30.14,% Slots,,,0.00,5.13,
232.498425907,S1-C5,Bad_Speculation,12.06,% Slots,,,0.00,5.13,
232.498425907,S1-C5,Backend_Bound,22.19,% Slots,,,0.00,5.13,
232.498425907,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.13,
232.498425907,S1-C5,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S1-C5,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.13,
232.498425907,S1-C5,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.13,
232.498425907,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.84,% Core_Clocks,,,0.00,5.13,<==
232.498425907,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.19,% Core_Clocks,,,0.00,5.13,
232.498425907,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.77,% Clocks,,,0.00,5.3,
232.498425907,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C6,Frontend_Bound,27.98,% Slots,,,0.00,5.12,
232.498425907,S1-C6,Bad_Speculation,13.93,% Slots,,,0.00,5.12,
232.498425907,S1-C6,Backend_Bound,26.38,% Slots,,,0.00,5.12,
232.498425907,S1-C6,Retiring,29.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
232.498425907,S1-C6,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.12,
232.498425907,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.12,
232.498425907,S1-C6,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.12,
232.498425907,S1-C6,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.12,
232.498425907,S1-C6,Backend_Bound.Core_Bound,13.75,% Slots,,,0.00,5.12,
232.498425907,S1-C6,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.4,<==
232.498425907,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
232.498425907,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.4,
232.498425907,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
232.498425907,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.03,% Clocks,,,0.00,5.3,
232.498425907,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
232.498425907,S1-C7,Frontend_Bound,29.45,% Slots,,,0.00,5.41,
232.498425907,S1-C7,Bad_Speculation,13.56,% Slots,,,0.00,5.41,
232.498425907,S1-C7,Backend_Bound,25.74,% Slots,,,0.00,5.41,
232.498425907,S1-C7,Retiring,30.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
232.498425907,S1-C7,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.13,
232.498425907,S1-C7,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.13,
232.498425907,S1-C7,Backend_Bound.Memory_Bound,16.69,% Slots,,,0.00,5.13,
232.498425907,S1-C7,Retiring.Microcode_Sequencer,1.19,% Slots,,idq.ms_uops,0.00,5.13,<==
232.498425907,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
232.498425907,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.41,
232.498425907,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
232.498425907,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
232.498425907,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
232.498425907,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
232.498425907,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
232.498425907,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
232.498425907,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
234.008733754,S0-C0,Frontend_Bound,22.14,% Slots,,,0.00,5.29,
234.008733754,S0-C0,Backend_Bound,22.40,% Slots,,,0.00,5.29,<==
234.008733754,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.29,
234.008733754,S0-C0,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.29,
234.008733754,S0-C0,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.29,
234.008733754,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.29,% Core_Clocks,,,0.00,5.3,
234.008733754,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.44,% Core_Clocks,,,0.00,5.3,
234.008733754,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S0-C1,Backend_Bound,23.28,% Slots,,,0.00,5.3,<==
234.008733754,S0-C1,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.29,
234.008733754,S0-C1,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.29,
234.008733754,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.12,% Clocks,,,0.00,5.29,
234.008733754,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
234.008733754,S0-C2,Frontend_Bound,24.97,% Slots,,,0.00,5.29,<==
234.008733754,S0-C2,Bad_Speculation,11.07,% Slots,,,0.00,5.29,
234.008733754,S0-C2,Backend_Bound,19.28,% Slots,,,0.00,5.29,
234.008733754,S0-C2,Frontend_Bound.Frontend_Latency,15.07,% Slots,,rs_events.empty_end,0.00,5.29,
234.008733754,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.29,
234.008733754,S0-C2,Bad_Speculation.Branch_Mispredicts,10.95,% Slots,,br_misp_retired.all_branches,0.00,5.29,
234.008733754,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
234.008733754,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.26,% Core_Clocks,,,0.00,5.29,
234.008733754,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.31,% Core_Clocks,,,0.00,5.3,
234.008733754,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
234.008733754,S0-C3,Frontend_Bound,22.07,% Slots,,,0.00,5.3,
234.008733754,S0-C3,Bad_Speculation,15.01,% Slots,,,0.00,5.3,
234.008733754,S0-C3,Backend_Bound,26.19,% Slots,,,0.00,5.3,
234.008733754,S0-C3,Retiring,37.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
234.008733754,S0-C3,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.29,
234.008733754,S0-C3,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.3,
234.008733754,S0-C3,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.29,
234.008733754,S0-C3,Retiring.Microcode_Sequencer,1.79,% Slots,,idq.ms_uops,0.00,5.02,<==
234.008733754,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
234.008733754,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.29,
234.008733754,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
234.008733754,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
234.008733754,S0-C4,Frontend_Bound,24.96,% Slots,,,0.00,5.3,
234.008733754,S0-C4,Bad_Speculation,16.13,% Slots,,,0.00,5.3,
234.008733754,S0-C4,Backend_Bound,18.94,% Slots,,,0.00,5.3,
234.008733754,S0-C4,Retiring,28.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
234.008733754,S0-C4,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.29,
234.008733754,S0-C4,Bad_Speculation.Branch_Mispredicts,15.80,% Slots,,br_misp_retired.all_branches,0.00,5.3,
234.008733754,S0-C4,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.29,
234.008733754,S0-C4,Retiring.Microcode_Sequencer,1.53,% Slots,,idq.ms_uops,0.00,5.02,<==
234.008733754,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
234.008733754,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.3,
234.008733754,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
234.008733754,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
234.008733754,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
234.008733754,S0-C5,Frontend_Bound,21.86,% Slots,,,0.00,5.29,
234.008733754,S0-C5,Bad_Speculation,14.18,% Slots,,,0.00,5.29,
234.008733754,S0-C5,Backend_Bound,19.52,% Slots,,,0.00,5.29,
234.008733754,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.29,
234.008733754,S0-C5,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.29,
234.008733754,S0-C5,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.29,
234.008733754,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.25,% Core_Clocks,,,0.00,5.3,
234.008733754,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.83,% Core_Clocks,,,0.00,5.31,<==
234.008733754,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
234.008733754,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S0-C6,Frontend_Bound,22.54,% Slots,,,0.00,5.28,
234.008733754,S0-C6,Bad_Speculation,12.38,% Slots,,,0.00,5.28,
234.008733754,S0-C6,Backend_Bound,38.01,% Slots,,,0.00,5.28,
234.008733754,S0-C6,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.28,
234.008733754,S0-C6,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.02,
234.008733754,S0-C6,Backend_Bound.Memory_Bound,44.49,% Slots,,,0.00,5.28,<==
234.008733754,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.19,
234.008733754,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
234.008733754,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
234.008733754,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
234.008733754,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
234.008733754,S0-C7,Frontend_Bound,23.79,% Slots,,,0.00,5.29,
234.008733754,S0-C7,Backend_Bound,40.67,% Slots,,,0.00,5.29,
234.008733754,S0-C7,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.29,
234.008733754,S0-C7,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.29,<==
234.008733754,S0-C7,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.29,
234.008733754,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.19,
234.008733754,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
234.008733754,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
234.008733754,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
234.008733754,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C0,Backend_Bound,20.88,% Slots,,,0.00,5.3,
234.008733754,S1-C0,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.3,<==
234.008733754,S1-C0-T0,Backend_Bound.Core_Bound.Divider,30.55,% Clocks,,arith.fpu_div_active,0.00,5.3,
234.008733754,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.08,% Clocks,,,0.00,5.3,
234.008733754,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C1,Frontend_Bound,29.77,% Slots,,,0.00,5.29,
234.008733754,S1-C1,Bad_Speculation,15.33,% Slots,,,0.00,5.29,
234.008733754,S1-C1,Backend_Bound,27.80,% Slots,,,0.00,5.29,
234.008733754,S1-C1,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.29,<==
234.008733754,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.29,
234.008733754,S1-C1,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C1,Backend_Bound.Memory_Bound,59.32,% Slots,,,0.00,5.29,
234.008733754,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.19,
234.008733754,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
234.008733754,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.41,% Core_Clocks,,,0.00,5.3,
234.008733754,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.22,% Core_Clocks,,,0.00,5.3,
234.008733754,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
234.008733754,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
234.008733754,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C2,Frontend_Bound,27.96,% Slots,,,0.00,5.29,
234.008733754,S1-C2,Bad_Speculation,14.31,% Slots,,,0.00,5.29,
234.008733754,S1-C2,Backend_Bound,25.31,% Slots,,,0.00,5.29,
234.008733754,S1-C2,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.29,<==
234.008733754,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.29,
234.008733754,S1-C2,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C2,Backend_Bound.Memory_Bound,28.75,% Slots,,,0.00,5.29,
234.008733754,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.19,
234.008733754,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
234.008733754,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.96,% Core_Clocks,,,0.00,5.29,
234.008733754,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.86,% Core_Clocks,,,0.00,5.3,
234.008733754,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
234.008733754,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
234.008733754,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C3,Frontend_Bound,25.48,% Slots,,,0.00,5.29,
234.008733754,S1-C3,Bad_Speculation,15.09,% Slots,,,0.00,5.29,
234.008733754,S1-C3,Backend_Bound,31.38,% Slots,,,0.00,5.29,<==
234.008733754,S1-C3,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C3,Backend_Bound.Memory_Bound,16.15,% Slots,,,0.00,5.29,
234.008733754,S1-C3,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.29,
234.008733754,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
234.008733754,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
234.008733754,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C4,Frontend_Bound,27.56,% Slots,,,0.00,5.29,
234.008733754,S1-C4,Bad_Speculation,17.09,% Slots,,,0.00,5.29,
234.008733754,S1-C4,Backend_Bound,23.74,% Slots,,,0.00,5.29,
234.008733754,S1-C4,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.29,
234.008733754,S1-C4,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C4,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.29,
234.008733754,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.19,
234.008733754,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
234.008733754,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
234.008733754,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
234.008733754,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C5,Frontend_Bound,34.28,% Slots,,,0.00,5.29,
234.008733754,S1-C5,Bad_Speculation,13.55,% Slots,,,0.00,5.29,
234.008733754,S1-C5,Backend_Bound,10.62,% Slots,,,0.00,5.29,
234.008733754,S1-C5,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.29,<==
234.008733754,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.29,
234.008733754,S1-C5,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.19,
234.008733754,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
234.008733754,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.54,% Core_Clocks,,,0.00,5.3,
234.008733754,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.13,% Core_Clocks,,,0.00,5.3,
234.008733754,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C6,Frontend_Bound,36.99,% Slots,,,0.00,5.29,
234.008733754,S1-C6,Bad_Speculation,12.87,% Slots,,,0.00,5.29,
234.008733754,S1-C6,Backend_Bound,21.74,% Slots,,,0.00,5.29,
234.008733754,S1-C6,Retiring,28.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
234.008733754,S1-C6,Frontend_Bound.Frontend_Latency,26.98,% Slots,,rs_events.empty_end,0.00,5.29,<==
234.008733754,S1-C6,Bad_Speculation.Branch_Mispredicts,12.71,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C6,Backend_Bound.Memory_Bound,18.61,% Slots,,,0.00,5.29,
234.008733754,S1-C6,Retiring.Microcode_Sequencer,2.00,% Slots,,idq.ms_uops,0.00,5.29,
234.008733754,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.2,
234.008733754,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
234.008733754,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.19,
234.008733754,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
234.008733754,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
234.008733754,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C7,Frontend_Bound,31.14,% Slots,,,0.00,5.29,
234.008733754,S1-C7,Bad_Speculation,16.42,% Slots,,,0.00,5.29,
234.008733754,S1-C7,Backend_Bound,23.53,% Slots,,,0.00,5.29,
234.008733754,S1-C7,Retiring,25.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
234.008733754,S1-C7,Frontend_Bound.Frontend_Latency,27.19,% Slots,,rs_events.empty_end,0.00,5.29,
234.008733754,S1-C7,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.03,
234.008733754,S1-C7,Backend_Bound.Memory_Bound,47.42,% Slots,,,0.00,5.29,
234.008733754,S1-C7,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.29,
234.008733754,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.19,
234.008733754,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
234.008733754,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.18,
234.008733754,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
234.008733754,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
234.008733754,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
234.008733754,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
234.008733754,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
234.008733754,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
234.008733754,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
234.008733754,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
234.008733754,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
234.008733754,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
235.565408756,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.55,% Slots,,,0.00,5.14,
235.565408756,S0-C0,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S0-C0,Backend_Bound.Memory_Bound,57.07,% Slots,,,0.00,5.14,
235.565408756,S0-C0,Bad_Speculation,10.03,% Slots,,,0.00,5.14,
235.565408756,S0-C0,Backend_Bound,44.48,% Slots,,,0.00,5.14,
235.565408756,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.34,% Core_Clocks,,,0.00,5.15,
235.565408756,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
235.565408756,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C1,Frontend_Bound,23.84,% Slots,,,0.00,5.14,
235.565408756,S0-C1,Bad_Speculation,12.69,% Slots,,,0.00,5.14,
235.565408756,S0-C1,Backend_Bound,31.40,% Slots,,,0.00,5.14,
235.565408756,S0-C1,Retiring,38.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S0-C1,Frontend_Bound.Frontend_Latency,27.07,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S0-C1,Frontend_Bound.Frontend_Bandwidth,26.62,% Slots,,,0.00,5.14,
235.565408756,S0-C1,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S0-C1,Retiring.Microcode_Sequencer,4.51,% Slots,,idq.ms_uops,0.00,5.14,<==
235.565408756,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.14,
235.565408756,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.33,% Core_Clocks,,,0.00,5.4,
235.565408756,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.48,% Core_Clocks,,,0.00,5.15,
235.565408756,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
235.565408756,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C2,Frontend_Bound,22.22,% Slots,,,0.00,5.14,
235.565408756,S0-C2,Bad_Speculation,12.17,% Slots,,,0.00,5.14,
235.565408756,S0-C2,Backend_Bound,35.39,% Slots,,,0.00,5.14,
235.565408756,S0-C2,Retiring,25.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S0-C2,Frontend_Bound.Frontend_Latency,16.31,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.96,% Slots,,,0.00,5.14,
235.565408756,S0-C2,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S0-C2,Retiring.Microcode_Sequencer,4.54,% Slots,,idq.ms_uops,0.00,5.14,
235.565408756,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.14,
235.565408756,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.82,% Core_Clocks,,,0.00,5.4,
235.565408756,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.04,% Core_Clocks,,,0.00,5.14,
235.565408756,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
235.565408756,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C3,Backend_Bound,33.83,% Slots,,,0.00,5.14,
235.565408756,S0-C3,Backend_Bound.Memory_Bound,21.89,% Slots,,,0.00,5.14,<==
235.565408756,S0-C3,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.14,
235.565408756,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
235.565408756,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
235.565408756,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C4,Frontend_Bound,22.33,% Slots,,,0.00,5.14,
235.565408756,S0-C4,Backend_Bound,43.85,% Slots,,,0.00,5.14,
235.565408756,S0-C4,Retiring,36.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S0-C4,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.16,% Slots,,,0.00,5.14,
235.565408756,S0-C4,Backend_Bound.Memory_Bound,29.28,% Slots,,,0.00,5.14,<==
235.565408756,S0-C4,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.14,
235.565408756,S0-C4,Retiring.Microcode_Sequencer,3.70,% Slots,,idq.ms_uops,0.00,5.14,
235.565408756,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.14,
235.565408756,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
235.565408756,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.14,
235.565408756,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.84,% Core_Clocks,,,0.00,5.4,
235.565408756,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.30,% Core_Clocks,,,0.00,5.15,
235.565408756,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
235.565408756,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
235.565408756,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
235.565408756,S0-C5,Backend_Bound,30.83,% Slots,,,0.00,5.14,<==
235.565408756,S0-C5,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.14,
235.565408756,S0-C5,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.14,
235.565408756,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
235.565408756,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C6,Frontend_Bound,26.02,% Slots,,,0.00,5.14,
235.565408756,S0-C6,Backend_Bound,26.82,% Slots,,,0.00,5.14,
235.565408756,S0-C6,Retiring,41.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S0-C6,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,5.14,
235.565408756,S0-C6,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.14,
235.565408756,S0-C6,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.14,<==
235.565408756,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.22,
235.565408756,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.39,% Core_Clocks,,,0.00,5.4,
235.565408756,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.11,% Core_Clocks,,,0.00,5.14,
235.565408756,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
235.565408756,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C7,Frontend_Bound,22.98,% Slots,,,0.00,5.14,
235.565408756,S0-C7,Backend_Bound,33.76,% Slots,,,0.00,5.14,<==
235.565408756,S0-C7,Retiring,29.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S0-C7,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.33,% Slots,,,0.00,5.14,
235.565408756,S0-C7,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.14,
235.565408756,S0-C7,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.14,
235.565408756,S0-C7,Retiring.Microcode_Sequencer,4.57,% Slots,,idq.ms_uops,0.00,5.14,
235.565408756,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
235.565408756,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.22,
235.565408756,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.89,% Core_Clocks,,,0.00,5.4,
235.565408756,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.43,% Core_Clocks,,,0.00,5.14,
235.565408756,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
235.565408756,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
235.565408756,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.11,% Slots,,,0.00,5.14,
235.565408756,S1-C0,Backend_Bound.Memory_Bound,35.12,% Slots,,,0.00,5.14,
235.565408756,S1-C0,Backend_Bound,34.17,% Slots,,,0.00,5.14,
235.565408756,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.66,% Core_Clocks,,,0.00,5.4,
235.565408756,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.02,% Core_Clocks,,,0.00,5.15,
235.565408756,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
235.565408756,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
235.565408756,S1-C1,Frontend_Bound,20.71,% Slots,,,0.00,5.14,
235.565408756,S1-C1,Bad_Speculation,10.27,% Slots,,,0.00,5.14,
235.565408756,S1-C1,Backend_Bound,37.84,% Slots,,,0.00,5.14,
235.565408756,S1-C1,Retiring,32.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S1-C1,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.14,
235.565408756,S1-C1,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S1-C1,Backend_Bound.Memory_Bound,42.95,% Slots,,,0.00,5.14,
235.565408756,S1-C1,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.14,
235.565408756,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
235.565408756,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.23,
235.565408756,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
235.565408756,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
235.565408756,S1-C2,Backend_Bound,20.54,% Slots,,,0.00,5.14,
235.565408756,S1-C2,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.14,
235.565408756,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.84,% Clocks,,,0.00,5.14,<==
235.565408756,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C3,Frontend_Bound,26.85,% Slots,,,0.00,5.14,
235.565408756,S1-C3,Bad_Speculation,10.07,% Slots,,,0.00,5.14,
235.565408756,S1-C3,Backend_Bound,30.94,% Slots,,,0.00,5.14,
235.565408756,S1-C3,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.14,
235.565408756,S1-C3,Bad_Speculation.Branch_Mispredicts,9.92,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S1-C3,Backend_Bound.Memory_Bound,19.68,% Slots,,,0.00,5.14,
235.565408756,S1-C3,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.14,
235.565408756,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.22,
235.565408756,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
235.565408756,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.74,% Core_Clocks,,,0.00,5.4,
235.565408756,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.79,% Core_Clocks,,,0.00,5.15,
235.565408756,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
235.565408756,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C4,Frontend_Bound,29.59,% Slots,,,0.00,5.14,
235.565408756,S1-C4,Bad_Speculation,16.73,% Slots,,,0.00,5.14,
235.565408756,S1-C4,Backend_Bound,24.42,% Slots,,,0.00,5.14,
235.565408756,S1-C4,Retiring,28.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S1-C4,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S1-C4,Frontend_Bound.Frontend_Bandwidth,28.49,% Slots,,,0.00,5.14,
235.565408756,S1-C4,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S1-C4,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.14,
235.565408756,S1-C4,Retiring.Microcode_Sequencer,4.49,% Slots,,idq.ms_uops,0.00,5.14,
235.565408756,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
235.565408756,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.64,% Clocks,,idq.ms_switches,0.00,5.22,
235.565408756,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.88,% Core_Clocks,,,0.00,5.4,<==
235.565408756,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
235.565408756,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C5,Frontend_Bound,25.25,% Slots,,,0.00,5.14,
235.565408756,S1-C5,Bad_Speculation,12.58,% Slots,,,0.00,5.14,
235.565408756,S1-C5,Backend_Bound,27.20,% Slots,,,0.00,5.14,
235.565408756,S1-C5,Retiring,30.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S1-C5,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.14,
235.565408756,S1-C5,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S1-C5,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.14,
235.565408756,S1-C5,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.14,
235.565408756,S1-C5,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.14,<==
235.565408756,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
235.565408756,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.22,
235.565408756,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.55,% Core_Clocks,,,0.00,5.15,
235.565408756,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
235.565408756,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C6,Frontend_Bound,35.02,% Slots,,,0.00,5.14,
235.565408756,S1-C6,Bad_Speculation,12.68,% Slots,,,0.00,5.14,
235.565408756,S1-C6,Backend_Bound,16.93,% Slots,,,0.00,5.14,
235.565408756,S1-C6,Frontend_Bound.Frontend_Latency,24.43,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.79,% Slots,,,0.00,5.14,
235.565408756,S1-C6,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S1-C6,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,5.14,
235.565408756,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.23,
235.565408756,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
235.565408756,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
235.565408756,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
235.565408756,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C7,Frontend_Bound,25.32,% Slots,,,0.00,5.14,
235.565408756,S1-C7,Bad_Speculation,14.23,% Slots,,,0.00,5.14,
235.565408756,S1-C7,Backend_Bound,27.53,% Slots,,,0.00,5.14,
235.565408756,S1-C7,Retiring,21.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
235.565408756,S1-C7,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.14,
235.565408756,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.14,
235.565408756,S1-C7,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.14,
235.565408756,S1-C7,Backend_Bound.Memory_Bound,22.54,% Slots,,,0.00,5.14,
235.565408756,S1-C7,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.14,
235.565408756,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
235.565408756,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.22,
235.565408756,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.23,% Core_Clocks,,,0.00,5.4,
235.565408756,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.14,
235.565408756,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
235.565408756,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
235.565408756,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
235.565408756,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
235.565408756,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
235.565408756,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
235.565408756,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
237.03503948,S0-C0,Frontend_Bound,27.41,% Slots,,,0.00,5.17,
237.03503948,S0-C0,Bad_Speculation,10.66,% Slots,,,0.00,5.17,
237.03503948,S0-C0,Backend_Bound,31.90,% Slots,,,0.00,5.17,
237.03503948,S0-C0,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.17,
237.03503948,S0-C0,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.17,
237.03503948,S0-C0,Backend_Bound.Memory_Bound,32.11,% Slots,,,0.00,5.17,
237.03503948,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.18,
237.03503948,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
237.03503948,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
237.03503948,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C1,Frontend_Bound,23.40,% Slots,,,0.00,5.17,
237.03503948,S0-C1,Bad_Speculation,19.37,% Slots,,,0.00,5.17,
237.03503948,S0-C1,Backend_Bound,17.17,% Slots,,,0.00,5.17,
237.03503948,S0-C1,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
237.03503948,S0-C1,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.17,
237.03503948,S0-C1,Bad_Speculation.Branch_Mispredicts,19.21,% Slots,,br_misp_retired.all_branches,0.00,5.17,
237.03503948,S0-C1,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.17,
237.03503948,S0-C1,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.17,<==
237.03503948,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.18,
237.03503948,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
237.03503948,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.18,
237.03503948,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C2,Frontend_Bound,25.77,% Slots,,,0.00,5.18,
237.03503948,S0-C2,Bad_Speculation,13.94,% Slots,,,0.00,5.18,
237.03503948,S0-C2,Backend_Bound,32.48,% Slots,,,0.00,5.18,
237.03503948,S0-C2,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.18,
237.03503948,S0-C2,Bad_Speculation.Branch_Mispredicts,13.81,% Slots,,br_misp_retired.all_branches,0.00,5.18,
237.03503948,S0-C2,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.17,
237.03503948,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.18,
237.03503948,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
237.03503948,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
237.03503948,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C3,Backend_Bound,21.39,% Slots,,,0.00,5.17,
237.03503948,S0-C3,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.17,<==
237.03503948,S0-C3-T0,Backend_Bound.Core_Bound.Divider,30.18,% Clocks,,arith.fpu_div_active,0.00,5.18,
237.03503948,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.35,% Clocks,,,0.00,5.44,
237.03503948,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C4,Backend_Bound,52.53,% Slots,,,0.00,5.17,
237.03503948,S0-C4,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.17,
237.03503948,S0-C4,Backend_Bound.Core_Bound,33.53,% Slots,,,0.00,5.17,<==
237.03503948,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C5,Backend_Bound,23.38,% Slots,,,0.00,5.17,
237.03503948,S0-C5,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.17,
237.03503948,S0-C5-T0,Backend_Bound.Core_Bound.Divider,26.42,% Clocks,,arith.fpu_div_active,0.00,5.18,
237.03503948,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.94,% Clocks,,,0.00,5.45,<==
237.03503948,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C6,Frontend_Bound,20.19,% Slots,,,0.00,5.18,
237.03503948,S0-C6,Bad_Speculation,14.78,% Slots,,,0.00,5.18,
237.03503948,S0-C6,Backend_Bound,33.16,% Slots,,,0.00,5.18,<==
237.03503948,S0-C6,Retiring,26.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
237.03503948,S0-C6,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.18,
237.03503948,S0-C6,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.17,
237.03503948,S0-C6,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.17,
237.03503948,S0-C6,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.17,
237.03503948,S0-C6,Retiring.Microcode_Sequencer,2.89,% Slots,,idq.ms_uops,0.00,5.17,
237.03503948,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
237.03503948,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.18,
237.03503948,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
237.03503948,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.87,% Clocks,,,0.00,5.44,
237.03503948,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C7,Backend_Bound,62.19,% Slots,,,0.00,5.17,
237.03503948,S0-C7,Backend_Bound.Memory_Bound,34.90,% Slots,,,0.00,5.17,
237.03503948,S0-C7,Backend_Bound.Core_Bound,27.30,% Slots,,,0.00,5.17,
237.03503948,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,32.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
237.03503948,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C0,Frontend_Bound,25.27,% Slots,,,0.00,5.17,
237.03503948,S1-C0,Backend_Bound,19.53,% Slots,,,0.00,5.17,
237.03503948,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.17,<==
237.03503948,S1-C0,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.17,
237.03503948,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.73,% Core_Clocks,,,0.00,5.18,
237.03503948,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.20,% Core_Clocks,,,0.00,5.45,
237.03503948,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C1,Frontend_Bound,24.81,% Slots,,,0.00,5.17,
237.03503948,S1-C1,Backend_Bound,27.85,% Slots,,,0.00,5.17,
237.03503948,S1-C1,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.17,
237.03503948,S1-C1,Backend_Bound.Memory_Bound,39.60,% Slots,,,0.00,5.17,<==
237.03503948,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.18,
237.03503948,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
237.03503948,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C2,Backend_Bound,31.65,% Slots,,,0.00,5.18,
237.03503948,S1-C2,Backend_Bound.Memory_Bound,12.35,% Slots,,,0.00,5.17,
237.03503948,S1-C2,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.17,
237.03503948,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.18,% Clocks,,,0.00,5.45,<==
237.03503948,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C3,Frontend_Bound,26.22,% Slots,,,0.00,5.18,
237.03503948,S1-C3,Bad_Speculation,11.39,% Slots,,,0.00,5.18,
237.03503948,S1-C3,Backend_Bound,29.29,% Slots,,,0.00,5.18,<==
237.03503948,S1-C3,Retiring,27.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
237.03503948,S1-C3,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.18,
237.03503948,S1-C3,Bad_Speculation.Branch_Mispredicts,11.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,
237.03503948,S1-C3,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.18,
237.03503948,S1-C3,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.18,
237.03503948,S1-C3,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.17,
237.03503948,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
237.03503948,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.83,% Clocks,,idq.ms_switches,0.00,5.18,
237.03503948,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
237.03503948,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.24,% Clocks,,,0.00,5.45,
237.03503948,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C4,Backend_Bound,47.82,% Slots,,,0.00,5.17,
237.03503948,S1-C4,Backend_Bound.Memory_Bound,64.01,% Slots,,,0.00,5.17,
237.03503948,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
237.03503948,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C5,Backend_Bound,44.38,% Slots,,,0.00,5.17,
237.03503948,S1-C5,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.17,
237.03503948,S1-C5,Backend_Bound.Core_Bound,33.00,% Slots,,,0.00,5.17,
237.03503948,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.94,% Clocks,,,0.00,5.44,<==
237.03503948,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C6,Frontend_Bound,20.89,% Slots,,,0.00,5.17,
237.03503948,S1-C6,Backend_Bound,45.41,% Slots,,,0.00,5.17,<==
237.03503948,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.17,
237.03503948,S1-C6,Backend_Bound.Memory_Bound,21.54,% Slots,,,0.00,5.17,
237.03503948,S1-C6,Backend_Bound.Core_Bound,23.87,% Slots,,,0.00,5.17,
237.03503948,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.08,% Core_Clocks,,,0.00,5.18,
237.03503948,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.86,% Core_Clocks,,,0.00,5.45,
237.03503948,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C7,Frontend_Bound,25.00,% Slots,,,0.00,5.44,
237.03503948,S1-C7,Bad_Speculation,12.74,% Slots,,,0.00,5.44,
237.03503948,S1-C7,Backend_Bound,31.13,% Slots,,,0.00,5.44,
237.03503948,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.44,
237.03503948,S1-C7,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.17,
237.03503948,S1-C7,Backend_Bound.Memory_Bound,52.49,% Slots,,,0.00,5.18,<==
237.03503948,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.32,% Core_Clocks,,,0.00,5.45,
237.03503948,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
237.03503948,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
237.03503948,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
238.461130381,S0-C0,Backend_Bound,31.76,% Slots,,,0.00,5.04,<==
238.461130381,S0-C0,Backend_Bound.Memory_Bound,14.86,% Slots,,,0.00,5.04,
238.461130381,S0-C0,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.04,
238.461130381,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
238.461130381,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C1,Frontend_Bound,29.02,% Slots,,,0.00,5.04,
238.461130381,S0-C1,Backend_Bound,31.65,% Slots,,,0.00,5.04,<==
238.461130381,S0-C1,Retiring,29.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
238.461130381,S0-C1,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.04,
238.461130381,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.04,% Slots,,,0.00,5.04,
238.461130381,S0-C1,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.04,
238.461130381,S0-C1,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.04,
238.461130381,S0-C1,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.31,
238.461130381,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.38,% Clocks,,idq.ms_switches,0.00,5.33,
238.461130381,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.60,% Core_Clocks,,,0.00,5.23,
238.461130381,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
238.461130381,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C2,Backend_Bound,30.62,% Slots,,,0.00,5.05,<==
238.461130381,S0-C2,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.05,
238.461130381,S0-C2,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.05,
238.461130381,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
238.461130381,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.75,% Clocks,,,0.00,5.05,
238.461130381,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C3,Backend_Bound,43.93,% Slots,,,0.00,5.04,
238.461130381,S0-C3,Backend_Bound.Memory_Bound,26.04,% Slots,,,0.00,5.04,
238.461130381,S0-C3,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.04,
238.461130381,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
238.461130381,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C4,Frontend_Bound,27.54,% Slots,,,0.00,5.05,
238.461130381,S0-C4,Backend_Bound,33.13,% Slots,,,0.00,5.05,<==
238.461130381,S0-C4,Retiring,29.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
238.461130381,S0-C4,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.05,
238.461130381,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.05,
238.461130381,S0-C4,Backend_Bound.Memory_Bound,18.03,% Slots,,,0.00,5.05,
238.461130381,S0-C4,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.05,
238.461130381,S0-C4,Retiring.Microcode_Sequencer,3.56,% Slots,,idq.ms_uops,0.00,5.32,
238.461130381,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.33,
238.461130381,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
238.461130381,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.33,
238.461130381,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.45,% Core_Clocks,,,0.00,5.31,
238.461130381,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
238.461130381,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C5,Backend_Bound,23.84,% Slots,,,0.00,5.05,
238.461130381,S0-C5,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.05,<==
238.461130381,S0-C5-T0,Backend_Bound.Core_Bound.Divider,28.19,% Clocks,,arith.fpu_div_active,0.00,5.32,
238.461130381,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.43,% Clocks,,,0.00,5.05,
238.461130381,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C6,Backend_Bound,28.10,% Slots,,,0.00,5.05,
238.461130381,S0-C6,Retiring,55.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
238.461130381,S0-C6,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.05,
238.461130381,S0-C6,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.32,<==
238.461130381,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.96,% Clocks,,idq.ms_switches,0.00,5.32,
238.461130381,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.55,% Clocks,,,0.00,5.05,
238.461130381,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C7,Frontend_Bound,21.46,% Slots,,,0.00,5.05,<==
238.461130381,S0-C7,Backend_Bound,19.01,% Slots,,,0.00,5.05,
238.461130381,S0-C7,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.05,
238.461130381,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.20,% Clocks,,,0.00,5.04,
238.461130381,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C0,Frontend_Bound,25.21,% Slots,,,0.00,5.05,<==
238.461130381,S1-C0,Bad_Speculation,14.98,% Slots,,,0.00,5.05,
238.461130381,S1-C0,Backend_Bound,21.72,% Slots,,,0.00,5.05,
238.461130381,S1-C0,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,5.05,
238.461130381,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.66,% Slots,,,0.00,5.05,
238.461130381,S1-C0,Bad_Speculation.Branch_Mispredicts,13.88,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C0,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.05,
238.461130381,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
238.461130381,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.06,% Core_Clocks,,,0.00,5.33,
238.461130381,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.72,% Core_Clocks,,,0.00,5.24,
238.461130381,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C1,Frontend_Bound,29.34,% Slots,,,0.00,5.05,
238.461130381,S1-C1,Bad_Speculation,11.51,% Slots,,,0.00,5.05,
238.461130381,S1-C1,Backend_Bound,22.12,% Slots,,,0.00,5.05,
238.461130381,S1-C1,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.05,<==
238.461130381,S1-C1,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C1,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.05,
238.461130381,S1-C1,Backend_Bound.Core_Bound,11.90,% Slots,,,0.00,5.05,
238.461130381,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.32,
238.461130381,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
238.461130381,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C2,Bad_Speculation,10.86,% Slots,,,0.00,5.05,
238.461130381,S1-C2,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C2,Backend_Bound,37.51,% Slots,,,0.00,5.05,
238.461130381,S1-C2,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,5.05,
238.461130381,S1-C2,Backend_Bound.Core_Bound,26.34,% Slots,,,0.00,5.05,
238.461130381,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
238.461130381,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.63,% Clocks,,,0.00,5.04,<==
238.461130381,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C3,Frontend_Bound,20.58,% Slots,,,0.00,5.05,
238.461130381,S1-C3,Bad_Speculation,14.26,% Slots,,,0.00,5.05,
238.461130381,S1-C3,Backend_Bound,33.67,% Slots,,,0.00,5.05,
238.461130381,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.05,
238.461130381,S1-C3,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C3,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.05,
238.461130381,S1-C3,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.05,<==
238.461130381,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.04,% Core_Clocks,,,0.00,5.24,
238.461130381,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
238.461130381,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
238.461130381,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C4,Frontend_Bound,23.80,% Slots,,,0.00,5.05,
238.461130381,S1-C4,Bad_Speculation,11.26,% Slots,,,0.00,5.05,
238.461130381,S1-C4,Backend_Bound,30.17,% Slots,,,0.00,5.05,
238.461130381,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.67,% Slots,,,0.00,5.05,
238.461130381,S1-C4,Bad_Speculation.Branch_Mispredicts,11.12,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C4,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.05,
238.461130381,S1-C4,Backend_Bound.Core_Bound,19.38,% Slots,,,0.00,5.05,
238.461130381,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.42,% Core_Clocks,,,0.00,5.25,
238.461130381,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
238.461130381,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.19,% Clocks,,,0.00,5.04,<==
238.461130381,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C5,Backend_Bound,61.15,% Slots,,,0.00,5.05,
238.461130381,S1-C5,Backend_Bound.Memory_Bound,46.47,% Slots,,,0.00,5.05,
238.461130381,S1-C5,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.05,
238.461130381,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
238.461130381,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.04,% Clocks,,,0.00,5.04,
238.461130381,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C6,Frontend_Bound,33.58,% Slots,,,0.00,5.05,
238.461130381,S1-C6,Bad_Speculation,12.87,% Slots,,,0.00,5.05,
238.461130381,S1-C6,Backend_Bound,14.46,% Slots,,,0.00,5.05,
238.461130381,S1-C6,Frontend_Bound.Frontend_Latency,22.42,% Slots,,rs_events.empty_end,0.00,5.05,
238.461130381,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.05,
238.461130381,S1-C6,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
238.461130381,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C7,Bad_Speculation,13.80,% Slots,,,0.00,5.05,
238.461130381,S1-C7,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.05,
238.461130381,S1-C7,Backend_Bound,31.80,% Slots,,,0.00,5.05,
238.461130381,S1-C7,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.05,
238.461130381,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
238.461130381,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
238.461130381,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
238.461130381,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
238.461130381,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
238.461130381,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
238.461130381,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
238.461130381,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
239.987314311,S0-C0,Backend_Bound,39.56,% Slots,,,0.00,5.24,
239.987314311,S0-C0,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.24,
239.987314311,S0-C0,Backend_Bound.Core_Bound,23.40,% Slots,,,0.00,5.24,
239.987314311,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
239.987314311,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.81,% Clocks,,,0.00,5.24,<==
239.987314311,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C1,Backend_Bound,39.19,% Slots,,,0.00,5.24,
239.987314311,S0-C1,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.24,
239.987314311,S0-C1,Backend_Bound.Core_Bound,24.57,% Slots,,,0.00,5.24,
239.987314311,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
239.987314311,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.82,% Clocks,,,0.00,5.24,<==
239.987314311,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C2,Backend_Bound,29.80,% Slots,,,0.00,5.24,
239.987314311,S0-C2,Backend_Bound.Core_Bound,21.48,% Slots,,,0.00,5.24,
239.987314311,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.66,% Clocks,,,0.00,5.24,<==
239.987314311,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C3,Bad_Speculation,12.05,% Slots,,,0.00,5.24,
239.987314311,S0-C3,Bad_Speculation.Branch_Mispredicts,7.97,% Slots,,br_misp_retired.all_branches,0.00,5.23,
239.987314311,S0-C3,Backend_Bound,32.98,% Slots,,,0.00,5.24,
239.987314311,S0-C3,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.24,
239.987314311,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
239.987314311,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C4,Frontend_Bound,27.80,% Slots,,,0.00,5.24,
239.987314311,S0-C4,Bad_Speculation,14.48,% Slots,,,0.00,5.24,
239.987314311,S0-C4,Backend_Bound,12.14,% Slots,,,0.00,5.24,
239.987314311,S0-C4,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.24,
239.987314311,S0-C4,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.24,
239.987314311,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.24,
239.987314311,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
239.987314311,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C5,Backend_Bound,45.98,% Slots,,,0.00,5.24,<==
239.987314311,S0-C5,Backend_Bound.Memory_Bound,23.09,% Slots,,,0.00,5.24,
239.987314311,S0-C5,Backend_Bound.Core_Bound,22.89,% Slots,,,0.00,5.24,
239.987314311,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
239.987314311,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.93,% Clocks,,,0.00,5.24,
239.987314311,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C6,Bad_Speculation,10.89,% Slots,,,0.00,5.24,
239.987314311,S0-C6,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.24,
239.987314311,S0-C6,Backend_Bound,20.51,% Slots,,,0.00,5.24,
239.987314311,S0-C6,Backend_Bound.Memory_Bound,15.14,% Slots,,,0.00,5.24,<==
239.987314311,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
239.987314311,S0-C7,Backend_Bound,32.48,% Slots,,,0.00,5.24,
239.987314311,S0-C7,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.24,
239.987314311,S0-C7,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.24,
239.987314311,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
239.987314311,S0-C7-T0,Backend_Bound.Core_Bound.Divider,22.54,% Clocks,,arith.fpu_div_active,0.00,5.24,
239.987314311,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C0,Frontend_Bound,23.15,% Slots,,,0.00,5.24,
239.987314311,S1-C0,Backend_Bound,13.49,% Slots,,,0.00,5.24,
239.987314311,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.98,% Slots,,,0.00,5.24,
239.987314311,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.51,% Core_Clocks,,,0.00,5.3,<==
239.987314311,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
239.987314311,S1-C1,Frontend_Bound,29.39,% Slots,,,0.00,5.23,
239.987314311,S1-C1,Bad_Speculation,10.33,% Slots,,,0.00,5.23,
239.987314311,S1-C1,Backend_Bound,25.33,% Slots,,,0.00,5.23,
239.987314311,S1-C1,Retiring,44.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
239.987314311,S1-C1,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.23,
239.987314311,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.23,
239.987314311,S1-C1,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.23,
239.987314311,S1-C1,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.23,
239.987314311,S1-C1,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.23,
239.987314311,S1-C1,Retiring.Microcode_Sequencer,1.76,% Slots,,idq.ms_uops,0.00,5.24,<==
239.987314311,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.24,
239.987314311,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
239.987314311,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.24,
239.987314311,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.12,% Core_Clocks,,,0.00,5.24,
239.987314311,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.28,% Core_Clocks,,,0.00,5.31,
239.987314311,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
239.987314311,S1-C2,Frontend_Bound,24.26,% Slots,,,0.00,5.24,
239.987314311,S1-C2,Bad_Speculation,15.15,% Slots,,,0.00,5.24,
239.987314311,S1-C2,Backend_Bound,21.13,% Slots,,,0.00,5.24,
239.987314311,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.24,
239.987314311,S1-C2,Bad_Speculation.Branch_Mispredicts,15.02,% Slots,,br_misp_retired.all_branches,0.00,5.24,
239.987314311,S1-C2,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.24,
239.987314311,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.26,% Core_Clocks,,,0.00,5.3,<==
239.987314311,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C3,Frontend_Bound,22.98,% Slots,,,0.00,5.24,
239.987314311,S1-C3,Bad_Speculation,12.14,% Slots,,,0.00,5.24,
239.987314311,S1-C3,Backend_Bound,32.96,% Slots,,,0.00,5.24,
239.987314311,S1-C3,Retiring,46.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
239.987314311,S1-C3,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.24,
239.987314311,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.50,% Slots,,,0.00,5.24,
239.987314311,S1-C3,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.24,
239.987314311,S1-C3,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.24,
239.987314311,S1-C3,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.24,
239.987314311,S1-C3,Retiring.Microcode_Sequencer,1.36,% Slots,,idq.ms_uops,0.00,5.24,<==
239.987314311,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.23,
239.987314311,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
239.987314311,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.03,% Clocks,,idq.ms_switches,0.00,5.23,
239.987314311,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.69,% Core_Clocks,,,0.00,5.3,
239.987314311,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
239.987314311,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
239.987314311,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
239.987314311,S1-C4,Frontend_Bound,28.99,% Slots,,,0.00,5.24,
239.987314311,S1-C4,Bad_Speculation,18.61,% Slots,,,0.00,5.24,
239.987314311,S1-C4,Backend_Bound,17.64,% Slots,,,0.00,5.24,
239.987314311,S1-C4,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.24,
239.987314311,S1-C4,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.24,
239.987314311,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.24,
239.987314311,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,<==
239.987314311,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C5,Frontend_Bound,20.15,% Slots,,,0.00,5.24,
239.987314311,S1-C5,Bad_Speculation,13.04,% Slots,,,0.00,5.24,
239.987314311,S1-C5,Backend_Bound,36.88,% Slots,,,0.00,5.24,
239.987314311,S1-C5,Retiring,34.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
239.987314311,S1-C5,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.24,
239.987314311,S1-C5,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,
239.987314311,S1-C5,Backend_Bound.Memory_Bound,10.42,% Slots,,,0.00,5.24,
239.987314311,S1-C5,Backend_Bound.Core_Bound,26.46,% Slots,,,0.00,5.24,
239.987314311,S1-C5,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.24,
239.987314311,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
239.987314311,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,0.00,5.24,
239.987314311,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
239.987314311,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.53,% Clocks,,,0.00,5.24,<==
239.987314311,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C6,Frontend_Bound,29.02,% Slots,,,0.00,5.24,
239.987314311,S1-C6,Backend_Bound,26.84,% Slots,,,0.00,5.24,
239.987314311,S1-C6,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.24,
239.987314311,S1-C6,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.24,
239.987314311,S1-C6,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.24,
239.987314311,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,<==
239.987314311,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C7,Frontend_Bound,33.63,% Slots,,,0.00,5.24,<==
239.987314311,S1-C7,Backend_Bound,25.19,% Slots,,,0.00,5.24,
239.987314311,S1-C7,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.24,
239.987314311,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.45,% Slots,,,0.00,5.24,
239.987314311,S1-C7,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.24,
239.987314311,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.24,
239.987314311,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
239.987314311,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.25,% Core_Clocks,,,0.00,5.25,
239.987314311,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.07,% Core_Clocks,,,0.00,5.3,
239.987314311,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
239.987314311,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
239.987314311,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
239.987314311,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
239.987314311,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
239.987314311,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
239.987314311,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
239.987314311,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
239.987314311,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
241.499566542,S0-C0,Backend_Bound,42.59,% Slots,,,0.00,5.29,
241.499566542,S0-C0,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.29,
241.499566542,S0-C0,Backend_Bound.Core_Bound,25.32,% Slots,,,0.00,5.29,<==
241.499566542,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
241.499566542,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
241.499566542,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
241.499566542,S0-C1,Backend_Bound,31.48,% Slots,,,0.00,5.29,
241.499566542,S0-C1,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.29,
241.499566542,S0-C1,Backend_Bound.Core_Bound,19.64,% Slots,,,0.00,5.29,
241.499566542,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
241.499566542,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.28,% Clocks,,arith.fpu_div_active,0.00,5.29,
241.499566542,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.28,% Clocks,,,0.00,5.11,<==
241.499566542,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
241.499566542,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.29,
241.499566542,S0-C2,Backend_Bound.Core_Bound,19.10,% Slots,,,0.00,5.28,
241.499566542,S0-C2,Backend_Bound,25.77,% Slots,,,0.00,5.29,
241.499566542,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.17,% Clocks,,,0.00,5.13,<==
241.499566542,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
241.499566542,S0-C3,Backend_Bound,23.07,% Slots,,,0.00,5.29,
241.499566542,S0-C3,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.29,
241.499566542,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.14,% Clocks,,,0.00,5.12,<==
241.499566542,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C4,Frontend_Bound,25.12,% Slots,,,0.00,5.28,
241.499566542,S0-C4,Bad_Speculation,11.04,% Slots,,,0.00,5.28,
241.499566542,S0-C4,Backend_Bound,26.38,% Slots,,,0.00,5.28,<==
241.499566542,S0-C4,Retiring,25.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.499566542,S0-C4,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.28,
241.499566542,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.28,
241.499566542,S0-C4,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.28,
241.499566542,S0-C4,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.28,
241.499566542,S0-C4,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.28,
241.499566542,S0-C4,Retiring.Microcode_Sequencer,1.61,% Slots,,idq.ms_uops,0.00,5.29,
241.499566542,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
241.499566542,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.29,
241.499566542,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.91,% Core_Clocks,,,0.00,5.29,
241.499566542,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.93,% Core_Clocks,,,0.00,5.1,
241.499566542,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
241.499566542,S0-C5,Backend_Bound,36.11,% Slots,,,0.00,5.29,
241.499566542,S0-C5,Backend_Bound.Memory_Bound,45.22,% Slots,,,0.00,5.28,
241.499566542,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
241.499566542,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C6,Backend_Bound,45.87,% Slots,,,0.00,5.29,<==
241.499566542,S0-C6,Backend_Bound.Memory_Bound,24.19,% Slots,,,0.00,5.29,
241.499566542,S0-C6,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.29,
241.499566542,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,40.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
241.499566542,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C7,Backend_Bound,29.83,% Slots,,,0.00,5.29,
241.499566542,S0-C7,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.29,<==
241.499566542,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.53,% Clocks,,arith.fpu_div_active,0.00,5.29,
241.499566542,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.04,% Clocks,,,0.00,5.11,
241.499566542,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C0,Backend_Bound,32.76,% Slots,,,0.00,5.29,
241.499566542,S1-C0,Backend_Bound.Memory_Bound,31.39,% Slots,,,0.00,5.29,
241.499566542,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
241.499566542,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C1,Frontend_Bound,24.30,% Slots,,,0.00,5.29,
241.499566542,S1-C1,Backend_Bound,28.18,% Slots,,,0.00,5.29,
241.499566542,S1-C1,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.29,
241.499566542,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.29,
241.499566542,S1-C1,Backend_Bound.Memory_Bound,44.07,% Slots,,,0.00,5.28,
241.499566542,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.45,% Core_Clocks,,,0.00,5.29,
241.499566542,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.00,% Core_Clocks,,,0.00,5.11,
241.499566542,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
241.499566542,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C2,Bad_Speculation,11.73,% Slots,,,0.00,5.29,
241.499566542,S1-C2,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.29,
241.499566542,S1-C2,Backend_Bound,44.18,% Slots,,,0.00,5.29,
241.499566542,S1-C2,Backend_Bound.Core_Bound,70.85,% Slots,,,0.00,5.28,
241.499566542,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.48,% Clocks,,,0.00,5.11,<==
241.499566542,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
241.499566542,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.28,
241.499566542,S1-C3,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.28,
241.499566542,S1-C3,Backend_Bound.Core_Bound,51.13,% Slots,,,0.00,5.28,<==
241.499566542,S1-C3,Bad_Speculation,10.24,% Slots,,,0.00,5.28,
241.499566542,S1-C3,Backend_Bound,34.74,% Slots,,,0.00,5.28,
241.499566542,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.99,% Core_Clocks,,,0.00,5.11,
241.499566542,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.29,
241.499566542,S1-C4,Backend_Bound.Core_Bound,67.69,% Slots,,,0.00,5.28,
241.499566542,S1-C4,Backend_Bound,46.28,% Slots,,,0.00,5.28,
241.499566542,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.94,% Core_Clocks,,,0.00,5.12,
241.499566542,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.12,<==
241.499566542,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C5,Backend_Bound,50.66,% Slots,,,0.00,5.29,
241.499566542,S1-C5,Backend_Bound.Memory_Bound,67.02,% Slots,,,0.00,5.29,
241.499566542,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
241.499566542,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C6,Backend_Bound,45.34,% Slots,,,0.00,5.29,
241.499566542,S1-C6,Backend_Bound.Memory_Bound,96.22,% Slots,,,0.00,5.29,<==
241.499566542,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C7,Frontend_Bound,27.40,% Slots,,,0.00,5.28,
241.499566542,S1-C7,Bad_Speculation,11.61,% Slots,,,0.00,5.28,
241.499566542,S1-C7,Backend_Bound,30.53,% Slots,,,0.00,5.28,
241.499566542,S1-C7,Retiring,31.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.499566542,S1-C7,Frontend_Bound.Frontend_Latency,17.90,% Slots,,rs_events.empty_end,0.00,5.28,
241.499566542,S1-C7,Frontend_Bound.Frontend_Bandwidth,29.37,% Slots,,,0.00,5.29,
241.499566542,S1-C7,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.28,
241.499566542,S1-C7,Backend_Bound.Core_Bound,75.78,% Slots,,,0.00,5.28,
241.499566542,S1-C7,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.29,<==
241.499566542,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
241.499566542,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.28,% Clocks,,idq.ms_switches,0.00,5.28,
241.499566542,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.48,% Core_Clocks,,,0.00,5.28,
241.499566542,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.36,% Core_Clocks,,,0.00,5.12,
241.499566542,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
241.499566542,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
241.499566542,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
241.499566542,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
241.499566542,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
242.978098006,S0-C0,Backend_Bound,55.66,% Slots,,,0.00,5.14,
242.978098006,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
242.978098006,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C1,Backend_Bound,23.82,% Slots,,,0.00,5.13,
242.978098006,S0-C1,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.13,
242.978098006,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.98,% Clocks,,,0.00,5.41,<==
242.978098006,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C2,Backend_Bound,65.67,% Slots,,,0.00,5.14,
242.978098006,S0-C2,Backend_Bound.Core_Bound,76.16,% Slots,,,0.00,5.13,<==
242.978098006,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C3,Backend_Bound,38.83,% Slots,,,0.00,5.13,<==
242.978098006,S0-C3,Backend_Bound.Memory_Bound,17.94,% Slots,,,0.00,5.13,
242.978098006,S0-C3,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.13,
242.978098006,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
242.978098006,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.34,% Clocks,,,0.00,5.41,
242.978098006,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C4,Backend_Bound,31.55,% Slots,,,0.00,5.14,<==
242.978098006,S0-C4,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.14,
242.978098006,S0-C4,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.14,
242.978098006,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
242.978098006,S0-C4-T0,Backend_Bound.Core_Bound.Divider,36.55,% Clocks,,arith.fpu_div_active,0.00,5.14,
242.978098006,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.58,% Clocks,,,0.00,5.41,
242.978098006,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C5,Backend_Bound,16.74,% Slots,,,0.00,5.13,
242.978098006,S0-C5,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.13,
242.978098006,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.45,% Clocks,,,0.00,5.41,<==
242.978098006,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C6,Backend_Bound,43.07,% Slots,,,0.00,5.14,
242.978098006,S0-C6,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.14,
242.978098006,S0-C6,Backend_Bound.Core_Bound,25.87,% Slots,,,0.00,5.14,
242.978098006,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
242.978098006,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
242.978098006,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.91,% Clocks,,,0.00,5.41,<==
242.978098006,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C7,Frontend_Bound,23.86,% Slots,,,0.00,5.14,
242.978098006,S0-C7,Bad_Speculation,15.70,% Slots,,,0.00,5.14,
242.978098006,S0-C7,Backend_Bound,26.02,% Slots,,,0.00,5.14,<==
242.978098006,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.14,
242.978098006,S0-C7,Bad_Speculation.Branch_Mispredicts,15.50,% Slots,,br_misp_retired.all_branches,0.00,5.14,
242.978098006,S0-C7,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.14,
242.978098006,S0-C7,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.14,
242.978098006,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.22,% Core_Clocks,,,0.00,5.3,
242.978098006,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.38,% Clocks,,,0.00,5.41,
242.978098006,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C0,Bad_Speculation,14.72,% Slots,,,0.00,5.14,
242.978098006,S1-C0,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.14,
242.978098006,S1-C0,Backend_Bound,26.03,% Slots,,,0.00,5.14,
242.978098006,S1-C0,Backend_Bound.Core_Bound,36.38,% Slots,,,0.00,5.14,<==
242.978098006,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C1,Backend_Bound,64.80,% Slots,,,0.00,5.13,
242.978098006,S1-C1,Backend_Bound.Memory_Bound,40.39,% Slots,,,0.00,5.13,
242.978098006,S1-C1,Backend_Bound.Core_Bound,24.41,% Slots,,,0.00,5.13,
242.978098006,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,38.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
242.978098006,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C2,Bad_Speculation,17.87,% Slots,,,0.00,5.14,
242.978098006,S1-C2,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
242.978098006,S1-C2,Backend_Bound,13.78,% Slots,,,0.00,5.14,
242.978098006,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C3,Frontend_Bound,28.73,% Slots,,,0.00,5.14,
242.978098006,S1-C3,Backend_Bound,25.08,% Slots,,,0.00,5.14,
242.978098006,S1-C3,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.14,<==
242.978098006,S1-C3,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.14,
242.978098006,S1-C3,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.14,
242.978098006,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.37,
242.978098006,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
242.978098006,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C4,Frontend_Bound,23.50,% Slots,,,0.00,5.15,
242.978098006,S1-C4,Backend_Bound,38.32,% Slots,,,0.00,5.15,
242.978098006,S1-C4,Retiring,21.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
242.978098006,S1-C4,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.15,
242.978098006,S1-C4,Backend_Bound.Memory_Bound,22.44,% Slots,,,0.00,5.14,
242.978098006,S1-C4,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.14,
242.978098006,S1-C4,Retiring.Microcode_Sequencer,10.12,% Slots,,idq.ms_uops,0.00,5.41,
242.978098006,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
242.978098006,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.93,% Clocks,,idq.ms_switches,0.00,5.36,
242.978098006,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
242.978098006,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C5,Backend_Bound,23.50,% Slots,,,0.00,5.14,
242.978098006,S1-C5,Backend_Bound.Core_Bound,16.19,% Slots,,,0.00,5.14,<==
242.978098006,S1-C5-T0,Backend_Bound.Core_Bound.Divider,29.61,% Clocks,,arith.fpu_div_active,0.00,5.14,
242.978098006,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.44,% Clocks,,,0.00,5.41,
242.978098006,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
242.978098006,S1-C6,Backend_Bound,49.05,% Slots,,,0.00,5.14,
242.978098006,S1-C6,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.14,
242.978098006,S1-C6,Backend_Bound.Core_Bound,30.77,% Slots,,,0.00,5.14,<==
242.978098006,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
242.978098006,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C7,Backend_Bound,45.12,% Slots,,,0.00,5.41,
242.978098006,S1-C7,Backend_Bound.Memory_Bound,29.43,% Slots,,,0.00,5.14,
242.978098006,S1-C7,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.14,
242.978098006,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
242.978098006,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
242.978098006,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
242.978098006,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
242.978098006,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
242.978098006,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
242.978098006,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
244.372873217,S0-C0,Backend_Bound,29.90,% Slots,,,0.00,5.17,
244.372873217,S0-C0,Backend_Bound.Memory_Bound,21.22,% Slots,,,0.00,5.17,<==
244.372873217,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
244.372873217,S0-C1,Backend_Bound,45.82,% Slots,,,0.00,5.18,
244.372873217,S0-C1,Backend_Bound.Memory_Bound,32.27,% Slots,,,0.00,5.18,
244.372873217,S0-C1,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.18,
244.372873217,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
244.372873217,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C2,Backend_Bound,35.05,% Slots,,,0.00,5.17,
244.372873217,S0-C2,Retiring,61.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
244.372873217,S0-C2,Backend_Bound.Memory_Bound,79.20,% Slots,,,0.00,5.17,
244.372873217,S0-C2,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.17,<==
244.372873217,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.92,% Clocks,,idq.ms_switches,0.00,5.18,
244.372873217,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C3,Backend_Bound,39.56,% Slots,,,0.00,5.18,
244.372873217,S0-C3,Backend_Bound.Memory_Bound,25.66,% Slots,,,0.00,5.18,
244.372873217,S0-C3,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.18,
244.372873217,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
244.372873217,S0-C3-T0,Backend_Bound.Core_Bound.Divider,23.85,% Clocks,,arith.fpu_div_active,0.00,5.37,
244.372873217,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C4,Backend_Bound,43.13,% Slots,,,0.00,5.18,<==
244.372873217,S0-C4,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.17,
244.372873217,S0-C4,Backend_Bound.Core_Bound,19.21,% Slots,,,0.00,5.17,
244.372873217,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
244.372873217,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.46,% Clocks,,,0.00,5.16,
244.372873217,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C5,Backend_Bound,38.31,% Slots,,,0.00,5.17,
244.372873217,S0-C5,Backend_Bound.Memory_Bound,30.96,% Slots,,,0.00,5.17,
244.372873217,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
244.372873217,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C6,Backend_Bound,41.04,% Slots,,,0.00,5.17,
244.372873217,S0-C6,Backend_Bound.Memory_Bound,29.29,% Slots,,,0.00,5.17,
244.372873217,S0-C6,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.17,
244.372873217,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
244.372873217,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.26,% Clocks,,,0.00,5.16,
244.372873217,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C7,Backend_Bound,61.52,% Slots,,,0.00,5.17,
244.372873217,S0-C7,Backend_Bound.Memory_Bound,65.55,% Slots,,,0.00,5.17,
244.372873217,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,33.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
244.372873217,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C0,Frontend_Bound,25.87,% Slots,,,0.00,5.17,
244.372873217,S1-C0,Backend_Bound,53.97,% Slots,,,0.00,5.17,
244.372873217,S1-C0,Retiring,34.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
244.372873217,S1-C0,Backend_Bound.Memory_Bound,17.08,% Slots,,,0.00,5.17,
244.372873217,S1-C0,Backend_Bound.Core_Bound,36.89,% Slots,,,0.00,5.17,<==
244.372873217,S1-C0,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.17,
244.372873217,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.18,
244.372873217,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
244.372873217,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
244.372873217,S1-C1,Backend_Bound,38.18,% Slots,,,0.00,5.17,
244.372873217,S1-C1,Retiring,27.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
244.372873217,S1-C1,Backend_Bound.Core_Bound,31.26,% Slots,,,0.00,5.17,
244.372873217,S1-C1,Retiring.Microcode_Sequencer,8.57,% Slots,,idq.ms_uops,0.00,5.17,
244.372873217,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.19,
244.372873217,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.02,% Clocks,,,0.00,5.16,<==
244.372873217,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C2,Bad_Speculation,11.69,% Slots,,,0.00,5.17,
244.372873217,S1-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.17,
244.372873217,S1-C2,Backend_Bound,47.01,% Slots,,,0.00,5.17,
244.372873217,S1-C2,Retiring,34.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
244.372873217,S1-C2,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.17,
244.372873217,S1-C2,Backend_Bound.Core_Bound,30.81,% Slots,,,0.00,5.17,<==
244.372873217,S1-C2,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.17,
244.372873217,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.19,
244.372873217,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
244.372873217,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
244.372873217,S1-C3,Backend_Bound,37.33,% Slots,,,0.00,5.18,
244.372873217,S1-C3,Backend_Bound.Memory_Bound,23.77,% Slots,,,0.00,5.18,
244.372873217,S1-C3,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.18,
244.372873217,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
244.372873217,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C4,Bad_Speculation,12.63,% Slots,,,0.00,5.18,
244.372873217,S1-C4,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.18,
244.372873217,S1-C4,Backend_Bound,34.70,% Slots,,,0.00,5.18,
244.372873217,S1-C4,Retiring,37.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
244.372873217,S1-C4,Backend_Bound.Core_Bound,25.69,% Slots,,,0.00,5.17,
244.372873217,S1-C4,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.17,<==
244.372873217,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.19,
244.372873217,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C5,Backend_Bound,21.53,% Slots,,,0.00,5.18,
244.372873217,S1-C5,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.18,
244.372873217,S1-C5-T0,Backend_Bound.Core_Bound.Divider,26.44,% Clocks,,arith.fpu_div_active,0.00,5.38,
244.372873217,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.04,% Clocks,,,0.00,5.16,<==
244.372873217,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C6,Bad_Speculation,12.11,% Slots,,,0.00,5.17,
244.372873217,S1-C6,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.17,
244.372873217,S1-C6,Backend_Bound,34.11,% Slots,,,0.00,5.17,
244.372873217,S1-C6,Retiring,29.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
244.372873217,S1-C6,Backend_Bound.Memory_Bound,59.41,% Slots,,,0.00,5.17,
244.372873217,S1-C6,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.18,
244.372873217,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.78,% Clocks,,idq.ms_switches,0.00,5.19,
244.372873217,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
244.372873217,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C7,Backend_Bound,69.57,% Slots,,,0.00,5.18,
244.372873217,S1-C7,Backend_Bound.Memory_Bound,60.40,% Slots,,,0.00,5.18,
244.372873217,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,39.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
244.372873217,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
244.372873217,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
244.372873217,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
245.861708041,S0-C0,Backend_Bound,53.51,% Slots,,,0.00,5.37,
245.861708041,S0-C0,Retiring,44.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
245.861708041,S0-C0,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.37,
245.861708041,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.37,
245.861708041,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
245.861708041,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C1,Backend_Bound,58.73,% Slots,,,0.00,5.37,
245.861708041,S0-C1,Retiring,42.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
245.861708041,S0-C1,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.11,
245.861708041,S0-C1,Backend_Bound.Core_Bound,34.53,% Slots,,,0.00,5.11,
245.861708041,S0-C1,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.37,
245.861708041,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.63,% Clocks,,idq.ms_switches,0.00,5.38,
245.861708041,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
245.861708041,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.75,% Clocks,,,0.00,5.37,<==
245.861708041,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C2,Backend_Bound,64.29,% Slots,,,0.00,5.37,
245.861708041,S0-C2,Retiring,36.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
245.861708041,S0-C2,Backend_Bound.Memory_Bound,28.43,% Slots,,,0.00,5.1,
245.861708041,S0-C2,Backend_Bound.Core_Bound,35.86,% Slots,,,0.00,5.1,
245.861708041,S0-C2,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.1,
245.861708041,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,25.94,% Clocks,,idq.ms_switches,0.00,5.37,
245.861708041,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
245.861708041,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.53,% Clocks,,,0.00,5.37,<==
245.861708041,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S0-C3,Backend_Bound,28.21,% Slots,,,0.00,5.37,
245.861708041,S0-C3,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.1,<==
245.861708041,S0-C3-T0,Backend_Bound.Core_Bound.Divider,32.94,% Clocks,,arith.fpu_div_active,0.00,5.14,
245.861708041,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.74,% Clocks,,,0.00,5.38,
245.861708041,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S0-C4,Backend_Bound,39.75,% Slots,,,0.00,5.37,
245.861708041,S0-C4,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.1,
245.861708041,S0-C4,Backend_Bound.Core_Bound,22.82,% Slots,,,0.00,5.1,<==
245.861708041,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
245.861708041,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C5,Backend_Bound,20.77,% Slots,,,0.00,5.37,
245.861708041,S0-C5,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.1,<==
245.861708041,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.07,% Clocks,,arith.fpu_div_active,0.00,5.14,
245.861708041,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.78,% Clocks,,,0.00,5.37,
245.861708041,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S0-C6,Backend_Bound,20.25,% Slots,,,0.00,5.37,
245.861708041,S0-C6,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.1,<==
245.861708041,S0-C6-T0,Backend_Bound.Core_Bound.Divider,31.06,% Clocks,,arith.fpu_div_active,0.00,5.14,
245.861708041,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.10,% Clocks,,,0.00,5.37,
245.861708041,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S0-C7,Backend_Bound,34.57,% Slots,,,0.00,5.38,
245.861708041,S0-C7,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.1,<==
245.861708041,S0-C7,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.1,
245.861708041,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
245.861708041,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
245.861708041,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.85,% Clocks,,,0.00,5.37,
245.861708041,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S1-C0,Backend_Bound,28.04,% Slots,,,0.00,5.37,
245.861708041,S1-C0,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.1,
245.861708041,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
245.861708041,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
245.861708041,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C1,Backend_Bound,23.14,% Slots,,,0.00,5.37,
245.861708041,S1-C1,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.1,
245.861708041,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.47,% Clocks,,,0.00,5.37,<==
245.861708041,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C2,Backend_Bound,60.66,% Slots,,,0.00,5.38,
245.861708041,S1-C2,Backend_Bound.Memory_Bound,35.13,% Slots,,,0.00,5.1,
245.861708041,S1-C2,Backend_Bound.Core_Bound,25.53,% Slots,,,0.00,5.1,
245.861708041,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,31.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
245.861708041,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.59,% Clocks,,,0.00,5.37,
245.861708041,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S1-C3,Frontend_Bound,33.98,% Slots,,,0.00,5.37,
245.861708041,S1-C3,Backend_Bound,14.38,% Slots,,,0.00,5.37,
245.861708041,S1-C3,Retiring,38.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
245.861708041,S1-C3,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.37,
245.861708041,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.25,% Slots,,,0.00,5.37,
245.861708041,S1-C3,Retiring.Microcode_Sequencer,3.48,% Slots,,idq.ms_uops,0.00,5.27,<==
245.861708041,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.61,% Clocks,,idq.ms_switches,0.00,5.1,
245.861708041,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
245.861708041,S1-C4,Frontend_Bound.Frontend_Bandwidth,47.30,% Slots,,,0.00,5.38,
245.861708041,S1-C4,Backend_Bound.Core_Bound,101.41,% Slots,,,0.00,5.1,
245.861708041,S1-C4,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.27,
245.861708041,S1-C4,Backend_Bound,42.64,% Slots,,,0.00,5.38,
245.861708041,S1-C4,Retiring,27.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
245.861708041,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.91,% Clocks,,idq.ms_switches,0.00,5.1,
245.861708041,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.74,% Core_Clocks,,,0.00,5.1,
245.861708041,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.65,% Clocks,,,0.00,5.37,<==
245.861708041,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C5,Bad_Speculation,11.11,% Slots,,,0.00,5.37,
245.861708041,S1-C5,Bad_Speculation.Machine_Clears,8.44,% Slots,,machine_clears.count,0.00,5.1,
245.861708041,S1-C5,Backend_Bound,39.14,% Slots,,,0.00,5.37,
245.861708041,S1-C5,Backend_Bound.Memory_Bound,24.24,% Slots,,,0.00,5.1,
245.861708041,S1-C5,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.1,
245.861708041,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
245.861708041,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C6,Backend_Bound,57.87,% Slots,,,0.00,5.38,
245.861708041,S1-C6,Backend_Bound.Memory_Bound,52.39,% Slots,,,0.00,5.1,
245.861708041,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,39.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
245.861708041,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
245.861708041,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C7,Frontend_Bound.Frontend_Bandwidth,37.78,% Slots,,,0.00,5.38,
245.861708041,S1-C7,Backend_Bound.Core_Bound,100.81,% Slots,,,0.00,5.11,<==
245.861708041,S1-C7,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.27,
245.861708041,S1-C7,Backend_Bound,62.25,% Slots,,,0.00,5.38,
245.861708041,S1-C7,Retiring,39.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
245.861708041,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.77,% Clocks,,idq.ms_switches,0.00,5.1,
245.861708041,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.86,% Core_Clocks,,,0.00,5.1,
245.861708041,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
245.861708041,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
245.861708041,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
245.861708041,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
245.861708041,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
245.861708041,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
247.347290584,S0-C0,Backend_Bound,37.73,% Slots,,,0.00,5.11,
247.347290584,S0-C0,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.11,
247.347290584,S0-C0,Backend_Bound.Core_Bound,27.26,% Slots,,,0.00,5.11,
247.347290584,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.08,% Clocks,,,0.00,5.12,<==
247.347290584,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
247.347290584,S0-C1,Backend_Bound,41.24,% Slots,,,0.00,5.11,<==
247.347290584,S0-C1,Backend_Bound.Memory_Bound,20.59,% Slots,,,0.00,5.11,
247.347290584,S0-C1,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.11,
247.347290584,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
247.347290584,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C2,Backend_Bound,36.13,% Slots,,,0.00,5.11,
247.347290584,S0-C2,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.11,
247.347290584,S0-C2,Backend_Bound.Core_Bound,23.22,% Slots,,,0.00,5.11,
247.347290584,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
247.347290584,S0-C2-T0,Backend_Bound.Core_Bound.Divider,22.30,% Clocks,,arith.fpu_div_active,0.00,5.38,<==
247.347290584,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
247.347290584,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.11,
247.347290584,S0-C3,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
247.347290584,S0-C3,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.11,
247.347290584,S0-C3,Bad_Speculation,11.67,% Slots,,,0.00,5.11,
247.347290584,S0-C3,Backend_Bound,22.64,% Slots,,,0.00,5.11,
247.347290584,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.68,% Core_Clocks,,,0.00,5.11,
247.347290584,S0-C3-T0,Backend_Bound.Core_Bound.Divider,36.38,% Clocks,,arith.fpu_div_active,0.00,5.37,<==
247.347290584,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C4,Frontend_Bound,23.55,% Slots,,,0.00,5.11,
247.347290584,S0-C4,Backend_Bound,46.83,% Slots,,,0.00,5.11,
247.347290584,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.01,% Slots,,,0.00,5.11,
247.347290584,S0-C4,Backend_Bound.Memory_Bound,31.46,% Slots,,,0.00,5.11,
247.347290584,S0-C4,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.11,
247.347290584,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.67,% Core_Clocks,,,0.00,5.37,
247.347290584,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.95,% Core_Clocks,,,0.00,5.11,
247.347290584,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
247.347290584,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
247.347290584,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C5,Backend_Bound,44.11,% Slots,,,0.00,5.11,
247.347290584,S0-C5,Backend_Bound.Memory_Bound,26.42,% Slots,,,0.00,5.11,
247.347290584,S0-C5,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.11,
247.347290584,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
247.347290584,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.42,% Clocks,,,0.00,5.11,
247.347290584,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C6,Backend_Bound,36.27,% Slots,,,0.00,5.12,
247.347290584,S0-C6,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.12,
247.347290584,S0-C6,Backend_Bound.Core_Bound,24.22,% Slots,,,0.00,5.12,
247.347290584,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
247.347290584,S0-C6-T0,Backend_Bound.Core_Bound.Divider,20.90,% Clocks,,arith.fpu_div_active,0.00,5.37,
247.347290584,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.99,% Clocks,,,0.00,5.11,<==
247.347290584,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C7,Backend_Bound,25.85,% Slots,,,0.00,5.12,
247.347290584,S0-C7,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.12,
247.347290584,S0-C7,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.12,<==
247.347290584,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
247.347290584,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.71,% Clocks,,arith.fpu_div_active,0.00,5.37,
247.347290584,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.61,% Clocks,,,0.00,5.12,
247.347290584,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C0,Backend_Bound,30.07,% Slots,,,0.00,5.11,<==
247.347290584,S1-C0,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.11,
247.347290584,S1-C0,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.11,
247.347290584,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
247.347290584,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.11,
247.347290584,S1-C1,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.11,
247.347290584,S1-C1,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.11,
247.347290584,S1-C1,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.11,<==
247.347290584,S1-C1,Bad_Speculation,13.30,% Slots,,,0.00,5.11,
247.347290584,S1-C1,Backend_Bound,22.95,% Slots,,,0.00,5.11,
247.347290584,S1-C1,Retiring,36.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
247.347290584,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.82,% Clocks,,idq.ms_switches,0.00,5.38,
247.347290584,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.68,% Core_Clocks,,,0.00,5.11,
247.347290584,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C2,Backend_Bound,59.48,% Slots,,,0.00,5.11,
247.347290584,S1-C2,Retiring,27.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
247.347290584,S1-C2,Backend_Bound.Memory_Bound,23.71,% Slots,,,0.00,5.11,
247.347290584,S1-C2,Backend_Bound.Core_Bound,35.77,% Slots,,,0.00,5.11,<==
247.347290584,S1-C2,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.11,
247.347290584,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.37,
247.347290584,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
247.347290584,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C3,Frontend_Bound,26.03,% Slots,,,0.00,5.11,
247.347290584,S1-C3,Backend_Bound,30.32,% Slots,,,0.00,5.11,<==
247.347290584,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.99,% Slots,,,0.00,5.11,
247.347290584,S1-C3,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.11,
247.347290584,S1-C3,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.11,
247.347290584,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
247.347290584,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C4,Backend_Bound,66.05,% Slots,,,0.00,5.11,
247.347290584,S1-C4,Retiring,23.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
247.347290584,S1-C4,Backend_Bound.Memory_Bound,21.52,% Slots,,,0.00,5.11,
247.347290584,S1-C4,Backend_Bound.Core_Bound,44.54,% Slots,,,0.00,5.11,<==
247.347290584,S1-C4,Retiring.Microcode_Sequencer,7.61,% Slots,,idq.ms_uops,0.00,5.1,
247.347290584,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.38,
247.347290584,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
247.347290584,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C5,Frontend_Bound.Frontend_Bandwidth,38.45,% Slots,,,0.00,5.1,
247.347290584,S1-C5,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.1,
247.347290584,S1-C5,Backend_Bound.Core_Bound,45.57,% Slots,,,0.00,5.1,
247.347290584,S1-C5,Retiring.Microcode_Sequencer,10.87,% Slots,,idq.ms_uops,0.00,5.1,
247.347290584,S1-C5,Backend_Bound,58.35,% Slots,,,0.00,5.1,
247.347290584,S1-C5,Retiring,32.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
247.347290584,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.37,
247.347290584,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.55,% Core_Clocks,,,0.00,5.38,
247.347290584,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.61,% Core_Clocks,,,0.00,5.11,
247.347290584,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
247.347290584,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.53,% Clocks,,,0.00,5.11,<==
247.347290584,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C6,Backend_Bound,24.35,% Slots,,,0.00,5.1,
247.347290584,S1-C6,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.1,
247.347290584,S1-C6-T0,Backend_Bound.Core_Bound.Divider,35.71,% Clocks,,arith.fpu_div_active,0.00,5.38,<==
247.347290584,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.96,% Clocks,,,0.00,5.12,
247.347290584,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C7,Frontend_Bound.Frontend_Bandwidth,25.18,% Slots,,,0.00,5.11,
247.347290584,S1-C7,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.11,
247.347290584,S1-C7,Backend_Bound.Core_Bound,29.83,% Slots,,,0.00,5.11,<==
247.347290584,S1-C7,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.19,
247.347290584,S1-C7,Backend_Bound,45.64,% Slots,,,0.00,5.11,
247.347290584,S1-C7,Retiring,31.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
247.347290584,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.38,
247.347290584,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.24,% Core_Clocks,,,0.00,5.38,
247.347290584,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.42,% Core_Clocks,,,0.00,5.11,
247.347290584,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
247.347290584,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
247.347290584,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
247.347290584,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
247.347290584,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
247.347290584,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
248.798689275,S0-C0,Backend_Bound,43.28,% Slots,,,0.00,5.23,
248.798689275,S0-C0,Backend_Bound.Memory_Bound,26.38,% Slots,,,0.00,5.23,
248.798689275,S0-C0,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.23,
248.798689275,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,28.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
248.798689275,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C1,Backend_Bound,47.23,% Slots,,,0.00,5.23,
248.798689275,S0-C1,Backend_Bound.Memory_Bound,31.83,% Slots,,,0.00,5.23,
248.798689275,S0-C1,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.23,
248.798689275,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
248.798689275,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.45,% Clocks,,,0.00,5.23,
248.798689275,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C2,Backend_Bound,78.48,% Slots,,,0.00,5.23,
248.798689275,S0-C2,Retiring,38.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
248.798689275,S0-C2,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.23,
248.798689275,S0-C2,Backend_Bound.Core_Bound,59.33,% Slots,,,0.00,5.23,<==
248.798689275,S0-C2,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.23,
248.798689275,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.23,
248.798689275,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
248.798689275,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C3,Backend_Bound,65.96,% Slots,,,0.00,5.23,
248.798689275,S0-C3,Retiring,26.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
248.798689275,S0-C3,Backend_Bound.Memory_Bound,64.62,% Slots,,,0.00,5.23,
248.798689275,S0-C3,Retiring.Microcode_Sequencer,9.03,% Slots,,idq.ms_uops,0.00,5.23,
248.798689275,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.26,% Clocks,,idq.ms_switches,0.00,5.24,
248.798689275,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
248.798689275,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C4,Backend_Bound,68.43,% Slots,,,0.00,5.23,
248.798689275,S0-C4,Retiring,35.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
248.798689275,S0-C4,Backend_Bound.Core_Bound,82.61,% Slots,,,0.00,5.23,<==
248.798689275,S0-C4,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.24,
248.798689275,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.78,% Clocks,,idq.ms_switches,0.00,5.24,
248.798689275,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C5,Backend_Bound,31.30,% Slots,,,0.00,5.23,<==
248.798689275,S0-C5,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.23,
248.798689275,S0-C5,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.23,
248.798689275,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
248.798689275,S0-C5-T0,Backend_Bound.Core_Bound.Divider,23.57,% Clocks,,arith.fpu_div_active,0.00,5.23,
248.798689275,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C6,Backend_Bound,23.96,% Slots,,,0.00,5.23,
248.798689275,S0-C6,Retiring,47.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
248.798689275,S0-C6,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.23,
248.798689275,S0-C6,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.23,<==
248.798689275,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.60,% Clocks,,idq.ms_switches,0.00,5.24,
248.798689275,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C7,Backend_Bound,29.49,% Slots,,,0.00,5.23,
248.798689275,S0-C7,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.23,
248.798689275,S0-C7,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.23,
248.798689275,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
248.798689275,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.83,% Clocks,,,0.00,5.24,<==
248.798689275,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C0,Backend_Bound,41.89,% Slots,,,0.00,5.23,
248.798689275,S1-C0,Backend_Bound.Memory_Bound,24.43,% Slots,,,0.00,5.23,
248.798689275,S1-C0,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.23,
248.798689275,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
248.798689275,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C1,Backend_Bound,35.44,% Slots,,,0.00,5.23,
248.798689275,S1-C1,Backend_Bound.Memory_Bound,29.10,% Slots,,,0.00,5.23,
248.798689275,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
248.798689275,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C2,Backend_Bound,68.17,% Slots,,,0.00,5.23,
248.798689275,S1-C2,Retiring,28.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
248.798689275,S1-C2,Backend_Bound.Memory_Bound,39.51,% Slots,,,0.00,5.22,
248.798689275,S1-C2,Backend_Bound.Core_Bound,28.66,% Slots,,,0.00,5.22,
248.798689275,S1-C2,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.23,
248.798689275,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.24,
248.798689275,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,36.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
248.798689275,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C3,Frontend_Bound,29.76,% Slots,,,0.00,5.23,
248.798689275,S1-C3,Backend_Bound,28.08,% Slots,,,0.00,5.23,
248.798689275,S1-C3,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.23,<==
248.798689275,S1-C3,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.23,
248.798689275,S1-C3,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.23,
248.798689275,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.23,
248.798689275,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
248.798689275,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
248.798689275,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.78,% Clocks,,,0.00,5.23,
248.798689275,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C4,Backend_Bound,22.50,% Slots,,,0.00,5.23,
248.798689275,S1-C4,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.22,<==
248.798689275,S1-C4-T0,Backend_Bound.Core_Bound.Divider,27.54,% Clocks,,arith.fpu_div_active,0.00,5.23,
248.798689275,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.75,% Clocks,,,0.00,5.24,
248.798689275,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C5,Backend_Bound,36.36,% Slots,,,0.00,5.23,<==
248.798689275,S1-C5,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.22,
248.798689275,S1-C5,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.22,
248.798689275,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
248.798689275,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C6,Backend_Bound,55.00,% Slots,,,0.00,5.23,<==
248.798689275,S1-C6,Retiring,43.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
248.798689275,S1-C6,Backend_Bound.Memory_Bound,26.61,% Slots,,,0.00,5.23,
248.798689275,S1-C6,Backend_Bound.Core_Bound,28.39,% Slots,,,0.00,5.23,
248.798689275,S1-C6,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.23,
248.798689275,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.24,
248.798689275,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
248.798689275,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,10.71,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
248.798689275,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C7,Backend_Bound,58.06,% Slots,,,0.00,5.23,
248.798689275,S1-C7,Retiring,19.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
248.798689275,S1-C7,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.23,
248.798689275,S1-C7,Backend_Bound.Core_Bound,39.95,% Slots,,,0.00,5.23,<==
248.798689275,S1-C7,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.23,
248.798689275,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.82,% Clocks,,idq.ms_switches,0.00,5.24,
248.798689275,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
248.798689275,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
248.798689275,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
248.798689275,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
250.300939049,S0-C0,Backend_Bound,37.61,% Slots,,,0.00,5.05,
250.300939049,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
250.300939049,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
250.300939049,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C1,Backend_Bound,27.40,% Slots,,,0.00,5.05,<==
250.300939049,S0-C1,Backend_Bound.Memory_Bound,13.66,% Slots,,,0.00,5.05,
250.300939049,S0-C1,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.05,
250.300939049,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
250.300939049,S0-C1-T0,Backend_Bound.Core_Bound.Divider,26.52,% Clocks,,arith.fpu_div_active,0.00,5.33,
250.300939049,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.19,% Clocks,,,0.00,5.33,
250.300939049,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C2,Backend_Bound,21.62,% Slots,,,0.00,5.05,
250.300939049,S0-C2,Backend_Bound.Memory_Bound,11.90,% Slots,,,0.00,5.05,
250.300939049,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.300939049,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C3,Backend_Bound,18.96,% Slots,,,0.00,5.05,
250.300939049,S0-C3,Backend_Bound.Core_Bound,23.32,% Slots,,,0.00,5.05,
250.300939049,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.62,% Clocks,,,0.00,5.32,<==
250.300939049,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C4,Frontend_Bound,30.74,% Slots,,,0.00,5.05,
250.300939049,S0-C4,Backend_Bound,25.65,% Slots,,,0.00,5.05,
250.300939049,S0-C4,Retiring,39.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
250.300939049,S0-C4,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.05,
250.300939049,S0-C4,Frontend_Bound.Frontend_Bandwidth,23.22,% Slots,,,0.00,5.05,
250.300939049,S0-C4,Backend_Bound.Memory_Bound,90.97,% Slots,,,0.00,5.05,
250.300939049,S0-C4,Retiring.Microcode_Sequencer,4.25,% Slots,,idq.ms_uops,0.00,5.32,<==
250.300939049,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
250.300939049,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.32,
250.300939049,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.10,% Core_Clocks,,,0.00,5.33,
250.300939049,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
250.300939049,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
250.300939049,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C5,Backend_Bound,21.30,% Slots,,,0.00,5.05,
250.300939049,S0-C5,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.05,
250.300939049,S0-C5-T0,Backend_Bound.Core_Bound.Divider,26.40,% Clocks,,arith.fpu_div_active,0.00,5.33,
250.300939049,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.15,% Clocks,,,0.00,5.33,<==
250.300939049,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C6,Backend_Bound,53.20,% Slots,,,0.00,5.05,
250.300939049,S0-C6,Backend_Bound.Memory_Bound,37.14,% Slots,,,0.00,5.05,
250.300939049,S0-C6,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.05,
250.300939049,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,26.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
250.300939049,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.68,% Clocks,,,0.00,5.33,
250.300939049,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C7,Backend_Bound,18.92,% Slots,,,0.00,5.05,
250.300939049,S0-C7,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.05,<==
250.300939049,S0-C7-T0,Backend_Bound.Core_Bound.Divider,34.82,% Clocks,,arith.fpu_div_active,0.00,5.33,
250.300939049,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.64,% Clocks,,,0.00,5.33,
250.300939049,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C0,Backend_Bound,21.90,% Slots,,,0.00,5.05,
250.300939049,S1-C0,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.05,<==
250.300939049,S1-C0-T0,Backend_Bound.Core_Bound.Divider,27.90,% Clocks,,arith.fpu_div_active,0.00,5.33,
250.300939049,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.00,% Clocks,,,0.00,5.33,
250.300939049,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C1,Backend_Bound,33.48,% Slots,,,0.00,5.05,<==
250.300939049,S1-C1,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.05,
250.300939049,S1-C1,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.05,
250.300939049,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.33,
250.300939049,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C2,Backend_Bound,23.40,% Slots,,,0.00,5.05,
250.300939049,S1-C2,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.05,
250.300939049,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.91,% Clocks,,,0.00,5.32,<==
250.300939049,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C3,Frontend_Bound,31.38,% Slots,,,0.00,5.05,
250.300939049,S1-C3,Backend_Bound,11.77,% Slots,,,0.00,5.05,
250.300939049,S1-C3,Retiring,44.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
250.300939049,S1-C3,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.05,
250.300939049,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.05,
250.300939049,S1-C3,Retiring.Microcode_Sequencer,2.96,% Slots,,idq.ms_uops,0.00,5.32,<==
250.300939049,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.22,% Clocks,,idq.ms_switches,0.00,5.33,
250.300939049,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C4,Backend_Bound,49.51,% Slots,,,0.00,5.05,
250.300939049,S1-C4,Retiring,48.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
250.300939049,S1-C4,Backend_Bound.Core_Bound,81.15,% Slots,,,0.00,5.05,
250.300939049,S1-C4,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.31,
250.300939049,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.32,
250.300939049,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.74,% Clocks,,,0.00,5.33,<==
250.300939049,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C5,Backend_Bound,33.87,% Slots,,,0.00,5.05,
250.300939049,S1-C5,Backend_Bound.Memory_Bound,40.75,% Slots,,,0.00,5.05,
250.300939049,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
250.300939049,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C6,Backend_Bound,73.97,% Slots,,,0.00,5.06,
250.300939049,S1-C6,Retiring,27.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
250.300939049,S1-C6,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.06,
250.300939049,S1-C6,Backend_Bound.Core_Bound,50.06,% Slots,,,0.00,5.06,<==
250.300939049,S1-C6,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.31,
250.300939049,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.33,
250.300939049,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
250.300939049,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
250.300939049,S1-C7,Backend_Bound,52.59,% Slots,,,0.00,5.31,
250.300939049,S1-C7,Backend_Bound.Core_Bound,85.58,% Slots,,,0.00,5.06,
250.300939049,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.51,% Clocks,,,0.00,5.33,<==
250.300939049,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
250.300939049,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
250.300939049,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
250.300939049,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
251.821080658,S0-C0,Backend_Bound,24.27,% Slots,,,0.00,5.29,
251.821080658,S0-C0,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.17,
251.821080658,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.90,% Clocks,,,0.00,5.26,<==
251.821080658,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
251.821080658,S0-C1,Backend_Bound,27.96,% Slots,,,0.00,5.29,
251.821080658,S0-C1,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.18,<==
251.821080658,S0-C1-T0,Backend_Bound.Core_Bound.Divider,33.68,% Clocks,,arith.fpu_div_active,0.00,5.06,
251.821080658,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.69,% Clocks,,,0.00,5.27,
251.821080658,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
251.821080658,S0-C2,Backend_Bound,32.51,% Slots,,,0.00,5.29,
251.821080658,S0-C2,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.17,
251.821080658,S0-C2,Backend_Bound.Core_Bound,21.96,% Slots,,,0.00,5.17,<==
251.821080658,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
251.821080658,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
251.821080658,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
251.821080658,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.28,
251.821080658,S0-C3,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.29,
251.821080658,S0-C3,Backend_Bound,54.71,% Slots,,,0.00,5.28,<==
251.821080658,S0-C3,Retiring,29.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.94,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.33,% Core_Clocks,,,0.00,5.28,
251.821080658,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S0-C4,Frontend_Bound,25.42,% Slots,,,0.00,5.29,
251.821080658,S0-C4,Backend_Bound,37.58,% Slots,,,0.00,5.29,
251.821080658,S0-C4,Retiring,36.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S0-C4,Frontend_Bound.Frontend_Latency,34.80,% Slots,,rs_events.empty_end,0.00,5.28,
251.821080658,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.29,
251.821080658,S0-C4,Backend_Bound.Core_Bound,57.07,% Slots,,,0.00,5.17,<==
251.821080658,S0-C4,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.29,
251.821080658,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.96,% Core_Clocks,,,0.00,5.27,
251.821080658,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S0-C5,Frontend_Bound,25.15,% Slots,,,0.00,5.29,
251.821080658,S0-C5,Backend_Bound,38.48,% Slots,,,0.00,5.29,
251.821080658,S0-C5,Retiring,28.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S0-C5,Frontend_Bound.Frontend_Latency,15.86,% Slots,,rs_events.empty_end,0.00,5.29,
251.821080658,S0-C5,Backend_Bound.Memory_Bound,72.69,% Slots,,,0.00,5.17,<==
251.821080658,S0-C5,Retiring.Microcode_Sequencer,11.07,% Slots,,idq.ms_uops,0.00,5.29,
251.821080658,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.29,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
251.821080658,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
251.821080658,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S0-C6,Backend_Bound,36.00,% Slots,,,0.00,5.29,
251.821080658,S0-C6,Retiring,35.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S0-C6,Backend_Bound.Core_Bound,65.48,% Slots,,,0.00,5.18,<==
251.821080658,S0-C6,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.29,
251.821080658,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.70,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S0-C7,Backend_Bound,29.62,% Slots,,,0.00,5.29,
251.821080658,S0-C7,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.19,
251.821080658,S0-C7,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.19,
251.821080658,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
251.821080658,S0-C7-T0,Backend_Bound.Core_Bound.Divider,21.49,% Clocks,,arith.fpu_div_active,0.00,5.07,
251.821080658,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.17,% Clocks,,,0.00,5.26,<==
251.821080658,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S1-C0,Backend_Bound,29.56,% Slots,,,0.00,5.29,
251.821080658,S1-C0,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.18,
251.821080658,S1-C0,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.18,
251.821080658,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
251.821080658,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.65,% Clocks,,,0.00,5.26,<==
251.821080658,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.29,
251.821080658,S1-C1,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.18,
251.821080658,S1-C1,Backend_Bound.Core_Bound,20.42,% Slots,,,0.00,5.18,
251.821080658,S1-C1,Backend_Bound,46.76,% Slots,,,0.00,5.29,
251.821080658,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.89,% Core_Clocks,,,0.00,5.28,
251.821080658,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
251.821080658,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S1-C2,Backend_Bound,22.68,% Slots,,,0.00,5.29,
251.821080658,S1-C2,Retiring,64.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S1-C2,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.18,
251.821080658,S1-C2,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.29,<==
251.821080658,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.38,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.39,% Clocks,,,0.00,5.26,
251.821080658,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S1-C3,Frontend_Bound,33.32,% Slots,,,0.00,5.29,
251.821080658,S1-C3,Backend_Bound,12.17,% Slots,,,0.00,5.29,
251.821080658,S1-C3,Retiring,43.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S1-C3,Frontend_Bound.Frontend_Latency,21.17,% Slots,,rs_events.empty_end,0.00,5.28,
251.821080658,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.31,% Slots,,,0.00,5.29,
251.821080658,S1-C3,Retiring.Microcode_Sequencer,2.83,% Slots,,idq.ms_uops,0.00,5.29,<==
251.821080658,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.60,% Clocks,,idq.ms_switches,0.00,5.28,
251.821080658,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S1-C4,Backend_Bound,59.06,% Slots,,,0.00,5.29,
251.821080658,S1-C4,Backend_Bound.Memory_Bound,39.90,% Slots,,,0.00,5.19,
251.821080658,S1-C4,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.19,
251.821080658,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,41.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
251.821080658,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
251.821080658,S1-C5,Backend_Bound,29.44,% Slots,,,0.00,5.29,
251.821080658,S1-C5,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.19,
251.821080658,S1-C5,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.19,<==
251.821080658,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
251.821080658,S1-C5-T0,Backend_Bound.Core_Bound.Divider,29.26,% Clocks,,arith.fpu_div_active,0.00,5.08,
251.821080658,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.77,% Clocks,,,0.00,5.26,
251.821080658,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
251.821080658,S1-C6,Frontend_Bound,26.95,% Slots,,,0.00,5.29,
251.821080658,S1-C6,Backend_Bound,39.44,% Slots,,,0.00,5.29,
251.821080658,S1-C6,Retiring,33.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S1-C6,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.29,
251.821080658,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.29,
251.821080658,S1-C6,Backend_Bound.Core_Bound,59.65,% Slots,,,0.00,5.29,<==
251.821080658,S1-C6,Retiring.Microcode_Sequencer,4.88,% Slots,,idq.ms_uops,0.00,5.29,
251.821080658,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.46,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.41,% Core_Clocks,,,0.00,5.28,
251.821080658,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
251.821080658,S1-C7,Frontend_Bound,26.15,% Slots,,,0.00,5.29,
251.821080658,S1-C7,Backend_Bound,39.15,% Slots,,,0.00,5.29,
251.821080658,S1-C7,Retiring,37.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
251.821080658,S1-C7,Frontend_Bound.Frontend_Latency,36.48,% Slots,,rs_events.empty_end,0.00,5.28,
251.821080658,S1-C7,Backend_Bound.Core_Bound,58.42,% Slots,,,0.00,5.28,<==
251.821080658,S1-C7,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.29,
251.821080658,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
251.821080658,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.64,% Clocks,,idq.ms_switches,0.00,5.29,
251.821080658,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
251.821080658,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
251.821080658,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
251.821080658,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
251.821080658,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
251.821080658,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
251.821080658,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
251.821080658,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
251.821080658,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
251.821080658,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
251.821080658,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
253.321565952,S0-C0,Backend_Bound,25.27,% Slots,,,0.00,5.31,
253.321565952,S0-C0,Backend_Bound.Core_Bound,18.22,% Slots,,,0.00,5.05,
253.321565952,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.18,% Clocks,,,0.00,5.34,<==
253.321565952,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C1,Backend_Bound,33.33,% Slots,,,0.00,5.31,<==
253.321565952,S0-C1,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.05,
253.321565952,S0-C1,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.05,
253.321565952,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
253.321565952,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.98,% Clocks,,,0.00,5.33,
253.321565952,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C2,Frontend_Bound,21.40,% Slots,,,0.00,5.31,
253.321565952,S0-C2,Backend_Bound,13.12,% Slots,,,0.00,5.31,
253.321565952,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.31,<==
253.321565952,S0-C2,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.05,
253.321565952,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.20,% Core_Clocks,,,0.00,5.13,
253.321565952,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.22,% Core_Clocks,,,0.00,5.33,
253.321565952,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.57,% Clocks,,,0.00,5.33,
253.321565952,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C3,Backend_Bound,54.73,% Slots,,,0.00,5.31,
253.321565952,S0-C3,Backend_Bound.Memory_Bound,36.18,% Slots,,,0.00,5.04,
253.321565952,S0-C3,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.04,
253.321565952,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,35.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
253.321565952,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.36,% Clocks,,,0.00,5.33,
253.321565952,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C4,Backend_Bound,58.18,% Slots,,,0.00,5.31,
253.321565952,S0-C4,Retiring,27.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S0-C4,Backend_Bound.Memory_Bound,20.63,% Slots,,,0.00,5.04,
253.321565952,S0-C4,Backend_Bound.Core_Bound,37.55,% Slots,,,0.00,5.04,
253.321565952,S0-C4,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.31,
253.321565952,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.31,
253.321565952,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,27.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
253.321565952,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.80,% Clocks,,,0.00,5.33,<==
253.321565952,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
253.321565952,S0-C5,Backend_Bound,29.46,% Slots,,,0.00,5.31,
253.321565952,S0-C5,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.05,
253.321565952,S0-C5,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.05,<==
253.321565952,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
253.321565952,S0-C5-T0,Backend_Bound.Core_Bound.Divider,26.27,% Clocks,,arith.fpu_div_active,0.00,5.22,
253.321565952,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.51,% Clocks,,,0.00,5.33,
253.321565952,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C6,Backend_Bound,72.03,% Slots,,,0.00,5.31,
253.321565952,S0-C6,Retiring,52.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S0-C6,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.04,
253.321565952,S0-C6,Backend_Bound.Core_Bound,57.70,% Slots,,,0.00,5.04,
253.321565952,S0-C6,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.31,
253.321565952,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.13,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
253.321565952,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.20,% Clocks,,,0.00,5.33,<==
253.321565952,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C7,Backend_Bound,17.82,% Slots,,,0.00,5.31,
253.321565952,S0-C7,Retiring,60.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S0-C7,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.04,
253.321565952,S0-C7,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.31,<==
253.321565952,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.92,% Clocks,,,0.00,5.33,
253.321565952,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C0,Backend_Bound,38.97,% Slots,,,0.00,5.31,
253.321565952,S1-C0,Backend_Bound.Memory_Bound,15.43,% Slots,,,0.00,5.04,
253.321565952,S1-C0,Backend_Bound.Core_Bound,23.54,% Slots,,,0.00,5.04,
253.321565952,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,30.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
253.321565952,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.83,% Clocks,,,0.00,5.33,<==
253.321565952,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C1,Backend_Bound,23.77,% Slots,,,0.00,5.31,
253.321565952,S1-C1,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.05,<==
253.321565952,S1-C1-T0,Backend_Bound.Core_Bound.Divider,31.69,% Clocks,,arith.fpu_div_active,0.00,5.22,
253.321565952,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.04,% Clocks,,,0.00,5.33,
253.321565952,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C2,Backend_Bound,67.89,% Slots,,,0.00,5.31,
253.321565952,S1-C2,Retiring,33.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S1-C2,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.04,
253.321565952,S1-C2,Backend_Bound.Core_Bound,56.12,% Slots,,,0.00,5.04,<==
253.321565952,S1-C2,Retiring.Microcode_Sequencer,9.53,% Slots,,idq.ms_uops,0.00,5.31,
253.321565952,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.79,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
253.321565952,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C3,Frontend_Bound,33.59,% Slots,,,0.00,5.31,
253.321565952,S1-C3,Backend_Bound,16.02,% Slots,,,0.00,5.31,
253.321565952,S1-C3,Retiring,40.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S1-C3,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.31,
253.321565952,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.31,
253.321565952,S1-C3,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.04,
253.321565952,S1-C3,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.31,<==
253.321565952,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.56,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.74,% Clocks,,,0.00,5.33,
253.321565952,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C4,Backend_Bound,87.14,% Slots,,,0.00,5.31,
253.321565952,S1-C4,Retiring,26.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S1-C4,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.04,
253.321565952,S1-C4,Backend_Bound.Core_Bound,71.49,% Slots,,,0.00,5.04,<==
253.321565952,S1-C4,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.31,
253.321565952,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.69,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
253.321565952,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C5,Backend_Bound,27.37,% Slots,,,0.00,5.31,
253.321565952,S1-C5,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.05,
253.321565952,S1-C5-T0,Backend_Bound.Core_Bound.Divider,23.54,% Clocks,,arith.fpu_div_active,0.00,5.21,
253.321565952,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.79,% Clocks,,,0.00,5.33,<==
253.321565952,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C6,Backend_Bound,48.41,% Slots,,,0.00,5.31,
253.321565952,S1-C6,Retiring,25.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S1-C6,Backend_Bound.Core_Bound,39.72,% Slots,,,0.00,5.04,<==
253.321565952,S1-C6,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.31,
253.321565952,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.44,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C7,Frontend_Bound,20.99,% Slots,,,0.00,5.31,
253.321565952,S1-C7,Backend_Bound,47.86,% Slots,,,0.00,5.31,
253.321565952,S1-C7,Retiring,35.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
253.321565952,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.75,% Slots,,,0.00,5.31,
253.321565952,S1-C7,Backend_Bound.Core_Bound,40.14,% Slots,,,0.00,5.04,<==
253.321565952,S1-C7,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.31,
253.321565952,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.49,% Clocks,,idq.ms_switches,0.00,5.32,
253.321565952,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
253.321565952,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
253.321565952,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
253.321565952,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
253.321565952,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
254.836098636,S0-C0,Backend_Bound,63.13,% Slots,,,0.00,5.27,
254.836098636,S0-C0,Backend_Bound.Memory_Bound,44.65,% Slots,,,0.00,5.27,
254.836098636,S0-C0,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.27,
254.836098636,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
254.836098636,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C1,Backend_Bound,25.97,% Slots,,,0.00,5.28,<==
254.836098636,S0-C1,Backend_Bound.Memory_Bound,11.05,% Slots,,,0.00,5.28,
254.836098636,S0-C1,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.28,
254.836098636,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
254.836098636,S0-C1-T0,Backend_Bound.Core_Bound.Divider,26.00,% Clocks,,arith.fpu_div_active,0.00,5.28,
254.836098636,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.28,
254.836098636,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C2,Backend_Bound,19.65,% Slots,,,0.00,5.27,
254.836098636,S0-C2,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.27,<==
254.836098636,S0-C2-T0,Backend_Bound.Core_Bound.Divider,29.22,% Clocks,,arith.fpu_div_active,0.00,5.28,
254.836098636,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.65,% Clocks,,,0.00,5.28,
254.836098636,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C3,Backend_Bound,65.23,% Slots,,,0.00,5.27,
254.836098636,S0-C3,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.27,
254.836098636,S0-C3,Backend_Bound.Core_Bound,39.87,% Slots,,,0.00,5.27,<==
254.836098636,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
254.836098636,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
254.836098636,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C4,Frontend_Bound,31.45,% Slots,,,0.00,5.27,
254.836098636,S0-C4,Backend_Bound,33.24,% Slots,,,0.00,5.27,
254.836098636,S0-C4,Frontend_Bound.Frontend_Latency,24.03,% Slots,,rs_events.empty_end,0.00,5.27,
254.836098636,S0-C4,Frontend_Bound.Frontend_Bandwidth,27.92,% Slots,,,0.00,5.27,
254.836098636,S0-C4,Backend_Bound.Memory_Bound,19.54,% Slots,,,0.00,5.27,<==
254.836098636,S0-C4,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.27,
254.836098636,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.27,
254.836098636,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
254.836098636,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.99,% Core_Clocks,,,0.00,5.27,
254.836098636,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
254.836098636,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
254.836098636,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C5,Backend_Bound,15.07,% Slots,,,0.00,5.28,<==
254.836098636,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C6,Backend_Bound,49.30,% Slots,,,0.00,5.28,
254.836098636,S0-C6,Backend_Bound.Memory_Bound,19.49,% Slots,,,0.00,5.28,
254.836098636,S0-C6,Backend_Bound.Core_Bound,29.81,% Slots,,,0.00,5.28,
254.836098636,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
254.836098636,S0-C6-T0,Backend_Bound.Core_Bound.Divider,36.49,% Clocks,,arith.fpu_div_active,0.00,5.27,<==
254.836098636,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.45,% Clocks,,,0.00,5.28,
254.836098636,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
254.836098636,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.27,
254.836098636,S0-C7,Backend_Bound,52.40,% Slots,,,0.00,5.27,
254.836098636,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.42,% Core_Clocks,,,0.00,5.27,
254.836098636,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.99,% Core_Clocks,,,0.00,5.28,
254.836098636,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
254.836098636,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C0,Backend_Bound,38.49,% Slots,,,0.00,5.28,
254.836098636,S1-C0,Backend_Bound.Memory_Bound,26.10,% Slots,,,0.00,5.28,
254.836098636,S1-C0,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.28,
254.836098636,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
254.836098636,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.09,% Clocks,,,0.00,5.28,
254.836098636,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C1,Backend_Bound,25.14,% Slots,,,0.00,5.28,
254.836098636,S1-C1,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.28,<==
254.836098636,S1-C1-T0,Backend_Bound.Core_Bound.Divider,30.26,% Clocks,,arith.fpu_div_active,0.00,5.28,
254.836098636,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.95,% Clocks,,,0.00,5.28,
254.836098636,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C2,Backend_Bound,38.90,% Slots,,,0.00,5.28,<==
254.836098636,S1-C2,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.28,
254.836098636,S1-C2,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.28,
254.836098636,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
254.836098636,S1-C2-T0,Backend_Bound.Core_Bound.Divider,23.37,% Clocks,,arith.fpu_div_active,0.00,5.28,
254.836098636,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C3,Frontend_Bound,33.19,% Slots,,,0.00,5.28,
254.836098636,S1-C3,Backend_Bound,15.26,% Slots,,,0.00,5.28,
254.836098636,S1-C3,Retiring,42.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
254.836098636,S1-C3,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.28,
254.836098636,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.48,% Slots,,,0.00,5.28,
254.836098636,S1-C3,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.28,<==
254.836098636,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.98,% Clocks,,idq.ms_switches,0.00,5.28,
254.836098636,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.28,
254.836098636,S1-C4,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.27,
254.836098636,S1-C4,Backend_Bound.Core_Bound,22.96,% Slots,,,0.00,5.27,
254.836098636,S1-C4,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.28,<==
254.836098636,S1-C4,Backend_Bound,33.28,% Slots,,,0.00,5.28,
254.836098636,S1-C4,Retiring,59.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
254.836098636,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.28,
254.836098636,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.41,% Core_Clocks,,,0.00,5.28,
254.836098636,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.97,% Core_Clocks,,,0.00,5.28,
254.836098636,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.66,% Clocks,,,0.00,5.28,
254.836098636,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.27,
254.836098636,S1-C5,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.27,
254.836098636,S1-C5,Backend_Bound,57.08,% Slots,,,0.00,5.27,
254.836098636,S1-C5,Retiring,34.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
254.836098636,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.39,% Clocks,,idq.ms_switches,0.00,5.28,
254.836098636,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.60,% Core_Clocks,,,0.00,5.28,
254.836098636,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
254.836098636,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
254.836098636,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.53,% Slots,,,0.00,5.27,
254.836098636,S1-C6,Backend_Bound.Memory_Bound,21.48,% Slots,,,0.00,5.27,
254.836098636,S1-C6,Backend_Bound.Core_Bound,49.23,% Slots,,,0.00,5.27,<==
254.836098636,S1-C6,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.27,
254.836098636,S1-C6,Backend_Bound,70.72,% Slots,,,0.00,5.27,
254.836098636,S1-C6,Retiring,29.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
254.836098636,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.27,
254.836098636,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.57,% Core_Clocks,,,0.00,5.28,
254.836098636,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
254.836098636,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S1-C7,Frontend_Bound,22.22,% Slots,,,0.00,5.28,
254.836098636,S1-C7,Backend_Bound,47.40,% Slots,,,0.00,5.28,
254.836098636,S1-C7,Retiring,33.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
254.836098636,S1-C7,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.28,
254.836098636,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.28,
254.836098636,S1-C7,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.28,
254.836098636,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.83,% Clocks,,idq.ms_switches,0.00,5.28,
254.836098636,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
254.836098636,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
254.836098636,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
254.836098636,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
254.836098636,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
254.836098636,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
254.836098636,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
254.836098636,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
254.836098636,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
254.836098636,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
254.836098636,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
254.836098636,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
254.836098636,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
254.836098636,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
254.836098636,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
254.836098636,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
256.344334803,S0-C0,Backend_Bound,74.74,% Slots,,,0.00,5.31,
256.344334803,S0-C0,Retiring,44.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
256.344334803,S0-C0,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.31,
256.344334803,S0-C0,Backend_Bound.Core_Bound,53.57,% Slots,,,0.00,5.31,
256.344334803,S0-C0,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.21,
256.344334803,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.07,
256.344334803,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
256.344334803,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.18,% Clocks,,,0.00,5.3,<==
256.344334803,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C1,Backend_Bound,27.71,% Slots,,,0.00,5.31,
256.344334803,S0-C1,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.31,<==
256.344334803,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.45,% Clocks,,arith.fpu_div_active,0.00,5.31,
256.344334803,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.81,% Clocks,,,0.00,5.3,
256.344334803,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C2,Backend_Bound,34.69,% Slots,,,0.00,5.31,
256.344334803,S0-C2,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.3,
256.344334803,S0-C2,Backend_Bound.Core_Bound,21.59,% Slots,,,0.00,5.3,
256.344334803,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
256.344334803,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.57,% Clocks,,,0.00,5.3,<==
256.344334803,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C3,Frontend_Bound,26.00,% Slots,,,0.00,5.31,
256.344334803,S0-C3,Backend_Bound,11.93,% Slots,,,0.00,5.31,
256.344334803,S0-C3,Retiring,55.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
256.344334803,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.48,% Slots,,,0.00,5.31,
256.344334803,S0-C3,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.21,<==
256.344334803,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.81,% Clocks,,idq.ms_switches,0.00,5.07,
256.344334803,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.43,% Core_Clocks,,,0.00,5.3,
256.344334803,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.02,% Core_Clocks,,,0.00,5.3,
256.344334803,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C4,Frontend_Bound,21.56,% Slots,,,0.00,5.31,
256.344334803,S0-C4,Backend_Bound,11.30,% Slots,,,0.00,5.31,
256.344334803,S0-C4,Retiring,59.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
256.344334803,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.31,
256.344334803,S0-C4,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.21,<==
256.344334803,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.07,
256.344334803,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.57,% Core_Clocks,,,0.00,5.3,
256.344334803,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.30,% Core_Clocks,,,0.00,5.31,
256.344334803,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C5,Backend_Bound,21.06,% Slots,,,0.00,5.31,
256.344334803,S0-C5,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.31,<==
256.344334803,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C6,Backend_Bound,41.83,% Slots,,,0.00,5.31,
256.344334803,S0-C6,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.31,
256.344334803,S0-C6,Backend_Bound.Core_Bound,27.21,% Slots,,,0.00,5.31,
256.344334803,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
256.344334803,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.14,% Clocks,,,0.00,5.3,<==
256.344334803,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.31,
256.344334803,S0-C7,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.31,
256.344334803,S0-C7,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.22,<==
256.344334803,S0-C7,Backend_Bound,24.10,% Slots,,,0.00,5.31,
256.344334803,S0-C7,Retiring,53.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
256.344334803,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.63,% Clocks,,idq.ms_switches,0.00,5.04,
256.344334803,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C0,Backend_Bound,19.40,% Slots,,,0.00,5.31,
256.344334803,S1-C0,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.31,<==
256.344334803,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.04,% Clocks,,arith.fpu_div_active,0.00,5.3,
256.344334803,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.16,% Clocks,,,0.00,5.3,
256.344334803,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C1,Backend_Bound,44.27,% Slots,,,0.00,5.31,
256.344334803,S1-C1,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.31,
256.344334803,S1-C1,Backend_Bound.Core_Bound,25.07,% Slots,,,0.00,5.31,
256.344334803,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.78,% Clocks,,,0.00,5.3,<==
256.344334803,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C2,Backend_Bound,51.33,% Slots,,,0.00,5.31,<==
256.344334803,S1-C2,Retiring,31.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.344334803,S1-C2,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.3,
256.344334803,S1-C2,Backend_Bound.Core_Bound,24.19,% Slots,,,0.00,5.3,
256.344334803,S1-C2,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.04,
256.344334803,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.99,% Clocks,,idq.ms_switches,0.00,5.04,
256.344334803,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
256.344334803,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.97,% Clocks,,,0.00,5.3,
256.344334803,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C3,Frontend_Bound,31.09,% Slots,,,0.00,5.31,
256.344334803,S1-C3,Backend_Bound,21.14,% Slots,,,0.00,5.31,
256.344334803,S1-C3,Retiring,37.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.344334803,S1-C3,Frontend_Bound.Frontend_Latency,17.38,% Slots,,rs_events.empty_end,0.00,5.31,
256.344334803,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.98,% Slots,,,0.00,5.31,
256.344334803,S1-C3,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.3,
256.344334803,S1-C3,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.04,<==
256.344334803,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,0.00,5.04,
256.344334803,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.04,
256.344334803,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
256.344334803,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C4,Backend_Bound,35.49,% Slots,,,0.00,5.31,
256.344334803,S1-C4,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.3,
256.344334803,S1-C4,Backend_Bound.Core_Bound,21.91,% Slots,,,0.00,5.3,
256.344334803,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.37,% Clocks,,,0.00,5.3,<==
256.344334803,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C5,Backend_Bound,58.82,% Slots,,,0.00,5.31,
256.344334803,S1-C5,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.344334803,S1-C5,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.3,
256.344334803,S1-C5,Backend_Bound.Core_Bound,43.78,% Slots,,,0.00,5.3,<==
256.344334803,S1-C5,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.04,
256.344334803,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.04,
256.344334803,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
256.344334803,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C6,Backend_Bound,52.10,% Slots,,,0.00,5.31,<==
256.344334803,S1-C6,Retiring,33.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
256.344334803,S1-C6,Backend_Bound.Memory_Bound,27.51,% Slots,,,0.00,5.3,
256.344334803,S1-C6,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.3,
256.344334803,S1-C6,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.05,
256.344334803,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.87,% Clocks,,idq.ms_switches,0.00,5.04,
256.344334803,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
256.344334803,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C7,Backend_Bound,65.46,% Slots,,,0.00,5.31,<==
256.344334803,S1-C7,Retiring,35.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.344334803,S1-C7,Backend_Bound.Memory_Bound,34.37,% Slots,,,0.00,5.3,
256.344334803,S1-C7,Backend_Bound.Core_Bound,31.08,% Slots,,,0.00,5.3,
256.344334803,S1-C7,Retiring.Microcode_Sequencer,11.32,% Slots,,idq.ms_uops,0.00,5.04,
256.344334803,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.04,
256.344334803,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
256.344334803,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
256.344334803,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
256.344334803,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
256.344334803,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
257.842466972,S0-C0,Backend_Bound,33.35,% Slots,,,0.00,5.07,
257.842466972,S0-C0,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.07,
257.842466972,S0-C0,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.07,
257.842466972,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
257.842466972,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C1,Backend_Bound,32.91,% Slots,,,0.00,5.07,
257.842466972,S0-C1,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.07,
257.842466972,S0-C1,Backend_Bound.Core_Bound,19.82,% Slots,,,0.00,5.07,
257.842466972,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
257.842466972,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.28,% Clocks,,,0.00,5.07,<==
257.842466972,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C2,Backend_Bound,44.79,% Slots,,,0.00,5.07,<==
257.842466972,S0-C2,Backend_Bound.Memory_Bound,22.68,% Slots,,,0.00,5.07,
257.842466972,S0-C2,Backend_Bound.Core_Bound,22.10,% Slots,,,0.00,5.07,
257.842466972,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
257.842466972,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.24,% Clocks,,,0.00,5.08,
257.842466972,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C3,Backend_Bound,61.40,% Slots,,,0.00,5.06,
257.842466972,S0-C3,Backend_Bound.Memory_Bound,23.68,% Slots,,,0.00,5.06,
257.842466972,S0-C3,Backend_Bound.Core_Bound,37.72,% Slots,,,0.00,5.06,
257.842466972,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.72,% Clocks,,,0.00,5.07,<==
257.842466972,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
257.842466972,S0-C4,Frontend_Bound,29.65,% Slots,,,0.00,5.07,
257.842466972,S0-C4,Backend_Bound,28.15,% Slots,,,0.00,5.07,
257.842466972,S0-C4,Retiring,24.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
257.842466972,S0-C4,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.07,<==
257.842466972,S0-C4,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.07,
257.842466972,S0-C4,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.14,
257.842466972,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.28,
257.842466972,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
257.842466972,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.28,
257.842466972,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
257.842466972,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C5,Backend_Bound,59.49,% Slots,,,0.00,5.07,
257.842466972,S0-C5,Backend_Bound.Memory_Bound,40.93,% Slots,,,0.00,5.07,
257.842466972,S0-C5,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.07,
257.842466972,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,28.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
257.842466972,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.89,% Clocks,,,0.00,5.07,
257.842466972,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C6,Backend_Bound,24.31,% Slots,,,0.00,5.07,
257.842466972,S0-C6,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.07,
257.842466972,S0-C6-T0,Backend_Bound.Core_Bound.Divider,24.66,% Clocks,,arith.fpu_div_active,0.00,5.34,
257.842466972,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.73,% Clocks,,,0.00,5.07,<==
257.842466972,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C7,Backend_Bound,29.65,% Slots,,,0.00,5.07,
257.842466972,S0-C7,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.07,
257.842466972,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.91,% Clocks,,,0.00,5.07,<==
257.842466972,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
257.842466972,S1-C0,Backend_Bound,25.64,% Slots,,,0.00,5.08,
257.842466972,S1-C0,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.08,
257.842466972,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.39,% Clocks,,arith.fpu_div_active,0.00,5.34,
257.842466972,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.36,% Clocks,,,0.00,5.07,<==
257.842466972,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C1,Frontend_Bound,20.75,% Slots,,,0.00,5.07,
257.842466972,S1-C1,Backend_Bound,16.01,% Slots,,,0.00,5.07,
257.842466972,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.31,% Slots,,,0.00,5.07,<==
257.842466972,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C2,Backend_Bound,37.31,% Slots,,,0.00,5.06,
257.842466972,S1-C2,Retiring,47.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
257.842466972,S1-C2,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.06,
257.842466972,S1-C2,Backend_Bound.Core_Bound,24.04,% Slots,,,0.00,5.06,
257.842466972,S1-C2,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.13,<==
257.842466972,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.34,
257.842466972,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.80,% Clocks,,,0.00,5.07,
257.842466972,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
257.842466972,S1-C3,Frontend_Bound,28.65,% Slots,,,0.00,5.07,
257.842466972,S1-C3,Backend_Bound,27.70,% Slots,,,0.00,5.07,
257.842466972,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.07,<==
257.842466972,S1-C3,Backend_Bound.Memory_Bound,17.57,% Slots,,,0.00,5.07,
257.842466972,S1-C3,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.07,
257.842466972,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
257.842466972,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.92,% Clocks,,,0.00,5.07,
257.842466972,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C4,Backend_Bound,65.36,% Slots,,,0.00,5.07,<==
257.842466972,S1-C4,Retiring,30.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
257.842466972,S1-C4,Backend_Bound.Memory_Bound,31.46,% Slots,,,0.00,5.07,
257.842466972,S1-C4,Backend_Bound.Core_Bound,33.89,% Slots,,,0.00,5.07,
257.842466972,S1-C4,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.14,
257.842466972,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.34,
257.842466972,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
257.842466972,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C5,Backend_Bound,68.28,% Slots,,,0.00,5.07,
257.842466972,S1-C5,Backend_Bound.Memory_Bound,44.63,% Slots,,,0.00,5.07,
257.842466972,S1-C5,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.07,
257.842466972,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,36.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
257.842466972,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
257.842466972,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C6,Backend_Bound,63.11,% Slots,,,0.00,5.07,
257.842466972,S1-C6,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
257.842466972,S1-C6,Backend_Bound.Memory_Bound,52.00,% Slots,,,0.00,5.07,
257.842466972,S1-C6,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.07,
257.842466972,S1-C6,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.07,
257.842466972,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.19,% Clocks,,idq.ms_switches,0.00,5.34,
257.842466972,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
257.842466972,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.94,% Clocks,,,0.00,5.07,
257.842466972,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
257.842466972,S1-C7,Frontend_Bound,20.99,% Slots,,,0.00,5.07,<==
257.842466972,S1-C7,Backend_Bound,20.77,% Slots,,,0.00,5.07,
257.842466972,S1-C7,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.07,
257.842466972,S1-C7-T0,Backend_Bound.Core_Bound.Divider,24.30,% Clocks,,arith.fpu_div_active,0.00,5.34,
257.842466972,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.75,% Clocks,,,0.00,5.07,
257.842466972,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
257.842466972,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
257.842466972,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
257.842466972,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
257.842466972,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
257.842466972,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
257.842466972,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
259.286068909,S0-C0,Backend_Bound,14.61,% Slots,,,0.00,5.26,<==
259.286068909,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C1,Backend_Bound,76.85,% Slots,,,0.00,5.26,
259.286068909,S0-C1,Retiring,41.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S0-C1,Backend_Bound.Memory_Bound,18.78,% Slots,,,0.00,5.26,
259.286068909,S0-C1,Backend_Bound.Core_Bound,58.07,% Slots,,,0.00,5.26,<==
259.286068909,S0-C1,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.21,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,36.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
259.286068909,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C2,Frontend_Bound.Frontend_Bandwidth,23.96,% Slots,,,0.00,5.26,
259.286068909,S0-C2,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.26,
259.286068909,S0-C2,Backend_Bound.Core_Bound,36.93,% Slots,,,0.00,5.26,<==
259.286068909,S0-C2,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S0-C2,Backend_Bound,49.18,% Slots,,,0.00,5.26,
259.286068909,S0-C2,Retiring,23.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.57,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
259.286068909,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C3,Backend_Bound,16.90,% Slots,,,0.00,5.26,
259.286068909,S0-C3,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.26,<==
259.286068909,S0-C3-T0,Backend_Bound.Core_Bound.Divider,33.63,% Clocks,,arith.fpu_div_active,0.00,5.26,
259.286068909,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.20,% Clocks,,,0.00,5.27,
259.286068909,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C4,Frontend_Bound,24.65,% Slots,,,0.00,5.26,
259.286068909,S0-C4,Backend_Bound,41.67,% Slots,,,0.00,5.26,
259.286068909,S0-C4,Retiring,30.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.26,
259.286068909,S0-C4,Backend_Bound.Core_Bound,32.80,% Slots,,,0.00,5.26,
259.286068909,S0-C4,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.87,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.26,% Core_Clocks,,,0.00,5.26,
259.286068909,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.71,% Clocks,,,0.00,5.26,<==
259.286068909,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C5,Backend_Bound,81.32,% Slots,,,0.00,5.26,
259.286068909,S0-C5,Retiring,14.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S0-C5,Backend_Bound.Memory_Bound,31.06,% Slots,,,0.00,5.26,
259.286068909,S0-C5,Backend_Bound.Core_Bound,50.26,% Slots,,,0.00,5.26,
259.286068909,S0-C5,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.67,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
259.286068909,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.51,% Clocks,,,0.00,5.26,<==
259.286068909,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C6,Backend_Bound,92.08,% Slots,,,0.00,5.26,
259.286068909,S0-C6,Retiring,15.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S0-C6,Backend_Bound.Memory_Bound,18.81,% Slots,,,0.00,5.26,
259.286068909,S0-C6,Backend_Bound.Core_Bound,73.27,% Slots,,,0.00,5.26,
259.286068909,S0-C6,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.77,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
259.286068909,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.93,% Clocks,,,0.00,5.26,<==
259.286068909,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C7,Backend_Bound,22.33,% Slots,,,0.00,5.26,
259.286068909,S0-C7,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.26,
259.286068909,S0-C7-T0,Backend_Bound.Core_Bound.Divider,26.34,% Clocks,,arith.fpu_div_active,0.00,5.26,
259.286068909,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.48,% Clocks,,,0.00,5.26,<==
259.286068909,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C0,Backend_Bound,32.22,% Slots,,,0.00,5.26,<==
259.286068909,S1-C0,Backend_Bound.Memory_Bound,14.67,% Slots,,,0.00,5.26,
259.286068909,S1-C0,Backend_Bound.Core_Bound,17.55,% Slots,,,0.00,5.26,
259.286068909,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
259.286068909,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
259.286068909,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C1,Backend_Bound,23.76,% Slots,,,0.00,5.26,
259.286068909,S1-C1,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.26,
259.286068909,S1-C1-T0,Backend_Bound.Core_Bound.Divider,24.87,% Clocks,,arith.fpu_div_active,0.00,5.26,<==
259.286068909,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C2,Backend_Bound,22.54,% Slots,,,0.00,5.26,
259.286068909,S1-C2,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.26,
259.286068909,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.38,% Clocks,,,0.00,5.26,<==
259.286068909,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C3,Frontend_Bound,33.50,% Slots,,,0.00,5.26,<==
259.286068909,S1-C3,Backend_Bound,19.15,% Slots,,,0.00,5.26,
259.286068909,S1-C3,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.26,
259.286068909,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.26,
259.286068909,S1-C3,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.26,
259.286068909,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.86,% Clocks,,,0.00,5.26,
259.286068909,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
259.286068909,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.33,% Clocks,,,0.00,5.26,
259.286068909,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C4,Backend_Bound,63.30,% Slots,,,0.00,5.26,<==
259.286068909,S1-C4,Retiring,31.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S1-C4,Retiring.Microcode_Sequencer,11.79,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.25,
259.286068909,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
259.286068909,S1-C5,Frontend_Bound,20.58,% Slots,,,0.00,5.26,
259.286068909,S1-C5,Backend_Bound,46.39,% Slots,,,0.00,5.26,
259.286068909,S1-C5,Retiring,29.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S1-C5,Frontend_Bound.Frontend_Latency,16.30,% Slots,,rs_events.empty_end,0.00,5.26,
259.286068909,S1-C5,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.26,
259.286068909,S1-C5,Backend_Bound.Core_Bound,30.56,% Slots,,,0.00,5.26,
259.286068909,S1-C5,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
259.286068909,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.00,% Clocks,,,0.00,5.26,<==
259.286068909,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C6,Backend_Bound,67.19,% Slots,,,0.00,5.26,
259.286068909,S1-C6,Retiring,24.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
259.286068909,S1-C6,Backend_Bound.Memory_Bound,18.34,% Slots,,,0.00,5.26,
259.286068909,S1-C6,Backend_Bound.Core_Bound,48.85,% Slots,,,0.00,5.26,<==
259.286068909,S1-C6,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.26,
259.286068909,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.49,% Clocks,,idq.ms_switches,0.00,5.26,
259.286068909,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
259.286068909,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C7,Backend_Bound,23.71,% Slots,,,0.00,5.26,
259.286068909,S1-C7,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.26,
259.286068909,S1-C7-T0,Backend_Bound.Core_Bound.Divider,22.31,% Clocks,,arith.fpu_div_active,0.00,5.26,
259.286068909,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.69,% Clocks,,,0.00,5.26,<==
259.286068909,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
259.286068909,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
259.286068909,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
259.286068909,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
260.709643942,S0-C0,Frontend_Bound,25.06,% Slots,,,0.00,5.06,
260.709643942,S0-C0,Backend_Bound,19.06,% Slots,,,0.00,5.06,
260.709643942,S0-C0,Retiring,52.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
260.709643942,S0-C0,Frontend_Bound.Frontend_Latency,16.34,% Slots,,rs_events.empty_end,0.00,5.06,
260.709643942,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.51,% Slots,,,0.00,5.06,
260.709643942,S0-C0,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.06,
260.709643942,S0-C0,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.06,<==
260.709643942,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.56,% Clocks,,idq.ms_switches,0.00,5.34,
260.709643942,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.46,% Core_Clocks,,,0.00,5.23,
260.709643942,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.59,% Core_Clocks,,,0.00,5.07,
260.709643942,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.22,% Slots,,,0.00,5.06,
260.709643942,S0-C1,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.06,
260.709643942,S0-C1,Backend_Bound,54.19,% Slots,,,0.00,5.06,<==
260.709643942,S0-C1,Retiring,30.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
260.709643942,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.49,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.74,% Core_Clocks,,,0.00,5.07,
260.709643942,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.18,% Slots,,,0.00,5.06,
260.709643942,S0-C2,Backend_Bound.Memory_Bound,100.15,% Slots,,,0.00,5.06,
260.709643942,S0-C2,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.34,
260.709643942,S0-C2,Backend_Bound,53.31,% Slots,,,0.00,5.06,
260.709643942,S0-C2,Retiring,22.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.32,% Core_Clocks,,,0.00,5.06,
260.709643942,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
260.709643942,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C3,Backend_Bound,30.36,% Slots,,,0.00,5.06,<==
260.709643942,S0-C3,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.06,
260.709643942,S0-C3,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.06,
260.709643942,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
260.709643942,S0-C3-T0,Backend_Bound.Core_Bound.Divider,28.48,% Clocks,,arith.fpu_div_active,0.00,5.22,
260.709643942,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.64,% Clocks,,,0.00,5.34,
260.709643942,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C4,Frontend_Bound,24.12,% Slots,,,0.00,5.06,
260.709643942,S0-C4,Backend_Bound,37.99,% Slots,,,0.00,5.06,
260.709643942,S0-C4,Retiring,37.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S0-C4,Frontend_Bound.Frontend_Latency,20.85,% Slots,,rs_events.empty_end,0.00,5.06,
260.709643942,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.36,% Slots,,,0.00,5.06,
260.709643942,S0-C4,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.06,
260.709643942,S0-C4,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.34,
260.709643942,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.36,% Clocks,,,0.00,5.35,
260.709643942,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
260.709643942,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.38,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.38,% Core_Clocks,,,0.00,5.23,
260.709643942,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.44,% Core_Clocks,,,0.00,5.06,
260.709643942,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
260.709643942,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C5,Frontend_Bound,20.30,% Slots,,,0.00,5.06,
260.709643942,S0-C5,Backend_Bound,12.76,% Slots,,,0.00,5.06,
260.709643942,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.06,<==
260.709643942,S0-C5,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.06,
260.709643942,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.01,% Clocks,,,0.00,5.34,
260.709643942,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.06,
260.709643942,S0-C6,Backend_Bound.Core_Bound,98.16,% Slots,,,0.00,5.06,<==
260.709643942,S0-C6,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.34,
260.709643942,S0-C6,Backend_Bound,60.70,% Slots,,,0.00,5.06,
260.709643942,S0-C6,Retiring,21.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.34,
260.709643942,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.30,% Core_Clocks,,,0.00,5.23,
260.709643942,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.44,% Core_Clocks,,,0.00,5.07,
260.709643942,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C7,Backend_Bound,39.70,% Slots,,,0.00,5.06,
260.709643942,S0-C7,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.06,
260.709643942,S0-C7,Backend_Bound.Core_Bound,24.13,% Slots,,,0.00,5.06,
260.709643942,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
260.709643942,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.21,% Clocks,,,0.00,5.34,<==
260.709643942,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C0,Backend_Bound,41.24,% Slots,,,0.00,5.06,
260.709643942,S1-C0,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.06,<==
260.709643942,S1-C0,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.06,
260.709643942,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
260.709643942,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
260.709643942,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C1,Backend_Bound,17.63,% Slots,,,0.00,5.06,
260.709643942,S1-C1,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.06,
260.709643942,S1-C1-T0,Backend_Bound.Core_Bound.Divider,28.23,% Clocks,,arith.fpu_div_active,0.00,5.22,
260.709643942,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.60,% Clocks,,,0.00,5.34,<==
260.709643942,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C2,Backend_Bound,57.17,% Slots,,,0.00,5.06,<==
260.709643942,S1-C2,Retiring,30.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S1-C2,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.34,
260.709643942,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.61,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C3,Frontend_Bound,29.23,% Slots,,,0.00,5.06,
260.709643942,S1-C3,Backend_Bound,21.13,% Slots,,,0.00,5.06,
260.709643942,S1-C3,Retiring,41.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S1-C3,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.06,
260.709643942,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.06,
260.709643942,S1-C3,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.06,
260.709643942,S1-C3,Retiring.Microcode_Sequencer,3.09,% Slots,,idq.ms_uops,0.00,5.34,<==
260.709643942,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.62,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.72,% Clocks,,,0.00,5.34,
260.709643942,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C4,Backend_Bound,25.62,% Slots,,,0.00,5.06,
260.709643942,S1-C4,Retiring,54.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S1-C4,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.06,
260.709643942,S1-C4,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.34,<==
260.709643942,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.40,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.24,% Clocks,,,0.00,5.34,
260.709643942,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C5,Backend_Bound,65.35,% Slots,,,0.00,5.06,
260.709643942,S1-C5,Retiring,28.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S1-C5,Backend_Bound.Memory_Bound,48.60,% Slots,,,0.00,5.06,
260.709643942,S1-C5,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.06,
260.709643942,S1-C5,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.34,
260.709643942,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.01,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
260.709643942,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.48,% Clocks,,,0.00,5.33,
260.709643942,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C6,Backend_Bound,42.96,% Slots,,,0.00,5.06,
260.709643942,S1-C6,Retiring,25.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
260.709643942,S1-C6,Backend_Bound.Memory_Bound,45.60,% Slots,,,0.00,5.06,
260.709643942,S1-C6,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.34,
260.709643942,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.73,% Clocks,,idq.ms_switches,0.00,5.35,
260.709643942,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
260.709643942,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
260.709643942,S1-C7,Backend_Bound,30.87,% Slots,,,0.00,5.34,<==
260.709643942,S1-C7,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.06,
260.709643942,S1-C7,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.06,
260.709643942,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
260.709643942,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.03,% Clocks,,,0.00,5.34,
260.709643942,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
260.709643942,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
260.709643942,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
262.1978183,S0-C0,Backend_Bound,20.26,% Slots,,,0.00,5.38,
262.1978183,S0-C0,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.11,
262.1978183,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.83,% Clocks,,arith.fpu_div_active,0.00,5.22,
262.1978183,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.65,% Clocks,,,0.00,5.38,<==
262.1978183,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C1,Backend_Bound,14.54,% Slots,,,0.00,5.38,
262.1978183,S0-C1,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.11,
262.1978183,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.18,% Clocks,,,0.00,5.38,<==
262.1978183,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C2,Backend_Bound,28.43,% Slots,,,0.00,5.38,
262.1978183,S0-C2,Backend_Bound.Core_Bound,20.96,% Slots,,,0.00,5.1,
262.1978183,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.89,% Clocks,,,0.00,5.38,<==
262.1978183,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C3,Frontend_Bound,20.27,% Slots,,,0.00,5.38,
262.1978183,S0-C3,Backend_Bound,44.47,% Slots,,,0.00,5.38,
262.1978183,S0-C3,Retiring,13.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
262.1978183,S0-C3,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.38,
262.1978183,S0-C3,Backend_Bound.Memory_Bound,33.83,% Slots,,,0.00,5.11,<==
262.1978183,S0-C3,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.11,
262.1978183,S0-C3,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.11,
262.1978183,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.21,
262.1978183,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C4,Backend_Bound,63.85,% Slots,,,0.00,5.39,
262.1978183,S0-C4,Backend_Bound.Memory_Bound,66.66,% Slots,,,0.00,5.1,
262.1978183,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,<==
262.1978183,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C5,Backend_Bound,66.36,% Slots,,,0.00,5.39,<==
262.1978183,S0-C5,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
262.1978183,S0-C5,Retiring.Microcode_Sequencer,10.24,% Slots,,idq.ms_uops,0.00,5.11,
262.1978183,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.85,% Clocks,,idq.ms_switches,0.00,5.21,
262.1978183,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C6,Backend_Bound,49.16,% Slots,,,0.00,5.38,
262.1978183,S0-C6,Backend_Bound.Memory_Bound,35.47,% Slots,,,0.00,5.11,
262.1978183,S0-C6,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.11,
262.1978183,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,30.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
262.1978183,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.71,% Clocks,,,0.00,5.38,
262.1978183,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C7,Backend_Bound,18.00,% Slots,,,0.00,5.38,
262.1978183,S0-C7,Backend_Bound.Core_Bound,11.93,% Slots,,,0.00,5.1,<==
262.1978183,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.91,% Clocks,,arith.fpu_div_active,0.00,5.22,
262.1978183,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.78,% Clocks,,,0.00,5.38,
262.1978183,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
262.1978183,S1-C0,Backend_Bound,29.93,% Slots,,,0.00,5.38,<==
262.1978183,S1-C0,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.11,
262.1978183,S1-C0,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.11,
262.1978183,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
262.1978183,S1-C0-T0,Backend_Bound.Core_Bound.Divider,21.04,% Clocks,,arith.fpu_div_active,0.00,5.22,
262.1978183,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.82,% Clocks,,,0.00,5.37,
262.1978183,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C1,Backend_Bound,33.22,% Slots,,,0.00,5.38,
262.1978183,S1-C1,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.11,
262.1978183,S1-C1,Backend_Bound.Core_Bound,21.83,% Slots,,,0.00,5.11,
262.1978183,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.26,% Clocks,,,0.00,5.37,<==
262.1978183,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,5.38,
262.1978183,S1-C2,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.11,
262.1978183,S1-C2,Backend_Bound,19.74,% Slots,,,0.00,5.38,
262.1978183,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.86,% Core_Clocks,,,0.00,5.2,
262.1978183,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.41,% Core_Clocks,,,0.00,5.38,
262.1978183,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.49,% Clocks,,,0.00,5.38,<==
262.1978183,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C3,Frontend_Bound,30.95,% Slots,,,0.00,5.38,
262.1978183,S1-C3,Backend_Bound,13.51,% Slots,,,0.00,5.38,
262.1978183,S1-C3,Retiring,43.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
262.1978183,S1-C3,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.37,
262.1978183,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.38,
262.1978183,S1-C3,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,0.00,5.11,<==
262.1978183,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.11,
262.1978183,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.39,
262.1978183,S1-C4,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.1,
262.1978183,S1-C4,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.11,<==
262.1978183,S1-C4,Backend_Bound,34.85,% Slots,,,0.00,5.39,
262.1978183,S1-C4,Retiring,66.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
262.1978183,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.72,% Clocks,,idq.ms_switches,0.00,5.11,
262.1978183,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.28,% Core_Clocks,,,0.00,5.2,
262.1978183,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.41,% Core_Clocks,,,0.00,5.38,
262.1978183,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.55,% Clocks,,,0.00,5.37,
262.1978183,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C5,Frontend_Bound,30.21,% Slots,,,0.00,5.39,
262.1978183,S1-C5,Backend_Bound,31.91,% Slots,,,0.00,5.39,
262.1978183,S1-C5,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
262.1978183,S1-C5,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.38,
262.1978183,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.47,% Slots,,,0.00,5.39,
262.1978183,S1-C5,Backend_Bound.Memory_Bound,23.59,% Slots,,,0.00,5.1,<==
262.1978183,S1-C5,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.1,
262.1978183,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
262.1978183,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.31,% Clocks,,idq.ms_switches,0.00,5.11,
262.1978183,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.38,% Core_Clocks,,,0.00,5.2,
262.1978183,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.73,% Core_Clocks,,,0.00,5.37,
262.1978183,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.39,
262.1978183,S1-C6,Backend_Bound.Memory_Bound,96.26,% Slots,,,0.00,5.1,<==
262.1978183,S1-C6,Backend_Bound,48.97,% Slots,,,0.00,5.39,
262.1978183,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.64,% Core_Clocks,,,0.00,5.2,
262.1978183,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C7,Backend_Bound,24.64,% Slots,,,0.00,5.39,
262.1978183,S1-C7,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.11,<==
262.1978183,S1-C7-T0,Backend_Bound.Core_Bound.Divider,32.52,% Clocks,,arith.fpu_div_active,0.00,5.22,
262.1978183,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.89,% Clocks,,,0.00,5.37,
262.1978183,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
262.1978183,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
262.1978183,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
262.1978183,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
262.1978183,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
262.1978183,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
262.1978183,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
263.642274542,S0-C0,Frontend_Bound,20.13,% Slots,,,0.00,5.25,
263.642274542,S0-C0,Backend_Bound,36.61,% Slots,,,0.00,5.25,
263.642274542,S0-C0,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.25,
263.642274542,S0-C0,Backend_Bound.Core_Bound,86.51,% Slots,,,0.00,5.25,
263.642274542,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
263.642274542,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.71,% Clocks,,,0.00,5.26,<==
263.642274542,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C1,Frontend_Bound,24.04,% Slots,,,0.00,5.25,<==
263.642274542,S0-C1,Backend_Bound,19.23,% Slots,,,0.00,5.25,
263.642274542,S0-C1,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.25,
263.642274542,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
263.642274542,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
263.642274542,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C2,Bad_Speculation,12.73,% Slots,,,0.00,5.25,
263.642274542,S0-C2,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S0-C2,Backend_Bound,26.86,% Slots,,,0.00,5.25,<==
263.642274542,S0-C2,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.25,
263.642274542,S0-C2,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.25,
263.642274542,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.92,% Clocks,,,0.00,5.26,
263.642274542,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C3,Frontend_Bound,30.83,% Slots,,,0.00,5.25,
263.642274542,S0-C3,Backend_Bound,32.96,% Slots,,,0.00,5.25,<==
263.642274542,S0-C3,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.25,
263.642274542,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.25,
263.642274542,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.35,
263.642274542,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C4,Frontend_Bound,28.92,% Slots,,,0.00,5.25,
263.642274542,S0-C4,Bad_Speculation,12.29,% Slots,,,0.00,5.25,
263.642274542,S0-C4,Backend_Bound,19.96,% Slots,,,0.00,5.25,
263.642274542,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.25,<==
263.642274542,S0-C4,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.70,% Core_Clocks,,,0.00,5.26,
263.642274542,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.99,% Core_Clocks,,,0.00,5.26,
263.642274542,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C5,Frontend_Bound,21.46,% Slots,,,0.00,5.25,
263.642274542,S0-C5,Bad_Speculation,14.34,% Slots,,,0.00,5.25,
263.642274542,S0-C5,Backend_Bound,24.39,% Slots,,,0.00,5.25,
263.642274542,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.79,% Slots,,,0.00,5.25,
263.642274542,S0-C5,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S0-C5,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.25,<==
263.642274542,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.50,% Core_Clocks,,,0.00,5.25,
263.642274542,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.12,% Core_Clocks,,,0.00,5.27,
263.642274542,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C6,Frontend_Bound,24.44,% Slots,,,0.00,5.25,
263.642274542,S0-C6,Bad_Speculation,14.00,% Slots,,,0.00,5.25,
263.642274542,S0-C6,Backend_Bound,27.62,% Slots,,,0.00,5.25,
263.642274542,S0-C6,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S0-C6,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.25,
263.642274542,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.63,% Clocks,,,0.00,5.26,<==
263.642274542,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C7,Backend_Bound,30.83,% Slots,,,0.00,5.25,
263.642274542,S0-C7,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.25,
263.642274542,S0-C7,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.25,
263.642274542,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
263.642274542,S0-C7-T0,Backend_Bound.Core_Bound.Divider,27.51,% Clocks,,arith.fpu_div_active,0.00,5.26,
263.642274542,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.19,% Clocks,,,0.00,5.26,<==
263.642274542,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C0,Frontend_Bound,21.07,% Slots,,,0.00,5.25,
263.642274542,S1-C0,Backend_Bound,20.27,% Slots,,,0.00,5.25,
263.642274542,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.25,<==
263.642274542,S1-C0,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.25,
263.642274542,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.35,% Core_Clocks,,,0.00,5.26,
263.642274542,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.40,% Core_Clocks,,,0.00,5.26,
263.642274542,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.75,% Clocks,,,0.00,5.27,
263.642274542,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C1,Backend_Bound,57.48,% Slots,,,0.00,5.24,<==
263.642274542,S1-C1,Retiring,26.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
263.642274542,S1-C1,Backend_Bound.Memory_Bound,26.68,% Slots,,,0.00,5.24,
263.642274542,S1-C1,Backend_Bound.Core_Bound,30.81,% Slots,,,0.00,5.24,
263.642274542,S1-C1,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.26,
263.642274542,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.26,
263.642274542,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
263.642274542,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
263.642274542,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
263.642274542,S1-C2,Frontend_Bound,21.40,% Slots,,,0.00,5.25,
263.642274542,S1-C2,Bad_Speculation,12.67,% Slots,,,0.00,5.25,
263.642274542,S1-C2,Backend_Bound,36.09,% Slots,,,0.00,5.25,<==
263.642274542,S1-C2,Retiring,28.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
263.642274542,S1-C2,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S1-C2,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.25,
263.642274542,S1-C2,Backend_Bound.Core_Bound,19.07,% Slots,,,0.00,5.25,
263.642274542,S1-C2,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.25,
263.642274542,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.58,% Clocks,,idq.ms_switches,0.00,5.26,
263.642274542,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
263.642274542,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.22,% Clocks,,,0.00,5.26,
263.642274542,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C3,Frontend_Bound,33.84,% Slots,,,0.00,5.25,
263.642274542,S1-C3,Backend_Bound,14.54,% Slots,,,0.00,5.25,
263.642274542,S1-C3,Retiring,35.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
263.642274542,S1-C3,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.25,
263.642274542,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.25,
263.642274542,S1-C3,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.25,
263.642274542,S1-C3,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.25,<==
263.642274542,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.26,
263.642274542,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
263.642274542,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.26,
263.642274542,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C5,Frontend_Bound,29.95,% Slots,,,0.00,5.25,<==
263.642274542,S1-C5,Bad_Speculation,11.15,% Slots,,,0.00,5.25,
263.642274542,S1-C5,Backend_Bound,27.89,% Slots,,,0.00,5.25,
263.642274542,S1-C5,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.25,
263.642274542,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.10,% Slots,,,0.00,5.25,
263.642274542,S1-C5,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S1-C5,Backend_Bound.Memory_Bound,38.83,% Slots,,,0.00,5.25,
263.642274542,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.26,
263.642274542,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
263.642274542,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.11,% Core_Clocks,,,0.00,5.26,
263.642274542,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
263.642274542,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
263.642274542,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C6,Frontend_Bound,29.04,% Slots,,,0.00,5.25,<==
263.642274542,S1-C6,Bad_Speculation,12.75,% Slots,,,0.00,5.25,
263.642274542,S1-C6,Backend_Bound,21.00,% Slots,,,0.00,5.25,
263.642274542,S1-C6,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.25,
263.642274542,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.94,% Slots,,,0.00,5.25,
263.642274542,S1-C6,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.25,
263.642274542,S1-C6,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.25,
263.642274542,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.26,
263.642274542,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
263.642274542,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
263.642274542,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C7,Backend_Bound,28.29,% Slots,,,0.00,5.26,
263.642274542,S1-C7,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.26,
263.642274542,S1-C7-T0,Backend_Bound.Core_Bound.Divider,23.47,% Clocks,,arith.fpu_div_active,0.00,5.26,
263.642274542,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.90,% Clocks,,,0.00,5.26,<==
263.642274542,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
263.642274542,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
265.117562685,S0-C0,Frontend_Bound,23.37,% Slots,,,0.00,5.14,
265.117562685,S0-C0,Bad_Speculation,12.30,% Slots,,,0.00,5.14,
265.117562685,S0-C0,Backend_Bound,25.03,% Slots,,,0.00,5.14,
265.117562685,S0-C0,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.14,
265.117562685,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.14,
265.117562685,S0-C0,Bad_Speculation.Branch_Mispredicts,12.18,% Slots,,br_misp_retired.all_branches,0.00,5.14,
265.117562685,S0-C0,Backend_Bound.Memory_Bound,19.49,% Slots,,,0.00,5.14,
265.117562685,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
265.117562685,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.18,% Core_Clocks,,,0.00,5.36,
265.117562685,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.01,% Core_Clocks,,,0.00,5.15,
265.117562685,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
265.117562685,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
265.117562685,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C1,Frontend_Bound,36.20,% Slots,,,0.00,5.15,
265.117562685,S0-C1,Bad_Speculation,14.44,% Slots,,,0.00,5.15,
265.117562685,S0-C1,Backend_Bound,18.00,% Slots,,,0.00,5.15,
265.117562685,S0-C1,Frontend_Bound.Frontend_Latency,21.94,% Slots,,rs_events.empty_end,0.00,5.15,
265.117562685,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.15,
265.117562685,S0-C1,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.15,
265.117562685,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
265.117562685,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.89,% Core_Clocks,,,0.00,5.36,
265.117562685,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C2,Frontend_Bound,29.03,% Slots,,,0.00,5.15,
265.117562685,S0-C2,Bad_Speculation,19.84,% Slots,,,0.00,5.15,
265.117562685,S0-C2,Backend_Bound,10.92,% Slots,,,0.00,5.15,
265.117562685,S0-C2,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.15,
265.117562685,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.15,
265.117562685,S0-C2,Bad_Speculation.Branch_Mispredicts,19.69,% Slots,,br_misp_retired.all_branches,0.00,5.15,
265.117562685,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.22,
265.117562685,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
265.117562685,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.48,% Core_Clocks,,,0.00,5.37,
265.117562685,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.90,% Core_Clocks,,,0.00,5.15,
265.117562685,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C3,Frontend_Bound,26.05,% Slots,,,0.00,5.15,
265.117562685,S0-C3,Backend_Bound,18.36,% Slots,,,0.00,5.15,
265.117562685,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.15,<==
265.117562685,S0-C3,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.15,
265.117562685,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.87,% Core_Clocks,,,0.00,5.37,
265.117562685,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.84,% Core_Clocks,,,0.00,5.15,
265.117562685,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
265.117562685,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
265.117562685,S0-C4,Bad_Speculation,14.06,% Slots,,,0.00,5.15,
265.117562685,S0-C4,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.15,
265.117562685,S0-C4,Backend_Bound,46.55,% Slots,,,0.00,5.15,
265.117562685,S0-C4,Backend_Bound.Memory_Bound,34.54,% Slots,,,0.00,5.15,<==
265.117562685,S0-C4,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.15,
265.117562685,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
265.117562685,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
265.117562685,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.24,% Clocks,,,0.00,5.14,
265.117562685,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C5,Frontend_Bound,20.80,% Slots,,,0.00,5.14,
265.117562685,S0-C5,Bad_Speculation,15.17,% Slots,,,0.00,5.14,
265.117562685,S0-C5,Backend_Bound,40.22,% Slots,,,0.00,5.14,<==
265.117562685,S0-C5,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.14,
265.117562685,S0-C5,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.14,
265.117562685,S0-C5,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,5.14,
265.117562685,S0-C5,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.14,
265.117562685,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.21,
265.117562685,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
265.117562685,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
265.117562685,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C6,Frontend_Bound,35.63,% Slots,,,0.00,5.15,
265.117562685,S0-C6,Bad_Speculation,12.88,% Slots,,,0.00,5.15,
265.117562685,S0-C6,Backend_Bound,22.96,% Slots,,,0.00,5.15,
265.117562685,S0-C6,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.15,
265.117562685,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.15,
265.117562685,S0-C6,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.15,
265.117562685,S0-C6,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.15,
265.117562685,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.42,
265.117562685,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
265.117562685,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
265.117562685,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
265.117562685,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C7,Frontend_Bound,25.77,% Slots,,,0.00,5.15,
265.117562685,S0-C7,Bad_Speculation,20.91,% Slots,,,0.00,5.15,
265.117562685,S0-C7,Backend_Bound,15.03,% Slots,,,0.00,5.15,
265.117562685,S0-C7,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.15,
265.117562685,S0-C7,Bad_Speculation.Branch_Mispredicts,20.71,% Slots,,br_misp_retired.all_branches,0.00,5.15,
265.117562685,S0-C7,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.15,
265.117562685,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.42,
265.117562685,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
265.117562685,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
265.117562685,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
265.117562685,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C0,Backend_Bound,16.71,% Slots,,,0.00,5.14,
265.117562685,S1-C0,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.14,
265.117562685,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.73,% Clocks,,,0.00,5.15,<==
265.117562685,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C1,Frontend_Bound,34.32,% Slots,,,0.00,5.14,<==
265.117562685,S1-C1,Bad_Speculation,18.83,% Slots,,,0.00,5.14,
265.117562685,S1-C1,Frontend_Bound.Frontend_Latency,19.40,% Slots,,rs_events.empty_end,0.00,5.14,
265.117562685,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.14,
265.117562685,S1-C1,Bad_Speculation.Branch_Mispredicts,18.58,% Slots,,br_misp_retired.all_branches,0.00,5.14,
265.117562685,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.42,
265.117562685,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
265.117562685,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.83,% Core_Clocks,,,0.00,5.37,
265.117562685,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C2,Frontend_Bound,30.74,% Slots,,,0.00,5.15,
265.117562685,S1-C2,Bad_Speculation,18.60,% Slots,,,0.00,5.15,
265.117562685,S1-C2,Backend_Bound,13.01,% Slots,,,0.00,5.15,
265.117562685,S1-C2,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.15,
265.117562685,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.15,
265.117562685,S1-C2,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,5.15,
265.117562685,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.43,
265.117562685,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
265.117562685,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.17,% Core_Clocks,,,0.00,5.36,
265.117562685,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.16,% Core_Clocks,,,0.00,5.15,
265.117562685,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C3,Frontend_Bound,33.71,% Slots,,,0.00,5.14,
265.117562685,S1-C3,Bad_Speculation,12.25,% Slots,,,0.00,5.14,
265.117562685,S1-C3,Backend_Bound,18.17,% Slots,,,0.00,5.14,
265.117562685,S1-C3,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.14,<==
265.117562685,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.14,
265.117562685,S1-C3,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.14,
265.117562685,S1-C3,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.14,
265.117562685,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.42,
265.117562685,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
265.117562685,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
265.117562685,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C4,Backend_Bound,19.92,% Slots,,,0.00,5.14,
265.117562685,S1-C4,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.14,<==
265.117562685,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C5,Frontend_Bound,36.58,% Slots,,,0.00,5.14,
265.117562685,S1-C5,Bad_Speculation,22.59,% Slots,,,0.00,5.14,
265.117562685,S1-C5,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.14,
265.117562685,S1-C5,Bad_Speculation.Branch_Mispredicts,22.32,% Slots,,br_misp_retired.all_branches,0.00,5.14,
265.117562685,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.42,
265.117562685,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
265.117562685,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C6,Frontend_Bound,39.45,% Slots,,,0.00,5.14,<==
265.117562685,S1-C6,Bad_Speculation,15.78,% Slots,,,0.00,5.14,
265.117562685,S1-C6,Backend_Bound,10.50,% Slots,,,0.00,5.14,
265.117562685,S1-C6,Frontend_Bound.Frontend_Latency,25.45,% Slots,,rs_events.empty_end,0.00,5.14,
265.117562685,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.68,% Slots,,,0.00,5.14,
265.117562685,S1-C6,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.14,
265.117562685,S1-C6,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.14,
265.117562685,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.42,
265.117562685,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
265.117562685,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.13,% Core_Clocks,,,0.00,5.37,
265.117562685,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
265.117562685,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
265.117562685,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C7,Frontend_Bound,32.03,% Slots,,,0.00,5.14,
265.117562685,S1-C7,Backend_Bound,31.65,% Slots,,,0.00,5.14,
265.117562685,S1-C7,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.14,
265.117562685,S1-C7,Backend_Bound.Memory_Bound,16.28,% Slots,,,0.00,5.14,
265.117562685,S1-C7,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.14,
265.117562685,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.42,
265.117562685,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,<==
265.117562685,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
265.117562685,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
265.117562685,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
265.117562685,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
265.117562685,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
266.641298288,S0-C0,Backend_Bound,39.66,% Slots,,,0.00,5.25,
266.641298288,S0-C0,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.25,
266.641298288,S0-C0,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.25,
266.641298288,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
266.641298288,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.98,% Clocks,,,0.00,5.24,
266.641298288,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C1,Frontend_Bound,22.48,% Slots,,,0.00,5.25,
266.641298288,S0-C1,Bad_Speculation,15.12,% Slots,,,0.00,5.25,
266.641298288,S0-C1,Backend_Bound,32.72,% Slots,,,0.00,5.25,
266.641298288,S0-C1,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
266.641298288,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
266.641298288,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S0-C2,Frontend_Bound,34.08,% Slots,,,0.00,5.25,
266.641298288,S0-C2,Bad_Speculation,16.98,% Slots,,,0.00,5.25,
266.641298288,S0-C2,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S0-C2,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.25,
266.641298288,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
266.641298288,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C3,Frontend_Bound,20.50,% Slots,,,0.00,5.25,
266.641298288,S0-C3,Backend_Bound,41.66,% Slots,,,0.00,5.25,
266.641298288,S0-C3,Retiring,34.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
266.641298288,S0-C3,Frontend_Bound.Frontend_Latency,16.44,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S0-C3,Retiring.Microcode_Sequencer,1.45,% Slots,,idq.ms_uops,0.00,5.25,
266.641298288,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.28,% Clocks,,idq.ms_switches,0.00,5.25,
266.641298288,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
266.641298288,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S0-C4,Frontend_Bound,28.79,% Slots,,,0.00,5.25,
266.641298288,S0-C4,Bad_Speculation,13.40,% Slots,,,0.00,5.25,
266.641298288,S0-C4,Backend_Bound,10.09,% Slots,,,0.00,5.25,
266.641298288,S0-C4,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S0-C4,Bad_Speculation.Branch_Mispredicts,13.18,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
266.641298288,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C5,Frontend_Bound,27.38,% Slots,,,0.00,5.25,
266.641298288,S0-C5,Bad_Speculation,11.33,% Slots,,,0.00,5.25,
266.641298288,S0-C5,Backend_Bound,32.08,% Slots,,,0.00,5.25,
266.641298288,S0-C5,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S0-C5,Bad_Speculation.Branch_Mispredicts,11.08,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C5,Backend_Bound.Memory_Bound,34.53,% Slots,,,0.00,5.25,
266.641298288,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.24,
266.641298288,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
266.641298288,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
266.641298288,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C6,Frontend_Bound,29.18,% Slots,,,0.00,5.25,
266.641298288,S0-C6,Bad_Speculation,13.03,% Slots,,,0.00,5.25,
266.641298288,S0-C6,Backend_Bound,29.19,% Slots,,,0.00,5.25,
266.641298288,S0-C6,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.25,
266.641298288,S0-C6,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C6,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.25,<==
266.641298288,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.24,
266.641298288,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
266.641298288,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.44,% Core_Clocks,,,0.00,5.29,
266.641298288,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.41,% Core_Clocks,,,0.00,5.25,
266.641298288,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
266.641298288,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
266.641298288,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C7,Frontend_Bound,30.41,% Slots,,,0.00,5.25,
266.641298288,S0-C7,Bad_Speculation,14.22,% Slots,,,0.00,5.25,
266.641298288,S0-C7,Backend_Bound,23.42,% Slots,,,0.00,5.25,
266.641298288,S0-C7,Frontend_Bound.Frontend_Latency,25.31,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.25,
266.641298288,S0-C7,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S0-C7,Backend_Bound.Memory_Bound,15.63,% Slots,,,0.00,5.25,
266.641298288,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.25,
266.641298288,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,<==
266.641298288,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.16,% Core_Clocks,,,0.00,5.3,
266.641298288,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.99,% Core_Clocks,,,0.00,5.26,
266.641298288,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
266.641298288,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
266.641298288,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C0,Frontend_Bound,24.13,% Slots,,,0.00,5.25,
266.641298288,S1-C0,Bad_Speculation,12.03,% Slots,,,0.00,5.25,
266.641298288,S1-C0,Backend_Bound,34.01,% Slots,,,0.00,5.25,
266.641298288,S1-C0,Frontend_Bound.Frontend_Latency,17.13,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S1-C0,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S1-C0,Backend_Bound.Memory_Bound,46.90,% Slots,,,0.00,5.25,
266.641298288,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.25,
266.641298288,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
266.641298288,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
266.641298288,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C1,Backend_Bound,35.29,% Slots,,,0.00,5.25,
266.641298288,S1-C1,Backend_Bound.Memory_Bound,20.33,% Slots,,,0.00,5.25,
266.641298288,S1-C1,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.25,
266.641298288,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
266.641298288,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.13,% Clocks,,,0.00,5.25,
266.641298288,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C2,Frontend_Bound,23.01,% Slots,,,0.00,5.25,
266.641298288,S1-C2,Bad_Speculation,15.45,% Slots,,,0.00,5.25,
266.641298288,S1-C2,Backend_Bound,26.74,% Slots,,,0.00,5.25,
266.641298288,S1-C2,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S1-C2,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.25,
266.641298288,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.80,% Clocks,,,0.00,5.25,<==
266.641298288,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S1-C3,Frontend_Bound,34.82,% Slots,,,0.00,5.25,
266.641298288,S1-C3,Bad_Speculation,10.86,% Slots,,,0.00,5.25,
266.641298288,S1-C3,Backend_Bound,11.77,% Slots,,,0.00,5.25,
266.641298288,S1-C3,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S1-C3,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,<==
266.641298288,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S1-C4,Frontend_Bound,20.23,% Slots,,,0.00,5.25,
266.641298288,S1-C4,Backend_Bound,43.53,% Slots,,,0.00,5.25,
266.641298288,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.59,% Slots,,,0.00,5.25,
266.641298288,S1-C4,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.25,
266.641298288,S1-C4,Backend_Bound.Core_Bound,25.93,% Slots,,,0.00,5.25,
266.641298288,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.46,% Core_Clocks,,,0.00,5.25,
266.641298288,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
266.641298288,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
266.641298288,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.04,% Clocks,,,0.00,5.25,<==
266.641298288,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C5,Frontend_Bound,26.77,% Slots,,,0.00,5.25,
266.641298288,S1-C5,Bad_Speculation,13.57,% Slots,,,0.00,5.25,
266.641298288,S1-C5,Backend_Bound,31.03,% Slots,,,0.00,5.25,
266.641298288,S1-C5,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S1-C5,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S1-C5,Backend_Bound.Memory_Bound,27.39,% Slots,,,0.00,5.25,<==
266.641298288,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.25,
266.641298288,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
266.641298288,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
266.641298288,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
266.641298288,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C6,Frontend_Bound,26.45,% Slots,,,0.00,5.25,
266.641298288,S1-C6,Bad_Speculation,11.78,% Slots,,,0.00,5.25,
266.641298288,S1-C6,Backend_Bound,25.63,% Slots,,,0.00,5.25,
266.641298288,S1-C6,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.25,
266.641298288,S1-C6,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.25,
266.641298288,S1-C6,Backend_Bound.Memory_Bound,20.38,% Slots,,,0.00,5.25,
266.641298288,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,<==
266.641298288,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
266.641298288,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
266.641298288,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S1-C7,Frontend_Bound,27.53,% Slots,,,0.00,5.25,
266.641298288,S1-C7,Backend_Bound,21.99,% Slots,,,0.00,5.25,
266.641298288,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.25,<==
266.641298288,S1-C7,Backend_Bound.Memory_Bound,20.96,% Slots,,,0.00,5.25,
266.641298288,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.11,% Core_Clocks,,,0.00,5.3,
266.641298288,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.36,% Core_Clocks,,,0.00,5.24,
266.641298288,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
266.641298288,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
266.641298288,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
266.641298288,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
266.641298288,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
268.234604612,S0-C0,Backend_Bound,46.29,% Slots,,,0.00,5.27,
268.234604612,S0-C0,Backend_Bound.Memory_Bound,35.40,% Slots,,,0.00,5.27,
268.234604612,S0-C0,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.27,
268.234604612,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
268.234604612,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.78,% Clocks,,,0.00,5.27,
268.234604612,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C1,Frontend_Bound,31.74,% Slots,,,0.00,5.27,
268.234604612,S0-C1,Bad_Speculation,13.43,% Slots,,,0.00,5.27,
268.234604612,S0-C1,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S0-C1,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
268.234604612,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C2,Frontend_Bound,28.93,% Slots,,,0.00,5.27,
268.234604612,S0-C2,Bad_Speculation,13.78,% Slots,,,0.00,5.27,
268.234604612,S0-C2,Backend_Bound,22.38,% Slots,,,0.00,5.27,
268.234604612,S0-C2,Retiring,25.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S0-C2,Frontend_Bound.Frontend_Latency,22.37,% Slots,,rs_events.empty_end,0.00,5.27,<==
268.234604612,S0-C2,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C2,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.27,
268.234604612,S0-C2,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.27,
268.234604612,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.27,
268.234604612,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
268.234604612,S0-C3,Frontend_Bound,34.13,% Slots,,,0.00,5.27,
268.234604612,S0-C3,Bad_Speculation,15.89,% Slots,,,0.00,5.27,
268.234604612,S0-C3,Backend_Bound,15.91,% Slots,,,0.00,5.27,
268.234604612,S0-C3,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S0-C3,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S0-C3,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C3,Backend_Bound.Memory_Bound,10.04,% Slots,,,0.00,5.27,
268.234604612,S0-C3,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.27,
268.234604612,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.27,
268.234604612,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
268.234604612,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
268.234604612,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C4,Frontend_Bound,24.94,% Slots,,,0.00,5.27,
268.234604612,S0-C4,Bad_Speculation,13.64,% Slots,,,0.00,5.27,
268.234604612,S0-C4,Backend_Bound,34.76,% Slots,,,0.00,5.27,
268.234604612,S0-C4,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S0-C4,Bad_Speculation.Branch_Mispredicts,13.23,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C4,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.27,
268.234604612,S0-C4,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.27,
268.234604612,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.27,
268.234604612,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
268.234604612,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
268.234604612,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
268.234604612,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.71,% Clocks,,,0.00,5.27,
268.234604612,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C5,Frontend_Bound,34.30,% Slots,,,0.00,5.27,
268.234604612,S0-C5,Bad_Speculation,16.08,% Slots,,,0.00,5.27,
268.234604612,S0-C5,Backend_Bound,16.61,% Slots,,,0.00,5.27,
268.234604612,S0-C5,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.27,
268.234604612,S0-C5,Bad_Speculation.Branch_Mispredicts,15.87,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
268.234604612,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.86,% Core_Clocks,,,0.00,5.27,
268.234604612,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C6,Frontend_Bound,26.97,% Slots,,,0.00,5.27,
268.234604612,S0-C6,Bad_Speculation,16.07,% Slots,,,0.00,5.27,
268.234604612,S0-C6,Backend_Bound,26.07,% Slots,,,0.00,5.27,
268.234604612,S0-C6,Retiring,26.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S0-C6,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S0-C6,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C6,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.27,
268.234604612,S0-C6,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.27,
268.234604612,S0-C6,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.27,
268.234604612,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.27,
268.234604612,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
268.234604612,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.90,% Clocks,,,0.00,5.27,
268.234604612,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C7,Frontend_Bound,29.87,% Slots,,,0.00,5.27,
268.234604612,S0-C7,Bad_Speculation,18.74,% Slots,,,0.00,5.27,
268.234604612,S0-C7,Backend_Bound,14.72,% Slots,,,0.00,5.27,
268.234604612,S0-C7,Retiring,34.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S0-C7,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.27,
268.234604612,S0-C7,Bad_Speculation.Branch_Mispredicts,17.04,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S0-C7,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.27,
268.234604612,S0-C7,Retiring.Microcode_Sequencer,1.98,% Slots,,idq.ms_uops,0.00,5.27,<==
268.234604612,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
268.234604612,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,,idq.ms_switches,0.00,5.28,
268.234604612,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.13,% Core_Clocks,,,0.00,5.27,
268.234604612,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C0,Frontend_Bound,31.89,% Slots,,,0.00,5.27,
268.234604612,S1-C0,Bad_Speculation,11.51,% Slots,,,0.00,5.27,
268.234604612,S1-C0,Backend_Bound,19.68,% Slots,,,0.00,5.27,
268.234604612,S1-C0,Retiring,36.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S1-C0,Frontend_Bound.Frontend_Latency,23.51,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S1-C0,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S1-C0,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.27,
268.234604612,S1-C0,Retiring.Microcode_Sequencer,3.23,% Slots,,idq.ms_uops,0.00,5.27,<==
268.234604612,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
268.234604612,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.53,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.85,% Clocks,,,0.00,5.26,
268.234604612,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C1,Backend_Bound,28.62,% Slots,,,0.00,5.27,
268.234604612,S1-C1,Backend_Bound.Memory_Bound,18.64,% Slots,,,0.00,5.27,<==
268.234604612,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
268.234604612,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C2,Backend_Bound,37.42,% Slots,,,0.00,5.27,<==
268.234604612,S1-C2,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.27,
268.234604612,S1-C2,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.27,
268.234604612,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,30.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
268.234604612,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C3,Frontend_Bound,24.68,% Slots,,,0.00,5.27,
268.234604612,S1-C3,Bad_Speculation,13.28,% Slots,,,0.00,5.27,
268.234604612,S1-C3,Backend_Bound,21.28,% Slots,,,0.00,5.27,
268.234604612,S1-C3,Retiring,39.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S1-C3,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.27,
268.234604612,S1-C3,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S1-C3,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.27,
268.234604612,S1-C3,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.27,<==
268.234604612,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
268.234604612,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.08,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
268.234604612,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
268.234604612,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C4,Frontend_Bound,23.93,% Slots,,,0.00,5.27,
268.234604612,S1-C4,Bad_Speculation,14.06,% Slots,,,0.00,5.27,
268.234604612,S1-C4,Backend_Bound,27.73,% Slots,,,0.00,5.27,
268.234604612,S1-C4,Retiring,30.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S1-C4,Frontend_Bound.Frontend_Latency,20.04,% Slots,,rs_events.empty_end,0.00,5.26,
268.234604612,S1-C4,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S1-C4,Backend_Bound.Memory_Bound,30.78,% Slots,,,0.00,5.26,
268.234604612,S1-C4,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.27,<==
268.234604612,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
268.234604612,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.64,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
268.234604612,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
268.234604612,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C5,Bad_Speculation,10.52,% Slots,,,0.00,5.27,
268.234604612,S1-C5,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S1-C5,Backend_Bound,41.40,% Slots,,,0.00,5.27,
268.234604612,S1-C5,Backend_Bound.Memory_Bound,26.22,% Slots,,,0.00,5.27,<==
268.234604612,S1-C5,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,5.27,
268.234604612,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
268.234604612,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.91,% Clocks,,,0.00,5.27,
268.234604612,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C6,Backend_Bound,45.50,% Slots,,,0.00,5.27,
268.234604612,S1-C6,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.27,
268.234604612,S1-C6,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.27,
268.234604612,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,25.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
268.234604612,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.71,% Clocks,,,0.00,5.27,
268.234604612,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C7,Frontend_Bound,31.53,% Slots,,,0.00,5.27,
268.234604612,S1-C7,Bad_Speculation,10.33,% Slots,,,0.00,5.27,
268.234604612,S1-C7,Backend_Bound,27.59,% Slots,,,0.00,5.27,
268.234604612,S1-C7,Retiring,28.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
268.234604612,S1-C7,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.27,<==
268.234604612,S1-C7,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.27,
268.234604612,S1-C7,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.27,
268.234604612,S1-C7,Retiring.Microcode_Sequencer,2.31,% Slots,,idq.ms_uops,0.00,5.27,
268.234604612,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.27,
268.234604612,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
268.234604612,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,0.00,5.27,
268.234604612,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
268.234604612,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
268.234604612,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
268.234604612,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
268.234604612,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
268.234604612,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
269.703010545,S0-C0,Backend_Bound,33.79,% Slots,,,0.00,5.17,
269.703010545,S0-C0,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.16,
269.703010545,S0-C0,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.16,<==
269.703010545,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C1,Frontend_Bound,22.39,% Slots,,,0.00,5.17,
269.703010545,S0-C1,Backend_Bound,27.91,% Slots,,,0.00,5.17,
269.703010545,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.17,
269.703010545,S0-C1,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.16,
269.703010545,S0-C1,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.16,<==
269.703010545,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.13,% Core_Clocks,,,0.00,5.18,
269.703010545,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.24,% Core_Clocks,,,0.00,5.45,
269.703010545,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
269.703010545,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C2,Frontend_Bound,21.57,% Slots,,,0.00,5.18,
269.703010545,S0-C2,Backend_Bound,30.67,% Slots,,,0.00,5.18,<==
269.703010545,S0-C2,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.17,
269.703010545,S0-C2,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.17,
269.703010545,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S0-C3,Frontend_Bound,25.66,% Slots,,,0.00,5.17,
269.703010545,S0-C3,Backend_Bound,39.65,% Slots,,,0.00,5.17,<==
269.703010545,S0-C3,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
269.703010545,S0-C3,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.17,
269.703010545,S0-C3,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.17,
269.703010545,S0-C3,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.17,
269.703010545,S0-C3,Retiring.Microcode_Sequencer,3.05,% Slots,,idq.ms_uops,0.00,5.17,
269.703010545,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.18,
269.703010545,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
269.703010545,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.34,% Clocks,,idq.ms_switches,0.00,5.18,
269.703010545,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
269.703010545,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C4,Backend_Bound,52.01,% Slots,,,0.00,5.17,
269.703010545,S0-C4,Backend_Bound.Memory_Bound,37.39,% Slots,,,0.00,5.16,<==
269.703010545,S0-C4,Backend_Bound.Core_Bound,14.62,% Slots,,,0.00,5.16,
269.703010545,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C5,Backend_Bound,39.04,% Slots,,,0.00,5.18,
269.703010545,S0-C5,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.17,
269.703010545,S0-C5,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.17,
269.703010545,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
269.703010545,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S0-C6,Frontend_Bound,23.49,% Slots,,,0.00,5.18,
269.703010545,S0-C6,Bad_Speculation,14.72,% Slots,,,0.00,5.18,
269.703010545,S0-C6,Backend_Bound,21.74,% Slots,,,0.00,5.18,
269.703010545,S0-C6,Frontend_Bound.Frontend_Bandwidth,28.84,% Slots,,,0.00,5.18,
269.703010545,S0-C6,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.17,
269.703010545,S0-C6,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.16,
269.703010545,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.51,% Core_Clocks,,,0.00,5.45,<==
269.703010545,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C7,Backend_Bound,45.18,% Slots,,,0.00,5.18,<==
269.703010545,S0-C7,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.17,
269.703010545,S0-C7,Backend_Bound.Core_Bound,21.97,% Slots,,,0.00,5.17,
269.703010545,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
269.703010545,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.09,% Clocks,,,0.00,5.17,
269.703010545,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S1-C0,Backend_Bound,26.78,% Slots,,,0.00,5.17,
269.703010545,S1-C0,Backend_Bound.Memory_Bound,38.90,% Slots,,,0.00,5.17,
269.703010545,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
269.703010545,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
269.703010545,S1-C1,Frontend_Bound,30.92,% Slots,,,0.00,5.17,
269.703010545,S1-C1,Backend_Bound,28.07,% Slots,,,0.00,5.17,
269.703010545,S1-C1,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.17,
269.703010545,S1-C1,Backend_Bound.Memory_Bound,20.79,% Slots,,,0.00,5.17,
269.703010545,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.18,
269.703010545,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,<==
269.703010545,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
269.703010545,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C2,Backend_Bound,28.69,% Slots,,,0.00,5.18,
269.703010545,S1-C2,Backend_Bound.Memory_Bound,20.78,% Slots,,,0.00,5.18,
269.703010545,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
269.703010545,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C3,Backend_Bound,22.26,% Slots,,,0.00,5.17,
269.703010545,S1-C3,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.17,<==
269.703010545,S1-C3-T0,Backend_Bound.Core_Bound.Divider,30.16,% Clocks,,arith.fpu_div_active,0.00,5.17,
269.703010545,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.80,% Clocks,,,0.00,5.18,
269.703010545,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C4,Backend_Bound,43.92,% Slots,,,0.00,5.18,
269.703010545,S1-C4,Backend_Bound.Memory_Bound,29.00,% Slots,,,0.00,5.17,
269.703010545,S1-C4,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.17,
269.703010545,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
269.703010545,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C5,Backend_Bound,48.29,% Slots,,,0.00,5.18,
269.703010545,S1-C5,Backend_Bound.Memory_Bound,29.29,% Slots,,,0.00,5.17,
269.703010545,S1-C5,Backend_Bound.Core_Bound,19.00,% Slots,,,0.00,5.17,
269.703010545,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,21.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
269.703010545,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
269.703010545,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C6,Frontend_Bound,24.09,% Slots,,,0.00,5.18,<==
269.703010545,S1-C6,Backend_Bound,20.08,% Slots,,,0.00,5.18,
269.703010545,S1-C6,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.17,
269.703010545,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C7,Frontend_Bound,32.07,% Slots,,,0.00,5.18,
269.703010545,S1-C7,Bad_Speculation,16.09,% Slots,,,0.00,5.18,
269.703010545,S1-C7,Backend_Bound,24.02,% Slots,,,0.00,5.18,
269.703010545,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.18,
269.703010545,S1-C7,Bad_Speculation.Branch_Mispredicts,15.64,% Slots,,br_misp_retired.all_branches,0.00,5.17,
269.703010545,S1-C7,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.17,
269.703010545,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.07,% Core_Clocks,,,0.00,5.45,<==
269.703010545,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
269.703010545,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
269.703010545,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
269.703010545,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
269.703010545,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
271.224252742,S0-C0,Backend_Bound,62.32,% Slots,,,0.00,5.27,
271.224252742,S0-C0,Backend_Bound.Memory_Bound,49.37,% Slots,,,0.00,5.27,<==
271.224252742,S0-C0,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.27,
271.224252742,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,25.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
271.224252742,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
271.224252742,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S0-C1,Bad_Speculation,14.58,% Slots,,,0.00,5.27,
271.224252742,S0-C1,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.27,
271.224252742,S0-C1,Backend_Bound,39.34,% Slots,,,0.00,5.27,
271.224252742,S0-C1,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.27,
271.224252742,S0-C1,Backend_Bound.Core_Bound,28.55,% Slots,,,0.00,5.27,
271.224252742,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
271.224252742,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.86,% Clocks,,,0.00,5.2,<==
271.224252742,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S0-C2,Backend_Bound,57.14,% Slots,,,0.00,5.27,
271.224252742,S0-C2,Backend_Bound.Memory_Bound,40.77,% Slots,,,0.00,5.27,
271.224252742,S0-C2,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.27,
271.224252742,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
271.224252742,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
271.224252742,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.27,
271.224252742,S0-C3,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.27,
271.224252742,S0-C3,Backend_Bound.Memory_Bound,11.59,% Slots,,,0.00,5.27,
271.224252742,S0-C3,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.27,
271.224252742,S0-C3,Bad_Speculation,12.10,% Slots,,,0.00,5.27,
271.224252742,S0-C3,Backend_Bound,25.97,% Slots,,,0.00,5.27,<==
271.224252742,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.66,% Core_Clocks,,,0.00,5.27,
271.224252742,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
271.224252742,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S0-C4,Bad_Speculation,11.77,% Slots,,,0.00,5.27,
271.224252742,S0-C4,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.27,
271.224252742,S0-C4,Backend_Bound,39.46,% Slots,,,0.00,5.27,
271.224252742,S0-C4,Backend_Bound.Memory_Bound,16.33,% Slots,,,0.00,5.27,
271.224252742,S0-C4,Backend_Bound.Core_Bound,23.13,% Slots,,,0.00,5.27,<==
271.224252742,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
271.224252742,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
271.224252742,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S0-C5,Backend_Bound,32.55,% Slots,,,0.00,5.27,
271.224252742,S0-C5,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.27,
271.224252742,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.53,% Clocks,,,0.00,5.2,<==
271.224252742,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S0-C6,Frontend_Bound,21.98,% Slots,,,0.00,5.27,
271.224252742,S0-C6,Bad_Speculation,10.69,% Slots,,,0.00,5.27,
271.224252742,S0-C6,Backend_Bound,23.66,% Slots,,,0.00,5.27,
271.224252742,S0-C6,Retiring,38.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
271.224252742,S0-C6,Frontend_Bound.Frontend_Latency,16.42,% Slots,,rs_events.empty_end,0.00,5.27,
271.224252742,S0-C6,Bad_Speculation.Branch_Mispredicts,5.39,% Slots,,br_misp_retired.all_branches,0.00,5.27,
271.224252742,S0-C6,Bad_Speculation.Machine_Clears,5.30,% Slots,,machine_clears.count,0.00,5.27,
271.224252742,S0-C6,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.27,
271.224252742,S0-C6,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.27,
271.224252742,S0-C6,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.28,<==
271.224252742,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.34,% Clocks,,idq.ms_switches,0.00,5.26,
271.224252742,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
271.224252742,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
271.224252742,S0-C7,Backend_Bound,54.08,% Slots,,,0.00,5.27,
271.224252742,S0-C7,Backend_Bound.Memory_Bound,37.21,% Slots,,,0.00,5.27,
271.224252742,S0-C7,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.27,
271.224252742,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
271.224252742,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
271.224252742,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
271.224252742,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.92,% Clocks,,,0.00,5.2,
271.224252742,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S1-C0,Backend_Bound,49.13,% Slots,,,0.00,5.27,<==
271.224252742,S1-C0,Backend_Bound.Memory_Bound,24.69,% Slots,,,0.00,5.27,
271.224252742,S1-C0,Backend_Bound.Core_Bound,24.44,% Slots,,,0.00,5.27,
271.224252742,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
271.224252742,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
271.224252742,S1-C1,Backend_Bound,25.96,% Slots,,,0.00,5.27,
271.224252742,S1-C1,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.27,
271.224252742,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.63,% Clocks,,,0.00,5.21,<==
271.224252742,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
271.224252742,S1-C2,Frontend_Bound,23.08,% Slots,,,0.00,5.28,<==
271.224252742,S1-C2,Bad_Speculation,14.46,% Slots,,,0.00,5.28,
271.224252742,S1-C2,Backend_Bound,12.54,% Slots,,,0.00,5.28,
271.224252742,S1-C2,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
271.224252742,S1-C2,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.27,
271.224252742,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
271.224252742,S1-C3,Backend_Bound,24.64,% Slots,,,0.00,5.27,
271.224252742,S1-C3,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.27,
271.224252742,S1-C3-T0,Backend_Bound.Core_Bound.Divider,29.18,% Clocks,,arith.fpu_div_active,0.00,5.27,
271.224252742,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.98,% Clocks,,,0.00,5.22,<==
271.224252742,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
271.224252742,S1-C4,Backend_Bound,48.05,% Slots,,,0.00,5.27,
271.224252742,S1-C4,Backend_Bound.Memory_Bound,27.38,% Slots,,,0.00,5.27,<==
271.224252742,S1-C4,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.27,
271.224252742,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
271.224252742,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
271.224252742,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.59,% Clocks,,,0.00,5.21,
271.224252742,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
271.224252742,S1-C5,Backend_Bound,71.82,% Slots,,,0.00,5.27,
271.224252742,S1-C5,Backend_Bound.Memory_Bound,54.98,% Slots,,,0.00,5.27,
271.224252742,S1-C5,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.27,
271.224252742,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,35.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
271.224252742,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
271.224252742,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
271.224252742,S1-C6,Backend_Bound,33.11,% Slots,,,0.00,5.27,<==
271.224252742,S1-C6,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.27,
271.224252742,S1-C6,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.27,
271.224252742,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
271.224252742,S1-C6-T0,Backend_Bound.Core_Bound.Divider,26.93,% Clocks,,arith.fpu_div_active,0.00,5.27,
271.224252742,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.91,% Clocks,,,0.00,5.22,
271.224252742,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
271.224252742,S1-C7,Frontend_Bound,20.41,% Slots,,,0.00,5.27,
271.224252742,S1-C7,Backend_Bound,35.37,% Slots,,,0.00,5.27,
271.224252742,S1-C7,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.26,
271.224252742,S1-C7,Backend_Bound.Core_Bound,22.30,% Slots,,,0.00,5.26,<==
271.224252742,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
271.224252742,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
271.224252742,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
271.224252742,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
271.224252742,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
271.224252742,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
271.224252742,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
271.224252742,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
272.645066099,S0-C0,Backend_Bound,48.76,% Slots,,,0.00,5.05,
272.645066099,S0-C0,Backend_Bound.Memory_Bound,29.98,% Slots,,,0.00,5.05,
272.645066099,S0-C0,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.05,
272.645066099,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,28.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
272.645066099,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.96,% Clocks,,,0.00,5.17,
272.645066099,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C1,Backend_Bound,40.62,% Slots,,,0.00,5.06,
272.645066099,S0-C1,Backend_Bound.Memory_Bound,41.55,% Slots,,,0.00,5.06,
272.645066099,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,25.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
272.645066099,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C2,Frontend_Bound,20.36,% Slots,,,0.00,5.05,
272.645066099,S0-C2,Backend_Bound,21.70,% Slots,,,0.00,5.05,
272.645066099,S0-C2,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.05,
272.645066099,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.71,% Clocks,,,0.00,5.12,<==
272.645066099,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C3,Backend_Bound,23.18,% Slots,,,0.00,5.06,
272.645066099,S0-C3,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.06,
272.645066099,S0-C3-T0,Backend_Bound.Core_Bound.Divider,23.69,% Clocks,,arith.fpu_div_active,0.00,5.34,
272.645066099,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.73,% Clocks,,,0.00,5.11,<==
272.645066099,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
272.645066099,S0-C4,Backend_Bound,24.88,% Slots,,,0.00,5.06,
272.645066099,S0-C4,Backend_Bound.Memory_Bound,20.19,% Slots,,,0.00,5.05,
272.645066099,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
272.645066099,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C5,Backend_Bound,20.75,% Slots,,,0.00,5.06,
272.645066099,S0-C5,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.06,
272.645066099,S0-C5-T0,Backend_Bound.Core_Bound.Divider,29.87,% Clocks,,arith.fpu_div_active,0.00,5.34,
272.645066099,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.71,% Clocks,,,0.00,5.11,<==
272.645066099,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C6,Backend_Bound,18.20,% Slots,,,0.00,5.06,
272.645066099,S0-C6,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.06,<==
272.645066099,S0-C6-T0,Backend_Bound.Core_Bound.Divider,30.26,% Clocks,,arith.fpu_div_active,0.00,5.34,
272.645066099,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.96,% Clocks,,,0.00,5.11,
272.645066099,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C7,Backend_Bound,33.63,% Slots,,,0.00,5.05,
272.645066099,S0-C7,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.05,
272.645066099,S0-C7,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.05,<==
272.645066099,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
272.645066099,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
272.645066099,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.95,% Clocks,,arith.fpu_div_active,0.00,5.34,
272.645066099,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.68,% Clocks,,,0.00,5.11,
272.645066099,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C0,Backend_Bound,29.68,% Slots,,,0.00,5.05,<==
272.645066099,S1-C0,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.05,
272.645066099,S1-C0,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.05,
272.645066099,S1-C0-T0,Backend_Bound.Core_Bound.Divider,22.73,% Clocks,,arith.fpu_div_active,0.00,5.34,
272.645066099,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.85,% Clocks,,,0.00,5.1,
272.645066099,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C1,Frontend_Bound,23.65,% Slots,,,0.00,5.06,
272.645066099,S1-C1,Backend_Bound,26.33,% Slots,,,0.00,5.06,<==
272.645066099,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.01,% Slots,,,0.00,5.06,
272.645066099,S1-C1,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.06,
272.645066099,S1-C1,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.06,
272.645066099,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.96,% Core_Clocks,,,0.00,5.06,
272.645066099,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
272.645066099,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.74,% Clocks,,,0.00,5.1,
272.645066099,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
272.645066099,S1-C2,Backend_Bound,38.73,% Slots,,,0.00,5.05,<==
272.645066099,S1-C2,Backend_Bound.Memory_Bound,18.77,% Slots,,,0.00,5.05,
272.645066099,S1-C2,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.05,
272.645066099,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
272.645066099,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.81,% Clocks,,,0.00,5.1,
272.645066099,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C3,Frontend_Bound,21.41,% Slots,,,0.00,5.05,
272.645066099,S1-C3,Backend_Bound,41.08,% Slots,,,0.00,5.05,
272.645066099,S1-C3,Retiring,25.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
272.645066099,S1-C3,Frontend_Bound.Frontend_Latency,26.60,% Slots,,rs_events.empty_end,0.00,5.05,
272.645066099,S1-C3,Backend_Bound.Core_Bound,54.31,% Slots,,,0.00,5.05,
272.645066099,S1-C3,Retiring.Microcode_Sequencer,3.78,% Slots,,idq.ms_uops,0.00,5.33,
272.645066099,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
272.645066099,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.27,% Clocks,,idq.ms_switches,0.00,5.34,
272.645066099,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.70,% Clocks,,,0.00,5.14,<==
272.645066099,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C4,Backend_Bound,70.35,% Slots,,,0.00,5.05,
272.645066099,S1-C4,Retiring,19.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
272.645066099,S1-C4,Backend_Bound.Memory_Bound,88.65,% Slots,,,0.00,5.05,
272.645066099,S1-C4,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.33,
272.645066099,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.58,% Clocks,,idq.ms_switches,0.00,5.34,
272.645066099,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
272.645066099,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C5,Frontend_Bound,24.07,% Slots,,,0.00,5.05,
272.645066099,S1-C5,Backend_Bound,36.76,% Slots,,,0.00,5.05,
272.645066099,S1-C5,Retiring,42.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
272.645066099,S1-C5,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.05,
272.645066099,S1-C5,Backend_Bound.Memory_Bound,34.59,% Slots,,,0.00,5.05,
272.645066099,S1-C5,Retiring.Microcode_Sequencer,11.76,% Slots,,idq.ms_uops,0.00,5.33,<==
272.645066099,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.28,% Clocks,,idq.ms_switches,0.00,5.34,
272.645066099,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C6,Frontend_Bound,21.64,% Slots,,,0.00,5.06,
272.645066099,S1-C6,Backend_Bound,38.94,% Slots,,,0.00,5.06,<==
272.645066099,S1-C6,Retiring,22.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
272.645066099,S1-C6,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.33,
272.645066099,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.29,% Clocks,,idq.ms_switches,0.00,5.34,
272.645066099,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C7,Backend_Bound,34.28,% Slots,,,0.00,5.34,<==
272.645066099,S1-C7,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.07,
272.645066099,S1-C7,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.07,
272.645066099,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.01,% Clocks,,,0.00,5.09,
272.645066099,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
272.645066099,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
272.645066099,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
272.645066099,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
274.176965969,S0-C0,Backend_Bound,61.19,% Slots,,,0.00,5.24,
274.176965969,S0-C0,Backend_Bound.Memory_Bound,49.85,% Slots,,,0.00,5.24,
274.176965969,S0-C0,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.24,
274.176965969,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,36.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
274.176965969,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
274.176965969,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.22,
274.176965969,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C1,Frontend_Bound,21.94,% Slots,,,0.00,5.25,
274.176965969,S0-C1,Bad_Speculation,11.67,% Slots,,,0.00,5.24,
274.176965969,S0-C1,Backend_Bound,25.17,% Slots,,,0.00,5.24,<==
274.176965969,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.25,
274.176965969,S0-C1,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.24,
274.176965969,S0-C1,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.23,
274.176965969,S0-C1,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.23,
274.176965969,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.47,% Core_Clocks,,,0.00,5.22,
274.176965969,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.71,% Core_Clocks,,,0.00,5.23,
274.176965969,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
274.176965969,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.48,% Clocks,,,0.00,5.22,
274.176965969,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C2,Backend_Bound,56.93,% Slots,,,0.00,5.24,
274.176965969,S0-C2,Backend_Bound.Memory_Bound,47.45,% Slots,,,0.00,5.24,
274.176965969,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,29.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
274.176965969,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
274.176965969,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C3,Backend_Bound,29.78,% Slots,,,0.00,5.24,
274.176965969,S0-C3,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.23,
274.176965969,S0-C3,Backend_Bound.Core_Bound,19.19,% Slots,,,0.00,5.23,
274.176965969,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
274.176965969,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.55,% Clocks,,,0.00,5.23,<==
274.176965969,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C4,Bad_Speculation,15.23,% Slots,,,0.00,5.25,
274.176965969,S0-C4,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.25,
274.176965969,S0-C4,Backend_Bound,36.06,% Slots,,,0.00,5.25,<==
274.176965969,S0-C4,Backend_Bound.Memory_Bound,20.12,% Slots,,,0.00,5.23,
274.176965969,S0-C4,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.23,
274.176965969,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
274.176965969,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
274.176965969,S0-C5,Backend_Bound,28.30,% Slots,,,0.00,5.24,<==
274.176965969,S0-C5,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.24,
274.176965969,S0-C5,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.24,
274.176965969,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
274.176965969,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.09,% Clocks,,,0.00,5.22,
274.176965969,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C6,Backend_Bound,33.89,% Slots,,,0.00,5.24,
274.176965969,S0-C6,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.24,
274.176965969,S0-C6,Backend_Bound.Core_Bound,22.24,% Slots,,,0.00,5.24,
274.176965969,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.68,% Clocks,,,0.00,5.22,<==
274.176965969,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C7,Backend_Bound,24.40,% Slots,,,0.00,5.24,
274.176965969,S0-C7,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.24,
274.176965969,S0-C7-T0,Backend_Bound.Core_Bound.Divider,24.09,% Clocks,,arith.fpu_div_active,0.00,5.23,
274.176965969,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.13,% Clocks,,,0.00,5.22,<==
274.176965969,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C0,Backend_Bound,60.61,% Slots,,,0.00,5.24,
274.176965969,S1-C0,Backend_Bound.Memory_Bound,49.09,% Slots,,,0.00,5.24,
274.176965969,S1-C0,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.24,
274.176965969,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,48.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
274.176965969,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C1,Backend_Bound,18.70,% Slots,,,0.00,5.24,
274.176965969,S1-C1,Backend_Bound.Core_Bound,13.26,% Slots,,,0.00,5.24,<==
274.176965969,S1-C1-T0,Backend_Bound.Core_Bound.Divider,33.60,% Clocks,,arith.fpu_div_active,0.00,5.23,
274.176965969,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.52,% Clocks,,,0.00,5.22,
274.176965969,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C2,Frontend_Bound,23.15,% Slots,,,0.00,5.25,
274.176965969,S1-C2,Backend_Bound,37.06,% Slots,,,0.00,5.24,
274.176965969,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.95,% Slots,,,0.00,5.25,
274.176965969,S1-C2,Backend_Bound.Memory_Bound,34.13,% Slots,,,0.00,5.24,
274.176965969,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.45,% Core_Clocks,,,0.00,5.22,
274.176965969,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.31,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
274.176965969,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C3,Frontend_Bound,35.03,% Slots,,,0.00,5.24,
274.176965969,S1-C3,Backend_Bound,18.33,% Slots,,,0.00,5.24,
274.176965969,S1-C3,Frontend_Bound.Frontend_Latency,17.73,% Slots,,rs_events.empty_end,0.00,5.24,<==
274.176965969,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.94,% Slots,,,0.00,5.24,
274.176965969,S1-C3,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.23,
274.176965969,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.23,
274.176965969,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
274.176965969,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.65,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.64,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C4,Frontend_Bound,27.91,% Slots,,,0.00,5.25,
274.176965969,S1-C4,Bad_Speculation,10.54,% Slots,,,0.00,5.24,
274.176965969,S1-C4,Backend_Bound,32.56,% Slots,,,0.00,5.24,
274.176965969,S1-C4,Retiring,30.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
274.176965969,S1-C4,Frontend_Bound.Frontend_Latency,16.15,% Slots,,rs_events.empty_end,0.00,5.25,
274.176965969,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.19,% Slots,,,0.00,5.25,
274.176965969,S1-C4,Bad_Speculation.Branch_Mispredicts,10.32,% Slots,,br_misp_retired.all_branches,0.00,5.24,
274.176965969,S1-C4,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.24,<==
274.176965969,S1-C4,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.24,
274.176965969,S1-C4,Retiring.Microcode_Sequencer,3.41,% Slots,,idq.ms_uops,0.00,5.24,
274.176965969,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
274.176965969,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.50,% Clocks,,idq.ms_switches,0.00,5.23,
274.176965969,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.35,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.35,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
274.176965969,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
274.176965969,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C5,Frontend_Bound,22.01,% Slots,,,0.00,5.24,
274.176965969,S1-C5,Backend_Bound,24.04,% Slots,,,0.00,5.24,
274.176965969,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.39,% Slots,,,0.00,5.24,
274.176965969,S1-C5,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.24,<==
274.176965969,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.57,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.30,% Core_Clocks,,,0.00,5.23,
274.176965969,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C6,Bad_Speculation,11.62,% Slots,,,0.00,5.24,
274.176965969,S1-C6,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.24,
274.176965969,S1-C6,Backend_Bound,50.90,% Slots,,,0.00,5.24,
274.176965969,S1-C6,Retiring,28.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
274.176965969,S1-C6,Backend_Bound.Memory_Bound,32.08,% Slots,,,0.00,5.24,
274.176965969,S1-C6,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.24,
274.176965969,S1-C6,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.24,
274.176965969,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.98,% Clocks,,idq.ms_switches,0.00,5.23,
274.176965969,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
274.176965969,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
274.176965969,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C7,Backend_Bound,41.95,% Slots,,,0.00,5.24,
274.176965969,S1-C7,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.24,
274.176965969,S1-C7,Backend_Bound.Core_Bound,17.79,% Slots,,,0.00,5.24,
274.176965969,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,39.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
274.176965969,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
274.176965969,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
275.708704408,S0-C0,Backend_Bound,71.34,% Slots,,,0.00,5.2,
275.708704408,S0-C0,Backend_Bound.Memory_Bound,57.67,% Slots,,,0.00,5.2,
275.708704408,S0-C0,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.2,
275.708704408,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,48.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
275.708704408,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
275.708704408,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.55,% Clocks,,,0.00,5.22,
275.708704408,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
275.708704408,S0-C1,Backend_Bound,55.47,% Slots,,,0.00,5.2,
275.708704408,S0-C1,Backend_Bound.Memory_Bound,40.54,% Slots,,,0.00,5.2,
275.708704408,S0-C1,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.2,
275.708704408,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
275.708704408,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.90,% Clocks,,,0.00,5.23,
275.708704408,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C2,Backend_Bound,26.18,% Slots,,,0.00,5.2,
275.708704408,S0-C2,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.2,
275.708704408,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.85,% Clocks,,,0.00,5.22,<==
275.708704408,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C3,Backend_Bound,34.43,% Slots,,,0.00,5.2,
275.708704408,S0-C3,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.2,
275.708704408,S0-C3,Backend_Bound.Core_Bound,21.97,% Slots,,,0.00,5.2,
275.708704408,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
275.708704408,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.15,% Clocks,,,0.00,5.23,<==
275.708704408,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C4,Frontend_Bound,21.67,% Slots,,,0.00,5.2,
275.708704408,S0-C4,Bad_Speculation,12.80,% Slots,,,0.00,5.2,
275.708704408,S0-C4,Backend_Bound,26.30,% Slots,,,0.00,5.2,
275.708704408,S0-C4,Bad_Speculation.Machine_Clears,8.01,% Slots,,machine_clears.count,0.00,5.2,
275.708704408,S0-C4,Backend_Bound.Memory_Bound,17.65,% Slots,,,0.00,5.2,
275.708704408,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
275.708704408,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
275.708704408,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C5,Backend_Bound,54.10,% Slots,,,0.00,5.21,
275.708704408,S0-C5,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.21,
275.708704408,S0-C5,Backend_Bound.Core_Bound,44.05,% Slots,,,0.00,5.21,<==
275.708704408,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
275.708704408,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C6,Backend_Bound,48.27,% Slots,,,0.00,5.21,
275.708704408,S0-C6,Retiring,35.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
275.708704408,S0-C6,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.21,
275.708704408,S0-C6,Backend_Bound.Core_Bound,30.83,% Slots,,,0.00,5.21,
275.708704408,S0-C6,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.2,
275.708704408,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.45,% Clocks,,idq.ms_switches,0.00,5.22,
275.708704408,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
275.708704408,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.24,% Clocks,,,0.00,5.22,<==
275.708704408,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C7,Backend_Bound,41.95,% Slots,,,0.00,5.21,
275.708704408,S0-C7,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.21,
275.708704408,S0-C7,Backend_Bound.Core_Bound,17.74,% Slots,,,0.00,5.21,
275.708704408,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
275.708704408,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.92,% Clocks,,,0.00,5.22,
275.708704408,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C0,Backend_Bound,37.69,% Slots,,,0.00,5.2,
275.708704408,S1-C0,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.2,
275.708704408,S1-C0,Backend_Bound.Core_Bound,13.32,% Slots,,,0.00,5.2,
275.708704408,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
275.708704408,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.07,% Clocks,,arith.fpu_div_active,0.00,5.22,
275.708704408,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.39,% Clocks,,,0.00,5.22,
275.708704408,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C1,Backend_Bound,31.77,% Slots,,,0.00,5.2,
275.708704408,S1-C1,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.2,
275.708704408,S1-C1,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.2,<==
275.708704408,S1-C1-T0,Backend_Bound.Core_Bound.Divider,21.26,% Clocks,,arith.fpu_div_active,0.00,5.21,
275.708704408,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.00,% Clocks,,,0.00,5.23,
275.708704408,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C2,Frontend_Bound,22.30,% Slots,,,0.00,5.2,
275.708704408,S1-C2,Bad_Speculation,11.62,% Slots,,,0.00,5.2,
275.708704408,S1-C2,Backend_Bound,24.99,% Slots,,,0.00,5.2,
275.708704408,S1-C2,Retiring,39.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
275.708704408,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.53,% Slots,,,0.00,5.2,
275.708704408,S1-C2,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.2,
275.708704408,S1-C2,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.2,
275.708704408,S1-C2,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.2,<==
275.708704408,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.49,% Clocks,,idq.ms_switches,0.00,5.22,
275.708704408,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.91,% Core_Clocks,,,0.00,5.21,
275.708704408,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.43,% Core_Clocks,,,0.00,5.48,
275.708704408,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
275.708704408,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C3,Frontend_Bound,31.12,% Slots,,,0.00,5.21,<==
275.708704408,S1-C3,Backend_Bound,14.51,% Slots,,,0.00,5.21,
275.708704408,S1-C3,Frontend_Bound.Frontend_Latency,15.13,% Slots,,rs_events.empty_end,0.00,5.21,
275.708704408,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.21,
275.708704408,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.22,
275.708704408,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
275.708704408,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.52,% Core_Clocks,,,0.00,5.21,
275.708704408,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.70,% Core_Clocks,,,0.00,5.47,
275.708704408,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
275.708704408,S1-C4,Backend_Bound,44.15,% Slots,,,0.00,5.2,<==
275.708704408,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C5,Backend_Bound,30.19,% Slots,,,0.00,5.2,
275.708704408,S1-C5,Retiring,62.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
275.708704408,S1-C5,Backend_Bound.Core_Bound,23.45,% Slots,,,0.00,5.2,
275.708704408,S1-C5,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.2,<==
275.708704408,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.22,
275.708704408,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.40,% Clocks,,,0.00,5.22,
275.708704408,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C6,Backend_Bound,36.95,% Slots,,,0.00,5.2,
275.708704408,S1-C6,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.2,
275.708704408,S1-C6,Backend_Bound.Core_Bound,24.57,% Slots,,,0.00,5.2,
275.708704408,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.60,% Clocks,,,0.00,5.23,<==
275.708704408,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
275.708704408,S1-C7,Backend_Bound,54.93,% Slots,,,0.00,5.21,
275.708704408,S1-C7,Backend_Bound.Memory_Bound,41.86,% Slots,,,0.00,5.2,
275.708704408,S1-C7,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.2,
275.708704408,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,33.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
275.708704408,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
275.708704408,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.43,% Clocks,,,0.00,5.22,
275.708704408,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
275.708704408,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
275.708704408,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
277.185189584,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.69,% Slots,,,0.00,5.15,
277.185189584,S0-C0,Backend_Bound.Memory_Bound,43.47,% Slots,,,0.00,5.15,
277.185189584,S0-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.15,
277.185189584,S0-C0,Backend_Bound,41.78,% Slots,,,0.00,5.15,
277.185189584,S0-C0,Retiring,29.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
277.185189584,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.42,
277.185189584,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.83,% Core_Clocks,,,0.00,5.15,
277.185189584,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
277.185189584,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C1,Backend_Bound,34.01,% Slots,,,0.00,5.15,<==
277.185189584,S0-C1,Backend_Bound.Memory_Bound,16.12,% Slots,,,0.00,5.15,
277.185189584,S0-C1,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.15,
277.185189584,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
277.185189584,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.32,% Clocks,,arith.fpu_div_active,0.00,5.15,
277.185189584,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.15,
277.185189584,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C2,Backend_Bound,61.78,% Slots,,,0.00,5.15,
277.185189584,S0-C2,Backend_Bound.Memory_Bound,20.81,% Slots,,,0.00,5.14,
277.185189584,S0-C2,Backend_Bound.Core_Bound,40.97,% Slots,,,0.00,5.14,<==
277.185189584,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
277.185189584,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C3,Backend_Bound,62.51,% Slots,,,0.00,5.15,
277.185189584,S0-C3,Backend_Bound.Memory_Bound,39.27,% Slots,,,0.00,5.15,
277.185189584,S0-C3,Backend_Bound.Core_Bound,23.24,% Slots,,,0.00,5.15,
277.185189584,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,35.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
277.185189584,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
277.185189584,S0-C4,Backend_Bound,20.23,% Slots,,,0.00,5.15,
277.185189584,S0-C4,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.15,<==
277.185189584,S0-C4-T0,Backend_Bound.Core_Bound.Divider,33.56,% Clocks,,arith.fpu_div_active,0.00,5.15,
277.185189584,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.24,% Clocks,,,0.00,5.15,
277.185189584,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C5,Backend_Bound,48.84,% Slots,,,0.00,5.15,
277.185189584,S0-C5,Backend_Bound.Memory_Bound,27.12,% Slots,,,0.00,5.15,
277.185189584,S0-C5,Backend_Bound.Core_Bound,21.73,% Slots,,,0.00,5.15,
277.185189584,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,34.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
277.185189584,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C6,Frontend_Bound.Frontend_Bandwidth,36.62,% Slots,,,0.00,5.15,
277.185189584,S0-C6,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.4,
277.185189584,S0-C6,Backend_Bound,52.04,% Slots,,,0.00,5.15,<==
277.185189584,S0-C6,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
277.185189584,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.43,
277.185189584,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.75,% Core_Clocks,,,0.00,5.15,
277.185189584,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C7,Backend_Bound,17.90,% Slots,,,0.00,5.15,
277.185189584,S0-C7,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.15,<==
277.185189584,S0-C7-T0,Backend_Bound.Core_Bound.Divider,31.35,% Clocks,,arith.fpu_div_active,0.00,5.15,
277.185189584,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,0.00,5.15,
277.185189584,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C0,Backend_Bound,27.78,% Slots,,,0.00,5.15,
277.185189584,S1-C0,Backend_Bound.Memory_Bound,10.09,% Slots,,,0.00,5.15,
277.185189584,S1-C0,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.15,<==
277.185189584,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
277.185189584,S1-C0-T0,Backend_Bound.Core_Bound.Divider,26.90,% Clocks,,arith.fpu_div_active,0.00,5.15,
277.185189584,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.46,% Clocks,,,0.00,5.15,
277.185189584,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C1,Frontend_Bound,22.85,% Slots,,,0.00,5.15,
277.185189584,S1-C1,Bad_Speculation,10.10,% Slots,,,0.00,5.15,
277.185189584,S1-C1,Backend_Bound,34.48,% Slots,,,0.00,5.15,
277.185189584,S1-C1,Frontend_Bound.Frontend_Bandwidth,25.97,% Slots,,,0.00,5.15,
277.185189584,S1-C1,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.15,
277.185189584,S1-C1,Backend_Bound.Memory_Bound,38.87,% Slots,,,0.00,5.15,<==
277.185189584,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.98,% Core_Clocks,,,0.00,5.15,
277.185189584,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C2,Frontend_Bound,24.61,% Slots,,,0.00,5.15,
277.185189584,S1-C2,Backend_Bound,42.93,% Slots,,,0.00,5.15,
277.185189584,S1-C2,Retiring,19.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
277.185189584,S1-C2,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.15,
277.185189584,S1-C2,Frontend_Bound.Frontend_Bandwidth,37.14,% Slots,,,0.00,5.15,
277.185189584,S1-C2,Backend_Bound.Memory_Bound,30.76,% Slots,,,0.00,5.15,
277.185189584,S1-C2,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.15,
277.185189584,S1-C2,Retiring.Microcode_Sequencer,7.57,% Slots,,idq.ms_uops,0.00,5.42,
277.185189584,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.84,
277.185189584,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.68,% Clocks,,idq.ms_switches,0.00,5.42,
277.185189584,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.62,% Core_Clocks,,,0.00,5.15,
277.185189584,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
277.185189584,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.02,% Clocks,,,0.00,5.14,
277.185189584,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C3,Frontend_Bound,35.88,% Slots,,,0.00,5.15,<==
277.185189584,S1-C3,Backend_Bound,19.62,% Slots,,,0.00,5.15,
277.185189584,S1-C3,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.15,
277.185189584,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.70,% Slots,,,0.00,5.15,
277.185189584,S1-C3,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.15,
277.185189584,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.42,
277.185189584,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.85,
277.185189584,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.38,% Core_Clocks,,,0.00,5.15,
277.185189584,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C4,Backend_Bound,35.18,% Slots,,,0.00,5.15,
277.185189584,S1-C4,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.15,
277.185189584,S1-C4,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.15,
277.185189584,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
277.185189584,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.09,% Clocks,,,0.00,5.15,<==
277.185189584,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C5,Backend_Bound,62.42,% Slots,,,0.00,5.15,
277.185189584,S1-C5,Backend_Bound.Memory_Bound,59.64,% Slots,,,0.00,5.15,<==
277.185189584,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C6,Backend_Bound,37.28,% Slots,,,0.00,5.15,<==
277.185189584,S1-C6,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.15,
277.185189584,S1-C6,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.15,
277.185189584,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.46,% Clocks,,,0.00,5.14,
277.185189584,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C7,Backend_Bound,64.82,% Slots,,,0.00,5.42,
277.185189584,S1-C7,Backend_Bound.Memory_Bound,51.34,% Slots,,,0.00,5.15,
277.185189584,S1-C7,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.15,
277.185189584,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,42.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
277.185189584,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
277.185189584,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
277.185189584,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
278.665382441,S0-C0,Frontend_Bound,20.22,% Slots,,,0.00,5.14,
278.665382441,S0-C0,Backend_Bound,21.97,% Slots,,,0.00,5.14,
278.665382441,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.14,
278.665382441,S0-C0,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.14,
278.665382441,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.09,% Core_Clocks,,,0.00,5.4,
278.665382441,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.29,% Core_Clocks,,,0.00,5.24,
278.665382441,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.43,% Clocks,,,0.00,5.14,<==
278.665382441,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C1,Backend_Bound,21.75,% Slots,,,0.00,5.14,
278.665382441,S0-C1,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.14,
278.665382441,S0-C1-T0,Backend_Bound.Core_Bound.Divider,25.46,% Clocks,,arith.fpu_div_active,0.00,5.41,
278.665382441,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.91,% Clocks,,,0.00,5.14,<==
278.665382441,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C2,Backend_Bound,31.18,% Slots,,,0.00,5.13,
278.665382441,S0-C2,Backend_Bound.Core_Bound,25.38,% Slots,,,0.00,5.13,
278.665382441,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.19,% Clocks,,,0.00,5.13,<==
278.665382441,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C3,Backend_Bound,48.33,% Slots,,,0.00,5.14,
278.665382441,S0-C3,Backend_Bound.Memory_Bound,37.51,% Slots,,,0.00,5.14,<==
278.665382441,S0-C3,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.14,
278.665382441,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,21.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
278.665382441,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
278.665382441,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.50,% Clocks,,,0.00,5.14,
278.665382441,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C4,Backend_Bound,26.03,% Slots,,,0.00,5.14,<==
278.665382441,S0-C4,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.14,
278.665382441,S0-C4,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.14,
278.665382441,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
278.665382441,S0-C4-T0,Backend_Bound.Core_Bound.Divider,28.12,% Clocks,,arith.fpu_div_active,0.00,5.41,
278.665382441,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.58,% Clocks,,,0.00,5.14,
278.665382441,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C5,Backend_Bound,23.49,% Slots,,,0.00,5.14,<==
278.665382441,S0-C5,Backend_Bound.Memory_Bound,10.10,% Slots,,,0.00,5.14,
278.665382441,S0-C5,Backend_Bound.Core_Bound,13.39,% Slots,,,0.00,5.14,
278.665382441,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
278.665382441,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
278.665382441,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C6,Backend_Bound,52.00,% Slots,,,0.00,5.14,
278.665382441,S0-C6,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.14,
278.665382441,S0-C6,Backend_Bound.Core_Bound,38.69,% Slots,,,0.00,5.14,
278.665382441,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
278.665382441,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.54,% Clocks,,,0.00,5.13,<==
278.665382441,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C7,Backend_Bound,36.61,% Slots,,,0.00,5.13,
278.665382441,S0-C7,Backend_Bound.Memory_Bound,30.68,% Slots,,,0.00,5.13,<==
278.665382441,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C0,Backend_Bound,26.63,% Slots,,,0.00,5.14,
278.665382441,S1-C0,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.14,
278.665382441,S1-C0,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.14,
278.665382441,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
278.665382441,S1-C0-T0,Backend_Bound.Core_Bound.Divider,32.21,% Clocks,,arith.fpu_div_active,0.00,5.4,
278.665382441,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.96,% Clocks,,,0.00,5.13,<==
278.665382441,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C1,Backend_Bound,62.91,% Slots,,,0.00,5.13,
278.665382441,S1-C1,Backend_Bound.Memory_Bound,42.18,% Slots,,,0.00,5.13,
278.665382441,S1-C1,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.13,
278.665382441,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
278.665382441,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,<==
278.665382441,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.46,% Clocks,,,0.00,5.14,
278.665382441,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C2,Backend_Bound,46.07,% Slots,,,0.00,5.14,<==
278.665382441,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C3,Frontend_Bound,23.12,% Slots,,,0.00,5.14,
278.665382441,S1-C3,Backend_Bound,23.32,% Slots,,,0.00,5.14,
278.665382441,S1-C3,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.14,
278.665382441,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.70,% Clocks,,,0.00,5.13,<==
278.665382441,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C4,Frontend_Bound,21.46,% Slots,,,0.00,5.14,
278.665382441,S1-C4,Backend_Bound,53.03,% Slots,,,0.00,5.14,
278.665382441,S1-C4,Retiring,22.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
278.665382441,S1-C4,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.14,
278.665382441,S1-C4,Backend_Bound.Core_Bound,31.06,% Slots,,,0.00,5.14,<==
278.665382441,S1-C4,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.12,
278.665382441,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.26,% Clocks,,idq.ms_switches,0.00,5.14,
278.665382441,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
278.665382441,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C5,Bad_Speculation,12.41,% Slots,,,0.00,5.14,
278.665382441,S1-C5,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.14,
278.665382441,S1-C5,Backend_Bound,40.86,% Slots,,,0.00,5.14,
278.665382441,S1-C5,Backend_Bound.Core_Bound,67.26,% Slots,,,0.00,5.14,
278.665382441,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.78,% Clocks,,,0.00,5.13,<==
278.665382441,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C6,Backend_Bound,13.03,% Slots,,,0.00,5.13,<==
278.665382441,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C7,Frontend_Bound,22.36,% Slots,,,0.00,5.14,
278.665382441,S1-C7,Backend_Bound,40.27,% Slots,,,0.00,5.14,<==
278.665382441,S1-C7,Retiring,29.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
278.665382441,S1-C7,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.14,
278.665382441,S1-C7,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.14,
278.665382441,S1-C7,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.13,
278.665382441,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.14,
278.665382441,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
278.665382441,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
278.665382441,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
278.665382441,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
278.665382441,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
280.166538863,S0-C0,Backend_Bound,40.13,% Slots,,,0.00,5.06,
280.166538863,S0-C0,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.06,
280.166538863,S0-C0,Backend_Bound.Core_Bound,24.25,% Slots,,,0.00,5.06,
280.166538863,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
280.166538863,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.79,% Clocks,,,0.00,5.33,<==
280.166538863,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C1,Frontend_Bound,24.58,% Slots,,,0.00,5.05,
280.166538863,S0-C1,Backend_Bound,33.95,% Slots,,,0.00,5.05,
280.166538863,S0-C1,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.05,
280.166538863,S0-C1,Backend_Bound.Memory_Bound,23.81,% Slots,,,0.00,5.05,
280.166538863,S0-C1,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.05,
280.166538863,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.32,
280.166538863,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
280.166538863,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
280.166538863,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.20,% Clocks,,,0.00,5.33,
280.166538863,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C2,Bad_Speculation,10.71,% Slots,,,0.00,5.05,
280.166538863,S0-C2,Bad_Speculation.Machine_Clears,8.69,% Slots,,machine_clears.count,0.00,5.05,
280.166538863,S0-C2,Backend_Bound,35.93,% Slots,,,0.00,5.05,
280.166538863,S0-C2,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.05,
280.166538863,S0-C2,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.05,
280.166538863,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
280.166538863,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C3,Backend_Bound,79.10,% Slots,,,0.00,5.05,
280.166538863,S0-C3,Backend_Bound.Memory_Bound,65.76,% Slots,,,0.00,5.05,<==
280.166538863,S0-C3,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.05,
280.166538863,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
280.166538863,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
280.166538863,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C4,Backend_Bound,34.70,% Slots,,,0.00,5.06,
280.166538863,S0-C4,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.06,
280.166538863,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
280.166538863,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C5,Backend_Bound,24.28,% Slots,,,0.00,5.06,<==
280.166538863,S0-C5,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.06,
280.166538863,S0-C5,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.06,
280.166538863,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
280.166538863,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C6,Backend_Bound,49.48,% Slots,,,0.00,5.06,
280.166538863,S0-C6,Backend_Bound.Memory_Bound,16.09,% Slots,,,0.00,5.06,
280.166538863,S0-C6,Backend_Bound.Core_Bound,33.39,% Slots,,,0.00,5.06,
280.166538863,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.15,% Clocks,,,0.00,5.32,<==
280.166538863,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C7,Backend_Bound,18.62,% Slots,,,0.00,5.06,
280.166538863,S0-C7,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.05,
280.166538863,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.74,% Clocks,,,0.00,5.33,<==
280.166538863,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.05,
280.166538863,S1-C0,Backend_Bound.Core_Bound,28.19,% Slots,,,0.00,5.05,<==
280.166538863,S1-C0,Backend_Bound,38.13,% Slots,,,0.00,5.05,
280.166538863,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.94,% Core_Clocks,,,0.00,5.32,
280.166538863,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.81,% Core_Clocks,,,0.00,5.12,
280.166538863,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S1-C1,Backend_Bound,39.62,% Slots,,,0.00,5.06,
280.166538863,S1-C1,Backend_Bound.Memory_Bound,23.40,% Slots,,,0.00,5.06,
280.166538863,S1-C1,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.06,
280.166538863,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
280.166538863,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C2,Backend_Bound,55.33,% Slots,,,0.00,5.05,
280.166538863,S1-C2,Backend_Bound.Memory_Bound,40.76,% Slots,,,0.00,5.05,
280.166538863,S1-C2,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.05,
280.166538863,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,48.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
280.166538863,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S1-C3,Frontend_Bound,30.54,% Slots,,,0.00,5.06,<==
280.166538863,S1-C3,Backend_Bound,24.20,% Slots,,,0.00,5.06,
280.166538863,S1-C3,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.06,
280.166538863,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.99,% Slots,,,0.00,5.06,
280.166538863,S1-C3,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.06,
280.166538863,S1-C3,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.06,
280.166538863,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.33,
280.166538863,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
280.166538863,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.69,% Core_Clocks,,,0.00,5.33,
280.166538863,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.25,% Core_Clocks,,,0.00,5.12,
280.166538863,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C4,Frontend_Bound,21.31,% Slots,,,0.00,5.05,
280.166538863,S1-C4,Backend_Bound,13.24,% Slots,,,0.00,5.05,
280.166538863,S1-C4,Retiring,62.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.166538863,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.05,
280.166538863,S1-C4,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.05,
280.166538863,S1-C4,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.32,<==
280.166538863,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.39,% Clocks,,idq.ms_switches,0.00,5.32,
280.166538863,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.33,% Core_Clocks,,,0.00,5.33,
280.166538863,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.03,% Core_Clocks,,,0.00,5.11,
280.166538863,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.37,% Clocks,,,0.00,5.32,
280.166538863,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S1-C5,Frontend_Bound,21.92,% Slots,,,0.00,5.06,
280.166538863,S1-C5,Backend_Bound,42.65,% Slots,,,0.00,5.06,
280.166538863,S1-C5,Retiring,30.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.166538863,S1-C5,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.05,
280.166538863,S1-C5,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.32,
280.166538863,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
280.166538863,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.08,% Clocks,,idq.ms_switches,0.00,5.32,
280.166538863,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
280.166538863,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
280.166538863,S1-C6,Backend_Bound,31.61,% Slots,,,0.00,5.06,
280.166538863,S1-C6,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.06,
280.166538863,S1-C6,Backend_Bound.Core_Bound,20.04,% Slots,,,0.00,5.06,
280.166538863,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
280.166538863,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.72,% Clocks,,,0.00,5.33,<==
280.166538863,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C7,Backend_Bound,25.57,% Slots,,,0.00,5.33,
280.166538863,S1-C7,Backend_Bound.Core_Bound,20.30,% Slots,,,0.00,5.06,
280.166538863,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.86,% Clocks,,,0.00,5.33,<==
280.166538863,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
280.166538863,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
280.166538863,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
280.166538863,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
281.663731448,S0-C0,Backend_Bound,44.47,% Slots,,,0.00,5.35,
281.663731448,S0-C0,Backend_Bound.Memory_Bound,32.17,% Slots,,,0.00,5.08,<==
281.663731448,S0-C0,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.08,
281.663731448,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
281.663731448,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
281.663731448,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.43,% Clocks,,,0.00,5.34,
281.663731448,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C1,Backend_Bound,20.50,% Slots,,,0.00,5.35,
281.663731448,S0-C1,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.08,<==
281.663731448,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.38,% Clocks,,arith.fpu_div_active,0.00,5.08,
281.663731448,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.99,% Clocks,,,0.00,5.34,
281.663731448,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
281.663731448,S0-C2,Backend_Bound,18.76,% Slots,,,0.00,5.34,
281.663731448,S0-C2,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.07,
281.663731448,S0-C2-T0,Backend_Bound.Core_Bound.Divider,27.88,% Clocks,,arith.fpu_div_active,0.00,5.08,
281.663731448,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.40,% Clocks,,,0.00,5.34,<==
281.663731448,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
281.663731448,S0-C3,Frontend_Bound,34.87,% Slots,,,0.00,5.34,
281.663731448,S0-C3,Bad_Speculation,12.88,% Slots,,,0.00,5.34,
281.663731448,S0-C3,Backend_Bound,22.79,% Slots,,,0.00,5.34,
281.663731448,S0-C3,Retiring,40.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
281.663731448,S0-C3,Frontend_Bound.Frontend_Bandwidth,25.70,% Slots,,,0.00,5.34,
281.663731448,S0-C3,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.34,
281.663731448,S0-C3,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.08,
281.663731448,S0-C3,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.08,<==
281.663731448,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.25,% Clocks,,idq.ms_switches,0.00,5.34,
281.663731448,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.14,% Core_Clocks,,,0.00,5.08,
281.663731448,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.16,% Core_Clocks,,,0.00,5.34,
281.663731448,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.60,% Clocks,,,0.00,5.34,
281.663731448,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C4,Backend_Bound,55.21,% Slots,,,0.00,5.34,
281.663731448,S0-C4,Backend_Bound.Memory_Bound,39.26,% Slots,,,0.00,5.08,
281.663731448,S0-C4,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.08,
281.663731448,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,30.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
281.663731448,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
281.663731448,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
281.663731448,S0-C5,Backend_Bound,49.70,% Slots,,,0.00,5.35,
281.663731448,S0-C5,Backend_Bound.Memory_Bound,20.37,% Slots,,,0.00,5.08,
281.663731448,S0-C5,Backend_Bound.Core_Bound,29.33,% Slots,,,0.00,5.08,
281.663731448,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,31.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
281.663731448,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.77,% Clocks,,,0.00,5.35,<==
281.663731448,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C6,Backend_Bound,48.39,% Slots,,,0.00,5.34,
281.663731448,S0-C6,Retiring,38.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
281.663731448,S0-C6,Backend_Bound.Core_Bound,39.27,% Slots,,,0.00,5.07,<==
281.663731448,S0-C6,Retiring.Microcode_Sequencer,8.28,% Slots,,idq.ms_uops,0.00,5.08,
281.663731448,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.35,
281.663731448,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C7,Frontend_Bound,28.38,% Slots,,,0.00,5.34,
281.663731448,S0-C7,Backend_Bound,34.54,% Slots,,,0.00,5.34,
281.663731448,S0-C7,Retiring,22.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
281.663731448,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.15,% Slots,,,0.00,5.34,
281.663731448,S0-C7,Backend_Bound.Core_Bound,28.35,% Slots,,,0.00,5.07,<==
281.663731448,S0-C7,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.08,
281.663731448,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.35,
281.663731448,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.16,% Core_Clocks,,,0.00,5.34,
281.663731448,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C0,Backend_Bound,37.96,% Slots,,,0.00,5.34,
281.663731448,S1-C0,Backend_Bound.Memory_Bound,23.75,% Slots,,,0.00,5.08,
281.663731448,S1-C0,Backend_Bound.Core_Bound,14.21,% Slots,,,0.00,5.08,
281.663731448,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,26.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
281.663731448,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.44,% Clocks,,,0.00,5.34,
281.663731448,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C1,Backend_Bound,42.02,% Slots,,,0.00,5.34,
281.663731448,S1-C1,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.08,
281.663731448,S1-C1,Backend_Bound.Core_Bound,27.28,% Slots,,,0.00,5.08,
281.663731448,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
281.663731448,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.71,% Clocks,,,0.00,5.34,<==
281.663731448,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C2,Backend_Bound,51.67,% Slots,,,0.00,5.34,
281.663731448,S1-C2,Backend_Bound.Memory_Bound,38.11,% Slots,,,0.00,5.08,
281.663731448,S1-C2,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.08,
281.663731448,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
281.663731448,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C3,Frontend_Bound,33.70,% Slots,,,0.00,5.34,<==
281.663731448,S1-C3,Backend_Bound,15.49,% Slots,,,0.00,5.34,
281.663731448,S1-C3,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.34,
281.663731448,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.34,
281.663731448,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.34,
281.663731448,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
281.663731448,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.41,% Core_Clocks,,,0.00,5.08,
281.663731448,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C4,Backend_Bound,42.74,% Slots,,,0.00,5.34,
281.663731448,S1-C4,Backend_Bound.Memory_Bound,32.24,% Slots,,,0.00,5.08,
281.663731448,S1-C4,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.08,
281.663731448,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
281.663731448,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C5,Backend_Bound,60.11,% Slots,,,0.00,5.35,<==
281.663731448,S1-C5,Retiring,34.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
281.663731448,S1-C5,Backend_Bound.Memory_Bound,29.36,% Slots,,,0.00,5.08,
281.663731448,S1-C5,Backend_Bound.Core_Bound,30.75,% Slots,,,0.00,5.08,
281.663731448,S1-C5,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.35,
281.663731448,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.67,% Clocks,,idq.ms_switches,0.00,5.34,
281.663731448,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,33.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
281.663731448,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.56,% Clocks,,,0.00,5.34,
281.663731448,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C6,Backend_Bound,30.51,% Slots,,,0.00,5.34,
281.663731448,S1-C6,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.08,
281.663731448,S1-C6,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.08,
281.663731448,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
281.663731448,S1-C6-T0,Backend_Bound.Core_Bound.Divider,27.70,% Clocks,,arith.fpu_div_active,0.00,5.08,
281.663731448,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.96,% Clocks,,,0.00,5.34,<==
281.663731448,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C7,Frontend_Bound,37.21,% Slots,,,0.00,5.35,
281.663731448,S1-C7,Bad_Speculation,11.43,% Slots,,,0.00,5.35,
281.663731448,S1-C7,Backend_Bound,33.69,% Slots,,,0.00,5.35,
281.663731448,S1-C7,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
281.663731448,S1-C7,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.35,<==
281.663731448,S1-C7,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.08,
281.663731448,S1-C7,Backend_Bound.Core_Bound,26.59,% Slots,,,0.00,5.07,
281.663731448,S1-C7,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.35,
281.663731448,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.35,
281.663731448,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
281.663731448,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.35,
281.663731448,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.97,% Clocks,,,0.00,5.34,
281.663731448,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
281.663731448,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
281.663731448,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
281.663731448,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
283.164626751,S0-C0,Backend_Bound,16.38,% Slots,,,0.00,5.1,
283.164626751,S0-C0,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.1,
283.164626751,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.72,% Clocks,,arith.fpu_div_active,0.00,5.34,
283.164626751,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.72,% Clocks,,,0.00,5.29,<==
283.164626751,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C1,Backend_Bound,27.72,% Slots,,,0.00,5.1,<==
283.164626751,S0-C1,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.1,
283.164626751,S0-C1,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.1,
283.164626751,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
283.164626751,S0-C1-T0,Backend_Bound.Core_Bound.Divider,24.99,% Clocks,,arith.fpu_div_active,0.00,5.33,
283.164626751,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.73,% Clocks,,,0.00,5.28,
283.164626751,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C2,Backend_Bound,33.07,% Slots,,,0.00,5.1,
283.164626751,S0-C2,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.1,
283.164626751,S0-C2,Backend_Bound.Core_Bound,20.77,% Slots,,,0.00,5.1,
283.164626751,S0-C2-T0,Backend_Bound.Core_Bound.Divider,27.09,% Clocks,,arith.fpu_div_active,0.00,5.34,
283.164626751,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.79,% Clocks,,,0.00,5.31,<==
283.164626751,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C3,Frontend_Bound,22.27,% Slots,,,0.00,5.11,
283.164626751,S0-C3,Backend_Bound,34.25,% Slots,,,0.00,5.11,
283.164626751,S0-C3,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.11,
283.164626751,S0-C3,Backend_Bound.Memory_Bound,33.43,% Slots,,,0.00,5.11,<==
283.164626751,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.08,
283.164626751,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
283.164626751,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C4,Frontend_Bound,22.43,% Slots,,,0.00,5.11,<==
283.164626751,S0-C4,Backend_Bound,22.24,% Slots,,,0.00,5.11,
283.164626751,S0-C4,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.11,
283.164626751,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.33,% Clocks,,,0.00,5.29,
283.164626751,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S0-C5,Frontend_Bound,20.06,% Slots,,,0.00,5.11,
283.164626751,S0-C5,Backend_Bound,28.57,% Slots,,,0.00,5.11,
283.164626751,S0-C5,Backend_Bound.Memory_Bound,35.02,% Slots,,,0.00,5.11,<==
283.164626751,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C6,Frontend_Bound,39.52,% Slots,,,0.00,5.11,
283.164626751,S0-C6,Backend_Bound,35.37,% Slots,,,0.00,5.11,
283.164626751,S0-C6,Retiring,36.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
283.164626751,S0-C6,Frontend_Bound.Frontend_Latency,47.84,% Slots,,rs_events.empty_end,0.00,5.11,<==
283.164626751,S0-C6,Backend_Bound.Memory_Bound,20.70,% Slots,,,0.00,5.11,
283.164626751,S0-C6,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.11,
283.164626751,S0-C6,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.06,
283.164626751,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.07,
283.164626751,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
283.164626751,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.07,
283.164626751,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
283.164626751,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.24,% Clocks,,,0.00,5.29,
283.164626751,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C7,Frontend_Bound,34.30,% Slots,,,0.00,5.11,
283.164626751,S0-C7,Backend_Bound,40.02,% Slots,,,0.00,5.11,
283.164626751,S0-C7,Retiring,52.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
283.164626751,S0-C7,Backend_Bound.Core_Bound,56.34,% Slots,,,0.00,5.11,
283.164626751,S0-C7,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.07,<==
283.164626751,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
283.164626751,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.08,
283.164626751,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C0,Backend_Bound,32.59,% Slots,,,0.00,5.11,
283.164626751,S1-C0,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.11,
283.164626751,S1-C0,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.11,
283.164626751,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
283.164626751,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.65,% Clocks,,arith.fpu_div_active,0.00,5.33,
283.164626751,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.93,% Clocks,,,0.00,5.29,<==
283.164626751,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C1,Backend_Bound,34.00,% Slots,,,0.00,5.11,<==
283.164626751,S1-C1,Backend_Bound.Memory_Bound,15.28,% Slots,,,0.00,5.11,
283.164626751,S1-C1,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.11,
283.164626751,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
283.164626751,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.08,% Clocks,,,0.00,5.29,
283.164626751,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C2,Backend_Bound,67.27,% Slots,,,0.00,5.12,
283.164626751,S1-C2,Backend_Bound.Memory_Bound,26.56,% Slots,,,0.00,5.12,
283.164626751,S1-C2,Backend_Bound.Core_Bound,40.71,% Slots,,,0.00,5.12,
283.164626751,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
283.164626751,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.00,% Clocks,,,0.00,5.3,<==
283.164626751,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C3,Frontend_Bound,30.31,% Slots,,,0.00,5.12,<==
283.164626751,S1-C3,Backend_Bound,15.65,% Slots,,,0.00,5.12,
283.164626751,S1-C3,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.12,
283.164626751,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.15,
283.164626751,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.07,
283.164626751,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
283.164626751,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.85,% Core_Clocks,,,0.00,5.34,
283.164626751,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.82,% Core_Clocks,,,0.00,5.34,
283.164626751,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C4,Frontend_Bound,30.49,% Slots,,,0.00,5.12,
283.164626751,S1-C4,Backend_Bound,46.49,% Slots,,,0.00,5.12,
283.164626751,S1-C4,Retiring,25.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
283.164626751,S1-C4,Frontend_Bound.Frontend_Latency,38.22,% Slots,,rs_events.empty_end,0.00,5.12,
283.164626751,S1-C4,Backend_Bound.Core_Bound,59.79,% Slots,,,0.00,5.12,
283.164626751,S1-C4,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.07,
283.164626751,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.07,
283.164626751,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
283.164626751,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.02,% Clocks,,idq.ms_switches,0.00,5.07,
283.164626751,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.80,% Clocks,,,0.00,5.3,<==
283.164626751,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C5,Frontend_Bound,42.35,% Slots,,,0.00,5.12,
283.164626751,S1-C5,Backend_Bound,16.41,% Slots,,,0.00,5.12,
283.164626751,S1-C5,Retiring,29.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
283.164626751,S1-C5,Frontend_Bound.Frontend_Latency,43.60,% Slots,,rs_events.empty_end,0.00,5.12,
283.164626751,S1-C5,Frontend_Bound.Frontend_Bandwidth,62.02,% Slots,,,0.00,5.15,
283.164626751,S1-C5,Backend_Bound.Core_Bound,23.56,% Slots,,,0.00,5.12,
283.164626751,S1-C5,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.08,
283.164626751,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.07,
283.164626751,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
283.164626751,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.07,
283.164626751,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.32,% Core_Clocks,,,0.00,5.34,<==
283.164626751,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C6,Backend_Bound,23.63,% Slots,,,0.00,5.13,
283.164626751,S1-C6,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.13,<==
283.164626751,S1-C6-T0,Backend_Bound.Core_Bound.Divider,35.64,% Clocks,,arith.fpu_div_active,0.00,5.34,
283.164626751,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.34,% Clocks,,,0.00,5.3,
283.164626751,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S1-C7,Frontend_Bound,39.72,% Slots,,,0.00,5.1,
283.164626751,S1-C7,Backend_Bound,35.50,% Slots,,,0.00,5.1,
283.164626751,S1-C7,Retiring,32.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
283.164626751,S1-C7,Backend_Bound.Core_Bound,41.05,% Slots,,,0.00,5.1,
283.164626751,S1-C7,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.07,
283.164626751,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.07,
283.164626751,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
283.164626751,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.88,% Clocks,,idq.ms_switches,0.00,5.07,
283.164626751,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.73,% Clocks,,,0.00,5.3,
283.164626751,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
283.164626751,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
283.164626751,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
284.658747323,S0-C0,Frontend_Bound,20.00,% Slots,,,0.00,5.21,
284.658747323,S0-C0,Backend_Bound,15.03,% Slots,,,0.00,5.2,
284.658747323,S0-C0,Retiring,51.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
284.658747323,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.22,
284.658747323,S0-C0,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.08,
284.658747323,S0-C0,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.25,<==
284.658747323,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.22,% Core_Clocks,,,0.00,5.35,
284.658747323,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.05,% Core_Clocks,,,0.00,5.08,
284.658747323,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.11,% Clocks,,,0.00,5.09,
284.658747323,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C1,Frontend_Bound,22.85,% Slots,,,0.00,5.21,
284.658747323,S0-C1,Backend_Bound,24.24,% Slots,,,0.00,5.2,
284.658747323,S0-C1,Retiring,48.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
284.658747323,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.22,
284.658747323,S0-C1,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.07,
284.658747323,S0-C1,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.26,<==
284.658747323,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.37,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.20,% Core_Clocks,,,0.00,5.35,
284.658747323,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.40,% Core_Clocks,,,0.00,5.08,
284.658747323,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.59,% Clocks,,,0.00,5.09,
284.658747323,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
284.658747323,S0-C2,Backend_Bound,35.39,% Slots,,,0.00,5.21,<==
284.658747323,S0-C2,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.08,
284.658747323,S0-C2,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.08,
284.658747323,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
284.658747323,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
284.658747323,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.77,% Clocks,,,0.00,5.08,
284.658747323,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
284.658747323,S0-C3,Backend_Bound,39.57,% Slots,,,0.00,5.2,
284.658747323,S0-C3,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.08,
284.658747323,S0-C3,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.08,
284.658747323,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
284.658747323,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.04,% Clocks,,,0.00,5.09,<==
284.658747323,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C4,Backend_Bound,45.96,% Slots,,,0.00,5.2,<==
284.658747323,S0-C4,Retiring,45.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
284.658747323,S0-C4,Backend_Bound.Memory_Bound,22.42,% Slots,,,0.00,5.08,
284.658747323,S0-C4,Backend_Bound.Core_Bound,23.55,% Slots,,,0.00,5.08,
284.658747323,S0-C4,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.35,
284.658747323,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
284.658747323,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.82,% Clocks,,,0.00,5.08,
284.658747323,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C5,Frontend_Bound,21.06,% Slots,,,0.00,5.22,
284.658747323,S0-C5,Backend_Bound,22.82,% Slots,,,0.00,5.2,
284.658747323,S0-C5,Retiring,45.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
284.658747323,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.23,
284.658747323,S0-C5,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.08,
284.658747323,S0-C5,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.35,<==
284.658747323,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.26,% Core_Clocks,,,0.00,5.34,
284.658747323,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.44,% Core_Clocks,,,0.00,5.08,
284.658747323,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.02,% Clocks,,,0.00,5.08,
284.658747323,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C6,Frontend_Bound,20.15,% Slots,,,0.00,5.22,
284.658747323,S0-C6,Backend_Bound,17.07,% Slots,,,0.00,5.2,
284.658747323,S0-C6,Retiring,57.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
284.658747323,S0-C6,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.08,
284.658747323,S0-C6,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.35,<==
284.658747323,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.08,
284.658747323,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C7,Backend_Bound,47.60,% Slots,,,0.00,5.19,
284.658747323,S0-C7,Backend_Bound.Memory_Bound,30.23,% Slots,,,0.00,5.08,<==
284.658747323,S0-C7,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.08,
284.658747323,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,24.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
284.658747323,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
284.658747323,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C0,Frontend_Bound,20.36,% Slots,,,0.00,5.22,
284.658747323,S1-C0,Backend_Bound,11.43,% Slots,,,0.00,5.19,
284.658747323,S1-C0,Retiring,60.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
284.658747323,S1-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.35,<==
284.658747323,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.30,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C1,Backend_Bound,48.23,% Slots,,,0.00,5.19,
284.658747323,S1-C1,Backend_Bound.Memory_Bound,27.83,% Slots,,,0.00,5.08,
284.658747323,S1-C1,Backend_Bound.Core_Bound,20.39,% Slots,,,0.00,5.08,
284.658747323,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,27.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
284.658747323,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.78,% Clocks,,,0.00,5.09,
284.658747323,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C2,Backend_Bound,58.10,% Slots,,,0.00,5.19,
284.658747323,S1-C2,Backend_Bound.Memory_Bound,39.07,% Slots,,,0.00,5.08,
284.658747323,S1-C2,Backend_Bound.Core_Bound,19.03,% Slots,,,0.00,5.08,
284.658747323,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,44.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
284.658747323,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.28,% Clocks,,,0.00,5.08,
284.658747323,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C3,Frontend_Bound,30.18,% Slots,,,0.00,5.22,
284.658747323,S1-C3,Backend_Bound,25.69,% Slots,,,0.00,5.18,
284.658747323,S1-C3,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.08,<==
284.658747323,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.23,
284.658747323,S1-C3,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.08,
284.658747323,S1-C3,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.08,
284.658747323,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.35,
284.658747323,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
284.658747323,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.97,% Core_Clocks,,,0.00,5.34,
284.658747323,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.66,% Core_Clocks,,,0.00,5.08,
284.658747323,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.62,% Clocks,,,0.00,5.09,
284.658747323,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C4,Backend_Bound,59.48,% Slots,,,0.00,5.18,
284.658747323,S1-C4,Retiring,33.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
284.658747323,S1-C4,Backend_Bound.Memory_Bound,15.47,% Slots,,,0.00,5.08,
284.658747323,S1-C4,Backend_Bound.Core_Bound,44.01,% Slots,,,0.00,5.08,
284.658747323,S1-C4,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.35,
284.658747323,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.20,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
284.658747323,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
284.658747323,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.00,% Clocks,,,0.00,5.09,<==
284.658747323,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
284.658747323,S1-C5,Backend_Bound,31.00,% Slots,,,0.00,5.19,
284.658747323,S1-C5,Retiring,49.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
284.658747323,S1-C5,Backend_Bound.Core_Bound,23.07,% Slots,,,0.00,5.08,
284.658747323,S1-C5,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.17,<==
284.658747323,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.36,
284.658747323,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.59,% Clocks,,,0.00,5.08,
284.658747323,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C6,Backend_Bound,47.43,% Slots,,,0.00,5.18,
284.658747323,S1-C6,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.08,
284.658747323,S1-C6,Backend_Bound.Core_Bound,28.12,% Slots,,,0.00,5.08,
284.658747323,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
284.658747323,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.86,% Clocks,,,0.00,5.08,<==
284.658747323,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C7,Backend_Bound,55.53,% Slots,,,0.00,5.18,
284.658747323,S1-C7,Retiring,40.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
284.658747323,S1-C7,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.08,
284.658747323,S1-C7,Backend_Bound.Core_Bound,43.52,% Slots,,,0.00,5.08,
284.658747323,S1-C7,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.26,
284.658747323,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.38,% Clocks,,idq.ms_switches,0.00,5.35,
284.658747323,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
284.658747323,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.98,% Clocks,,,0.00,5.08,<==
284.658747323,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
284.658747323,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
284.658747323,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
284.658747323,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
284.658747323,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
284.658747323,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
284.658747323,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
286.147837591,S0-C0,Backend_Bound,49.29,% Slots,,,0.00,5.2,
286.147837591,S0-C0,Backend_Bound.Memory_Bound,38.78,% Slots,,,0.00,5.1,
286.147837591,S0-C0,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.1,
286.147837591,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
286.147837591,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C1,Backend_Bound,63.71,% Slots,,,0.00,5.2,
286.147837591,S0-C1,Retiring,35.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
286.147837591,S0-C1,Backend_Bound.Core_Bound,71.24,% Slots,,,0.00,5.1,<==
286.147837591,S0-C1,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.18,
286.147837591,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.79,% Clocks,,idq.ms_switches,0.00,5.38,
286.147837591,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C2,Backend_Bound,26.30,% Slots,,,0.00,5.2,
286.147837591,S0-C2,Backend_Bound.Core_Bound,17.65,% Slots,,,0.00,5.1,<==
286.147837591,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.68,% Clocks,,arith.fpu_div_active,0.00,5.1,
286.147837591,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.77,% Clocks,,,0.00,5.37,
286.147837591,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C3,Backend_Bound,39.94,% Slots,,,0.00,5.2,
286.147837591,S0-C3,Backend_Bound.Memory_Bound,33.45,% Slots,,,0.00,5.1,
286.147837591,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
286.147837591,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
286.147837591,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C4,Backend_Bound,21.12,% Slots,,,0.00,5.2,
286.147837591,S0-C4,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.1,<==
286.147837591,S0-C4-T0,Backend_Bound.Core_Bound.Divider,31.42,% Clocks,,arith.fpu_div_active,0.00,5.1,
286.147837591,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.12,% Clocks,,,0.00,5.37,
286.147837591,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C5,Backend_Bound,61.79,% Slots,,,0.00,5.2,
286.147837591,S0-C5,Backend_Bound.Memory_Bound,48.10,% Slots,,,0.00,5.11,
286.147837591,S0-C5,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.11,
286.147837591,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,45.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
286.147837591,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C6,Backend_Bound,60.25,% Slots,,,0.00,5.2,
286.147837591,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,39.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
286.147837591,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C7,Backend_Bound,78.21,% Slots,,,0.00,5.2,
286.147837591,S0-C7,Backend_Bound.Memory_Bound,67.15,% Slots,,,0.00,5.1,
286.147837591,S0-C7,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.1,
286.147837591,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,39.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
286.147837591,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,34.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
286.147837591,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C0,Frontend_Bound,22.96,% Slots,,,0.00,5.22,
286.147837591,S1-C0,Backend_Bound,46.83,% Slots,,,0.00,5.2,
286.147837591,S1-C0,Retiring,26.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
286.147837591,S1-C0,Frontend_Bound.Frontend_Latency,32.25,% Slots,,rs_events.empty_end,0.00,5.22,
286.147837591,S1-C0,Backend_Bound.Core_Bound,54.21,% Slots,,,0.00,5.1,<==
286.147837591,S1-C0,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.38,
286.147837591,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.24,% Clocks,,,0.00,5.38,
286.147837591,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
286.147837591,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.65,% Clocks,,idq.ms_switches,0.00,5.38,
286.147837591,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C1,Backend_Bound,66.67,% Slots,,,0.00,5.2,
286.147837591,S1-C1,Backend_Bound.Memory_Bound,53.99,% Slots,,,0.00,5.11,
286.147837591,S1-C1,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.11,
286.147837591,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,38.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
286.147837591,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
286.147837591,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C2,Backend_Bound,54.23,% Slots,,,0.00,5.2,
286.147837591,S1-C2,Retiring,28.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.147837591,S1-C2,Backend_Bound.Core_Bound,60.04,% Slots,,,0.00,5.1,<==
286.147837591,S1-C2,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.37,
286.147837591,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.40,% Clocks,,idq.ms_switches,0.00,5.38,
286.147837591,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C3,Frontend_Bound,30.96,% Slots,,,0.00,5.22,
286.147837591,S1-C3,Backend_Bound,22.04,% Slots,,,0.00,5.2,
286.147837591,S1-C3,Frontend_Bound.Frontend_Latency,17.95,% Slots,,rs_events.empty_end,0.00,5.22,<==
286.147837591,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.22,
286.147837591,S1-C3,Backend_Bound.Memory_Bound,16.97,% Slots,,,0.00,5.1,
286.147837591,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.38,
286.147837591,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
286.147837591,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.90,% Core_Clocks,,,0.00,5.11,
286.147837591,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.50,% Core_Clocks,,,0.00,5.37,
286.147837591,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C4,Backend_Bound,60.10,% Slots,,,0.00,5.2,
286.147837591,S1-C4,Backend_Bound.Memory_Bound,48.94,% Slots,,,0.00,5.1,
286.147837591,S1-C4,Backend_Bound.Core_Bound,11.16,% Slots,,,0.00,5.1,
286.147837591,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,51.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
286.147837591,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C5,Frontend_Bound,20.09,% Slots,,,0.00,5.22,
286.147837591,S1-C5,Backend_Bound,57.55,% Slots,,,0.00,5.2,
286.147837591,S1-C5,Retiring,27.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.147837591,S1-C5,Frontend_Bound.Frontend_Latency,32.07,% Slots,,rs_events.empty_end,0.00,5.22,
286.147837591,S1-C5,Backend_Bound.Core_Bound,67.11,% Slots,,,0.00,5.1,<==
286.147837591,S1-C5,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.37,
286.147837591,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.38,
286.147837591,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
286.147837591,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.40,% Clocks,,idq.ms_switches,0.00,5.38,
286.147837591,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C6,Backend_Bound,16.48,% Slots,,,0.00,5.2,
286.147837591,S1-C6,Backend_Bound.Core_Bound,10.71,% Slots,,,0.00,5.11,<==
286.147837591,S1-C6-T0,Backend_Bound.Core_Bound.Divider,29.80,% Clocks,,arith.fpu_div_active,0.00,5.1,
286.147837591,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.92,% Clocks,,,0.00,5.37,
286.147837591,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C7,Frontend_Bound,20.41,% Slots,,,0.00,5.37,
286.147837591,S1-C7,Backend_Bound,14.96,% Slots,,,0.00,5.37,
286.147837591,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.37,
286.147837591,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.82,% Core_Clocks,,,0.00,5.1,<==
286.147837591,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.67,% Core_Clocks,,,0.00,5.37,
286.147837591,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
286.147837591,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
287.646257743,S0-C0,Backend_Bound,18.70,% Slots,,,0.00,5.2,
287.646257743,S0-C0,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.2,
287.646257743,S0-C0-T0,Backend_Bound.Core_Bound.Divider,27.56,% Clocks,,arith.fpu_div_active,0.00,5.34,
287.646257743,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.72,% Clocks,,,0.00,5.17,<==
287.646257743,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C1,Frontend_Bound,47.82,% Slots,,,0.00,5.19,
287.646257743,S0-C1,Bad_Speculation,10.58,% Slots,,,0.00,5.19,
287.646257743,S0-C1,Backend_Bound,15.10,% Slots,,,0.00,5.19,
287.646257743,S0-C1,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.646257743,S0-C1,Frontend_Bound.Frontend_Latency,59.88,% Slots,,rs_events.empty_end,0.00,5.19,
287.646257743,S0-C1,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.19,
287.646257743,S0-C1,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.19,
287.646257743,S0-C1,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.07,
287.646257743,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
287.646257743,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.06,<==
287.646257743,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
287.646257743,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
287.646257743,S0-C2,Backend_Bound,30.24,% Slots,,,0.00,5.2,
287.646257743,S0-C2,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.2,<==
287.646257743,S0-C2-T0,Backend_Bound.Core_Bound.Divider,30.40,% Clocks,,arith.fpu_div_active,0.00,5.34,
287.646257743,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.44,% Clocks,,,0.00,5.18,
287.646257743,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C3,Frontend_Bound,23.36,% Slots,,,0.00,5.2,<==
287.646257743,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C4,Backend_Bound,30.23,% Slots,,,0.00,5.2,
287.646257743,S0-C4,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.2,
287.646257743,S0-C4,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.2,<==
287.646257743,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
287.646257743,S0-C4-T0,Backend_Bound.Core_Bound.Divider,29.01,% Clocks,,arith.fpu_div_active,0.00,5.34,
287.646257743,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.46,% Clocks,,,0.00,5.18,
287.646257743,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C5,Backend_Bound,55.88,% Slots,,,0.00,5.19,
287.646257743,S0-C5,Backend_Bound.Memory_Bound,34.88,% Slots,,,0.00,5.19,<==
287.646257743,S0-C5,Backend_Bound.Core_Bound,21.00,% Slots,,,0.00,5.19,
287.646257743,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C6,Backend_Bound,81.84,% Slots,,,0.00,5.2,
287.646257743,S0-C6,Retiring,48.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.646257743,S0-C6,Backend_Bound.Memory_Bound,36.97,% Slots,,,0.00,5.2,
287.646257743,S0-C6,Backend_Bound.Core_Bound,44.87,% Slots,,,0.00,5.2,<==
287.646257743,S0-C6,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.07,
287.646257743,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.08,
287.646257743,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C7,Frontend_Bound,50.49,% Slots,,,0.00,5.2,
287.646257743,S0-C7,Bad_Speculation,13.35,% Slots,,,0.00,5.2,
287.646257743,S0-C7,Retiring,15.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.646257743,S0-C7,Frontend_Bound.Frontend_Latency,34.40,% Slots,,rs_events.empty_end,0.00,5.2,
287.646257743,S0-C7,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
287.646257743,S0-C7,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.07,
287.646257743,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.07,
287.646257743,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.07,<==
287.646257743,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C0,Backend_Bound,25.27,% Slots,,,0.00,5.2,
287.646257743,S1-C0,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.2,<==
287.646257743,S1-C0-T0,Backend_Bound.Core_Bound.Divider,36.58,% Clocks,,arith.fpu_div_active,0.00,5.34,
287.646257743,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.45,% Clocks,,,0.00,5.18,
287.646257743,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C1,Backend_Bound,26.19,% Slots,,,0.00,5.2,
287.646257743,S1-C1,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.2,
287.646257743,S1-C1-T0,Backend_Bound.Core_Bound.Divider,25.74,% Clocks,,arith.fpu_div_active,0.00,5.34,
287.646257743,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.69,% Clocks,,,0.00,5.18,<==
287.646257743,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C2,Frontend_Bound,20.11,% Slots,,,0.00,5.2,
287.646257743,S1-C2,Backend_Bound,14.23,% Slots,,,0.00,5.2,
287.646257743,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.2,
287.646257743,S1-C2,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.2,
287.646257743,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.95,% Core_Clocks,,,0.00,5.34,<==
287.646257743,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.60,% Core_Clocks,,,0.00,5.34,
287.646257743,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.56,% Clocks,,,0.00,5.18,
287.646257743,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C3,Frontend_Bound,33.99,% Slots,,,0.00,5.2,<==
287.646257743,S1-C3,Backend_Bound,12.95,% Slots,,,0.00,5.2,
287.646257743,S1-C3,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.2,
287.646257743,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.2,
287.646257743,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.08,
287.646257743,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
287.646257743,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.44,% Core_Clocks,,,0.00,5.34,
287.646257743,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.89,% Core_Clocks,,,0.00,5.34,
287.646257743,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C4,Frontend_Bound,30.74,% Slots,,,0.00,5.2,
287.646257743,S1-C4,Backend_Bound,44.03,% Slots,,,0.00,5.2,
287.646257743,S1-C4,Retiring,20.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.646257743,S1-C4,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.2,
287.646257743,S1-C4,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.2,
287.646257743,S1-C4,Backend_Bound.Core_Bound,32.90,% Slots,,,0.00,5.2,<==
287.646257743,S1-C4,Retiring.Microcode_Sequencer,8.36,% Slots,,idq.ms_uops,0.00,5.07,
287.646257743,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.08,
287.646257743,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.08,
287.646257743,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C5,Frontend_Bound,28.66,% Slots,,,0.00,5.2,
287.646257743,S1-C5,Backend_Bound,46.13,% Slots,,,0.00,5.2,
287.646257743,S1-C5,Retiring,10.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.646257743,S1-C5,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.2,
287.646257743,S1-C5,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.2,
287.646257743,S1-C5,Backend_Bound.Core_Bound,30.23,% Slots,,,0.00,5.2,<==
287.646257743,S1-C5,Retiring.Microcode_Sequencer,4.43,% Slots,,idq.ms_uops,0.00,5.07,
287.646257743,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.82,% Clocks,,idq.ms_switches,0.00,5.08,
287.646257743,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
287.646257743,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C6,Backend_Bound,27.54,% Slots,,,0.00,5.2,
287.646257743,S1-C6,Backend_Bound.Core_Bound,19.24,% Slots,,,0.00,5.2,
287.646257743,S1-C6-T0,Backend_Bound.Core_Bound.Divider,23.97,% Clocks,,arith.fpu_div_active,0.00,5.34,
287.646257743,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.06,% Clocks,,,0.00,5.18,<==
287.646257743,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C7,Frontend_Bound,23.80,% Slots,,,0.00,5.19,
287.646257743,S1-C7,Backend_Bound,43.03,% Slots,,,0.00,5.19,
287.646257743,S1-C7,Retiring,20.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.646257743,S1-C7,Frontend_Bound.Frontend_Latency,39.88,% Slots,,rs_events.empty_end,0.00,5.19,
287.646257743,S1-C7,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.19,
287.646257743,S1-C7,Backend_Bound.Core_Bound,32.29,% Slots,,,0.00,5.19,<==
287.646257743,S1-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.07,
287.646257743,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.07,
287.646257743,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
287.646257743,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.68,% Clocks,,idq.ms_switches,0.00,5.07,
287.646257743,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
287.646257743,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
287.646257743,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
289.176812156,S0-C0,Backend_Bound,29.12,% Slots,,,0.00,5.23,<==
289.176812156,S0-C0,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.23,
289.176812156,S0-C0,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.23,
289.176812156,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
289.176812156,S0-C0-T0,Backend_Bound.Core_Bound.Divider,20.99,% Clocks,,arith.fpu_div_active,0.00,5.23,
289.176812156,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C1,Backend_Bound,45.93,% Slots,,,0.00,5.24,
289.176812156,S0-C1,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.23,
289.176812156,S0-C1,Backend_Bound.Core_Bound,27.79,% Slots,,,0.00,5.23,
289.176812156,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
289.176812156,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.04,% Clocks,,,0.00,5.22,<==
289.176812156,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C2,Backend_Bound,43.43,% Slots,,,0.00,5.24,
289.176812156,S0-C2,Backend_Bound.Memory_Bound,29.09,% Slots,,,0.00,5.22,<==
289.176812156,S0-C2,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.22,
289.176812156,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.48,% Clocks,,,0.00,5.23,
289.176812156,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C3,Backend_Bound,28.80,% Slots,,,0.00,5.23,
289.176812156,S0-C3,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.23,
289.176812156,S0-C3,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.23,
289.176812156,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,21.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
289.176812156,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.19,% Clocks,,,0.00,5.22,
289.176812156,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C4,Frontend_Bound,20.29,% Slots,,,0.00,5.24,<==
289.176812156,S0-C4,Backend_Bound,17.33,% Slots,,,0.00,5.24,
289.176812156,S0-C4,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.23,
289.176812156,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.80,% Clocks,,,0.00,5.23,
289.176812156,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C5,Backend_Bound,37.79,% Slots,,,0.00,5.23,<==
289.176812156,S0-C5,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.23,
289.176812156,S0-C5,Backend_Bound.Core_Bound,21.37,% Slots,,,0.00,5.23,
289.176812156,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
289.176812156,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.51,% Clocks,,,0.00,5.22,
289.176812156,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C6,Frontend_Bound,20.63,% Slots,,,0.00,5.24,
289.176812156,S0-C6,Backend_Bound,39.97,% Slots,,,0.00,5.24,
289.176812156,S0-C6,Retiring,41.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
289.176812156,S0-C6,Backend_Bound.Memory_Bound,30.27,% Slots,,,0.00,5.23,
289.176812156,S0-C6,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.24,<==
289.176812156,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.24,
289.176812156,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
289.176812156,S0-C7,Backend_Bound,31.36,% Slots,,,0.00,5.23,
289.176812156,S0-C7,Backend_Bound.Memory_Bound,21.33,% Slots,,,0.00,5.23,
289.176812156,S0-C7,Backend_Bound.Core_Bound,10.03,% Slots,,,0.00,5.23,
289.176812156,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
289.176812156,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C0,Backend_Bound,38.14,% Slots,,,0.00,5.23,
289.176812156,S1-C0,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.22,
289.176812156,S1-C0,Backend_Bound.Core_Bound,23.03,% Slots,,,0.00,5.22,
289.176812156,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
289.176812156,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.08,% Clocks,,,0.00,5.22,<==
289.176812156,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C1,Backend_Bound,29.90,% Slots,,,0.00,5.23,
289.176812156,S1-C1,Backend_Bound.Memory_Bound,22.60,% Slots,,,0.00,5.23,<==
289.176812156,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
289.176812156,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
289.176812156,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C2,Backend_Bound,48.75,% Slots,,,0.00,5.24,
289.176812156,S1-C2,Retiring,34.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
289.176812156,S1-C2,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.23,
289.176812156,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.23,
289.176812156,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C3,Backend_Bound,13.54,% Slots,,,0.00,5.23,
289.176812156,S1-C3,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.23,
289.176812156,S1-C3-T0,Backend_Bound.Core_Bound.Divider,26.88,% Clocks,,arith.fpu_div_active,0.00,5.23,
289.176812156,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.23,<==
289.176812156,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C4,Frontend_Bound,22.86,% Slots,,,0.00,5.23,
289.176812156,S1-C4,Backend_Bound,46.36,% Slots,,,0.00,5.23,
289.176812156,S1-C4,Retiring,29.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
289.176812156,S1-C4,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.23,
289.176812156,S1-C4,Frontend_Bound.Frontend_Bandwidth,30.49,% Slots,,,0.00,5.23,
289.176812156,S1-C4,Backend_Bound.Memory_Bound,88.18,% Slots,,,0.00,5.23,
289.176812156,S1-C4,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.22,
289.176812156,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.24,
289.176812156,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.24,
289.176812156,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.70,% Core_Clocks,,,0.00,5.23,
289.176812156,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.74,% Core_Clocks,,,0.00,5.24,
289.176812156,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
289.176812156,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C5,Frontend_Bound,32.75,% Slots,,,0.00,5.23,
289.176812156,S1-C5,Backend_Bound,20.11,% Slots,,,0.00,5.23,
289.176812156,S1-C5,Retiring,37.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
289.176812156,S1-C5,Frontend_Bound.Frontend_Latency,20.30,% Slots,,rs_events.empty_end,0.00,5.23,
289.176812156,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.23,
289.176812156,S1-C5,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.23,
289.176812156,S1-C5,Retiring.Microcode_Sequencer,4.08,% Slots,,idq.ms_uops,0.00,5.23,<==
289.176812156,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.91,% Clocks,,idq.ms_switches,0.00,5.23,
289.176812156,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
289.176812156,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.23,
289.176812156,S1-C6,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.22,
289.176812156,S1-C6,Backend_Bound,55.50,% Slots,,,0.00,5.23,<==
289.176812156,S1-C6,Retiring,25.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
289.176812156,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.24,
289.176812156,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.24,% Core_Clocks,,,0.00,5.23,
289.176812156,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.36,
289.176812156,S1-C7,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.22,
289.176812156,S1-C7,Backend_Bound,55.23,% Slots,,,0.00,5.35,
289.176812156,S1-C7,Retiring,32.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
289.176812156,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.80,% Clocks,,idq.ms_switches,0.00,5.24,
289.176812156,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.58,% Core_Clocks,,,0.00,5.23,
289.176812156,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
289.176812156,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
289.176812156,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
289.176812156,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
290.669204968,S0-C0,Backend_Bound,52.98,% Slots,,,0.00,5.08,
290.669204968,S0-C0,Backend_Bound.Memory_Bound,30.94,% Slots,,,0.00,5.08,
290.669204968,S0-C0,Backend_Bound.Core_Bound,22.04,% Slots,,,0.00,5.08,
290.669204968,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
290.669204968,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
290.669204968,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
290.669204968,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
290.669204968,S0-C1,Backend_Bound,60.55,% Slots,,,0.00,5.08,
290.669204968,S0-C1,Backend_Bound.Memory_Bound,43.67,% Slots,,,0.00,5.08,<==
290.669204968,S0-C1,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.08,
290.669204968,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
290.669204968,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
290.669204968,S0-C2,Backend_Bound,52.97,% Slots,,,0.00,5.08,
290.669204968,S0-C2,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
290.669204968,S0-C2,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.08,
290.669204968,S0-C2,Backend_Bound.Core_Bound,42.08,% Slots,,,0.00,5.08,
290.669204968,S0-C2,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.12,
290.669204968,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.34,% Clocks,,idq.ms_switches,0.00,5.29,
290.669204968,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
290.669204968,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.19,% Clocks,,,0.00,5.09,<==
290.669204968,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
290.669204968,S0-C3,Backend_Bound,51.61,% Slots,,,0.00,5.09,
290.669204968,S0-C3,Retiring,8.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
290.669204968,S0-C3,Backend_Bound.Memory_Bound,29.80,% Slots,,,0.00,5.09,<==
290.669204968,S0-C3,Backend_Bound.Core_Bound,21.81,% Slots,,,0.00,5.09,
290.669204968,S0-C3,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.12,
290.669204968,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.47,% Clocks,,idq.ms_switches,0.00,5.29,
290.669204968,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
290.669204968,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.47,% Clocks,,,0.00,5.09,
290.669204968,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C4,Backend_Bound,82.34,% Slots,,,0.00,5.09,
290.669204968,S0-C4,Backend_Bound.Memory_Bound,70.85,% Slots,,,0.00,5.09,<==
290.669204968,S0-C4,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.09,
290.669204968,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,37.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
290.669204968,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C5,Backend_Bound,26.21,% Slots,,,0.00,5.09,
290.669204968,S0-C5,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.09,
290.669204968,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.96,% Clocks,,,0.00,5.09,<==
290.669204968,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C6,Backend_Bound,16.96,% Slots,,,0.00,5.09,
290.669204968,S0-C6,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.09,<==
290.669204968,S0-C6-T0,Backend_Bound.Core_Bound.Divider,29.63,% Clocks,,arith.fpu_div_active,0.00,5.36,
290.669204968,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.52,% Clocks,,,0.00,5.09,
290.669204968,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C7,Backend_Bound,17.31,% Slots,,,0.00,5.09,
290.669204968,S0-C7,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.09,<==
290.669204968,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.22,% Clocks,,arith.fpu_div_active,0.00,5.36,
290.669204968,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.81,% Clocks,,,0.00,5.09,
290.669204968,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C0,Backend_Bound,57.67,% Slots,,,0.00,5.09,
290.669204968,S1-C0,Backend_Bound.Memory_Bound,40.61,% Slots,,,0.00,5.09,
290.669204968,S1-C0,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.09,
290.669204968,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,48.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
290.669204968,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C1,Backend_Bound,48.32,% Slots,,,0.00,5.08,<==
290.669204968,S1-C1,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.08,
290.669204968,S1-C1,Backend_Bound.Core_Bound,25.62,% Slots,,,0.00,5.08,
290.669204968,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,23.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C2,Bad_Speculation,11.09,% Slots,,,0.00,5.09,
290.669204968,S1-C2,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.09,
290.669204968,S1-C2,Backend_Bound,32.78,% Slots,,,0.00,5.09,<==
290.669204968,S1-C2,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.09,
290.669204968,S1-C2,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.09,
290.669204968,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
290.669204968,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C3,Backend_Bound,21.95,% Slots,,,0.00,5.09,
290.669204968,S1-C3,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.09,<==
290.669204968,S1-C3-T0,Backend_Bound.Core_Bound.Divider,36.10,% Clocks,,arith.fpu_div_active,0.00,5.36,
290.669204968,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.08,% Clocks,,,0.00,5.09,
290.669204968,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C4,Backend_Bound,42.71,% Slots,,,0.00,5.09,
290.669204968,S1-C4,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
290.669204968,S1-C4,Backend_Bound.Core_Bound,34.63,% Slots,,,0.00,5.09,<==
290.669204968,S1-C4,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.11,
290.669204968,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.25,% Clocks,,idq.ms_switches,0.00,5.36,
290.669204968,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
290.669204968,S1-C5,Frontend_Bound,33.20,% Slots,,,0.00,5.08,
290.669204968,S1-C5,Backend_Bound,19.92,% Slots,,,0.00,5.08,
290.669204968,S1-C5,Retiring,41.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
290.669204968,S1-C5,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.08,
290.669204968,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.08,
290.669204968,S1-C5,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.08,
290.669204968,S1-C5,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.08,<==
290.669204968,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
290.669204968,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,25.73,% Clocks,,idq.ms_switches,0.00,5.36,
290.669204968,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.15,% Clocks,,,0.00,5.09,
290.669204968,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
290.669204968,S1-C6,Backend_Bound,49.48,% Slots,,,0.00,5.08,
290.669204968,S1-C6,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.08,
290.669204968,S1-C6,Backend_Bound.Core_Bound,32.17,% Slots,,,0.00,5.08,<==
290.669204968,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C7,Backend_Bound,51.48,% Slots,,,0.00,5.09,
290.669204968,S1-C7,Backend_Bound.Memory_Bound,35.61,% Slots,,,0.00,5.09,
290.669204968,S1-C7,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.09,
290.669204968,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
290.669204968,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
290.669204968,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
290.669204968,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
290.669204968,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
292.208576674,S0-C0,Backend_Bound,58.07,% Slots,,,0.00,5.2,
292.208576674,S0-C0,Backend_Bound.Memory_Bound,55.03,% Slots,,,0.00,5.2,
292.208576674,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
292.208576674,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
292.208576674,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
292.208576674,S0-C1,Backend_Bound,16.40,% Slots,,,0.00,5.2,
292.208576674,S0-C1,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.2,
292.208576674,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.29,% Clocks,,,0.00,5.43,<==
292.208576674,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C2,Backend_Bound,22.21,% Slots,,,0.00,5.2,
292.208576674,S0-C2,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.2,
292.208576674,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.46,% Clocks,,,0.00,5.43,<==
292.208576674,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C3,Backend_Bound,18.63,% Slots,,,0.00,5.2,
292.208576674,S0-C3,Backend_Bound.Core_Bound,11.93,% Slots,,,0.00,5.2,
292.208576674,S0-C3-T0,Backend_Bound.Core_Bound.Divider,26.93,% Clocks,,arith.fpu_div_active,0.00,5.2,
292.208576674,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.15,% Clocks,,,0.00,5.43,<==
292.208576674,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C4,Backend_Bound,81.66,% Slots,,,0.00,5.2,
292.208576674,S0-C4,Backend_Bound.Memory_Bound,67.58,% Slots,,,0.00,5.2,
292.208576674,S0-C4,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.2,
292.208576674,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,40.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
292.208576674,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
292.208576674,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C5,Backend_Bound,36.46,% Slots,,,0.00,5.2,
292.208576674,S0-C5,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.2,
292.208576674,S0-C5,Backend_Bound.Core_Bound,23.37,% Slots,,,0.00,5.2,
292.208576674,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
292.208576674,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.99,% Clocks,,,0.00,5.45,<==
292.208576674,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C6,Backend_Bound,32.89,% Slots,,,0.00,5.2,
292.208576674,S0-C6,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.2,
292.208576674,S0-C6,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.2,
292.208576674,S0-C6-T0,Backend_Bound.Core_Bound.Divider,20.66,% Clocks,,arith.fpu_div_active,0.00,5.21,
292.208576674,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.19,% Clocks,,,0.00,5.45,<==
292.208576674,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C7,Backend_Bound,33.62,% Slots,,,0.00,5.21,
292.208576674,S0-C7,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.2,
292.208576674,S0-C7,Backend_Bound.Core_Bound,22.24,% Slots,,,0.00,5.2,
292.208576674,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
292.208576674,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.43,<==
292.208576674,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C0,Backend_Bound,40.97,% Slots,,,0.00,5.2,
292.208576674,S1-C0,Backend_Bound.Memory_Bound,30.90,% Slots,,,0.00,5.2,
292.208576674,S1-C0,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.2,
292.208576674,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
292.208576674,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
292.208576674,S1-C1,Frontend_Bound,20.15,% Slots,,,0.00,5.2,
292.208576674,S1-C1,Backend_Bound,28.74,% Slots,,,0.00,5.2,<==
292.208576674,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.89,% Slots,,,0.00,5.2,
292.208576674,S1-C1,Backend_Bound.Memory_Bound,12.00,% Slots,,,0.00,5.2,
292.208576674,S1-C1,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.2,
292.208576674,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.26,% Core_Clocks,,,0.00,5.21,
292.208576674,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.14,% Core_Clocks,,,0.00,5.47,
292.208576674,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
292.208576674,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
292.208576674,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C2,Frontend_Bound,31.77,% Slots,,,0.00,5.2,
292.208576674,S1-C2,Bad_Speculation,12.44,% Slots,,,0.00,5.19,
292.208576674,S1-C2,Retiring,45.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
292.208576674,S1-C2,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.2,
292.208576674,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.19,% Slots,,,0.00,5.2,
292.208576674,S1-C2,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.19,
292.208576674,S1-C2,Retiring.Microcode_Sequencer,2.66,% Slots,,idq.ms_uops,0.00,5.2,<==
292.208576674,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
292.208576674,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.90,% Clocks,,idq.ms_switches,0.00,5.2,
292.208576674,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.28,% Core_Clocks,,,0.00,5.2,
292.208576674,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.80,% Core_Clocks,,,0.00,5.47,
292.208576674,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C3,Backend_Bound,39.05,% Slots,,,0.00,5.2,
292.208576674,S1-C3,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.2,
292.208576674,S1-C3,Backend_Bound.Core_Bound,27.74,% Slots,,,0.00,5.2,<==
292.208576674,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C4,Bad_Speculation,11.96,% Slots,,,0.00,5.2,
292.208576674,S1-C4,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.2,
292.208576674,S1-C4,Backend_Bound,41.23,% Slots,,,0.00,5.2,
292.208576674,S1-C4,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.2,
292.208576674,S1-C4,Backend_Bound.Core_Bound,24.71,% Slots,,,0.00,5.2,<==
292.208576674,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C5,Frontend_Bound,21.96,% Slots,,,0.00,5.21,
292.208576674,S1-C5,Bad_Speculation,13.69,% Slots,,,0.00,5.2,
292.208576674,S1-C5,Backend_Bound,18.30,% Slots,,,0.00,5.2,
292.208576674,S1-C5,Retiring,28.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
292.208576674,S1-C5,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.2,
292.208576674,S1-C5,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.2,
292.208576674,S1-C5,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.2,
292.208576674,S1-C5,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.2,<==
292.208576674,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
292.208576674,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.91,% Clocks,,idq.ms_switches,0.00,5.2,
292.208576674,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C6,Frontend_Bound,35.06,% Slots,,,0.00,5.21,<==
292.208576674,S1-C6,Backend_Bound,11.33,% Slots,,,0.00,5.2,
292.208576674,S1-C6,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.2,
292.208576674,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.21,
292.208576674,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.2,
292.208576674,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
292.208576674,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.71,% Core_Clocks,,,0.00,5.21,
292.208576674,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C7,Backend_Bound,50.53,% Slots,,,0.00,5.29,<==
292.208576674,S1-C7,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.2,
292.208576674,S1-C7,Backend_Bound.Core_Bound,25.98,% Slots,,,0.00,5.2,
292.208576674,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
292.208576674,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
292.208576674,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
292.208576674,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
292.208576674,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
292.208576674,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
293.707679473,S0-C0,Frontend_Bound,22.28,% Slots,,,0.00,5.21,
293.707679473,S0-C0,Bad_Speculation,13.43,% Slots,,,0.00,5.12,
293.707679473,S0-C0,Backend_Bound,32.04,% Slots,,,0.00,5.12,
293.707679473,S0-C0,Retiring,31.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
293.707679473,S0-C0,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.24,
293.707679473,S0-C0,Bad_Speculation.Branch_Mispredicts,13.18,% Slots,,br_misp_retired.all_branches,0.00,5.12,
293.707679473,S0-C0,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.12,
293.707679473,S0-C0,Backend_Bound.Core_Bound,21.40,% Slots,,,0.00,5.12,<==
293.707679473,S0-C0,Retiring.Microcode_Sequencer,3.48,% Slots,,idq.ms_uops,0.00,5.33,
293.707679473,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.33,
293.707679473,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
293.707679473,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.33,
293.707679473,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
293.707679473,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C1,Backend_Bound,20.76,% Slots,,,0.00,5.12,
293.707679473,S0-C1,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.12,
293.707679473,S0-C1-T0,Backend_Bound.Core_Bound.Divider,23.65,% Clocks,,arith.fpu_div_active,0.00,5.33,
293.707679473,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.76,% Clocks,,,0.00,5.07,<==
293.707679473,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C2,Frontend_Bound,21.12,% Slots,,,0.00,5.21,<==
293.707679473,S0-C2,Backend_Bound,18.12,% Slots,,,0.00,5.12,
293.707679473,S0-C2,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.12,
293.707679473,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.89,% Clocks,,,0.00,5.07,
293.707679473,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C3,Backend_Bound,30.95,% Slots,,,0.00,5.12,
293.707679473,S0-C3,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.12,
293.707679473,S0-C3,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.12,
293.707679473,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
293.707679473,S0-C3-T0,Backend_Bound.Core_Bound.Divider,21.42,% Clocks,,arith.fpu_div_active,0.00,5.33,
293.707679473,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.30,% Clocks,,,0.00,5.07,<==
293.707679473,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C4,Frontend_Bound,63.30,% Slots,,,0.00,5.21,
293.707679473,S0-C4,Retiring,31.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
293.707679473,S0-C4,Frontend_Bound.Frontend_Latency,26.01,% Slots,,rs_events.empty_end,0.00,5.24,<==
293.707679473,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.84,% Slots,,,0.00,5.21,
293.707679473,S0-C4,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.33,
293.707679473,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.33,
293.707679473,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
293.707679473,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.33,
293.707679473,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.45,% Core_Clocks,,,0.00,5.34,
293.707679473,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.65,% Core_Clocks,,,0.00,5.06,
293.707679473,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C5,Frontend_Bound,21.64,% Slots,,,0.00,5.21,<==
293.707679473,S0-C5,Backend_Bound,13.24,% Slots,,,0.00,5.12,
293.707679473,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C6,Frontend_Bound,38.44,% Slots,,,0.00,5.21,
293.707679473,S0-C6,Bad_Speculation,11.97,% Slots,,,0.00,5.12,
293.707679473,S0-C6,Backend_Bound,14.54,% Slots,,,0.00,5.12,
293.707679473,S0-C6,Retiring,32.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
293.707679473,S0-C6,Frontend_Bound.Frontend_Latency,31.32,% Slots,,rs_events.empty_end,0.00,5.24,<==
293.707679473,S0-C6,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.12,
293.707679473,S0-C6,Retiring.Microcode_Sequencer,2.83,% Slots,,idq.ms_uops,0.00,5.32,
293.707679473,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
293.707679473,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.33,
293.707679473,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
293.707679473,S0-C7,Backend_Bound,15.65,% Slots,,,0.00,5.11,
293.707679473,S0-C7,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.11,
293.707679473,S0-C7-T0,Backend_Bound.Core_Bound.Divider,36.09,% Clocks,,arith.fpu_div_active,0.00,5.34,<==
293.707679473,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.65,% Clocks,,,0.00,5.07,
293.707679473,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C0,Backend_Bound,25.03,% Slots,,,0.00,5.11,
293.707679473,S1-C0,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.11,
293.707679473,S1-C0-T0,Backend_Bound.Core_Bound.Divider,26.83,% Clocks,,arith.fpu_div_active,0.00,5.34,
293.707679473,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.01,% Clocks,,,0.00,5.07,<==
293.707679473,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C1,Frontend_Bound,35.30,% Slots,,,0.00,5.2,
293.707679473,S1-C1,Bad_Speculation,12.62,% Slots,,,0.00,5.11,
293.707679473,S1-C1,Backend_Bound,20.82,% Slots,,,0.00,5.11,
293.707679473,S1-C1,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.23,
293.707679473,S1-C1,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.11,
293.707679473,S1-C1,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.11,
293.707679473,S1-C1,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.11,
293.707679473,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.25,% Clocks,,,0.00,5.33,
293.707679473,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,<==
293.707679473,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
293.707679473,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
293.707679473,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C2,Frontend_Bound,21.91,% Slots,,,0.00,5.19,
293.707679473,S1-C2,Backend_Bound,22.38,% Slots,,,0.00,5.1,
293.707679473,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.19,
293.707679473,S1-C2,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.1,<==
293.707679473,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.01,% Core_Clocks,,,0.00,5.34,
293.707679473,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.51,% Core_Clocks,,,0.00,5.07,
293.707679473,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C3,Frontend_Bound,39.29,% Slots,,,0.00,5.19,<==
293.707679473,S1-C3,Bad_Speculation,19.33,% Slots,,,0.00,5.1,
293.707679473,S1-C3,Retiring,36.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
293.707679473,S1-C3,Frontend_Bound.Frontend_Latency,20.72,% Slots,,rs_events.empty_end,0.00,5.23,
293.707679473,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.41,% Slots,,,0.00,5.19,
293.707679473,S1-C3,Bad_Speculation.Branch_Mispredicts,19.13,% Slots,,br_misp_retired.all_branches,0.00,5.1,
293.707679473,S1-C3,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.33,
293.707679473,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.33,
293.707679473,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
293.707679473,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.33,
293.707679473,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.37,% Core_Clocks,,,0.00,5.34,
293.707679473,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.25,% Core_Clocks,,,0.00,5.06,
293.707679473,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C4,Frontend_Bound,49.14,% Slots,,,0.00,5.19,
293.707679473,S1-C4,Bad_Speculation,22.85,% Slots,,,0.00,5.1,
293.707679473,S1-C4,Frontend_Bound.Frontend_Latency,28.71,% Slots,,rs_events.empty_end,0.00,5.22,
293.707679473,S1-C4,Frontend_Bound.Frontend_Bandwidth,56.23,% Slots,,,0.00,5.19,
293.707679473,S1-C4,Bad_Speculation.Branch_Mispredicts,22.65,% Slots,,br_misp_retired.all_branches,0.00,5.1,
293.707679473,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.33,
293.707679473,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
293.707679473,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.48,% Core_Clocks,,,0.00,5.34,<==
293.707679473,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C5,Frontend_Bound,23.53,% Slots,,,0.00,5.19,
293.707679473,S1-C5,Bad_Speculation,17.45,% Slots,,,0.00,5.1,
293.707679473,S1-C5,Backend_Bound,30.46,% Slots,,,0.00,5.1,
293.707679473,S1-C5,Bad_Speculation.Branch_Mispredicts,17.19,% Slots,,br_misp_retired.all_branches,0.00,5.1,
293.707679473,S1-C5,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.1,<==
293.707679473,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C6,Frontend_Bound,33.36,% Slots,,,0.00,5.19,
293.707679473,S1-C6,Bad_Speculation,10.62,% Slots,,,0.00,5.1,
293.707679473,S1-C6,Backend_Bound,18.03,% Slots,,,0.00,5.1,
293.707679473,S1-C6,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.22,<==
293.707679473,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.19,
293.707679473,S1-C6,Bad_Speculation.Branch_Mispredicts,10.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
293.707679473,S1-C6,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.1,
293.707679473,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.33,
293.707679473,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
293.707679473,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.50,% Core_Clocks,,,0.00,5.34,
293.707679473,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.98,% Core_Clocks,,,0.00,5.06,
293.707679473,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C7,Frontend_Bound,30.91,% Slots,,,0.00,5.19,
293.707679473,S1-C7,Bad_Speculation,18.19,% Slots,,,0.00,5.1,
293.707679473,S1-C7,Backend_Bound,14.23,% Slots,,,0.00,5.1,
293.707679473,S1-C7,Frontend_Bound.Frontend_Latency,28.52,% Slots,,rs_events.empty_end,0.00,5.22,
293.707679473,S1-C7,Bad_Speculation.Branch_Mispredicts,18.01,% Slots,,br_misp_retired.all_branches,0.00,5.1,
293.707679473,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,<==
293.707679473,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
293.707679473,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
293.707679473,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
293.707679473,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
293.707679473,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
293.707679473,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
293.707679473,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
293.707679473,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C0,Backend_Bound,27.53,% Slots,,,0.00,5.07,
295.206857886,S0-C0,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.07,
295.206857886,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.45,% Clocks,,,0.00,5.33,<==
295.206857886,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
295.206857886,S0-C1,Frontend_Bound,25.21,% Slots,,,0.00,5.07,
295.206857886,S0-C1,Backend_Bound,16.99,% Slots,,,0.00,5.07,
295.206857886,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.07,
295.206857886,S0-C1,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.07,
295.206857886,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.67,% Core_Clocks,,,0.00,5.07,<==
295.206857886,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.40,% Core_Clocks,,,0.00,5.34,
295.206857886,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.62,% Clocks,,,0.00,5.34,
295.206857886,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C2,Frontend_Bound,21.80,% Slots,,,0.00,5.07,
295.206857886,S0-C2,Backend_Bound,18.42,% Slots,,,0.00,5.07,
295.206857886,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.07,<==
295.206857886,S0-C2,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.07,
295.206857886,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C3,Frontend_Bound,27.34,% Slots,,,0.00,5.07,
295.206857886,S0-C3,Bad_Speculation,15.70,% Slots,,,0.00,5.07,
295.206857886,S0-C3,Backend_Bound,21.01,% Slots,,,0.00,5.07,
295.206857886,S0-C3,Retiring,42.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
295.206857886,S0-C3,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.49,% Slots,,,0.00,5.07,
295.206857886,S0-C3,Bad_Speculation.Branch_Mispredicts,15.40,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S0-C3,Backend_Bound.Memory_Bound,23.76,% Slots,,,0.00,5.07,
295.206857886,S0-C3,Retiring.Microcode_Sequencer,3.58,% Slots,,idq.ms_uops,0.00,5.34,<==
295.206857886,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
295.206857886,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.04,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.36,% Core_Clocks,,,0.00,5.07,
295.206857886,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.04,% Core_Clocks,,,0.00,5.34,
295.206857886,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
295.206857886,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C4,Backend_Bound,31.42,% Slots,,,0.00,5.07,
295.206857886,S0-C4,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.07,<==
295.206857886,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
295.206857886,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
295.206857886,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C5,Backend_Bound,27.11,% Slots,,,0.00,5.07,
295.206857886,S0-C5,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.07,
295.206857886,S0-C5,Backend_Bound.Core_Bound,16.83,% Slots,,,0.00,5.07,<==
295.206857886,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
295.206857886,S0-C5-T0,Backend_Bound.Core_Bound.Divider,33.55,% Clocks,,arith.fpu_div_active,0.00,5.07,
295.206857886,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.29,% Clocks,,,0.00,5.34,
295.206857886,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C6,Frontend_Bound,25.02,% Slots,,,0.00,5.06,
295.206857886,S0-C6,Backend_Bound,27.83,% Slots,,,0.00,5.06,
295.206857886,S0-C6,Retiring,51.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
295.206857886,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.06,
295.206857886,S0-C6,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.06,
295.206857886,S0-C6,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.06,
295.206857886,S0-C6,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.33,<==
295.206857886,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.20,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.69,% Core_Clocks,,,0.00,5.07,
295.206857886,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.28,% Core_Clocks,,,0.00,5.34,
295.206857886,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
295.206857886,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.33,
295.206857886,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C7,Backend_Bound,32.86,% Slots,,,0.00,5.07,
295.206857886,S0-C7,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.07,
295.206857886,S0-C7,Backend_Bound.Core_Bound,19.46,% Slots,,,0.00,5.07,<==
295.206857886,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
295.206857886,S0-C7-T0,Backend_Bound.Core_Bound.Divider,27.86,% Clocks,,arith.fpu_div_active,0.00,5.07,
295.206857886,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.24,% Clocks,,,0.00,5.34,
295.206857886,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S1-C0,Frontend_Bound,22.78,% Slots,,,0.00,5.07,
295.206857886,S1-C0,Backend_Bound,30.90,% Slots,,,0.00,5.07,
295.206857886,S1-C0,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C0,Backend_Bound.Memory_Bound,19.31,% Slots,,,0.00,5.07,
295.206857886,S1-C0,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.07,
295.206857886,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
295.206857886,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
295.206857886,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C1,Frontend_Bound,23.08,% Slots,,,0.00,5.07,
295.206857886,S1-C1,Bad_Speculation,12.62,% Slots,,,0.00,5.07,
295.206857886,S1-C1,Backend_Bound,33.80,% Slots,,,0.00,5.07,
295.206857886,S1-C1,Retiring,30.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
295.206857886,S1-C1,Frontend_Bound.Frontend_Latency,24.30,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C1,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C1,Retiring.Microcode_Sequencer,3.74,% Slots,,idq.ms_uops,0.00,5.33,
295.206857886,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
295.206857886,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.76,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
295.206857886,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C2,Frontend_Bound,27.85,% Slots,,,0.00,5.08,
295.206857886,S1-C2,Bad_Speculation,13.80,% Slots,,,0.00,5.08,
295.206857886,S1-C2,Backend_Bound,17.92,% Slots,,,0.00,5.08,
295.206857886,S1-C2,Retiring,34.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
295.206857886,S1-C2,Frontend_Bound.Frontend_Latency,20.20,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.08,
295.206857886,S1-C2,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C2,Backend_Bound.Memory_Bound,98.68,% Slots,,,0.00,5.07,
295.206857886,S1-C2,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.34,<==
295.206857886,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.34,
295.206857886,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
295.206857886,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.48,% Core_Clocks,,,0.00,5.07,
295.206857886,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.63,% Core_Clocks,,,0.00,5.35,
295.206857886,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
295.206857886,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.07,
295.206857886,S1-C3,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C3,Backend_Bound.Memory_Bound,35.05,% Slots,,,0.00,5.07,
295.206857886,S1-C3,Bad_Speculation,13.79,% Slots,,,0.00,5.07,
295.206857886,S1-C3,Backend_Bound,26.45,% Slots,,,0.00,5.07,
295.206857886,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.82,% Core_Clocks,,,0.00,5.34,
295.206857886,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
295.206857886,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
295.206857886,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C4,Frontend_Bound,28.88,% Slots,,,0.00,5.07,
295.206857886,S1-C4,Bad_Speculation,21.34,% Slots,,,0.00,5.07,
295.206857886,S1-C4,Backend_Bound,13.48,% Slots,,,0.00,5.07,
295.206857886,S1-C4,Retiring,32.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
295.206857886,S1-C4,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.07,
295.206857886,S1-C4,Bad_Speculation.Branch_Mispredicts,20.83,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C4,Retiring.Microcode_Sequencer,2.62,% Slots,,idq.ms_uops,0.00,5.33,<==
295.206857886,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
295.206857886,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.96,% Core_Clocks,,,0.00,5.07,
295.206857886,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.45,% Core_Clocks,,,0.00,5.34,
295.206857886,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C5,Frontend_Bound,27.78,% Slots,,,0.00,5.07,<==
295.206857886,S1-C5,Bad_Speculation,12.32,% Slots,,,0.00,5.07,
295.206857886,S1-C5,Backend_Bound,22.76,% Slots,,,0.00,5.07,
295.206857886,S1-C5,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.07,
295.206857886,S1-C5,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C5,Backend_Bound.Memory_Bound,30.49,% Slots,,,0.00,5.07,
295.206857886,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.34,
295.206857886,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
295.206857886,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.20,% Core_Clocks,,,0.00,5.07,
295.206857886,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.93,% Core_Clocks,,,0.00,5.34,
295.206857886,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S1-C6,Frontend_Bound,24.76,% Slots,,,0.00,5.07,
295.206857886,S1-C6,Bad_Speculation,10.21,% Slots,,,0.00,5.07,
295.206857886,S1-C6,Backend_Bound,42.69,% Slots,,,0.00,5.07,
295.206857886,S1-C6,Retiring,25.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
295.206857886,S1-C6,Frontend_Bound.Frontend_Latency,23.38,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C6,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C6,Backend_Bound.Memory_Bound,61.81,% Slots,,,0.00,5.07,
295.206857886,S1-C6,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.34,
295.206857886,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
295.206857886,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.06,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
295.206857886,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C7,Frontend_Bound,29.12,% Slots,,,0.00,5.34,<==
295.206857886,S1-C7,Bad_Speculation,22.73,% Slots,,,0.00,5.34,
295.206857886,S1-C7,Backend_Bound,18.28,% Slots,,,0.00,5.34,
295.206857886,S1-C7,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
295.206857886,S1-C7,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.07,
295.206857886,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.46,% Slots,,,0.00,5.34,
295.206857886,S1-C7,Bad_Speculation.Branch_Mispredicts,22.38,% Slots,,br_misp_retired.all_branches,0.00,5.07,
295.206857886,S1-C7,Backend_Bound.Core_Bound,47.08,% Slots,,,0.00,5.07,
295.206857886,S1-C7,Retiring.Microcode_Sequencer,1.39,% Slots,,idq.ms_uops,0.00,5.07,
295.206857886,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
295.206857886,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.80,% Clocks,,idq.ms_switches,0.00,5.34,
295.206857886,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.34,% Core_Clocks,,,0.00,5.07,
295.206857886,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.41,% Core_Clocks,,,0.00,5.34,
295.206857886,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
295.206857886,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
295.206857886,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
296.694021872,S0-C0,Backend_Bound,38.98,% Slots,,,0.00,5.37,
296.694021872,S0-C0,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.11,
296.694021872,S0-C0,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.11,
296.694021872,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
296.694021872,S0-C0-T0,Backend_Bound.Core_Bound.Divider,22.69,% Clocks,,arith.fpu_div_active,0.00,5.38,
296.694021872,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.52,% Clocks,,,0.00,5.37,
296.694021872,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C1,Bad_Speculation,17.23,% Slots,,,0.00,5.38,
296.694021872,S0-C1,Bad_Speculation.Branch_Mispredicts,17.05,% Slots,,br_misp_retired.all_branches,0.00,5.11,
296.694021872,S0-C1,Backend_Bound,25.73,% Slots,,,0.00,5.38,<==
296.694021872,S0-C1,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.11,
296.694021872,S0-C1,Backend_Bound.Core_Bound,14.35,% Slots,,,0.00,5.11,
296.694021872,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
296.694021872,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
296.694021872,S0-C2,Frontend_Bound,20.17,% Slots,,,0.00,5.37,
296.694021872,S0-C2,Bad_Speculation,18.19,% Slots,,,0.00,5.37,
296.694021872,S0-C2,Backend_Bound,23.11,% Slots,,,0.00,5.37,
296.694021872,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.37,
296.694021872,S0-C2,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.37,
296.694021872,S0-C2,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.11,
296.694021872,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.22,% Core_Clocks,,,0.00,5.39,
296.694021872,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
296.694021872,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C3,Bad_Speculation,10.99,% Slots,,,0.00,5.38,
296.694021872,S0-C3,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.38,
296.694021872,S0-C3,Backend_Bound,25.91,% Slots,,,0.00,5.38,<==
296.694021872,S0-C3,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.11,
296.694021872,S0-C3,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.11,
296.694021872,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
296.694021872,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.96,% Clocks,,,0.00,5.37,
296.694021872,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C4,Backend_Bound,33.03,% Slots,,,0.00,5.38,
296.694021872,S0-C4,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.11,
296.694021872,S0-C4,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.11,
296.694021872,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
296.694021872,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,<==
296.694021872,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.61,% Clocks,,,0.00,5.38,
296.694021872,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C5,Backend_Bound,25.86,% Slots,,,0.00,5.37,
296.694021872,S0-C5,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.11,
296.694021872,S0-C5,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.11,<==
296.694021872,S0-C5-T0,Backend_Bound.Core_Bound.Divider,28.32,% Clocks,,arith.fpu_div_active,0.00,5.38,
296.694021872,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.52,% Clocks,,,0.00,5.38,
296.694021872,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C6,Frontend_Bound,28.43,% Slots,,,0.00,5.38,<==
296.694021872,S0-C6,Bad_Speculation,10.98,% Slots,,,0.00,5.38,
296.694021872,S0-C6,Backend_Bound,21.40,% Slots,,,0.00,5.38,
296.694021872,S0-C6,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.11,
296.694021872,S0-C6,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.1,
296.694021872,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
296.694021872,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C7,Frontend_Bound,21.09,% Slots,,,0.00,5.38,
296.694021872,S0-C7,Bad_Speculation,13.86,% Slots,,,0.00,5.38,
296.694021872,S0-C7,Backend_Bound,33.75,% Slots,,,0.00,5.38,
296.694021872,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.38,
296.694021872,S0-C7,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.12,
296.694021872,S0-C7,Backend_Bound.Memory_Bound,63.46,% Slots,,,0.00,5.11,<==
296.694021872,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.55,% Core_Clocks,,,0.00,5.38,
296.694021872,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
296.694021872,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C0,Backend_Bound,23.88,% Slots,,,0.00,5.38,
296.694021872,S1-C0,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.11,
296.694021872,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.82,% Clocks,,,0.00,5.38,<==
296.694021872,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
296.694021872,S1-C1,Backend_Bound,37.28,% Slots,,,0.00,5.38,<==
296.694021872,S1-C1,Backend_Bound.Memory_Bound,19.95,% Slots,,,0.00,5.1,
296.694021872,S1-C1,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.1,
296.694021872,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
296.694021872,S1-C1-T0,Backend_Bound.Core_Bound.Divider,24.46,% Clocks,,arith.fpu_div_active,0.00,5.38,
296.694021872,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.82,% Clocks,,,0.00,5.38,
296.694021872,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
296.694021872,S1-C2,Frontend_Bound,22.52,% Slots,,,0.00,5.38,
296.694021872,S1-C2,Backend_Bound,18.74,% Slots,,,0.00,5.38,
296.694021872,S1-C2,Retiring,49.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
296.694021872,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.31,% Slots,,,0.00,5.38,
296.694021872,S1-C2,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.11,
296.694021872,S1-C2,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.11,<==
296.694021872,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.11,
296.694021872,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.55,% Core_Clocks,,,0.00,5.38,
296.694021872,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.11,% Core_Clocks,,,0.00,5.38,
296.694021872,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C3,Frontend_Bound,21.59,% Slots,,,0.00,5.38,
296.694021872,S1-C3,Backend_Bound,39.91,% Slots,,,0.00,5.38,
296.694021872,S1-C3,Retiring,26.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
296.694021872,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.75,% Slots,,,0.00,5.38,
296.694021872,S1-C3,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.11,
296.694021872,S1-C3,Backend_Bound.Core_Bound,26.65,% Slots,,,0.00,5.11,<==
296.694021872,S1-C3,Retiring.Microcode_Sequencer,7.71,% Slots,,idq.ms_uops,0.00,5.1,
296.694021872,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.24,% Clocks,,idq.ms_switches,0.00,5.11,
296.694021872,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.05,% Core_Clocks,,,0.00,5.37,
296.694021872,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.24,% Core_Clocks,,,0.00,5.38,
296.694021872,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
296.694021872,S1-C4,Bad_Speculation,11.23,% Slots,,,0.00,5.38,
296.694021872,S1-C4,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.12,
296.694021872,S1-C4,Backend_Bound,52.76,% Slots,,,0.00,5.38,
296.694021872,S1-C4,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.11,
296.694021872,S1-C4,Backend_Bound.Core_Bound,38.28,% Slots,,,0.00,5.11,<==
296.694021872,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
296.694021872,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C5,Frontend_Bound,27.38,% Slots,,,0.00,5.37,
296.694021872,S1-C5,Backend_Bound,29.68,% Slots,,,0.00,5.37,
296.694021872,S1-C5,Retiring,38.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
296.694021872,S1-C5,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.37,
296.694021872,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.23,% Slots,,,0.00,5.37,
296.694021872,S1-C5,Backend_Bound.Memory_Bound,16.89,% Slots,,,0.00,5.11,
296.694021872,S1-C5,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.11,
296.694021872,S1-C5,Retiring.Microcode_Sequencer,2.80,% Slots,,idq.ms_uops,0.00,5.11,<==
296.694021872,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.11,
296.694021872,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
296.694021872,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.54,% Clocks,,idq.ms_switches,0.00,5.11,
296.694021872,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.03,% Clocks,,,0.00,5.38,
296.694021872,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C6,Frontend_Bound,23.31,% Slots,,,0.00,5.37,
296.694021872,S1-C6,Bad_Speculation,13.10,% Slots,,,0.00,5.37,
296.694021872,S1-C6,Backend_Bound,28.71,% Slots,,,0.00,5.37,
296.694021872,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.09,% Slots,,,0.00,5.37,
296.694021872,S1-C6,Bad_Speculation.Branch_Mispredicts,12.95,% Slots,,br_misp_retired.all_branches,0.00,5.11,
296.694021872,S1-C6,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.11,
296.694021872,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.42,% Core_Clocks,,,0.00,5.38,
296.694021872,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.47,% Core_Clocks,,,0.00,5.39,
296.694021872,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
296.694021872,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
296.694021872,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.38,
296.694021872,S1-C7,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
296.694021872,S1-C7,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.11,
296.694021872,S1-C7,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.11,
296.694021872,S1-C7,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.11,<==
296.694021872,S1-C7,Bad_Speculation,11.03,% Slots,,,0.00,5.38,
296.694021872,S1-C7,Backend_Bound,33.58,% Slots,,,0.00,5.38,
296.694021872,S1-C7,Retiring,37.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
296.694021872,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.11,
296.694021872,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.35,% Core_Clocks,,,0.00,5.37,
296.694021872,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.02,% Core_Clocks,,,0.00,5.38,
296.694021872,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
296.694021872,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
296.694021872,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
296.694021872,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
296.694021872,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
296.694021872,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
296.694021872,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
296.694021872,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
298.205176753,S0-C0,Frontend_Bound,39.88,% Slots,,,0.00,5.03,<==
298.205176753,S0-C0,Bad_Speculation,14.16,% Slots,,,0.00,5.03,
298.205176753,S0-C0,Frontend_Bound.Frontend_Latency,23.44,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.17,% Slots,,,0.00,5.03,
298.205176753,S0-C0,Bad_Speculation.Branch_Mispredicts,13.94,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.29,
298.205176753,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
298.205176753,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.55,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
298.205176753,S0-C1,Frontend_Bound,33.34,% Slots,,,0.00,5.03,
298.205176753,S0-C1,Bad_Speculation,14.48,% Slots,,,0.00,5.03,
298.205176753,S0-C1,Backend_Bound,16.84,% Slots,,,0.00,5.03,
298.205176753,S0-C1,Frontend_Bound.Frontend_Latency,21.56,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.03,
298.205176753,S0-C1,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S0-C1,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.03,
298.205176753,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.3,
298.205176753,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
298.205176753,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.06,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.88,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
298.205176753,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
298.205176753,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C2,Backend_Bound,33.08,% Slots,,,0.00,5.03,
298.205176753,S0-C2,Backend_Bound.Memory_Bound,12.62,% Slots,,,0.00,5.03,
298.205176753,S0-C2,Backend_Bound.Core_Bound,20.46,% Slots,,,0.00,5.03,
298.205176753,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
298.205176753,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.46,% Clocks,,,0.00,5.03,<==
298.205176753,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C3,Frontend_Bound,36.41,% Slots,,,0.00,5.03,
298.205176753,S0-C3,Bad_Speculation,20.65,% Slots,,,0.00,5.03,
298.205176753,S0-C3,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.72,% Slots,,,0.00,5.03,<==
298.205176753,S0-C3,Bad_Speculation.Branch_Mispredicts,20.34,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.3,
298.205176753,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
298.205176753,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.76,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.43,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C4,Backend_Bound,33.26,% Slots,,,0.00,5.03,
298.205176753,S0-C4,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.03,
298.205176753,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
298.205176753,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
298.205176753,S0-C5,Frontend_Bound,29.07,% Slots,,,0.00,5.03,
298.205176753,S0-C5,Bad_Speculation,18.82,% Slots,,,0.00,5.03,
298.205176753,S0-C5,Backend_Bound,10.63,% Slots,,,0.00,5.03,
298.205176753,S0-C5,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S0-C5,Bad_Speculation.Branch_Mispredicts,18.50,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
298.205176753,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C6,Frontend_Bound,25.13,% Slots,,,0.00,5.03,
298.205176753,S0-C6,Bad_Speculation,10.40,% Slots,,,0.00,5.03,
298.205176753,S0-C6,Backend_Bound,37.29,% Slots,,,0.00,5.03,
298.205176753,S0-C6,Frontend_Bound.Frontend_Latency,27.21,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S0-C6,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S0-C6,Backend_Bound.Core_Bound,72.49,% Slots,,,0.00,5.03,
298.205176753,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.29,
298.205176753,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
298.205176753,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.54,% Clocks,,,0.00,5.03,<==
298.205176753,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C7,Frontend_Bound,25.38,% Slots,,,0.00,5.04,
298.205176753,S0-C7,Bad_Speculation,20.03,% Slots,,,0.00,5.04,
298.205176753,S0-C7,Backend_Bound,16.09,% Slots,,,0.00,5.04,
298.205176753,S0-C7,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.04,
298.205176753,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.04,
298.205176753,S0-C7,Bad_Speculation.Branch_Mispredicts,19.86,% Slots,,br_misp_retired.all_branches,0.00,5.04,
298.205176753,S0-C7,Backend_Bound.Memory_Bound,44.78,% Slots,,,0.00,5.04,
298.205176753,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
298.205176753,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.59,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.66,% Core_Clocks,,,0.00,5.29,
298.205176753,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
298.205176753,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
298.205176753,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
298.205176753,S1-C0,Bad_Speculation,11.00,% Slots,,,0.00,5.03,
298.205176753,S1-C0,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S1-C0,Backend_Bound,34.49,% Slots,,,0.00,5.03,<==
298.205176753,S1-C0,Backend_Bound.Memory_Bound,19.36,% Slots,,,0.00,5.03,
298.205176753,S1-C0,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.03,
298.205176753,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,33.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
298.205176753,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.52,% Clocks,,,0.00,5.03,
298.205176753,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C1,Backend_Bound,36.46,% Slots,,,0.00,5.03,<==
298.205176753,S1-C1,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.03,
298.205176753,S1-C1,Backend_Bound.Core_Bound,18.68,% Slots,,,0.00,5.03,
298.205176753,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
298.205176753,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
298.205176753,S1-C1-T0,Backend_Bound.Core_Bound.Divider,20.84,% Clocks,,arith.fpu_div_active,0.00,5.28,
298.205176753,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.34,% Clocks,,,0.00,5.03,
298.205176753,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C2,Frontend_Bound,28.84,% Slots,,,0.00,5.03,
298.205176753,S1-C2,Bad_Speculation,22.02,% Slots,,,0.00,5.03,
298.205176753,S1-C2,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S1-C2,Bad_Speculation.Branch_Mispredicts,21.83,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
298.205176753,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C3,Frontend_Bound,24.13,% Slots,,,0.00,5.03,
298.205176753,S1-C3,Bad_Speculation,16.04,% Slots,,,0.00,5.03,
298.205176753,S1-C3,Backend_Bound,28.58,% Slots,,,0.00,5.03,
298.205176753,S1-C3,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S1-C3,Bad_Speculation.Branch_Mispredicts,15.86,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S1-C3,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.03,
298.205176753,S1-C3,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.03,
298.205176753,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
298.205176753,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
298.205176753,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.43,% Clocks,,,0.00,5.03,
298.205176753,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C4,Frontend_Bound,29.79,% Slots,,,0.00,5.02,
298.205176753,S1-C4,Bad_Speculation,12.29,% Slots,,,0.00,5.02,
298.205176753,S1-C4,Backend_Bound,29.95,% Slots,,,0.00,5.02,
298.205176753,S1-C4,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.02,
298.205176753,S1-C4,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.02,
298.205176753,S1-C4,Backend_Bound.Memory_Bound,21.53,% Slots,,,0.00,5.02,
298.205176753,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.29,
298.205176753,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
298.205176753,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
298.205176753,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
298.205176753,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C5,Frontend_Bound,30.96,% Slots,,,0.00,5.03,
298.205176753,S1-C5,Bad_Speculation,11.09,% Slots,,,0.00,5.03,
298.205176753,S1-C5,Backend_Bound,21.15,% Slots,,,0.00,5.03,
298.205176753,S1-C5,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S1-C5,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S1-C5,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.03,
298.205176753,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.29,
298.205176753,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
298.205176753,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C6,Frontend_Bound,33.07,% Slots,,,0.00,5.03,
298.205176753,S1-C6,Bad_Speculation,14.02,% Slots,,,0.00,5.03,
298.205176753,S1-C6,Backend_Bound,17.95,% Slots,,,0.00,5.03,
298.205176753,S1-C6,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.03,
298.205176753,S1-C6,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.03,
298.205176753,S1-C6,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.03,
298.205176753,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
298.205176753,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
298.205176753,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C7,Backend_Bound,24.86,% Slots,,,0.00,5.02,
298.205176753,S1-C7,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.02,<==
298.205176753,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
298.205176753,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
298.205176753,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
298.205176753,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
298.205176753,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
298.205176753,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
299.649018644,S0-C0,Frontend_Bound,25.32,% Slots,,,0.00,5.26,<==
299.649018644,S0-C0,Bad_Speculation,14.21,% Slots,,,0.00,5.26,
299.649018644,S0-C0,Backend_Bound,12.40,% Slots,,,0.00,5.26,
299.649018644,S0-C0,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S0-C0,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.26,
299.649018644,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
299.649018644,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C1,Frontend_Bound,21.61,% Slots,,,0.00,5.26,
299.649018644,S0-C1,Backend_Bound,43.14,% Slots,,,0.00,5.26,
299.649018644,S0-C1,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S0-C1,Backend_Bound.Memory_Bound,35.11,% Slots,,,0.00,5.26,
299.649018644,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.26,
299.649018644,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
299.649018644,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C2,Frontend_Bound,27.33,% Slots,,,0.00,5.26,
299.649018644,S0-C2,Bad_Speculation,10.24,% Slots,,,0.00,5.26,
299.649018644,S0-C2,Backend_Bound,33.32,% Slots,,,0.00,5.26,
299.649018644,S0-C2,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S0-C2,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S0-C2,Backend_Bound.Memory_Bound,22.54,% Slots,,,0.00,5.26,<==
299.649018644,S0-C2,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.26,
299.649018644,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.26,
299.649018644,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
299.649018644,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
299.649018644,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.18,% Clocks,,,0.00,5.26,
299.649018644,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
299.649018644,S0-C3,Backend_Bound,42.23,% Slots,,,0.00,5.26,
299.649018644,S0-C3,Backend_Bound.Memory_Bound,32.56,% Slots,,,0.00,5.26,
299.649018644,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
299.649018644,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C4,Frontend_Bound,30.35,% Slots,,,0.00,5.26,
299.649018644,S0-C4,Bad_Speculation,13.54,% Slots,,,0.00,5.26,
299.649018644,S0-C4,Backend_Bound,11.49,% Slots,,,0.00,5.26,
299.649018644,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.26,
299.649018644,S0-C4,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.72,% Core_Clocks,,,0.00,5.27,
299.649018644,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.65,% Core_Clocks,,,0.00,5.26,<==
299.649018644,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C5,Bad_Speculation,10.30,% Slots,,,0.00,5.27,
299.649018644,S0-C5,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.27,
299.649018644,S0-C5,Backend_Bound,57.46,% Slots,,,0.00,5.27,
299.649018644,S0-C5,Backend_Bound.Memory_Bound,56.32,% Slots,,,0.00,5.26,
299.649018644,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
299.649018644,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
299.649018644,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C6,Frontend_Bound,29.29,% Slots,,,0.00,5.27,
299.649018644,S0-C6,Backend_Bound,28.69,% Slots,,,0.00,5.27,
299.649018644,S0-C6,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S0-C6,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.26,
299.649018644,S0-C6,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.26,
299.649018644,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.27,
299.649018644,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,<==
299.649018644,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
299.649018644,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C7,Frontend_Bound,22.59,% Slots,,,0.00,5.26,<==
299.649018644,S0-C7,Bad_Speculation,17.54,% Slots,,,0.00,5.26,
299.649018644,S0-C7,Backend_Bound,16.84,% Slots,,,0.00,5.26,
299.649018644,S0-C7,Bad_Speculation.Branch_Mispredicts,17.30,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C0,Frontend_Bound,24.50,% Slots,,,0.00,5.27,
299.649018644,S1-C0,Bad_Speculation,10.86,% Slots,,,0.00,5.27,
299.649018644,S1-C0,Backend_Bound,24.84,% Slots,,,0.00,5.27,
299.649018644,S1-C0,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.27,
299.649018644,S1-C0,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S1-C0,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.26,<==
299.649018644,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
299.649018644,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.94,% Core_Clocks,,,0.00,5.27,
299.649018644,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C1,Frontend_Bound,24.84,% Slots,,,0.00,5.27,
299.649018644,S1-C1,Backend_Bound,36.04,% Slots,,,0.00,5.27,<==
299.649018644,S1-C1,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S1-C1,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.26,
299.649018644,S1-C1,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.26,
299.649018644,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.27,
299.649018644,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
299.649018644,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
299.649018644,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C2,Frontend_Bound,28.59,% Slots,,,0.00,5.26,
299.649018644,S1-C2,Bad_Speculation,12.83,% Slots,,,0.00,5.26,
299.649018644,S1-C2,Backend_Bound,22.86,% Slots,,,0.00,5.26,
299.649018644,S1-C2,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S1-C2,Bad_Speculation.Branch_Mispredicts,12.71,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S1-C2,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.26,
299.649018644,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
299.649018644,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
299.649018644,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
299.649018644,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C3,Backend_Bound,22.74,% Slots,,,0.00,5.26,<==
299.649018644,S1-C3,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.26,
299.649018644,S1-C3,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.26,
299.649018644,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
299.649018644,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C4,Frontend_Bound,36.85,% Slots,,,0.00,5.26,<==
299.649018644,S1-C4,Bad_Speculation,15.58,% Slots,,,0.00,5.26,
299.649018644,S1-C4,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.26,
299.649018644,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.51,% Slots,,,0.00,5.26,
299.649018644,S1-C4,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.26,
299.649018644,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
299.649018644,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.06,% Core_Clocks,,,0.00,5.26,
299.649018644,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.59,% Core_Clocks,,,0.00,5.27,
299.649018644,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C5,Bad_Speculation,12.30,% Slots,,,0.00,5.26,
299.649018644,S1-C5,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S1-C5,Backend_Bound,33.18,% Slots,,,0.00,5.26,
299.649018644,S1-C5,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.26,
299.649018644,S1-C5,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.26,
299.649018644,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
299.649018644,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.67,% Clocks,,,0.00,5.26,<==
299.649018644,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
299.649018644,S1-C6,Bad_Speculation,10.08,% Slots,,,0.00,5.26,
299.649018644,S1-C6,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.26,
299.649018644,S1-C6,Backend_Bound,45.00,% Slots,,,0.00,5.26,<==
299.649018644,S1-C6,Backend_Bound.Memory_Bound,24.49,% Slots,,,0.00,5.26,
299.649018644,S1-C6,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.26,
299.649018644,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
299.649018644,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.05,% Clocks,,,0.00,5.26,
299.649018644,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C7,Backend_Bound,21.82,% Slots,,,0.00,5.26,
299.649018644,S1-C7,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.26,<==
299.649018644,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
299.649018644,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
299.649018644,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
299.649018644,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
299.649018644,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
301.049429868,S0-C0,Backend_Bound,39.79,% Slots,,,0.00,5.14,
301.049429868,S0-C0,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.14,
301.049429868,S0-C0,Backend_Bound.Core_Bound,26.03,% Slots,,,0.00,5.14,
301.049429868,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.76,% Clocks,,,0.00,5.15,<==
301.049429868,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.14,
301.049429868,S0-C1,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.14,
301.049429868,S0-C1,Backend_Bound.Core_Bound,41.57,% Slots,,,0.00,5.14,<==
301.049429868,S0-C1,Retiring.Microcode_Sequencer,8.35,% Slots,,idq.ms_uops,0.00,5.14,
301.049429868,S0-C1,Backend_Bound,54.63,% Slots,,,0.00,5.14,
301.049429868,S0-C1,Retiring,34.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
301.049429868,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.55,% Clocks,,idq.ms_switches,0.00,5.43,
301.049429868,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.95,% Core_Clocks,,,0.00,5.15,
301.049429868,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.14,
301.049429868,S0-C2,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.14,
301.049429868,S0-C2,Backend_Bound.Core_Bound,45.59,% Slots,,,0.00,5.14,<==
301.049429868,S0-C2,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.43,
301.049429868,S0-C2,Backend_Bound,60.55,% Slots,,,0.00,5.14,
301.049429868,S0-C2,Retiring,35.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
301.049429868,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.23,% Clocks,,idq.ms_switches,0.00,5.43,
301.049429868,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.62,% Core_Clocks,,,0.00,5.15,
301.049429868,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.85,% Slots,,,0.00,5.14,
301.049429868,S0-C3,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.13,
301.049429868,S0-C3,Backend_Bound.Core_Bound,44.56,% Slots,,,0.00,5.13,<==
301.049429868,S0-C3,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.43,
301.049429868,S0-C3,Backend_Bound,58.01,% Slots,,,0.00,5.14,
301.049429868,S0-C3,Retiring,30.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
301.049429868,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.12,% Clocks,,idq.ms_switches,0.00,5.43,
301.049429868,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.97,% Core_Clocks,,,0.00,5.15,
301.049429868,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
301.049429868,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C4,Backend_Bound,50.45,% Slots,,,0.00,5.14,
301.049429868,S0-C4,Retiring,25.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
301.049429868,S0-C4,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.13,
301.049429868,S0-C4,Backend_Bound.Core_Bound,39.01,% Slots,,,0.00,5.13,<==
301.049429868,S0-C4,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.43,
301.049429868,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.08,% Clocks,,idq.ms_switches,0.00,5.42,
301.049429868,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
301.049429868,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C5,Backend_Bound,52.61,% Slots,,,0.00,5.14,
301.049429868,S0-C5,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.14,
301.049429868,S0-C5,Backend_Bound.Core_Bound,29.88,% Slots,,,0.00,5.14,<==
301.049429868,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C6,Backend_Bound,57.78,% Slots,,,0.00,5.14,<==
301.049429868,S0-C6,Backend_Bound.Memory_Bound,29.15,% Slots,,,0.00,5.13,
301.049429868,S0-C6,Backend_Bound.Core_Bound,28.64,% Slots,,,0.00,5.13,
301.049429868,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
301.049429868,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.80,% Slots,,,0.00,5.14,
301.049429868,S0-C7,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.14,
301.049429868,S0-C7,Backend_Bound.Core_Bound,47.29,% Slots,,,0.00,5.14,<==
301.049429868,S0-C7,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.43,
301.049429868,S0-C7,Backend_Bound,57.49,% Slots,,,0.00,5.14,
301.049429868,S0-C7,Retiring,29.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
301.049429868,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.81,% Clocks,,idq.ms_switches,0.00,5.43,
301.049429868,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.51,% Core_Clocks,,,0.00,5.15,
301.049429868,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C0,Backend_Bound,29.80,% Slots,,,0.00,5.14,
301.049429868,S1-C0,Retiring,55.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
301.049429868,S1-C0,Backend_Bound.Core_Bound,23.97,% Slots,,,0.00,5.14,
301.049429868,S1-C0,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.43,<==
301.049429868,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.42,
301.049429868,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.59,% Clocks,,,0.00,5.14,
301.049429868,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C1,Backend_Bound,34.15,% Slots,,,0.00,5.14,
301.049429868,S1-C1,Backend_Bound.Memory_Bound,20.49,% Slots,,,0.00,5.14,<==
301.049429868,S1-C1,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.14,
301.049429868,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
301.049429868,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
301.049429868,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C2,Backend_Bound,77.69,% Slots,,,0.00,5.14,
301.049429868,S1-C2,Backend_Bound.Memory_Bound,34.50,% Slots,,,0.00,5.13,
301.049429868,S1-C2,Backend_Bound.Core_Bound,43.19,% Slots,,,0.00,5.13,
301.049429868,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,23.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
301.049429868,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.26,% Clocks,,,0.00,5.13,<==
301.049429868,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
301.049429868,S1-C3,Backend_Bound,23.37,% Slots,,,0.00,5.14,
301.049429868,S1-C3,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.14,
301.049429868,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.74,% Clocks,,,0.00,5.14,<==
301.049429868,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C4,Frontend_Bound,21.71,% Slots,,,0.00,5.14,
301.049429868,S1-C4,Backend_Bound,47.56,% Slots,,,0.00,5.14,
301.049429868,S1-C4,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.14,
301.049429868,S1-C4,Backend_Bound.Core_Bound,35.14,% Slots,,,0.00,5.14,<==
301.049429868,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C5,Backend_Bound,30.73,% Slots,,,0.00,5.13,
301.049429868,S1-C5,Retiring,50.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
301.049429868,S1-C5,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.13,
301.049429868,S1-C5,Backend_Bound.Core_Bound,20.55,% Slots,,,0.00,5.13,
301.049429868,S1-C5,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.43,<==
301.049429868,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.06,% Clocks,,idq.ms_switches,0.00,5.42,
301.049429868,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
301.049429868,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.12,% Clocks,,,0.00,5.14,
301.049429868,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
301.049429868,S1-C6,Backend_Bound,32.88,% Slots,,,0.00,5.14,
301.049429868,S1-C6,Backend_Bound.Memory_Bound,26.94,% Slots,,,0.00,5.14,<==
301.049429868,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
301.049429868,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
301.049429868,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C7,Frontend_Bound,29.78,% Slots,,,0.00,5.43,
301.049429868,S1-C7,Bad_Speculation,10.12,% Slots,,,0.00,5.43,
301.049429868,S1-C7,Backend_Bound,17.66,% Slots,,,0.00,5.43,
301.049429868,S1-C7,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.14,<==
301.049429868,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.43,
301.049429868,S1-C7,Bad_Speculation.Branch_Mispredicts,9.85,% Slots,,br_misp_retired.all_branches,0.00,5.14,
301.049429868,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.43,
301.049429868,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
301.049429868,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.63,% Core_Clocks,,,0.00,5.15,
301.049429868,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.00,% Core_Clocks,,,0.00,5.14,
301.049429868,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
301.049429868,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
301.049429868,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
301.049429868,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
301.049429868,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
302.513306992,S0-C0,Frontend_Bound,29.56,% Slots,,,0.00,5.19,
302.513306992,S0-C0,Backend_Bound,35.21,% Slots,,,0.00,5.19,
302.513306992,S0-C0,Retiring,30.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
302.513306992,S0-C0,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.18,
302.513306992,S0-C0,Backend_Bound.Core_Bound,65.99,% Slots,,,0.00,5.18,
302.513306992,S0-C0,Retiring.Microcode_Sequencer,4.77,% Slots,,idq.ms_uops,0.00,5.18,
302.513306992,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.19,
302.513306992,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
302.513306992,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.19,
302.513306992,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.28,% Clocks,,,0.00,5.19,<==
302.513306992,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S0-C1,Bad_Speculation,14.04,% Slots,,,0.00,5.19,
302.513306992,S0-C1,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.19,
302.513306992,S0-C1,Backend_Bound,26.56,% Slots,,,0.00,5.19,
302.513306992,S0-C1,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.19,
302.513306992,S0-C1,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.19,<==
302.513306992,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
302.513306992,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
302.513306992,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C2,Backend_Bound,28.29,% Slots,,,0.00,5.19,<==
302.513306992,S0-C2,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.19,
302.513306992,S0-C2,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.19,
302.513306992,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
302.513306992,S0-C2-T0,Backend_Bound.Core_Bound.Divider,21.61,% Clocks,,arith.fpu_div_active,0.00,5.46,
302.513306992,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.39,% Clocks,,,0.00,5.19,
302.513306992,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C3,Backend_Bound,61.34,% Slots,,,0.00,5.19,
302.513306992,S0-C3,Backend_Bound.Memory_Bound,46.91,% Slots,,,0.00,5.19,
302.513306992,S0-C3,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.19,
302.513306992,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,47.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,<==
302.513306992,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C4,Frontend_Bound,31.33,% Slots,,,0.00,5.19,
302.513306992,S0-C4,Bad_Speculation,17.98,% Slots,,,0.00,5.19,
302.513306992,S0-C4,Retiring,33.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
302.513306992,S0-C4,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.19,
302.513306992,S0-C4,Bad_Speculation.Branch_Mispredicts,16.29,% Slots,,br_misp_retired.all_branches,0.00,5.19,
302.513306992,S0-C4,Retiring.Microcode_Sequencer,11.37,% Slots,,idq.ms_uops,0.00,5.18,<==
302.513306992,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.37,% Clocks,,idq.ms_switches,0.00,5.19,
302.513306992,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S0-C5,Backend_Bound,23.25,% Slots,,,0.00,5.19,<==
302.513306992,S0-C5,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.18,
302.513306992,S0-C5,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.18,
302.513306992,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
302.513306992,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
302.513306992,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S0-C6,Backend_Bound,66.71,% Slots,,,0.00,5.19,
302.513306992,S0-C6,Backend_Bound.Memory_Bound,47.94,% Slots,,,0.00,5.19,
302.513306992,S0-C6,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.19,
302.513306992,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,44.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,<==
302.513306992,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C7,Backend_Bound,58.68,% Slots,,,0.00,5.19,
302.513306992,S0-C7,Backend_Bound.Memory_Bound,37.62,% Slots,,,0.00,5.19,
302.513306992,S0-C7,Backend_Bound.Core_Bound,21.06,% Slots,,,0.00,5.19,
302.513306992,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,36.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
302.513306992,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S1-C0,Backend_Bound,22.97,% Slots,,,0.00,5.19,
302.513306992,S1-C0,Backend_Bound.Memory_Bound,25.38,% Slots,,,0.00,5.18,<==
302.513306992,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C1,Frontend_Bound,32.19,% Slots,,,0.00,5.19,<==
302.513306992,S1-C1,Bad_Speculation,10.55,% Slots,,,0.00,5.19,
302.513306992,S1-C1,Backend_Bound,14.76,% Slots,,,0.00,5.19,
302.513306992,S1-C1,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.19,
302.513306992,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.19,
302.513306992,S1-C1,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.19,
302.513306992,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.19,
302.513306992,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
302.513306992,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.17,% Core_Clocks,,,0.00,5.46,
302.513306992,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S1-C2,Backend_Bound,60.89,% Slots,,,0.00,5.18,
302.513306992,S1-C2,Backend_Bound.Memory_Bound,48.71,% Slots,,,0.00,5.18,<==
302.513306992,S1-C2,Backend_Bound.Core_Bound,12.18,% Slots,,,0.00,5.18,
302.513306992,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
302.513306992,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
302.513306992,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
302.513306992,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.00,% Clocks,,,0.00,5.18,
302.513306992,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C3,Backend_Bound,68.94,% Slots,,,0.00,5.18,
302.513306992,S1-C3,Retiring,39.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
302.513306992,S1-C3,Backend_Bound.Core_Bound,76.10,% Slots,,,0.00,5.18,<==
302.513306992,S1-C3,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.19,
302.513306992,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.60,% Clocks,,idq.ms_switches,0.00,5.19,
302.513306992,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C4,Backend_Bound,44.58,% Slots,,,0.00,5.18,
302.513306992,S1-C4,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.18,<==
302.513306992,S1-C4,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.18,
302.513306992,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
302.513306992,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
302.513306992,S1-C4-T0,Backend_Bound.Core_Bound.Divider,26.06,% Clocks,,arith.fpu_div_active,0.00,5.46,
302.513306992,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C5,Frontend_Bound,24.58,% Slots,,,0.00,5.18,
302.513306992,S1-C5,Bad_Speculation,10.97,% Slots,,,0.00,5.18,
302.513306992,S1-C5,Backend_Bound,23.53,% Slots,,,0.00,5.18,
302.513306992,S1-C5,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
302.513306992,S1-C5,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.18,
302.513306992,S1-C5,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.18,
302.513306992,S1-C5,Backend_Bound.Core_Bound,25.19,% Slots,,,0.00,5.18,
302.513306992,S1-C5,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.19,
302.513306992,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.19,<==
302.513306992,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C6,Backend_Bound,56.89,% Slots,,,0.00,5.19,
302.513306992,S1-C6,Backend_Bound.Memory_Bound,41.06,% Slots,,,0.00,5.19,
302.513306992,S1-C6,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.19,
302.513306992,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
302.513306992,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
302.513306992,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S1-C7,Backend_Bound,73.28,% Slots,,,0.00,5.19,
302.513306992,S1-C7,Backend_Bound.Memory_Bound,57.15,% Slots,,,0.00,5.19,
302.513306992,S1-C7,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.19,
302.513306992,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,43.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
302.513306992,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
302.513306992,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
302.513306992,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
302.513306992,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
304.020547379,S0-C0,Backend_Bound,22.27,% Slots,,,0.00,5.32,
304.020547379,S0-C0,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.05,<==
304.020547379,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.10,% Clocks,,arith.fpu_div_active,0.00,5.05,
304.020547379,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.56,% Clocks,,,0.00,5.3,
304.020547379,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C1,Backend_Bound,69.19,% Slots,,,0.00,5.32,
304.020547379,S0-C1,Retiring,55.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
304.020547379,S0-C1,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.05,
304.020547379,S0-C1,Backend_Bound.Core_Bound,42.10,% Slots,,,0.00,5.05,
304.020547379,S0-C1,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.32,
304.020547379,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.03,% Clocks,,idq.ms_switches,0.00,5.31,
304.020547379,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.48,% Clocks,,,0.00,5.31,<==
304.020547379,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C2,Frontend_Bound,26.90,% Slots,,,0.00,5.32,
304.020547379,S0-C2,Backend_Bound,54.53,% Slots,,,0.00,5.32,
304.020547379,S0-C2,Retiring,37.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
304.020547379,S0-C2,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.32,
304.020547379,S0-C2,Backend_Bound.Memory_Bound,34.76,% Slots,,,0.00,5.05,
304.020547379,S0-C2,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.05,
304.020547379,S0-C2,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.32,
304.020547379,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.31,
304.020547379,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.31,
304.020547379,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
304.020547379,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C3,Backend_Bound,76.74,% Slots,,,0.00,5.33,
304.020547379,S0-C3,Retiring,20.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
304.020547379,S0-C3,Backend_Bound.Memory_Bound,15.94,% Slots,,,0.00,5.05,
304.020547379,S0-C3,Backend_Bound.Core_Bound,60.79,% Slots,,,0.00,5.05,<==
304.020547379,S0-C3,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.32,
304.020547379,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.36,% Clocks,,idq.ms_switches,0.00,5.32,
304.020547379,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
304.020547379,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C4,Frontend_Bound,25.80,% Slots,,,0.00,5.32,
304.020547379,S0-C4,Backend_Bound,52.95,% Slots,,,0.00,5.32,
304.020547379,S0-C4,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
304.020547379,S0-C4,Frontend_Bound.Frontend_Latency,31.45,% Slots,,rs_events.empty_end,0.00,5.32,
304.020547379,S0-C4,Backend_Bound.Memory_Bound,33.65,% Slots,,,0.00,5.05,
304.020547379,S0-C4,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.05,
304.020547379,S0-C4,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.32,
304.020547379,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.31,
304.020547379,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.67,% Clocks,,idq.ms_switches,0.00,5.31,
304.020547379,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
304.020547379,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.87,% Clocks,,,0.00,5.31,
304.020547379,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C5,Backend_Bound,22.96,% Slots,,,0.00,5.32,
304.020547379,S0-C5,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.05,<==
304.020547379,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C6,Frontend_Bound,26.40,% Slots,,,0.00,5.32,
304.020547379,S0-C6,Backend_Bound,50.28,% Slots,,,0.00,5.32,
304.020547379,S0-C6,Retiring,13.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
304.020547379,S0-C6,Frontend_Bound.Frontend_Latency,37.65,% Slots,,rs_events.empty_end,0.00,5.32,
304.020547379,S0-C6,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.05,
304.020547379,S0-C6,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.05,
304.020547379,S0-C6,Retiring.Microcode_Sequencer,10.10,% Slots,,idq.ms_uops,0.00,5.32,
304.020547379,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.32,
304.020547379,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
304.020547379,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.32,
304.020547379,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
304.020547379,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
304.020547379,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.08,% Clocks,,,0.00,5.31,
304.020547379,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C7,Frontend_Bound,40.05,% Slots,,,0.00,5.33,
304.020547379,S0-C7,Bad_Speculation,21.14,% Slots,,,0.00,5.32,
304.020547379,S0-C7,Retiring,58.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
304.020547379,S0-C7,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.32,
304.020547379,S0-C7,Frontend_Bound.Frontend_Bandwidth,47.75,% Slots,,,0.00,5.33,
304.020547379,S0-C7,Bad_Speculation.Branch_Mispredicts,19.69,% Slots,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S0-C7,Retiring.Microcode_Sequencer,3.55,% Slots,,idq.ms_uops,0.00,5.32,<==
304.020547379,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.25,% Clocks,,,0.00,5.32,
304.020547379,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
304.020547379,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.32,
304.020547379,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C0,Backend_Bound,17.66,% Slots,,,0.00,5.32,
304.020547379,S1-C0,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.05,<==
304.020547379,S1-C0-T0,Backend_Bound.Core_Bound.Divider,33.30,% Clocks,,arith.fpu_div_active,0.00,5.05,
304.020547379,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.97,% Clocks,,,0.00,5.31,
304.020547379,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C1,Bad_Speculation,21.17,% Slots,,,0.00,5.33,
304.020547379,S1-C1,Bad_Speculation.Branch_Mispredicts,20.92,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
304.020547379,S1-C1,Backend_Bound,15.31,% Slots,,,0.00,5.33,
304.020547379,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C2,Frontend_Bound,24.75,% Slots,,,0.00,5.32,
304.020547379,S1-C2,Backend_Bound,51.01,% Slots,,,0.00,5.32,
304.020547379,S1-C2,Frontend_Bound.Frontend_Bandwidth,62.54,% Slots,,,0.00,5.32,
304.020547379,S1-C2,Backend_Bound.Memory_Bound,10.68,% Slots,,,0.00,5.05,
304.020547379,S1-C2,Backend_Bound.Core_Bound,40.34,% Slots,,,0.00,5.05,<==
304.020547379,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.12,% Core_Clocks,,,0.00,5.06,
304.020547379,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
304.020547379,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C3,Frontend_Bound,34.98,% Slots,,,0.00,5.32,<==
304.020547379,S1-C3,Bad_Speculation,20.98,% Slots,,,0.00,5.32,
304.020547379,S1-C3,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.31,
304.020547379,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.32,
304.020547379,S1-C3,Bad_Speculation.Branch_Mispredicts,19.87,% Slots,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
304.020547379,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.67,% Core_Clocks,,,0.00,5.06,
304.020547379,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.97,% Core_Clocks,,,0.00,5.32,
304.020547379,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C4,Backend_Bound,26.92,% Slots,,,0.00,5.33,
304.020547379,S1-C4,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.05,
304.020547379,S1-C4,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.05,<==
304.020547379,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
304.020547379,S1-C4-T0,Backend_Bound.Core_Bound.Divider,29.41,% Clocks,,arith.fpu_div_active,0.00,5.05,
304.020547379,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.08,% Clocks,,,0.00,5.31,
304.020547379,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C5,Frontend_Bound,38.18,% Slots,,,0.00,5.32,<==
304.020547379,S1-C5,Bad_Speculation,11.69,% Slots,,,0.00,5.32,
304.020547379,S1-C5,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.32,
304.020547379,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.72,% Slots,,,0.00,5.32,
304.020547379,S1-C5,Bad_Speculation.Branch_Mispredicts,11.36,% Slots,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.32,
304.020547379,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
304.020547379,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.63,% Core_Clocks,,,0.00,5.05,
304.020547379,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C6,Bad_Speculation,12.89,% Slots,,,0.00,5.33,
304.020547379,S1-C6,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S1-C6,Backend_Bound,49.37,% Slots,,,0.00,5.33,
304.020547379,S1-C6,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.12,
304.020547379,S1-C6,Backend_Bound.Core_Bound,36.51,% Slots,,,0.00,5.12,<==
304.020547379,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
304.020547379,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C7,Frontend_Bound,20.54,% Slots,,,0.00,5.32,
304.020547379,S1-C7,Bad_Speculation,21.70,% Slots,,,0.00,5.32,
304.020547379,S1-C7,Backend_Bound,25.74,% Slots,,,0.00,5.32,
304.020547379,S1-C7,Bad_Speculation.Branch_Mispredicts,20.21,% Slots,,br_misp_retired.all_branches,0.00,5.32,
304.020547379,S1-C7,Backend_Bound.Core_Bound,20.08,% Slots,,,0.00,5.12,<==
304.020547379,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
304.020547379,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
304.020547379,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
304.020547379,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
305.404730787,S0-C0,Backend_Bound,30.93,% Slots,,,0.00,5.19,<==
305.404730787,S0-C0,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.19,
305.404730787,S0-C0,Backend_Bound.Core_Bound,17.65,% Slots,,,0.00,5.19,
305.404730787,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
305.404730787,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C1,Backend_Bound,39.77,% Slots,,,0.00,5.18,
305.404730787,S0-C1,Backend_Bound.Memory_Bound,23.60,% Slots,,,0.00,5.18,<==
305.404730787,S0-C1,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.18,
305.404730787,S0-C1-T0,Backend_Bound.Core_Bound.Divider,20.90,% Clocks,,arith.fpu_div_active,0.00,5.49,
305.404730787,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C2,Backend_Bound,33.24,% Slots,,,0.00,5.19,
305.404730787,S0-C2,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.19,
305.404730787,S0-C2,Backend_Bound.Core_Bound,22.35,% Slots,,,0.00,5.19,
305.404730787,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
305.404730787,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.79,% Clocks,,,0.00,5.2,<==
305.404730787,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C3,Bad_Speculation,15.17,% Slots,,,0.00,5.19,
305.404730787,S0-C3,Bad_Speculation.Branch_Mispredicts,14.99,% Slots,,br_misp_retired.all_branches,0.00,5.19,
305.404730787,S0-C3,Backend_Bound,37.48,% Slots,,,0.00,5.19,
305.404730787,S0-C3,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.19,
305.404730787,S0-C3,Backend_Bound.Core_Bound,24.56,% Slots,,,0.00,5.19,
305.404730787,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
305.404730787,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
305.404730787,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.96,% Clocks,,,0.00,5.2,<==
305.404730787,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
305.404730787,S0-C4,Frontend_Bound,29.13,% Slots,,,0.00,5.18,
305.404730787,S0-C4,Bad_Speculation,12.80,% Slots,,,0.00,5.18,
305.404730787,S0-C4,Backend_Bound,28.19,% Slots,,,0.00,5.18,
305.404730787,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.18,
305.404730787,S0-C4,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.18,
305.404730787,S0-C4,Backend_Bound.Memory_Bound,43.37,% Slots,,,0.00,5.18,
305.404730787,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.11,% Core_Clocks,,,0.00,5.19,<==
305.404730787,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C5,Backend_Bound,61.07,% Slots,,,0.00,5.18,
305.404730787,S0-C5,Retiring,43.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
305.404730787,S0-C5,Backend_Bound.Memory_Bound,70.90,% Slots,,,0.00,5.18,
305.404730787,S0-C5,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.18,
305.404730787,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.2,
305.404730787,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
305.404730787,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
305.404730787,S0-C6,Bad_Speculation,14.09,% Slots,,,0.00,5.18,
305.404730787,S0-C6,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.18,
305.404730787,S0-C6,Backend_Bound,30.22,% Slots,,,0.00,5.18,
305.404730787,S0-C6,Backend_Bound.Core_Bound,21.28,% Slots,,,0.00,5.18,<==
305.404730787,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C7,Backend_Bound,51.64,% Slots,,,0.00,5.19,
305.404730787,S0-C7,Retiring,39.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
305.404730787,S0-C7,Backend_Bound.Memory_Bound,17.30,% Slots,,,0.00,5.19,
305.404730787,S0-C7,Backend_Bound.Core_Bound,34.34,% Slots,,,0.00,5.19,<==
305.404730787,S0-C7,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.18,
305.404730787,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.2,
305.404730787,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C0,Backend_Bound,31.65,% Slots,,,0.00,5.19,
305.404730787,S1-C0,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.19,
305.404730787,S1-C0,Backend_Bound.Core_Bound,19.32,% Slots,,,0.00,5.19,
305.404730787,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
305.404730787,S1-C0-T0,Backend_Bound.Core_Bound.Divider,20.48,% Clocks,,arith.fpu_div_active,0.00,5.48,
305.404730787,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.87,% Clocks,,,0.00,5.2,<==
305.404730787,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C1,Backend_Bound,33.73,% Slots,,,0.00,5.19,
305.404730787,S1-C1,Backend_Bound.Core_Bound,25.83,% Slots,,,0.00,5.19,
305.404730787,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.28,% Clocks,,,0.00,5.2,<==
305.404730787,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C2,Backend_Bound,21.37,% Slots,,,0.00,5.19,
305.404730787,S1-C2,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.19,<==
305.404730787,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C3,Backend_Bound,42.55,% Slots,,,0.00,5.18,
305.404730787,S1-C3,Backend_Bound.Memory_Bound,24.84,% Slots,,,0.00,5.18,
305.404730787,S1-C3,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.18,
305.404730787,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
305.404730787,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C4,Frontend_Bound,34.91,% Slots,,,0.00,5.19,<==
305.404730787,S1-C4,Bad_Speculation,12.35,% Slots,,,0.00,5.19,
305.404730787,S1-C4,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.19,
305.404730787,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.19,
305.404730787,S1-C4,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.18,
305.404730787,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.2,
305.404730787,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
305.404730787,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.90,% Core_Clocks,,,0.00,5.48,
305.404730787,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.64,% Core_Clocks,,,0.00,5.19,
305.404730787,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C5,Backend_Bound,61.87,% Slots,,,0.00,5.19,<==
305.404730787,S1-C5,Retiring,31.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
305.404730787,S1-C5,Backend_Bound.Memory_Bound,29.63,% Slots,,,0.00,5.19,
305.404730787,S1-C5,Backend_Bound.Core_Bound,32.24,% Slots,,,0.00,5.19,
305.404730787,S1-C5,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.19,
305.404730787,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.39,% Clocks,,idq.ms_switches,0.00,5.2,
305.404730787,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
305.404730787,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.76,% Clocks,,,0.00,5.2,
305.404730787,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C6,Bad_Speculation,11.43,% Slots,,,0.00,5.18,
305.404730787,S1-C6,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.18,
305.404730787,S1-C6,Backend_Bound,43.74,% Slots,,,0.00,5.18,
305.404730787,S1-C6,Backend_Bound.Core_Bound,34.33,% Slots,,,0.00,5.18,<==
305.404730787,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C7,Bad_Speculation,16.38,% Slots,,,0.00,5.19,
305.404730787,S1-C7,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.19,
305.404730787,S1-C7,Backend_Bound,34.57,% Slots,,,0.00,5.19,
305.404730787,S1-C7,Retiring,45.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
305.404730787,S1-C7,Backend_Bound.Memory_Bound,12.55,% Slots,,,0.00,5.19,
305.404730787,S1-C7,Backend_Bound.Core_Bound,22.01,% Slots,,,0.00,5.19,
305.404730787,S1-C7,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.19,<==
305.404730787,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.2,
305.404730787,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.40,% Clocks,,,0.00,5.2,
305.404730787,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
305.404730787,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
305.404730787,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
305.404730787,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
305.404730787,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
306.905775318,S0-C0,Backend_Bound,50.77,% Slots,,,0.00,5.32,
306.905775318,S0-C0,Backend_Bound.Memory_Bound,38.14,% Slots,,,0.00,5.07,
306.905775318,S0-C0,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.07,
306.905775318,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,43.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
306.905775318,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C1,Backend_Bound,24.50,% Slots,,,0.00,5.32,
306.905775318,S0-C1,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.07,
306.905775318,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.70,% Clocks,,,0.00,5.33,<==
306.905775318,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C2,Backend_Bound,42.71,% Slots,,,0.00,5.32,
306.905775318,S0-C2,Backend_Bound.Memory_Bound,25.75,% Slots,,,0.00,5.07,
306.905775318,S0-C2,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.07,
306.905775318,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,34.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,<==
306.905775318,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C3,Backend_Bound,63.46,% Slots,,,0.00,5.33,
306.905775318,S0-C3,Retiring,31.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
306.905775318,S0-C3,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.07,
306.905775318,S0-C3,Backend_Bound.Core_Bound,46.05,% Slots,,,0.00,5.07,
306.905775318,S0-C3,Retiring.Microcode_Sequencer,11.13,% Slots,,idq.ms_uops,0.00,5.34,
306.905775318,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.17,% Clocks,,idq.ms_switches,0.00,5.33,
306.905775318,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
306.905775318,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
306.905775318,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.57,% Clocks,,,0.00,5.33,<==
306.905775318,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C4,Backend_Bound,60.38,% Slots,,,0.00,5.32,
306.905775318,S0-C4,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
306.905775318,S0-C4,Retiring.Microcode_Sequencer,9.15,% Slots,,idq.ms_uops,0.00,5.34,
306.905775318,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.91,% Clocks,,idq.ms_switches,0.00,5.33,
306.905775318,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
306.905775318,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
306.905775318,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C5,Backend_Bound,57.23,% Slots,,,0.00,5.33,
306.905775318,S0-C5,Backend_Bound.Memory_Bound,37.40,% Slots,,,0.00,5.07,
306.905775318,S0-C5,Backend_Bound.Core_Bound,19.83,% Slots,,,0.00,5.07,
306.905775318,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,36.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
306.905775318,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C6,Backend_Bound,63.63,% Slots,,,0.00,5.32,
306.905775318,S0-C6,Retiring,37.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
306.905775318,S0-C6,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.06,
306.905775318,S0-C6,Backend_Bound.Core_Bound,45.10,% Slots,,,0.00,5.06,<==
306.905775318,S0-C6,Retiring.Microcode_Sequencer,9.50,% Slots,,idq.ms_uops,0.00,5.34,
306.905775318,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.67,% Clocks,,idq.ms_switches,0.00,5.34,
306.905775318,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
306.905775318,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C7,Backend_Bound,68.68,% Slots,,,0.00,5.32,
306.905775318,S0-C7,Retiring,22.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
306.905775318,S0-C7,Backend_Bound.Memory_Bound,16.12,% Slots,,,0.00,5.06,
306.905775318,S0-C7,Backend_Bound.Core_Bound,52.56,% Slots,,,0.00,5.06,<==
306.905775318,S0-C7,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.34,
306.905775318,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,27.79,% Clocks,,idq.ms_switches,0.00,5.34,
306.905775318,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
306.905775318,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,16.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
306.905775318,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
306.905775318,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C0,Backend_Bound,61.32,% Slots,,,0.00,5.33,
306.905775318,S1-C0,Backend_Bound.Memory_Bound,46.50,% Slots,,,0.00,5.07,
306.905775318,S1-C0,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.07,
306.905775318,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,40.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
306.905775318,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.14,% Clocks,,,0.00,5.33,
306.905775318,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C1,Backend_Bound,36.07,% Slots,,,0.00,5.32,<==
306.905775318,S1-C1,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.06,
306.905775318,S1-C1,Backend_Bound.Core_Bound,20.01,% Slots,,,0.00,5.06,
306.905775318,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
306.905775318,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
306.905775318,S1-C1-T0,Backend_Bound.Core_Bound.Divider,25.07,% Clocks,,arith.fpu_div_active,0.00,5.06,
306.905775318,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.54,% Clocks,,,0.00,5.33,
306.905775318,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C2,Backend_Bound,40.57,% Slots,,,0.00,5.32,
306.905775318,S1-C2,Retiring,55.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
306.905775318,S1-C2,Backend_Bound.Core_Bound,31.81,% Slots,,,0.00,5.07,
306.905775318,S1-C2,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.33,<==
306.905775318,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.41,% Clocks,,idq.ms_switches,0.00,5.33,
306.905775318,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C3,Backend_Bound,72.23,% Slots,,,0.00,5.32,
306.905775318,S1-C3,Backend_Bound.Memory_Bound,61.35,% Slots,,,0.00,5.07,
306.905775318,S1-C3,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.07,
306.905775318,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
306.905775318,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
306.905775318,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C4,Frontend_Bound,29.87,% Slots,,,0.00,5.33,
306.905775318,S1-C4,Backend_Bound,22.45,% Slots,,,0.00,5.32,
306.905775318,S1-C4,Frontend_Bound.Frontend_Latency,16.80,% Slots,,rs_events.empty_end,0.00,5.33,<==
306.905775318,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.33,
306.905775318,S1-C4,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.07,
306.905775318,S1-C4,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.07,
306.905775318,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.33,
306.905775318,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
306.905775318,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.45,% Core_Clocks,,,0.00,5.07,
306.905775318,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.16,% Core_Clocks,,,0.00,5.33,
306.905775318,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,0.00,5.33,
306.905775318,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C5,Backend_Bound,58.01,% Slots,,,0.00,5.33,
306.905775318,S1-C5,Retiring,27.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
306.905775318,S1-C5,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.06,
306.905775318,S1-C5,Backend_Bound.Core_Bound,42.36,% Slots,,,0.00,5.06,
306.905775318,S1-C5,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.33,
306.905775318,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.24,% Clocks,,idq.ms_switches,0.00,5.33,
306.905775318,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
306.905775318,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.33,<==
306.905775318,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C6,Backend_Bound,56.30,% Slots,,,0.00,5.32,
306.905775318,S1-C6,Retiring,26.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
306.905775318,S1-C6,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.11,
306.905775318,S1-C6,Backend_Bound.Core_Bound,43.99,% Slots,,,0.00,5.11,
306.905775318,S1-C6,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.33,
306.905775318,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.33,
306.905775318,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.38,% Clocks,,,0.00,5.33,<==
306.905775318,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C7,Backend_Bound,57.63,% Slots,,,0.00,5.33,
306.905775318,S1-C7,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
306.905775318,S1-C7,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.11,
306.905775318,S1-C7,Backend_Bound.Core_Bound,45.68,% Slots,,,0.00,5.11,
306.905775318,S1-C7,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.3,
306.905775318,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.33,
306.905775318,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
306.905775318,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.85,% Clocks,,,0.00,5.33,<==
306.905775318,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
306.905775318,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
308.280013906,S0-C0,Backend_Bound,14.30,% Slots,,,0.00,5.23,<==
308.280013906,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C1,Frontend_Bound,33.18,% Slots,,,0.00,5.23,
308.280013906,S0-C1,Backend_Bound,32.91,% Slots,,,0.00,5.23,
308.280013906,S0-C1,Retiring,21.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
308.280013906,S0-C1,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.23,<==
308.280013906,S0-C1,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.23,
308.280013906,S0-C1,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.23,
308.280013906,S0-C1,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.23,
308.280013906,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
308.280013906,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
308.280013906,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,97.58,% Clocks,,,0.00,5.24,
308.280013906,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C2,Backend_Bound,15.01,% Slots,,,0.00,5.24,<==
308.280013906,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C3,Frontend_Bound,49.05,% Slots,,,0.00,5.23,
308.280013906,S0-C3,Bad_Speculation,10.20,% Slots,,,0.00,5.23,
308.280013906,S0-C3,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
308.280013906,S0-C3,Frontend_Bound.Frontend_Latency,53.62,% Slots,,rs_events.empty_end,0.00,5.23,<==
308.280013906,S0-C3,Bad_Speculation.Branch_Mispredicts,9.51,% Slots,,br_misp_retired.all_branches,0.00,5.23,
308.280013906,S0-C3,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.23,
308.280013906,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.24,
308.280013906,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
308.280013906,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.90,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C4,Frontend_Bound,36.13,% Slots,,,0.00,5.23,
308.280013906,S0-C4,Backend_Bound,39.13,% Slots,,,0.00,5.23,
308.280013906,S0-C4,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
308.280013906,S0-C4,Frontend_Bound.Frontend_Latency,35.96,% Slots,,rs_events.empty_end,0.00,5.23,
308.280013906,S0-C4,Backend_Bound.Memory_Bound,23.87,% Slots,,,0.00,5.23,<==
308.280013906,S0-C4,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.23,
308.280013906,S0-C4,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.23,
308.280013906,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.24,
308.280013906,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
308.280013906,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.92,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.52,% Clocks,,,0.00,5.24,
308.280013906,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C5,Frontend_Bound,30.14,% Slots,,,0.00,5.23,
308.280013906,S0-C5,Backend_Bound,34.48,% Slots,,,0.00,5.23,
308.280013906,S0-C5,Frontend_Bound.Frontend_Latency,23.64,% Slots,,rs_events.empty_end,0.00,5.23,
308.280013906,S0-C5,Backend_Bound.Memory_Bound,25.70,% Slots,,,0.00,5.23,<==
308.280013906,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.24,
308.280013906,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
308.280013906,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C6,Frontend_Bound,22.24,% Slots,,,0.00,5.23,
308.280013906,S0-C6,Backend_Bound,59.47,% Slots,,,0.00,5.23,
308.280013906,S0-C6,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
308.280013906,S0-C6,Frontend_Bound.Frontend_Latency,29.99,% Slots,,rs_events.empty_end,0.00,5.23,
308.280013906,S0-C6,Backend_Bound.Memory_Bound,36.45,% Slots,,,0.00,5.23,<==
308.280013906,S0-C6,Backend_Bound.Core_Bound,23.03,% Slots,,,0.00,5.23,
308.280013906,S0-C6,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.23,
308.280013906,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.24,
308.280013906,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
308.280013906,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
308.280013906,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
308.280013906,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.15,% Clocks,,,0.00,5.23,
308.280013906,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C7,Frontend_Bound,39.34,% Slots,,,0.00,5.23,
308.280013906,S0-C7,Backend_Bound,35.78,% Slots,,,0.00,5.23,
308.280013906,S0-C7,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
308.280013906,S0-C7,Frontend_Bound.Frontend_Latency,46.71,% Slots,,rs_events.empty_end,0.00,5.23,<==
308.280013906,S0-C7,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.23,
308.280013906,S0-C7,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.24,
308.280013906,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.24,
308.280013906,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
308.280013906,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.45,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
308.280013906,S1-C0,Backend_Bound,29.19,% Slots,,,0.00,5.24,
308.280013906,S1-C0,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.23,
308.280013906,S1-C0,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.23,<==
308.280013906,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.49,
308.280013906,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.04,% Clocks,,arith.fpu_div_active,0.00,5.24,
308.280013906,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.66,% Clocks,,,0.00,5.24,
308.280013906,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C1,Backend_Bound,15.70,% Slots,,,0.00,5.23,
308.280013906,S1-C1,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.23,<==
308.280013906,S1-C1-T0,Backend_Bound.Core_Bound.Divider,36.24,% Clocks,,arith.fpu_div_active,0.00,5.24,
308.280013906,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.24,
308.280013906,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C2,Frontend_Bound,34.15,% Slots,,,0.00,5.23,
308.280013906,S1-C2,Backend_Bound,43.83,% Slots,,,0.00,5.23,
308.280013906,S1-C2,Retiring,27.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
308.280013906,S1-C2,Frontend_Bound.Frontend_Latency,47.32,% Slots,,rs_events.empty_end,0.00,5.23,
308.280013906,S1-C2,Backend_Bound.Memory_Bound,32.46,% Slots,,,0.00,5.23,<==
308.280013906,S1-C2,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.23,
308.280013906,S1-C2,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.24,
308.280013906,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.24,
308.280013906,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
308.280013906,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.08,% Clocks,,,0.00,5.24,
308.280013906,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C3,Frontend_Bound,35.14,% Slots,,,0.00,5.23,
308.280013906,S1-C3,Backend_Bound,39.59,% Slots,,,0.00,5.23,
308.280013906,S1-C3,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
308.280013906,S1-C3,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.23,
308.280013906,S1-C3,Backend_Bound.Memory_Bound,25.43,% Slots,,,0.00,5.23,
308.280013906,S1-C3,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.23,
308.280013906,S1-C3,Retiring.Microcode_Sequencer,15.75,% Slots,,idq.ms_uops,0.00,5.24,
308.280013906,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.24,
308.280013906,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
308.280013906,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.82,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
308.280013906,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
308.280013906,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.76,% Clocks,,,0.00,5.24,
308.280013906,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C4,Frontend_Bound,36.21,% Slots,,,0.00,5.23,<==
308.280013906,S1-C4,Bad_Speculation,10.07,% Slots,,,0.00,5.23,
308.280013906,S1-C4,Backend_Bound,12.31,% Slots,,,0.00,5.23,
308.280013906,S1-C4,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.23,
308.280013906,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.03,% Slots,,,0.00,5.23,
308.280013906,S1-C4,Bad_Speculation.Branch_Mispredicts,9.63,% Slots,,br_misp_retired.all_branches,0.00,5.23,
308.280013906,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.24,
308.280013906,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
308.280013906,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.26,% Core_Clocks,,,0.00,5.24,
308.280013906,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C5,Backend_Bound,69.66,% Slots,,,0.00,5.23,
308.280013906,S1-C5,Retiring,25.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
308.280013906,S1-C5,Backend_Bound.Memory_Bound,58.13,% Slots,,,0.00,5.23,
308.280013906,S1-C5,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.23,
308.280013906,S1-C5,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.23,
308.280013906,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.49,<==
308.280013906,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.06,% Clocks,,,0.00,5.24,
308.280013906,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C6,Backend_Bound,52.90,% Slots,,,0.00,5.23,
308.280013906,S1-C6,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.23,
308.280013906,S1-C6,Backend_Bound.Core_Bound,40.03,% Slots,,,0.00,5.23,
308.280013906,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.05,% Clocks,,,0.00,5.24,<==
308.280013906,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C7,Frontend_Bound,28.78,% Slots,,,0.00,5.24,
308.280013906,S1-C7,Backend_Bound,46.56,% Slots,,,0.00,5.24,
308.280013906,S1-C7,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
308.280013906,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.21,% Slots,,,0.00,5.24,
308.280013906,S1-C7,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.24,<==
308.280013906,S1-C7,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.24,
308.280013906,S1-C7,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.23,
308.280013906,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.24,
308.280013906,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.31,% Core_Clocks,,,0.00,5.24,
308.280013906,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
308.280013906,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
308.280013906,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C0,Backend_Bound,23.60,% Slots,,,0.00,5.24,
309.654754691,S0-C0,Backend_Bound.Core_Bound,41.19,% Slots,,,0.00,5.24,
309.654754691,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.48,% Clocks,,,0.00,5.23,<==
309.654754691,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C1,Backend_Bound,36.45,% Slots,,,0.00,5.24,<==
309.654754691,S0-C1,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.24,
309.654754691,S0-C1,Backend_Bound.Core_Bound,19.56,% Slots,,,0.00,5.24,
309.654754691,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
309.654754691,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.72,% Clocks,,,0.00,5.23,
309.654754691,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C2,Backend_Bound,27.74,% Slots,,,0.00,5.23,
309.654754691,S0-C2,Backend_Bound.Core_Bound,19.32,% Slots,,,0.00,5.23,
309.654754691,S0-C2-T0,Backend_Bound.Core_Bound.Divider,22.46,% Clocks,,arith.fpu_div_active,0.00,5.41,
309.654754691,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.83,% Clocks,,,0.00,5.24,<==
309.654754691,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C3,Frontend_Bound,22.31,% Slots,,,0.00,5.24,
309.654754691,S0-C3,Backend_Bound,30.80,% Slots,,,0.00,5.24,
309.654754691,S0-C3,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.24,
309.654754691,S0-C3,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.23,
309.654754691,S0-C3,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.23,
309.654754691,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.01,% Clocks,,,0.00,5.23,<==
309.654754691,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C4,Frontend_Bound,23.39,% Slots,,,0.00,5.24,
309.654754691,S0-C4,Bad_Speculation,12.79,% Slots,,,0.00,5.24,
309.654754691,S0-C4,Backend_Bound,37.56,% Slots,,,0.00,5.24,
309.654754691,S0-C4,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S0-C4,Backend_Bound.Core_Bound,29.38,% Slots,,,0.00,5.24,<==
309.654754691,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C5,Frontend_Bound,32.04,% Slots,,,0.00,5.24,
309.654754691,S0-C5,Bad_Speculation,16.63,% Slots,,,0.00,5.24,
309.654754691,S0-C5,Backend_Bound,14.21,% Slots,,,0.00,5.24,
309.654754691,S0-C5,Retiring,19.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
309.654754691,S0-C5,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.24,<==
309.654754691,S0-C5,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S0-C5,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.24,
309.654754691,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.62,% Clocks,,idq.ms_switches,0.00,5.24,
309.654754691,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C6,Frontend_Bound,27.90,% Slots,,,0.00,5.24,<==
309.654754691,S0-C6,Bad_Speculation,12.69,% Slots,,,0.00,5.24,
309.654754691,S0-C6,Backend_Bound,25.99,% Slots,,,0.00,5.24,
309.654754691,S0-C6,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.24,
309.654754691,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.18,% Slots,,,0.00,5.24,
309.654754691,S0-C6,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S0-C6,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.24,
309.654754691,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.24,
309.654754691,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
309.654754691,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.51,% Core_Clocks,,,0.00,5.47,
309.654754691,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.69,% Core_Clocks,,,0.00,5.23,
309.654754691,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.27,% Clocks,,,0.00,5.24,
309.654754691,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C7,Bad_Speculation,10.12,% Slots,,,0.00,5.24,
309.654754691,S0-C7,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S0-C7,Backend_Bound,46.93,% Slots,,,0.00,5.24,<==
309.654754691,S0-C7,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.24,
309.654754691,S0-C7,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.24,
309.654754691,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
309.654754691,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.10,% Clocks,,,0.00,5.23,
309.654754691,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C0,Backend_Bound,22.17,% Slots,,,0.00,5.24,
309.654754691,S1-C0,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.24,
309.654754691,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.75,% Clocks,,,0.00,5.24,<==
309.654754691,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
309.654754691,S1-C1,Backend_Bound,30.62,% Slots,,,0.00,5.23,
309.654754691,S1-C1,Backend_Bound.Core_Bound,21.67,% Slots,,,0.00,5.23,<==
309.654754691,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C2,Frontend_Bound,32.61,% Slots,,,0.00,5.24,
309.654754691,S1-C2,Bad_Speculation,17.16,% Slots,,,0.00,5.24,
309.654754691,S1-C2,Backend_Bound,15.95,% Slots,,,0.00,5.24,
309.654754691,S1-C2,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.24,
309.654754691,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.20,% Slots,,,0.00,5.24,
309.654754691,S1-C2,Bad_Speculation.Branch_Mispredicts,17.02,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S1-C2,Backend_Bound.Memory_Bound,19.85,% Slots,,,0.00,5.24,
309.654754691,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.23,
309.654754691,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,<==
309.654754691,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.04,% Core_Clocks,,,0.00,5.48,
309.654754691,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.25,% Core_Clocks,,,0.00,5.24,
309.654754691,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
309.654754691,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
309.654754691,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C3,Backend_Bound,33.87,% Slots,,,0.00,5.24,<==
309.654754691,S1-C3,Backend_Bound.Memory_Bound,17.66,% Slots,,,0.00,5.24,
309.654754691,S1-C3,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.24,
309.654754691,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
309.654754691,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.57,% Clocks,,,0.00,5.23,
309.654754691,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C4,Frontend_Bound,37.81,% Slots,,,0.00,5.24,
309.654754691,S1-C4,Bad_Speculation,10.78,% Slots,,,0.00,5.24,
309.654754691,S1-C4,Backend_Bound,18.85,% Slots,,,0.00,5.24,
309.654754691,S1-C4,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.24,<==
309.654754691,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.24,
309.654754691,S1-C4,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S1-C4,Backend_Bound.Memory_Bound,14.38,% Slots,,,0.00,5.24,
309.654754691,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.24,
309.654754691,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
309.654754691,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.85,% Core_Clocks,,,0.00,5.48,
309.654754691,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.29,% Core_Clocks,,,0.00,5.24,
309.654754691,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
309.654754691,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
309.654754691,S1-C5,Frontend_Bound,34.63,% Slots,,,0.00,5.24,
309.654754691,S1-C5,Bad_Speculation,14.57,% Slots,,,0.00,5.24,
309.654754691,S1-C5,Backend_Bound,20.46,% Slots,,,0.00,5.24,
309.654754691,S1-C5,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.24,
309.654754691,S1-C5,Frontend_Bound.Frontend_Bandwidth,27.35,% Slots,,,0.00,5.24,
309.654754691,S1-C5,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S1-C5,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.24,
309.654754691,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
309.654754691,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.51,% Core_Clocks,,,0.00,5.48,
309.654754691,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.66,% Core_Clocks,,,0.00,5.24,<==
309.654754691,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
309.654754691,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C6,Frontend_Bound,24.65,% Slots,,,0.00,5.24,
309.654754691,S1-C6,Bad_Speculation,12.69,% Slots,,,0.00,5.24,
309.654754691,S1-C6,Backend_Bound,39.58,% Slots,,,0.00,5.24,<==
309.654754691,S1-C6,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.24,
309.654754691,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.24,
309.654754691,S1-C6,Bad_Speculation.Branch_Mispredicts,12.57,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S1-C6,Backend_Bound.Memory_Bound,18.08,% Slots,,,0.00,5.24,
309.654754691,S1-C6,Backend_Bound.Core_Bound,21.50,% Slots,,,0.00,5.24,
309.654754691,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.24,
309.654754691,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
309.654754691,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.10,% Core_Clocks,,,0.00,5.49,
309.654754691,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.33,% Core_Clocks,,,0.00,5.24,
309.654754691,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C7,Frontend_Bound,22.39,% Slots,,,0.00,5.24,
309.654754691,S1-C7,Bad_Speculation,20.26,% Slots,,,0.00,5.24,
309.654754691,S1-C7,Backend_Bound,22.45,% Slots,,,0.00,5.24,
309.654754691,S1-C7,Frontend_Bound.Frontend_Latency,15.35,% Slots,,rs_events.empty_end,0.00,5.24,
309.654754691,S1-C7,Bad_Speculation.Branch_Mispredicts,20.04,% Slots,,br_misp_retired.all_branches,0.00,5.24,
309.654754691,S1-C7,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.24,
309.654754691,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.24,
309.654754691,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
309.654754691,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
309.654754691,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
309.654754691,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
309.654754691,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
311.107938907,S0-C0,Frontend_Bound,25.37,% Slots,,,0.00,5.23,
311.107938907,S0-C0,Bad_Speculation,13.76,% Slots,,,0.00,5.23,
311.107938907,S0-C0,Backend_Bound,31.01,% Slots,,,0.00,5.23,
311.107938907,S0-C0,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.22,
311.107938907,S0-C0,Backend_Bound.Core_Bound,21.22,% Slots,,,0.00,5.22,<==
311.107938907,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C1,Backend_Bound,59.34,% Slots,,,0.00,5.23,
311.107938907,S0-C1,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.23,
311.107938907,S0-C1,Backend_Bound.Core_Bound,35.09,% Slots,,,0.00,5.23,<==
311.107938907,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,30.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
311.107938907,S0-C2,Bad_Speculation,10.27,% Slots,,,0.00,5.22,
311.107938907,S0-C2,Bad_Speculation.Branch_Mispredicts,7.20,% Slots,,br_misp_retired.all_branches,0.00,5.22,
311.107938907,S0-C2,Backend_Bound,41.13,% Slots,,,0.00,5.22,
311.107938907,S0-C2,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.22,
311.107938907,S0-C2,Backend_Bound.Core_Bound,23.53,% Slots,,,0.00,5.22,<==
311.107938907,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
311.107938907,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C3,Backend_Bound,50.26,% Slots,,,0.00,5.23,
311.107938907,S0-C3,Backend_Bound.Memory_Bound,33.65,% Slots,,,0.00,5.22,
311.107938907,S0-C3,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.22,
311.107938907,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
311.107938907,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C4,Backend_Bound,36.26,% Slots,,,0.00,5.23,<==
311.107938907,S0-C4,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.22,
311.107938907,S0-C4,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.22,
311.107938907,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,20.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C5,Frontend_Bound,25.41,% Slots,,,0.00,5.23,
311.107938907,S0-C5,Bad_Speculation,11.13,% Slots,,,0.00,5.23,
311.107938907,S0-C5,Backend_Bound,31.11,% Slots,,,0.00,5.23,
311.107938907,S0-C5,Retiring,32.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
311.107938907,S0-C5,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.23,
311.107938907,S0-C5,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.23,
311.107938907,S0-C5,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.22,
311.107938907,S0-C5,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.22,
311.107938907,S0-C5,Retiring.Microcode_Sequencer,6.31,% Slots,,idq.ms_uops,0.00,5.21,<==
311.107938907,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.23,
311.107938907,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.23,
311.107938907,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.23,% Clocks,,,0.00,5.23,
311.107938907,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
311.107938907,S0-C6,Backend_Bound,38.33,% Slots,,,0.00,5.22,
311.107938907,S0-C6,Retiring,45.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
311.107938907,S0-C6,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.22,
311.107938907,S0-C6,Backend_Bound.Core_Bound,27.11,% Slots,,,0.00,5.22,
311.107938907,S0-C6,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.22,<==
311.107938907,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.22,
311.107938907,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
311.107938907,S0-C7,Backend_Bound,41.70,% Slots,,,0.00,5.22,
311.107938907,S0-C7,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.22,
311.107938907,S0-C7,Backend_Bound.Core_Bound,28.00,% Slots,,,0.00,5.22,<==
311.107938907,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
311.107938907,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C0,Backend_Bound,53.63,% Slots,,,0.00,5.23,<==
311.107938907,S1-C0,Backend_Bound.Memory_Bound,27.00,% Slots,,,0.00,5.23,
311.107938907,S1-C0,Backend_Bound.Core_Bound,26.63,% Slots,,,0.00,5.23,
311.107938907,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,31.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C1,Backend_Bound,28.82,% Slots,,,0.00,5.23,
311.107938907,S1-C1,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.22,
311.107938907,S1-C1,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.22,<==
311.107938907,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
311.107938907,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
311.107938907,S1-C1-T0,Backend_Bound.Core_Bound.Divider,28.65,% Clocks,,arith.fpu_div_active,0.00,5.28,
311.107938907,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.89,% Clocks,,,0.00,5.23,
311.107938907,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C2,Backend_Bound,53.88,% Slots,,,0.00,5.22,
311.107938907,S1-C2,Backend_Bound.Memory_Bound,33.74,% Slots,,,0.00,5.22,
311.107938907,S1-C2,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.22,
311.107938907,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,23.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
311.107938907,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
311.107938907,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C3,Frontend_Bound,21.67,% Slots,,,0.00,5.23,
311.107938907,S1-C3,Bad_Speculation,11.54,% Slots,,,0.00,5.23,
311.107938907,S1-C3,Backend_Bound,31.88,% Slots,,,0.00,5.23,
311.107938907,S1-C3,Retiring,38.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
311.107938907,S1-C3,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.23,
311.107938907,S1-C3,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,5.23,
311.107938907,S1-C3,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.23,
311.107938907,S1-C3,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.23,
311.107938907,S1-C3,Retiring.Microcode_Sequencer,2.53,% Slots,,idq.ms_uops,0.00,5.22,<==
311.107938907,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
311.107938907,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.71,% Clocks,,idq.ms_switches,0.00,5.22,
311.107938907,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C4,Frontend_Bound,33.14,% Slots,,,0.00,5.23,
311.107938907,S1-C4,Bad_Speculation,12.55,% Slots,,,0.00,5.23,
311.107938907,S1-C4,Backend_Bound,14.98,% Slots,,,0.00,5.23,
311.107938907,S1-C4,Retiring,36.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
311.107938907,S1-C4,Frontend_Bound.Frontend_Latency,19.97,% Slots,,rs_events.empty_end,0.00,5.23,
311.107938907,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.23,
311.107938907,S1-C4,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.23,
311.107938907,S1-C4,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.22,<==
311.107938907,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.23,
311.107938907,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
311.107938907,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.23,
311.107938907,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.00,% Core_Clocks,,,0.00,5.23,
311.107938907,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.62,% Core_Clocks,,,0.00,5.23,
311.107938907,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C5,Frontend_Bound,31.64,% Slots,,,0.00,5.23,
311.107938907,S1-C5,Bad_Speculation,12.56,% Slots,,,0.00,5.23,
311.107938907,S1-C5,Backend_Bound,29.28,% Slots,,,0.00,5.23,
311.107938907,S1-C5,Retiring,35.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
311.107938907,S1-C5,Frontend_Bound.Frontend_Latency,19.46,% Slots,,rs_events.empty_end,0.00,5.23,
311.107938907,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.23,
311.107938907,S1-C5,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.22,
311.107938907,S1-C5,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.22,
311.107938907,S1-C5,Backend_Bound.Core_Bound,19.01,% Slots,,,0.00,5.22,
311.107938907,S1-C5,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.23,<==
311.107938907,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.22,
311.107938907,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
311.107938907,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.22,
311.107938907,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.78,% Core_Clocks,,,0.00,5.22,
311.107938907,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.31,% Core_Clocks,,,0.00,5.23,
311.107938907,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
311.107938907,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C6,Frontend_Bound,24.88,% Slots,,,0.00,5.23,
311.107938907,S1-C6,Backend_Bound,19.31,% Slots,,,0.00,5.23,
311.107938907,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.23,
311.107938907,S1-C6,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.22,
311.107938907,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.01,% Core_Clocks,,,0.00,5.23,<==
311.107938907,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.13,% Core_Clocks,,,0.00,5.22,
311.107938907,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C7,Bad_Speculation,17.61,% Slots,,,0.00,5.22,
311.107938907,S1-C7,Bad_Speculation.Branch_Mispredicts,17.44,% Slots,,br_misp_retired.all_branches,0.00,5.22,
311.107938907,S1-C7,Backend_Bound,26.70,% Slots,,,0.00,5.22,
311.107938907,S1-C7,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.22,<==
311.107938907,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
311.107938907,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
312.601562984,S0-C0,Backend_Bound,55.59,% Slots,,,0.00,5.13,
312.601562984,S0-C0,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.1,
312.601562984,S0-C0,Backend_Bound.Core_Bound,33.62,% Slots,,,0.00,5.1,<==
312.601562984,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
312.601562984,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C1,Backend_Bound,50.03,% Slots,,,0.00,5.13,
312.601562984,S0-C1,Retiring,36.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
312.601562984,S0-C1,Backend_Bound.Memory_Bound,99.66,% Slots,,,0.00,5.09,
312.601562984,S0-C1,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.11,
312.601562984,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.61,% Clocks,,idq.ms_switches,0.00,5.36,
312.601562984,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
312.601562984,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.57,% Slots,,,0.00,5.15,
312.601562984,S0-C2,Backend_Bound.Core_Bound,66.63,% Slots,,,0.00,5.09,<==
312.601562984,S0-C2,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.28,
312.601562984,S0-C2,Backend_Bound,48.45,% Slots,,,0.00,5.13,
312.601562984,S0-C2,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
312.601562984,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.35,
312.601562984,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.73,% Core_Clocks,,,0.00,5.09,
312.601562984,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.74,% Core_Clocks,,,0.00,5.37,
312.601562984,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C3,Backend_Bound,36.36,% Slots,,,0.00,5.13,<==
312.601562984,S0-C3,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.09,
312.601562984,S0-C3,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.09,
312.601562984,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
312.601562984,S0-C3-T0,Backend_Bound.Core_Bound.Divider,23.33,% Clocks,,arith.fpu_div_active,0.00,5.1,
312.601562984,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.83,% Clocks,,,0.00,5.36,
312.601562984,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C4,Frontend_Bound,20.60,% Slots,,,0.00,5.15,
312.601562984,S0-C4,Bad_Speculation,13.05,% Slots,,,0.00,5.13,
312.601562984,S0-C4,Backend_Bound,21.40,% Slots,,,0.00,5.13,
312.601562984,S0-C4,Retiring,42.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
312.601562984,S0-C4,Frontend_Bound.Frontend_Latency,28.26,% Slots,,rs_events.empty_end,0.00,5.15,
312.601562984,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.17,% Slots,,,0.00,5.15,
312.601562984,S0-C4,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.09,
312.601562984,S0-C4,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.09,
312.601562984,S0-C4,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.28,<==
312.601562984,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.59,% Clocks,,idq.ms_switches,0.00,5.36,
312.601562984,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.49,% Core_Clocks,,,0.00,5.36,
312.601562984,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
312.601562984,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.14,
312.601562984,S0-C5,Backend_Bound.Memory_Bound,40.46,% Slots,,,0.00,5.09,
312.601562984,S0-C5,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.28,<==
312.601562984,S0-C5,Backend_Bound,33.07,% Slots,,,0.00,5.13,
312.601562984,S0-C5,Retiring,44.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
312.601562984,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.22,% Clocks,,idq.ms_switches,0.00,5.36,
312.601562984,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.06,% Core_Clocks,,,0.00,5.09,
312.601562984,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.42,% Core_Clocks,,,0.00,5.37,
312.601562984,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
312.601562984,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C6,Backend_Bound,57.98,% Slots,,,0.00,5.13,
312.601562984,S0-C6,Backend_Bound.Memory_Bound,62.77,% Slots,,,0.00,5.1,
312.601562984,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,7.39,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
312.601562984,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
312.601562984,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C7,Backend_Bound,15.10,% Slots,,,0.00,5.13,<==
312.601562984,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C0,Backend_Bound,16.28,% Slots,,,0.00,5.13,
312.601562984,S1-C0,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.1,
312.601562984,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.75,% Clocks,,,0.00,5.36,<==
312.601562984,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C1,Backend_Bound,19.60,% Slots,,,0.00,5.13,
312.601562984,S1-C1,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.1,
312.601562984,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.36,<==
312.601562984,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C2,Backend_Bound,72.48,% Slots,,,0.00,5.13,
312.601562984,S1-C2,Backend_Bound.Memory_Bound,55.64,% Slots,,,0.00,5.09,
312.601562984,S1-C2,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.09,
312.601562984,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,36.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
312.601562984,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
312.601562984,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
312.601562984,S1-C3,Backend_Bound,26.51,% Slots,,,0.00,5.13,
312.601562984,S1-C3,Backend_Bound.Core_Bound,17.10,% Slots,,,0.00,5.09,
312.601562984,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.54,% Clocks,,,0.00,5.35,<==
312.601562984,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C4,Frontend_Bound,30.93,% Slots,,,0.00,5.15,
312.601562984,S1-C4,Backend_Bound,39.83,% Slots,,,0.00,5.13,<==
312.601562984,S1-C4,Retiring,28.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
312.601562984,S1-C4,Frontend_Bound.Frontend_Latency,58.86,% Slots,,rs_events.empty_end,0.00,5.16,
312.601562984,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.15,
312.601562984,S1-C4,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.36,
312.601562984,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.59,% Clocks,,idq.ms_switches,0.00,5.36,
312.601562984,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.83,% Core_Clocks,,,0.00,5.1,
312.601562984,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.23,% Core_Clocks,,,0.00,5.37,
312.601562984,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C5,Frontend_Bound,35.11,% Slots,,,0.00,5.14,
312.601562984,S1-C5,Backend_Bound,14.05,% Slots,,,0.00,5.13,
312.601562984,S1-C5,Retiring,41.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
312.601562984,S1-C5,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.15,
312.601562984,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,5.14,
312.601562984,S1-C5,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.36,<==
312.601562984,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.36,
312.601562984,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C6,Backend_Bound,61.61,% Slots,,,0.00,5.13,
312.601562984,S1-C6,Backend_Bound.Memory_Bound,34.28,% Slots,,,0.00,5.1,
312.601562984,S1-C6,Backend_Bound.Core_Bound,27.34,% Slots,,,0.00,5.1,
312.601562984,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
312.601562984,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C7,Backend_Bound,60.05,% Slots,,,0.00,5.36,
312.601562984,S1-C7,Backend_Bound.Memory_Bound,65.22,% Slots,,,0.00,5.1,
312.601562984,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
312.601562984,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
312.601562984,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
312.601562984,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
314.088723224,S0-C0,Backend_Bound,58.77,% Slots,,,0.00,5.12,
314.088723224,S0-C0,Retiring,29.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
314.088723224,S0-C0,Backend_Bound.Memory_Bound,34.60,% Slots,,,0.00,5.12,
314.088723224,S0-C0,Backend_Bound.Core_Bound,24.17,% Slots,,,0.00,5.12,
314.088723224,S0-C0,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.12,
314.088723224,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.75,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,<==
314.088723224,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.90,% Clocks,,,0.00,5.11,
314.088723224,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C1,Backend_Bound,39.93,% Slots,,,0.00,5.12,
314.088723224,S0-C1,Retiring,52.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
314.088723224,S0-C1,Backend_Bound.Core_Bound,30.10,% Slots,,,0.00,5.12,
314.088723224,S0-C1,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.12,<==
314.088723224,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.76,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C2,Backend_Bound,44.83,% Slots,,,0.00,5.12,
314.088723224,S0-C2,Backend_Bound.Memory_Bound,31.02,% Slots,,,0.00,5.12,
314.088723224,S0-C2,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.12,
314.088723224,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
314.088723224,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C3,Backend_Bound,27.68,% Slots,,,0.00,5.12,
314.088723224,S0-C3,Backend_Bound.Core_Bound,18.21,% Slots,,,0.00,5.12,
314.088723224,S0-C3-T0,Backend_Bound.Core_Bound.Divider,24.39,% Clocks,,arith.fpu_div_active,0.00,5.38,
314.088723224,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.25,% Clocks,,,0.00,5.11,<==
314.088723224,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C4,Bad_Speculation,10.64,% Slots,,,0.00,5.12,
314.088723224,S0-C4,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.12,
314.088723224,S0-C4,Backend_Bound,42.81,% Slots,,,0.00,5.12,
314.088723224,S0-C4,Retiring,26.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
314.088723224,S0-C4,Backend_Bound.Core_Bound,34.10,% Slots,,,0.00,5.12,
314.088723224,S0-C4,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.12,
314.088723224,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.67,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.69,% Clocks,,,0.00,5.11,<==
314.088723224,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C5,Frontend_Bound,22.27,% Slots,,,0.00,5.12,
314.088723224,S0-C5,Backend_Bound,42.19,% Slots,,,0.00,5.12,
314.088723224,S0-C5,Retiring,37.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
314.088723224,S0-C5,Frontend_Bound.Frontend_Latency,15.77,% Slots,,rs_events.empty_end,0.00,5.12,
314.088723224,S0-C5,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.12,<==
314.088723224,S0-C5,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.12,
314.088723224,S0-C5,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.12,
314.088723224,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.11,
314.088723224,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
314.088723224,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
314.088723224,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C6,Backend_Bound,62.61,% Slots,,,0.00,5.12,
314.088723224,S0-C6,Backend_Bound.Memory_Bound,60.69,% Slots,,,0.00,5.12,
314.088723224,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,49.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
314.088723224,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C7,Backend_Bound,34.67,% Slots,,,0.00,5.12,
314.088723224,S0-C7,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.12,
314.088723224,S0-C7,Backend_Bound.Core_Bound,22.24,% Slots,,,0.00,5.12,<==
314.088723224,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
314.088723224,S0-C7-T0,Backend_Bound.Core_Bound.Divider,24.60,% Clocks,,arith.fpu_div_active,0.00,5.38,
314.088723224,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.52,% Clocks,,,0.00,5.11,
314.088723224,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C0,Backend_Bound,27.07,% Slots,,,0.00,5.11,<==
314.088723224,S1-C0,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.11,
314.088723224,S1-C0,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.11,
314.088723224,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.96,% Clocks,,,0.00,5.11,
314.088723224,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C1,Backend_Bound,50.84,% Slots,,,0.00,5.12,
314.088723224,S1-C1,Retiring,25.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
314.088723224,S1-C1,Backend_Bound.Core_Bound,67.24,% Slots,,,0.00,5.12,
314.088723224,S1-C1,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.11,
314.088723224,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.02,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.59,% Clocks,,,0.00,5.11,<==
314.088723224,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C2,Backend_Bound,68.00,% Slots,,,0.00,5.12,
314.088723224,S1-C2,Backend_Bound.Memory_Bound,53.54,% Slots,,,0.00,5.12,
314.088723224,S1-C2,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.12,
314.088723224,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,40.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,<==
314.088723224,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
314.088723224,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C3,Backend_Bound,40.98,% Slots,,,0.00,5.12,
314.088723224,S1-C3,Retiring,41.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
314.088723224,S1-C3,Backend_Bound.Memory_Bound,22.13,% Slots,,,0.00,5.12,
314.088723224,S1-C3,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.12,
314.088723224,S1-C3,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.12,<==
314.088723224,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.66,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
314.088723224,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
314.088723224,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C4,Bad_Speculation,10.43,% Slots,,,0.00,5.12,
314.088723224,S1-C4,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.12,
314.088723224,S1-C4,Backend_Bound,44.58,% Slots,,,0.00,5.12,<==
314.088723224,S1-C4,Retiring,32.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
314.088723224,S1-C4,Backend_Bound.Memory_Bound,23.83,% Slots,,,0.00,5.12,
314.088723224,S1-C4,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.12,
314.088723224,S1-C4,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.11,
314.088723224,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.16,% Clocks,,,0.00,5.11,
314.088723224,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C5,Frontend_Bound,30.61,% Slots,,,0.00,5.12,
314.088723224,S1-C5,Backend_Bound,20.83,% Slots,,,0.00,5.12,
314.088723224,S1-C5,Retiring,40.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
314.088723224,S1-C5,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.12,
314.088723224,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.12,
314.088723224,S1-C5,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.12,
314.088723224,S1-C5,Retiring.Microcode_Sequencer,3.48,% Slots,,idq.ms_uops,0.00,5.11,<==
314.088723224,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
314.088723224,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.41,% Core_Clocks,,,0.00,5.38,
314.088723224,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C6,Backend_Bound,50.76,% Slots,,,0.00,5.12,
314.088723224,S1-C6,Retiring,31.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
314.088723224,S1-C6,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.12,
314.088723224,S1-C6,Backend_Bound.Core_Bound,40.60,% Slots,,,0.00,5.12,
314.088723224,S1-C6,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.11,
314.088723224,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.84,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.79,% Clocks,,,0.00,5.11,<==
314.088723224,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C7,Backend_Bound,56.96,% Slots,,,0.00,5.12,
314.088723224,S1-C7,Retiring,20.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
314.088723224,S1-C7,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.12,
314.088723224,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.14,% Clocks,,idq.ms_switches,0.00,5.11,
314.088723224,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
314.088723224,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
314.088723224,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
314.088723224,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
314.088723224,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
315.505662014,S0-C0,Backend_Bound,32.01,% Slots,,,0.00,5.08,
315.505662014,S0-C0,Backend_Bound.Memory_Bound,19.61,% Slots,,,0.00,5.08,
315.505662014,S0-C0,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.08,
315.505662014,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
315.505662014,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.28,% Clocks,,,0.00,5.09,
315.505662014,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C1,Backend_Bound,47.09,% Slots,,,0.00,5.08,
315.505662014,S0-C1,Backend_Bound.Memory_Bound,30.81,% Slots,,,0.00,5.08,
315.505662014,S0-C1,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.08,
315.505662014,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,33.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
315.505662014,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.83,% Clocks,,,0.00,5.11,
315.505662014,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C2,Backend_Bound,18.32,% Slots,,,0.00,5.08,
315.505662014,S0-C2,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.08,<==
315.505662014,S0-C2-T0,Backend_Bound.Core_Bound.Divider,36.26,% Clocks,,arith.fpu_div_active,0.00,5.13,
315.505662014,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.19,% Clocks,,,0.00,5.08,
315.505662014,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C3,Backend_Bound,54.77,% Slots,,,0.00,5.08,
315.505662014,S0-C3,Backend_Bound.Memory_Bound,30.83,% Slots,,,0.00,5.08,
315.505662014,S0-C3,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.08,
315.505662014,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
315.505662014,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C4,Backend_Bound,57.74,% Slots,,,0.00,5.08,
315.505662014,S0-C4,Retiring,34.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
315.505662014,S0-C4,Backend_Bound.Core_Bound,84.57,% Slots,,,0.00,5.08,
315.505662014,S0-C4,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.35,
315.505662014,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.61,% Clocks,,idq.ms_switches,0.00,5.36,
315.505662014,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.72,% Clocks,,,0.00,5.1,<==
315.505662014,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C5,Backend_Bound,49.77,% Slots,,,0.00,5.07,
315.505662014,S0-C5,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
315.505662014,S0-C5,Backend_Bound.Core_Bound,62.85,% Slots,,,0.00,5.07,
315.505662014,S0-C5,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.36,
315.505662014,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.15,% Clocks,,idq.ms_switches,0.00,5.37,
315.505662014,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.35,% Clocks,,,0.00,5.1,<==
315.505662014,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C6,Backend_Bound,48.35,% Slots,,,0.00,5.07,
315.505662014,S0-C6,Retiring,27.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
315.505662014,S0-C6,Backend_Bound.Core_Bound,62.43,% Slots,,,0.00,5.07,
315.505662014,S0-C6,Retiring.Microcode_Sequencer,10.42,% Slots,,idq.ms_uops,0.00,5.35,
315.505662014,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.07,% Clocks,,idq.ms_switches,0.00,5.36,
315.505662014,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.82,% Clocks,,,0.00,5.1,<==
315.505662014,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
315.505662014,S0-C7,Backend_Bound,39.75,% Slots,,,0.00,5.08,
315.505662014,S0-C7,Backend_Bound.Memory_Bound,28.40,% Slots,,,0.00,5.08,
315.505662014,S0-C7,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.08,
315.505662014,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
315.505662014,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.92,% Clocks,,,0.00,5.09,
315.505662014,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C0,Backend_Bound,66.32,% Slots,,,0.00,5.08,
315.505662014,S1-C0,Backend_Bound.Memory_Bound,41.28,% Slots,,,0.00,5.08,
315.505662014,S1-C0,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.08,
315.505662014,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,37.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
315.505662014,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C1,Frontend_Bound,21.27,% Slots,,,0.00,5.07,
315.505662014,S1-C1,Backend_Bound,12.66,% Slots,,,0.00,5.07,
315.505662014,S1-C1,Retiring,45.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
315.505662014,S1-C1,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.35,<==
315.505662014,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.86,% Clocks,,idq.ms_switches,0.00,5.35,
315.505662014,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C2,Backend_Bound,27.02,% Slots,,,0.00,5.08,
315.505662014,S1-C2,Backend_Bound.Core_Bound,17.59,% Slots,,,0.00,5.08,
315.505662014,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.64,% Clocks,,,0.00,5.08,<==
315.505662014,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C3,Backend_Bound,21.71,% Slots,,,0.00,5.07,
315.505662014,S1-C3,Backend_Bound.Core_Bound,13.87,% Slots,,,0.00,5.07,
315.505662014,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.79,% Clocks,,,0.00,5.09,<==
315.505662014,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C4,Backend_Bound,68.44,% Slots,,,0.00,5.08,
315.505662014,S1-C4,Retiring,27.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
315.505662014,S1-C4,Backend_Bound.Memory_Bound,17.94,% Slots,,,0.00,5.08,
315.505662014,S1-C4,Backend_Bound.Core_Bound,50.49,% Slots,,,0.00,5.08,
315.505662014,S1-C4,Retiring.Microcode_Sequencer,9.76,% Slots,,idq.ms_uops,0.00,5.36,
315.505662014,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.37,
315.505662014,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
315.505662014,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
315.505662014,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.52,% Clocks,,,0.00,5.08,<==
315.505662014,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C5,Frontend_Bound,30.52,% Slots,,,0.00,5.07,
315.505662014,S1-C5,Backend_Bound,21.48,% Slots,,,0.00,5.07,
315.505662014,S1-C5,Retiring,40.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
315.505662014,S1-C5,Frontend_Bound.Frontend_Latency,16.80,% Slots,,rs_events.empty_end,0.00,5.07,
315.505662014,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.07,
315.505662014,S1-C5,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.07,
315.505662014,S1-C5,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.36,<==
315.505662014,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.36,
315.505662014,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
315.505662014,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.92,% Clocks,,idq.ms_switches,0.00,5.36,
315.505662014,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
315.505662014,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
315.505662014,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
315.505662014,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C6,Frontend_Bound,23.34,% Slots,,,0.00,5.08,
315.505662014,S1-C6,Backend_Bound,44.78,% Slots,,,0.00,5.08,
315.505662014,S1-C6,Retiring,30.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
315.505662014,S1-C6,Backend_Bound.Core_Bound,35.36,% Slots,,,0.00,5.08,<==
315.505662014,S1-C6,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.36,
315.505662014,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.36,
315.505662014,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C7,Backend_Bound,60.03,% Slots,,,0.00,5.35,
315.505662014,S1-C7,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
315.505662014,S1-C7,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.08,
315.505662014,S1-C7,Backend_Bound.Core_Bound,47.49,% Slots,,,0.00,5.08,
315.505662014,S1-C7,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.08,
315.505662014,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.70,% Clocks,,idq.ms_switches,0.00,5.36,
315.505662014,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
315.505662014,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
315.505662014,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.87,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,
315.505662014,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.22,% Clocks,,,0.00,5.08,<==
315.505662014,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
315.505662014,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C0,Backend_Bound,18.11,% Slots,,,0.00,5.34,
317.001903682,S0-C0,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.07,<==
317.001903682,S0-C0-T0,Backend_Bound.Core_Bound.Divider,33.84,% Clocks,,arith.fpu_div_active,0.00,5.24,
317.001903682,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.10,% Clocks,,,0.00,5.35,
317.001903682,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C1,Frontend_Bound,25.54,% Slots,,,0.00,5.34,
317.001903682,S0-C1,Backend_Bound,31.26,% Slots,,,0.00,5.34,
317.001903682,S0-C1,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.34,
317.001903682,S0-C1,Backend_Bound.Memory_Bound,23.71,% Slots,,,0.00,5.08,
317.001903682,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
317.001903682,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,26.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
317.001903682,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
317.001903682,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.34,
317.001903682,S0-C2,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.07,<==
317.001903682,S0-C2,Backend_Bound,20.01,% Slots,,,0.00,5.34,
317.001903682,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.03,% Core_Clocks,,,0.00,5.14,
317.001903682,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.52,% Core_Clocks,,,0.00,5.34,
317.001903682,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C3,Frontend_Bound,26.66,% Slots,,,0.00,5.34,
317.001903682,S0-C3,Bad_Speculation,17.54,% Slots,,,0.00,5.34,
317.001903682,S0-C3,Backend_Bound,15.95,% Slots,,,0.00,5.34,
317.001903682,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.48,% Slots,,,0.00,5.34,
317.001903682,S0-C3,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.34,
317.001903682,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.71,% Core_Clocks,,,0.00,5.35,<==
317.001903682,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C4,Frontend_Bound,22.08,% Slots,,,0.00,5.34,
317.001903682,S0-C4,Bad_Speculation,19.06,% Slots,,,0.00,5.34,
317.001903682,S0-C4,Backend_Bound,18.82,% Slots,,,0.00,5.34,
317.001903682,S0-C4,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.34,
317.001903682,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.34,
317.001903682,S0-C4,Bad_Speculation.Branch_Mispredicts,18.84,% Slots,,br_misp_retired.all_branches,0.00,5.34,
317.001903682,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
317.001903682,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.74,% Core_Clocks,,,0.00,5.35,
317.001903682,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C5,Backend_Bound,56.34,% Slots,,,0.00,5.34,<==
317.001903682,S0-C5,Retiring,24.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
317.001903682,S0-C5,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.07,
317.001903682,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.43,% Clocks,,idq.ms_switches,0.00,5.33,
317.001903682,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
317.001903682,S0-C6,Frontend_Bound,30.72,% Slots,,,0.00,5.33,
317.001903682,S0-C6,Bad_Speculation,16.07,% Slots,,,0.00,5.33,
317.001903682,S0-C6,Backend_Bound,17.36,% Slots,,,0.00,5.33,
317.001903682,S0-C6,Retiring,12.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
317.001903682,S0-C6,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.33,<==
317.001903682,S0-C6,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.07,
317.001903682,S0-C6,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.08,
317.001903682,S0-C6,Retiring.Microcode_Sequencer,2.74,% Slots,,idq.ms_uops,0.00,5.07,
317.001903682,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
317.001903682,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.2,
317.001903682,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.72,% Clocks,,,0.00,5.35,
317.001903682,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C7,Backend_Bound,21.27,% Slots,,,0.00,5.34,
317.001903682,S0-C7,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.07,<==
317.001903682,S0-C7-T0,Backend_Bound.Core_Bound.Divider,33.65,% Clocks,,arith.fpu_div_active,0.00,5.23,
317.001903682,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.80,% Clocks,,,0.00,5.35,
317.001903682,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C0,Backend_Bound,34.10,% Slots,,,0.00,5.33,
317.001903682,S1-C0,Backend_Bound.Memory_Bound,10.31,% Slots,,,0.00,5.08,
317.001903682,S1-C0,Backend_Bound.Core_Bound,23.79,% Slots,,,0.00,5.08,
317.001903682,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.38,% Clocks,,,0.00,5.35,<==
317.001903682,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C1,Bad_Speculation,10.59,% Slots,,,0.00,5.34,
317.001903682,S1-C1,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.07,
317.001903682,S1-C1,Backend_Bound,45.63,% Slots,,,0.00,5.34,
317.001903682,S1-C1,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.07,
317.001903682,S1-C1,Backend_Bound.Core_Bound,29.96,% Slots,,,0.00,5.07,
317.001903682,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
317.001903682,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.75,% Clocks,,,0.00,5.35,<==
317.001903682,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C2,Frontend_Bound,23.57,% Slots,,,0.00,5.34,<==
317.001903682,S1-C2,Backend_Bound,20.23,% Slots,,,0.00,5.34,
317.001903682,S1-C2,Backend_Bound.Memory_Bound,16.17,% Slots,,,0.00,5.08,
317.001903682,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C3,Backend_Bound,31.87,% Slots,,,0.00,5.34,
317.001903682,S1-C3,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.07,
317.001903682,S1-C3,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.07,
317.001903682,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.65,% Clocks,,,0.00,5.35,<==
317.001903682,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C4,Bad_Speculation,10.22,% Slots,,,0.00,5.34,
317.001903682,S1-C4,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.07,
317.001903682,S1-C4,Backend_Bound,46.09,% Slots,,,0.00,5.34,
317.001903682,S1-C4,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.07,
317.001903682,S1-C4,Backend_Bound.Core_Bound,26.16,% Slots,,,0.00,5.07,<==
317.001903682,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
317.001903682,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
317.001903682,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C5,Bad_Speculation,11.04,% Slots,,,0.00,5.33,
317.001903682,S1-C5,Bad_Speculation.Branch_Mispredicts,5.84,% Slots,,br_misp_retired.all_branches,0.00,5.07,
317.001903682,S1-C5,Bad_Speculation.Machine_Clears,5.20,% Slots,,machine_clears.count,0.00,5.07,
317.001903682,S1-C5,Backend_Bound,42.92,% Slots,,,0.00,5.33,
317.001903682,S1-C5,Backend_Bound.Memory_Bound,35.73,% Slots,,,0.00,5.07,
317.001903682,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
317.001903682,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
317.001903682,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C6,Backend_Bound,61.83,% Slots,,,0.00,5.34,
317.001903682,S1-C6,Backend_Bound.Memory_Bound,44.72,% Slots,,,0.00,5.07,
317.001903682,S1-C6,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.07,
317.001903682,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,43.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
317.001903682,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C7,Frontend_Bound,32.65,% Slots,,,0.00,5.34,
317.001903682,S1-C7,Backend_Bound,16.63,% Slots,,,0.00,5.34,
317.001903682,S1-C7,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.34,<==
317.001903682,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.34,
317.001903682,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.24,
317.001903682,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
317.001903682,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.36,% Core_Clocks,,,0.00,5.14,
317.001903682,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.11,% Core_Clocks,,,0.00,5.35,
317.001903682,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
317.001903682,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
318.506352053,S0-C0,Backend_Bound,32.29,% Slots,,,0.00,5.19,
318.506352053,S0-C0,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.19,
318.506352053,S0-C0,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.19,<==
318.506352053,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
318.506352053,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.30,% Clocks,,arith.fpu_div_active,0.00,5.33,
318.506352053,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.09,% Clocks,,,0.00,5.32,
318.506352053,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C1,Frontend_Bound,27.76,% Slots,,,0.00,5.2,
318.506352053,S0-C1,Bad_Speculation,11.98,% Slots,,,0.00,5.2,
318.506352053,S0-C1,Backend_Bound,14.53,% Slots,,,0.00,5.2,
318.506352053,S0-C1,Retiring,43.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
318.506352053,S0-C1,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.2,
318.506352053,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,5.23,
318.506352053,S0-C1,Bad_Speculation.Branch_Mispredicts,11.53,% Slots,,br_misp_retired.all_branches,0.00,5.2,
318.506352053,S0-C1,Backend_Bound.Memory_Bound,13.40,% Slots,,,0.00,5.2,
318.506352053,S0-C1,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.05,<==
318.506352053,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.06,
318.506352053,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.10,% Core_Clocks,,,0.00,5.33,
318.506352053,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.33,% Core_Clocks,,,0.00,5.32,
318.506352053,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C2,Backend_Bound,17.92,% Slots,,,0.00,5.19,
318.506352053,S0-C2,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.19,
318.506352053,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.74,% Clocks,,,0.00,5.32,<==
318.506352053,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C3,Backend_Bound,68.75,% Slots,,,0.00,5.2,
318.506352053,S0-C3,Retiring,43.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
318.506352053,S0-C3,Backend_Bound.Memory_Bound,29.86,% Slots,,,0.00,5.2,
318.506352053,S0-C3,Backend_Bound.Core_Bound,38.89,% Slots,,,0.00,5.2,
318.506352053,S0-C3,Retiring.Microcode_Sequencer,9.12,% Slots,,idq.ms_uops,0.00,5.06,
318.506352053,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.05,
318.506352053,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
318.506352053,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.64,% Clocks,,,0.00,5.32,<==
318.506352053,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C4,Frontend_Bound,26.75,% Slots,,,0.00,5.2,
318.506352053,S0-C4,Backend_Bound,14.13,% Slots,,,0.00,5.2,
318.506352053,S0-C4,Retiring,22.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
318.506352053,S0-C4,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.2,
318.506352053,S0-C4,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.2,
318.506352053,S0-C4,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.05,
318.506352053,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.69,% Clocks,,idq.ms_switches,0.00,5.05,<==
318.506352053,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C5,Backend_Bound,44.19,% Slots,,,0.00,5.2,
318.506352053,S0-C5,Backend_Bound.Memory_Bound,29.35,% Slots,,,0.00,5.2,
318.506352053,S0-C5,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.2,
318.506352053,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
318.506352053,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
318.506352053,S0-C6,Backend_Bound,75.20,% Slots,,,0.00,5.19,
318.506352053,S0-C6,Retiring,29.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
318.506352053,S0-C6,Backend_Bound.Memory_Bound,45.73,% Slots,,,0.00,5.19,<==
318.506352053,S0-C6,Backend_Bound.Core_Bound,29.47,% Slots,,,0.00,5.19,
318.506352053,S0-C6,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.06,
318.506352053,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.13,
318.506352053,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
318.506352053,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
318.506352053,S0-C7,Backend_Bound,34.03,% Slots,,,0.00,5.21,
318.506352053,S0-C7,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.21,
318.506352053,S0-C7,Backend_Bound.Core_Bound,20.83,% Slots,,,0.00,5.21,
318.506352053,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
318.506352053,S0-C7-T0,Backend_Bound.Core_Bound.Divider,23.95,% Clocks,,arith.fpu_div_active,0.00,5.33,
318.506352053,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.87,% Clocks,,,0.00,5.32,<==
318.506352053,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C0,Backend_Bound,11.09,% Slots,,,0.00,5.2,<==
318.506352053,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C1,Bad_Speculation,14.41,% Slots,,,0.00,5.21,
318.506352053,S1-C1,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.21,
318.506352053,S1-C1,Backend_Bound,33.31,% Slots,,,0.00,5.21,
318.506352053,S1-C1,Backend_Bound.Core_Bound,24.93,% Slots,,,0.00,5.21,<==
318.506352053,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C2,Backend_Bound,69.49,% Slots,,,0.00,5.21,
318.506352053,S1-C2,Retiring,30.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
318.506352053,S1-C2,Backend_Bound.Memory_Bound,13.67,% Slots,,,0.00,5.21,
318.506352053,S1-C2,Backend_Bound.Core_Bound,55.82,% Slots,,,0.00,5.21,
318.506352053,S1-C2,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.05,
318.506352053,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.54,% Clocks,,idq.ms_switches,0.00,5.12,
318.506352053,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.58,% Clocks,,,0.00,5.32,<==
318.506352053,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C3,Backend_Bound,60.82,% Slots,,,0.00,5.21,
318.506352053,S1-C3,Backend_Bound.Memory_Bound,45.06,% Slots,,,0.00,5.21,<==
318.506352053,S1-C3,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.21,
318.506352053,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,25.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
318.506352053,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
318.506352053,S1-C4,Frontend_Bound,21.88,% Slots,,,0.00,5.21,
318.506352053,S1-C4,Backend_Bound,47.77,% Slots,,,0.00,5.21,
318.506352053,S1-C4,Retiring,22.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
318.506352053,S1-C4,Frontend_Bound.Frontend_Latency,54.92,% Slots,,rs_events.empty_end,0.00,5.21,
318.506352053,S1-C4,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.21,
318.506352053,S1-C4,Backend_Bound.Core_Bound,28.94,% Slots,,,0.00,5.21,<==
318.506352053,S1-C4,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.05,
318.506352053,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.11,
318.506352053,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.01,% Clocks,,idq.ms_switches,0.00,5.12,
318.506352053,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C5,Backend_Bound,48.39,% Slots,,,0.00,5.22,<==
318.506352053,S1-C5,Retiring,24.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
318.506352053,S1-C5,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.22,
318.506352053,S1-C5,Backend_Bound.Core_Bound,22.14,% Slots,,,0.00,5.22,
318.506352053,S1-C5,Retiring.Microcode_Sequencer,11.95,% Slots,,idq.ms_uops,0.00,5.06,
318.506352053,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.37,% Clocks,,idq.ms_switches,0.00,5.13,
318.506352053,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C6,Backend_Bound,41.59,% Slots,,,0.00,5.22,<==
318.506352053,S1-C6,Backend_Bound.Memory_Bound,20.97,% Slots,,,0.00,5.22,
318.506352053,S1-C6,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.22,
318.506352053,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
318.506352053,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
318.506352053,S1-C7,Frontend_Bound,35.31,% Slots,,,0.00,5.19,
318.506352053,S1-C7,Backend_Bound,15.32,% Slots,,,0.00,5.19,
318.506352053,S1-C7,Frontend_Bound.Frontend_Latency,20.43,% Slots,,rs_events.empty_end,0.00,5.19,<==
318.506352053,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.22,
318.506352053,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.12,
318.506352053,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.11,
318.506352053,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.55,% Core_Clocks,,,0.00,5.33,
318.506352053,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.09,% Core_Clocks,,,0.00,5.32,
318.506352053,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
318.506352053,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
318.506352053,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
318.506352053,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
318.506352053,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
318.506352053,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
318.506352053,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
318.506352053,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
318.506352053,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
318.506352053,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
320.016774658,S0-C0,Backend_Bound,35.84,% Slots,,,0.00,5.05,<==
320.016774658,S0-C0,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.05,
320.016774658,S0-C0,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.05,
320.016774658,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
320.016774658,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
320.016774658,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.44,% Clocks,,arith.fpu_div_active,0.00,5.29,
320.016774658,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.23,% Clocks,,,0.00,5.03,
320.016774658,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C1,Backend_Bound,40.59,% Slots,,,0.00,5.04,
320.016774658,S0-C1,Backend_Bound.Memory_Bound,29.20,% Slots,,,0.00,5.04,
320.016774658,S0-C1,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.04,
320.016774658,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
320.016774658,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.06,% Clocks,,,0.00,5.03,
320.016774658,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C2,Backend_Bound,42.53,% Slots,,,0.00,5.04,<==
320.016774658,S0-C2,Backend_Bound.Memory_Bound,23.52,% Slots,,,0.00,5.04,
320.016774658,S0-C2,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.04,
320.016774658,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,26.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
320.016774658,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C3,Backend_Bound,60.41,% Slots,,,0.00,5.04,
320.016774658,S0-C3,Retiring,38.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
320.016774658,S0-C3,Backend_Bound.Memory_Bound,17.61,% Slots,,,0.00,5.04,
320.016774658,S0-C3,Backend_Bound.Core_Bound,42.80,% Slots,,,0.00,5.04,<==
320.016774658,S0-C3,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.29,
320.016774658,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.88,% Clocks,,idq.ms_switches,0.00,5.3,
320.016774658,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
320.016774658,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S0-C4,Backend_Bound,22.79,% Slots,,,0.00,5.04,
320.016774658,S0-C4,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.04,
320.016774658,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.79,% Clocks,,,0.00,5.03,<==
320.016774658,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C5,Backend_Bound,36.33,% Slots,,,0.00,5.04,<==
320.016774658,S0-C5,Backend_Bound.Memory_Bound,20.17,% Slots,,,0.00,5.04,
320.016774658,S0-C5,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.04,
320.016774658,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
320.016774658,S0-C5-T0,Backend_Bound.Core_Bound.Divider,24.96,% Clocks,,arith.fpu_div_active,0.00,5.29,
320.016774658,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C6,Backend_Bound,52.44,% Slots,,,0.00,5.04,<==
320.016774658,S0-C6,Retiring,28.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
320.016774658,S0-C6,Backend_Bound.Memory_Bound,26.46,% Slots,,,0.00,5.04,
320.016774658,S0-C6,Backend_Bound.Core_Bound,25.98,% Slots,,,0.00,5.04,
320.016774658,S0-C6,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.29,
320.016774658,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.29,
320.016774658,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,38.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
320.016774658,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.52,% Clocks,,,0.00,5.03,
320.016774658,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C7,Backend_Bound,56.75,% Slots,,,0.00,5.04,<==
320.016774658,S0-C7,Retiring,48.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
320.016774658,S0-C7,Backend_Bound.Memory_Bound,29.36,% Slots,,,0.00,5.04,
320.016774658,S0-C7,Backend_Bound.Core_Bound,27.39,% Slots,,,0.00,5.04,
320.016774658,S0-C7,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.29,
320.016774658,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.29,
320.016774658,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
320.016774658,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.04,% Clocks,,arith.fpu_div_active,0.00,5.29,
320.016774658,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C0,Backend_Bound,29.26,% Slots,,,0.00,5.03,
320.016774658,S1-C0,Backend_Bound.Core_Bound,20.61,% Slots,,,0.00,5.03,<==
320.016774658,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.94,% Clocks,,arith.fpu_div_active,0.00,5.29,
320.016774658,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.12,% Clocks,,,0.00,5.02,
320.016774658,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C1,Backend_Bound,54.90,% Slots,,,0.00,5.03,
320.016774658,S1-C1,Backend_Bound.Memory_Bound,36.60,% Slots,,,0.00,5.03,
320.016774658,S1-C1,Backend_Bound.Core_Bound,18.30,% Slots,,,0.00,5.03,
320.016774658,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
320.016774658,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C2,Frontend_Bound,30.47,% Slots,,,0.00,5.11,<==
320.016774658,S1-C2,Bad_Speculation,13.88,% Slots,,,0.00,5.03,
320.016774658,S1-C2,Backend_Bound,19.73,% Slots,,,0.00,5.03,
320.016774658,S1-C2,Retiring,28.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
320.016774658,S1-C2,Frontend_Bound.Frontend_Latency,27.67,% Slots,,rs_events.empty_end,0.00,5.14,
320.016774658,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.97,% Slots,,,0.00,5.11,
320.016774658,S1-C2,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.03,
320.016774658,S1-C2,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.03,
320.016774658,S1-C2,Retiring.Microcode_Sequencer,3.34,% Slots,,idq.ms_uops,0.00,5.29,
320.016774658,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
320.016774658,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.29,
320.016774658,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.56,% Core_Clocks,,,0.00,5.3,
320.016774658,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.09,% Clocks,,,0.00,5.02,
320.016774658,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C3,Backend_Bound,68.47,% Slots,,,0.00,5.03,
320.016774658,S1-C3,Backend_Bound.Memory_Bound,52.54,% Slots,,,0.00,5.03,<==
320.016774658,S1-C3,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.03,
320.016774658,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,33.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
320.016774658,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
320.016774658,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C4,Frontend_Bound,20.75,% Slots,,,0.00,5.11,
320.016774658,S1-C4,Bad_Speculation,14.07,% Slots,,,0.00,5.03,
320.016774658,S1-C4,Backend_Bound,31.37,% Slots,,,0.00,5.03,
320.016774658,S1-C4,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
320.016774658,S1-C4,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.14,
320.016774658,S1-C4,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.03,
320.016774658,S1-C4,Backend_Bound.Memory_Bound,10.72,% Slots,,,0.00,5.03,
320.016774658,S1-C4,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.03,<==
320.016774658,S1-C4,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.29,
320.016774658,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
320.016774658,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.28,
320.016774658,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
320.016774658,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C5,Bad_Speculation,16.36,% Slots,,,0.00,5.02,
320.016774658,S1-C5,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.02,
320.016774658,S1-C5,Backend_Bound,38.42,% Slots,,,0.00,5.02,
320.016774658,S1-C5,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.02,
320.016774658,S1-C5,Backend_Bound.Core_Bound,24.20,% Slots,,,0.00,5.02,
320.016774658,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
320.016774658,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.03,% Clocks,,,0.00,5.03,<==
320.016774658,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C6,Backend_Bound,47.97,% Slots,,,0.00,5.03,
320.016774658,S1-C6,Retiring,25.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
320.016774658,S1-C6,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.03,
320.016774658,S1-C6,Backend_Bound.Core_Bound,35.51,% Slots,,,0.00,5.03,
320.016774658,S1-C6,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.03,
320.016774658,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.54,% Clocks,,idq.ms_switches,0.00,5.29,
320.016774658,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
320.016774658,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.75,% Clocks,,,0.00,5.02,<==
320.016774658,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C7,Frontend_Bound,29.25,% Slots,,,0.00,5.11,
320.016774658,S1-C7,Bad_Speculation,13.81,% Slots,,,0.00,5.03,
320.016774658,S1-C7,Backend_Bound,17.04,% Slots,,,0.00,5.03,
320.016774658,S1-C7,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.13,<==
320.016774658,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.11,
320.016774658,S1-C7,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.03,
320.016774658,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.29,
320.016774658,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
320.016774658,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.63,% Core_Clocks,,,0.00,5.3,
320.016774658,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.23,% Core_Clocks,,,0.00,5.3,
320.016774658,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
320.016774658,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
320.016774658,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
320.016774658,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
320.016774658,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
320.016774658,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
320.016774658,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
320.016774658,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
320.016774658,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
320.016774658,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
321.480651189,S0-C0,Backend_Bound,12.80,% Slots,,,0.00,5.19,
321.480651189,S0-C0,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.19,<==
321.480651189,S0-C0-T0,Backend_Bound.Core_Bound.Divider,30.63,% Clocks,,arith.fpu_div_active,0.00,5.2,
321.480651189,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.21,% Clocks,,,0.00,5.19,
321.480651189,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C1,Backend_Bound,18.82,% Slots,,,0.00,5.19,
321.480651189,S0-C1,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.19,<==
321.480651189,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.98,% Clocks,,arith.fpu_div_active,0.00,5.19,
321.480651189,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.75,% Clocks,,,0.00,5.19,
321.480651189,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C2,Frontend_Bound,27.80,% Slots,,,0.00,5.2,
321.480651189,S0-C2,Backend_Bound,45.62,% Slots,,,0.00,5.2,
321.480651189,S0-C2,Retiring,20.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
321.480651189,S0-C2,Frontend_Bound.Frontend_Latency,26.31,% Slots,,rs_events.empty_end,0.00,5.2,
321.480651189,S0-C2,Backend_Bound.Memory_Bound,28.81,% Slots,,,0.00,5.19,
321.480651189,S0-C2,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.19,
321.480651189,S0-C2,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.19,
321.480651189,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.46,
321.480651189,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
321.480651189,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.46,
321.480651189,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
321.480651189,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
321.480651189,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C3,Frontend_Bound,34.87,% Slots,,,0.00,5.2,
321.480651189,S0-C3,Backend_Bound,40.15,% Slots,,,0.00,5.2,<==
321.480651189,S0-C3,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
321.480651189,S0-C3,Frontend_Bound.Frontend_Latency,27.45,% Slots,,rs_events.empty_end,0.00,5.2,
321.480651189,S0-C3,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.19,
321.480651189,S0-C3,Backend_Bound.Core_Bound,17.96,% Slots,,,0.00,5.19,
321.480651189,S0-C3,Retiring.Microcode_Sequencer,15.57,% Slots,,idq.ms_uops,0.00,5.2,
321.480651189,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.47,
321.480651189,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
321.480651189,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.47,
321.480651189,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
321.480651189,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
321.480651189,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C4,Frontend_Bound,33.02,% Slots,,,0.00,5.2,
321.480651189,S0-C4,Backend_Bound,44.19,% Slots,,,0.00,5.2,
321.480651189,S0-C4,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
321.480651189,S0-C4,Frontend_Bound.Frontend_Latency,31.38,% Slots,,rs_events.empty_end,0.00,5.2,
321.480651189,S0-C4,Backend_Bound.Memory_Bound,24.78,% Slots,,,0.00,5.19,<==
321.480651189,S0-C4,Backend_Bound.Core_Bound,19.41,% Slots,,,0.00,5.19,
321.480651189,S0-C4,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.19,
321.480651189,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.47,
321.480651189,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
321.480651189,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.47,
321.480651189,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C5,Backend_Bound,53.48,% Slots,,,0.00,5.19,
321.480651189,S0-C5,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
321.480651189,S0-C5,Backend_Bound.Memory_Bound,36.52,% Slots,,,0.00,5.19,
321.480651189,S0-C5,Backend_Bound.Core_Bound,16.96,% Slots,,,0.00,5.19,
321.480651189,S0-C5,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.19,
321.480651189,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.30,% Clocks,,idq.ms_switches,0.00,5.47,
321.480651189,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,40.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
321.480651189,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S0-C6,Frontend_Bound,20.04,% Slots,,,0.00,5.19,
321.480651189,S0-C6,Backend_Bound,32.38,% Slots,,,0.00,5.19,<==
321.480651189,S0-C6,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.19,
321.480651189,S0-C6,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.19,
321.480651189,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.44,% Clocks,,,0.00,5.19,
321.480651189,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C7,Frontend_Bound,29.27,% Slots,,,0.00,5.19,
321.480651189,S0-C7,Backend_Bound,51.06,% Slots,,,0.00,5.19,
321.480651189,S0-C7,Retiring,27.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
321.480651189,S0-C7,Frontend_Bound.Frontend_Latency,36.43,% Slots,,rs_events.empty_end,0.00,5.19,
321.480651189,S0-C7,Backend_Bound.Memory_Bound,30.98,% Slots,,,0.00,5.19,
321.480651189,S0-C7,Backend_Bound.Core_Bound,20.08,% Slots,,,0.00,5.19,
321.480651189,S0-C7,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.19,
321.480651189,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
321.480651189,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.38,% Clocks,,idq.ms_switches,0.00,5.19,
321.480651189,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
321.480651189,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.51,% Clocks,,,0.00,5.19,
321.480651189,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S1-C0,Backend_Bound,23.33,% Slots,,,0.00,5.2,
321.480651189,S1-C0,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.19,
321.480651189,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.06,% Clocks,,arith.fpu_div_active,0.00,5.19,
321.480651189,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.81,% Clocks,,,0.00,5.19,<==
321.480651189,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C1,Frontend_Bound,29.93,% Slots,,,0.00,5.19,
321.480651189,S1-C1,Backend_Bound,37.89,% Slots,,,0.00,5.19,<==
321.480651189,S1-C1,Frontend_Bound.Frontend_Latency,30.67,% Slots,,rs_events.empty_end,0.00,5.19,
321.480651189,S1-C1,Frontend_Bound.Frontend_Bandwidth,37.81,% Slots,,,0.00,5.19,
321.480651189,S1-C1,Backend_Bound.Memory_Bound,20.77,% Slots,,,0.00,5.19,
321.480651189,S1-C1,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.19,
321.480651189,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
321.480651189,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.16,% Core_Clocks,,,0.00,5.19,
321.480651189,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
321.480651189,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C2,Frontend_Bound.Frontend_Bandwidth,64.59,% Slots,,,0.00,5.19,
321.480651189,S1-C2,Backend_Bound.Memory_Bound,31.63,% Slots,,,0.00,5.19,
321.480651189,S1-C2,Backend_Bound.Core_Bound,30.14,% Slots,,,0.00,5.19,
321.480651189,S1-C2,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.35,
321.480651189,S1-C2,Backend_Bound,61.77,% Slots,,,0.00,5.19,<==
321.480651189,S1-C2,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
321.480651189,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.19,
321.480651189,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
321.480651189,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
321.480651189,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.54,% Clocks,,,0.00,5.19,
321.480651189,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C3,Frontend_Bound,24.18,% Slots,,,0.00,5.19,
321.480651189,S1-C3,Backend_Bound,56.63,% Slots,,,0.00,5.19,
321.480651189,S1-C3,Retiring,23.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
321.480651189,S1-C3,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.19,
321.480651189,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.19,
321.480651189,S1-C3,Backend_Bound.Memory_Bound,34.65,% Slots,,,0.00,5.19,<==
321.480651189,S1-C3,Backend_Bound.Core_Bound,21.99,% Slots,,,0.00,5.19,
321.480651189,S1-C3,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.35,
321.480651189,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.19,
321.480651189,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
321.480651189,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.19,
321.480651189,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.94,% Core_Clocks,,,0.00,5.19,
321.480651189,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
321.480651189,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
321.480651189,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.98,% Clocks,,,0.00,5.19,
321.480651189,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C4,Frontend_Bound,29.18,% Slots,,,0.00,5.19,
321.480651189,S1-C4,Backend_Bound,48.36,% Slots,,,0.00,5.19,
321.480651189,S1-C4,Retiring,16.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
321.480651189,S1-C4,Frontend_Bound.Frontend_Latency,29.56,% Slots,,rs_events.empty_end,0.00,5.19,
321.480651189,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.50,% Slots,,,0.00,5.19,
321.480651189,S1-C4,Backend_Bound.Memory_Bound,35.31,% Slots,,,0.00,5.19,
321.480651189,S1-C4,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.19,
321.480651189,S1-C4,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.36,
321.480651189,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.19,
321.480651189,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
321.480651189,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.19,
321.480651189,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.28,% Core_Clocks,,,0.00,5.19,
321.480651189,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
321.480651189,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
321.480651189,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S1-C5,Frontend_Bound,25.57,% Slots,,,0.00,5.19,
321.480651189,S1-C5,Backend_Bound,50.18,% Slots,,,0.00,5.19,
321.480651189,S1-C5,Retiring,11.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
321.480651189,S1-C5,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.19,
321.480651189,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.19,
321.480651189,S1-C5,Backend_Bound.Memory_Bound,53.46,% Slots,,,0.00,5.19,
321.480651189,S1-C5,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,5.36,
321.480651189,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.19,
321.480651189,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
321.480651189,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.19,
321.480651189,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
321.480651189,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C6,Frontend_Bound,29.00,% Slots,,,0.00,5.19,
321.480651189,S1-C6,Backend_Bound,36.67,% Slots,,,0.00,5.19,<==
321.480651189,S1-C6,Frontend_Bound.Frontend_Latency,21.88,% Slots,,rs_events.empty_end,0.00,5.19,
321.480651189,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.78,% Slots,,,0.00,5.19,
321.480651189,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C7,Frontend_Bound,33.57,% Slots,,,0.00,5.47,<==
321.480651189,S1-C7,Backend_Bound,15.08,% Slots,,,0.00,5.47,
321.480651189,S1-C7,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.2,
321.480651189,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.64,% Slots,,,0.00,5.47,
321.480651189,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.19,
321.480651189,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
321.480651189,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.04,% Core_Clocks,,,0.00,5.19,
321.480651189,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
321.480651189,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
321.480651189,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
322.957145163,S0-C0,Frontend_Bound.Frontend_Bandwidth,30.63,% Slots,,,0.00,5.16,
322.957145163,S0-C0,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.16,
322.957145163,S0-C0,Backend_Bound.Core_Bound,36.89,% Slots,,,0.00,5.16,<==
322.957145163,S0-C0,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S0-C0,Backend_Bound,49.02,% Slots,,,0.00,5.16,
322.957145163,S0-C0,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.30,% Clocks,,idq.ms_switches,0.00,5.16,
322.957145163,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.43,% Core_Clocks,,,0.00,5.34,
322.957145163,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
322.957145163,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
322.957145163,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C1,Backend_Bound,31.99,% Slots,,,0.00,5.16,
322.957145163,S0-C1,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.15,
322.957145163,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.70,% Clocks,,,0.00,5.14,<==
322.957145163,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C2,Backend_Bound,42.59,% Slots,,,0.00,5.15,
322.957145163,S0-C2,Retiring,48.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C2,Backend_Bound.Core_Bound,34.38,% Slots,,,0.00,5.15,
322.957145163,S0-C2,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.15,<==
322.957145163,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.16,
322.957145163,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.38,% Clocks,,,0.00,5.14,
322.957145163,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C3,Backend_Bound,27.69,% Slots,,,0.00,5.16,
322.957145163,S0-C3,Retiring,70.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C3,Backend_Bound.Core_Bound,22.98,% Slots,,,0.00,5.16,
322.957145163,S0-C3,Retiring.Base,65.12,% Slots,,inst_retired.prec_dist:pp,0.00,5.15,
322.957145163,S0-C3,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.89,% Clocks,,idq.ms_switches,0.00,5.16,
322.957145163,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.12,% Clocks,,,0.00,5.15,
322.957145163,S0-C3-T0,Retiring.Base.Other,99.88,% Uops,,,0.00,5.15,<==
322.957145163,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
322.957145163,S0-C4,Backend_Bound,37.73,% Slots,,,0.00,5.15,
322.957145163,S0-C4,Retiring,37.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C4,Backend_Bound.Core_Bound,30.91,% Slots,,,0.00,5.15,<==
322.957145163,S0-C4,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.16,
322.957145163,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C5,Frontend_Bound,24.17,% Slots,,,0.00,5.16,
322.957145163,S0-C5,Backend_Bound,18.87,% Slots,,,0.00,5.16,
322.957145163,S0-C5,Retiring,62.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.16,
322.957145163,S0-C5,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.15,
322.957145163,S0-C5,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.15,<==
322.957145163,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.16,
322.957145163,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.28,% Core_Clocks,,,0.00,5.34,
322.957145163,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.12,% Core_Clocks,,,0.00,5.16,
322.957145163,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.58,% Clocks,,,0.00,5.15,
322.957145163,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C6,Frontend_Bound,31.22,% Slots,,,0.00,5.16,
322.957145163,S0-C6,Backend_Bound,22.00,% Slots,,,0.00,5.16,
322.957145163,S0-C6,Retiring,33.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C6,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.15,
322.957145163,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.45,% Slots,,,0.00,5.16,
322.957145163,S0-C6,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.15,
322.957145163,S0-C6,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.15,<==
322.957145163,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
322.957145163,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.78,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C7,Backend_Bound,53.41,% Slots,,,0.00,5.16,
322.957145163,S0-C7,Retiring,33.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S0-C7,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.15,
322.957145163,S0-C7,Backend_Bound.Core_Bound,41.10,% Slots,,,0.00,5.15,<==
322.957145163,S0-C7,Retiring.Microcode_Sequencer,11.94,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.24,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
322.957145163,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
322.957145163,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C0,Backend_Bound,24.88,% Slots,,,0.00,5.15,
322.957145163,S1-C0,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.15,
322.957145163,S1-C0-T0,Backend_Bound.Core_Bound.Divider,20.53,% Clocks,,arith.fpu_div_active,0.00,5.29,
322.957145163,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.67,% Clocks,,,0.00,5.15,<==
322.957145163,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C1,Frontend_Bound,22.29,% Slots,,,0.00,5.15,
322.957145163,S1-C1,Backend_Bound,48.75,% Slots,,,0.00,5.15,
322.957145163,S1-C1,Retiring,6.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S1-C1,Frontend_Bound.Frontend_Latency,30.66,% Slots,,rs_events.empty_end,0.00,5.15,
322.957145163,S1-C1,Retiring.Microcode_Sequencer,4.37,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.87,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
322.957145163,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C2,Frontend_Bound.Frontend_Bandwidth,60.06,% Slots,,,0.00,5.15,
322.957145163,S1-C2,Backend_Bound.Core_Bound,87.60,% Slots,,,0.00,5.15,<==
322.957145163,S1-C2,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S1-C2,Backend_Bound,71.10,% Slots,,,0.00,5.15,
322.957145163,S1-C2,Retiring,12.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.05,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.62,% Slots,,,0.00,5.15,
322.957145163,S1-C3,Backend_Bound.Memory_Bound,91.20,% Slots,,,0.00,5.15,
322.957145163,S1-C3,Backend_Bound,64.53,% Slots,,,0.00,5.15,
322.957145163,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
322.957145163,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C4,Frontend_Bound,23.61,% Slots,,,0.00,5.16,
322.957145163,S1-C4,Backend_Bound,46.61,% Slots,,,0.00,5.16,
322.957145163,S1-C4,Retiring,30.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
322.957145163,S1-C4,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.16,
322.957145163,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.91,% Slots,,,0.00,5.16,
322.957145163,S1-C4,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.16,
322.957145163,S1-C4,Backend_Bound.Core_Bound,29.24,% Slots,,,0.00,5.16,<==
322.957145163,S1-C4,Retiring.Microcode_Sequencer,11.79,% Slots,,idq.ms_uops,0.00,5.15,
322.957145163,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.35,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
322.957145163,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
322.957145163,S1-C5,Frontend_Bound.Frontend_Bandwidth,63.77,% Slots,,,0.00,5.16,
322.957145163,S1-C5,Backend_Bound.Core_Bound,93.97,% Slots,,,0.00,5.16,<==
322.957145163,S1-C5,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.16,
322.957145163,S1-C5,Backend_Bound,68.85,% Slots,,,0.00,5.16,
322.957145163,S1-C5,Retiring,17.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
322.957145163,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.33,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C6,Frontend_Bound.Frontend_Bandwidth,38.66,% Slots,,,0.00,5.15,
322.957145163,S1-C6,Backend_Bound.Memory_Bound,33.78,% Slots,,,0.00,5.15,
322.957145163,S1-C6,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.15,
322.957145163,S1-C6,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.17,
322.957145163,S1-C6,Backend_Bound,50.95,% Slots,,,0.00,5.15,
322.957145163,S1-C6,Retiring,24.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
322.957145163,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.84,% Clocks,,idq.ms_switches,0.00,5.43,
322.957145163,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
322.957145163,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C7,Frontend_Bound,32.15,% Slots,,,0.00,5.17,<==
322.957145163,S1-C7,Backend_Bound,17.47,% Slots,,,0.00,5.17,
322.957145163,S1-C7,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.16,
322.957145163,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.17,
322.957145163,S1-C7,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.16,
322.957145163,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.42,
322.957145163,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
322.957145163,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.07,% Core_Clocks,,,0.00,5.36,
322.957145163,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.48,% Clocks,,,0.00,5.14,
322.957145163,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
322.957145163,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
322.957145163,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
322.957145163,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
322.957145163,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
324.4458877,S0-C0,Backend_Bound,54.19,% Slots,,,0.00,5.36,
324.4458877,S0-C0,Retiring,80.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
324.4458877,S0-C0,Retiring.Base,72.96,% Slots,,inst_retired.prec_dist:pp,0.00,5.36,
324.4458877,S0-C0,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.36,
324.4458877,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.96,% Clocks,,idq.ms_switches,0.00,5.36,
324.4458877,S0-C0-T0,Retiring.Base.Other,99.85,% Uops,,,0.00,5.11,<==
324.4458877,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C1,Frontend_Bound,26.68,% Slots,,,0.00,5.37,
324.4458877,S0-C1,Retiring,58.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
324.4458877,S0-C1,Frontend_Bound.Frontend_Latency,16.30,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.62,% Slots,,,0.00,5.37,
324.4458877,S0-C1,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.36,<==
324.4458877,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.36,
324.4458877,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.58,% Core_Clocks,,,0.00,5.1,
324.4458877,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.92,% Core_Clocks,,,0.00,5.37,
324.4458877,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C2,Frontend_Bound,28.52,% Slots,,,0.00,5.36,
324.4458877,S0-C2,Backend_Bound,43.99,% Slots,,,0.00,5.36,<==
324.4458877,S0-C2,Retiring,12.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
324.4458877,S0-C2,Backend_Bound.Memory_Bound,23.59,% Slots,,,0.00,5.09,
324.4458877,S0-C2,Backend_Bound.Core_Bound,20.40,% Slots,,,0.00,5.09,
324.4458877,S0-C2,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.1,
324.4458877,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.78,% Clocks,,idq.ms_switches,0.00,5.36,
324.4458877,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
324.4458877,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.55,% Clocks,,,0.00,5.37,
324.4458877,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C3,Backend_Bound,13.40,% Slots,,,0.00,5.37,<==
324.4458877,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
324.4458877,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.37,
324.4458877,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.28,% Core_Clocks,,,0.00,5.11,
324.4458877,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.90,% Core_Clocks,,,0.00,5.37,
324.4458877,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C5,Frontend_Bound,29.70,% Slots,,,0.00,5.37,
324.4458877,S0-C5,Backend_Bound,42.85,% Slots,,,0.00,5.37,<==
324.4458877,S0-C5,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
324.4458877,S0-C5,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S0-C5,Backend_Bound.Memory_Bound,23.52,% Slots,,,0.00,5.1,
324.4458877,S0-C5,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.1,
324.4458877,S0-C5,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.09,
324.4458877,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.38,% Clocks,,,0.00,5.36,
324.4458877,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
324.4458877,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.36,
324.4458877,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
324.4458877,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,
324.4458877,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.74,% Clocks,,,0.00,5.37,
324.4458877,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
324.4458877,S0-C6,Frontend_Bound,40.59,% Slots,,,0.00,5.37,<==
324.4458877,S0-C6,Backend_Bound,12.68,% Slots,,,0.00,5.37,
324.4458877,S0-C6,Frontend_Bound.Frontend_Latency,29.59,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S0-C6,Frontend_Bound.Frontend_Bandwidth,25.02,% Slots,,,0.00,5.37,
324.4458877,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.1,
324.4458877,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
324.4458877,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.22,% Core_Clocks,,,0.00,5.1,
324.4458877,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
324.4458877,S0-C7,Frontend_Bound,54.45,% Slots,,,0.00,5.37,
324.4458877,S0-C7,Retiring,14.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
324.4458877,S0-C7,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.36,<==
324.4458877,S0-C7,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.09,
324.4458877,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.1,
324.4458877,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
324.4458877,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.1,
324.4458877,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C0,Backend_Bound,17.44,% Slots,,,0.00,5.37,
324.4458877,S1-C0,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.1,
324.4458877,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.79,% Clocks,,arith.fpu_div_active,0.00,5.17,
324.4458877,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.68,% Clocks,,,0.00,5.37,<==
324.4458877,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
324.4458877,S1-C1,Frontend_Bound,22.27,% Slots,,,0.00,5.37,
324.4458877,S1-C1,Backend_Bound,61.04,% Slots,,,0.00,5.37,
324.4458877,S1-C1,Retiring,7.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
324.4458877,S1-C1,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S1-C1,Backend_Bound.Memory_Bound,35.10,% Slots,,,0.00,5.09,
324.4458877,S1-C1,Backend_Bound.Core_Bound,25.94,% Slots,,,0.00,5.09,
324.4458877,S1-C1,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.28,
324.4458877,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.09,
324.4458877,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
324.4458877,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.09,
324.4458877,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
324.4458877,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
324.4458877,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C2,Frontend_Bound,23.74,% Slots,,,0.00,5.37,
324.4458877,S1-C2,Backend_Bound,59.18,% Slots,,,0.00,5.37,
324.4458877,S1-C2,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
324.4458877,S1-C2,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S1-C2,Backend_Bound.Memory_Bound,32.80,% Slots,,,0.00,5.1,<==
324.4458877,S1-C2,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.1,
324.4458877,S1-C2,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.29,
324.4458877,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.09,
324.4458877,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
324.4458877,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.52,% Clocks,,idq.ms_switches,0.00,5.09,
324.4458877,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C3,Frontend_Bound,21.26,% Slots,,,0.00,5.37,
324.4458877,S1-C3,Backend_Bound,61.95,% Slots,,,0.00,5.37,
324.4458877,S1-C3,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
324.4458877,S1-C3,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S1-C3,Backend_Bound.Memory_Bound,38.88,% Slots,,,0.00,5.1,<==
324.4458877,S1-C3,Backend_Bound.Core_Bound,23.07,% Slots,,,0.00,5.1,
324.4458877,S1-C3,Retiring.Microcode_Sequencer,16.82,% Slots,,idq.ms_uops,0.00,5.29,
324.4458877,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.1,
324.4458877,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
324.4458877,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.22,% Clocks,,idq.ms_switches,0.00,5.1,
324.4458877,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
324.4458877,S1-C4,Frontend_Bound,46.86,% Slots,,,0.00,5.36,
324.4458877,S1-C4,Bad_Speculation,21.43,% Slots,,,0.00,5.36,
324.4458877,S1-C4,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
324.4458877,S1-C4,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.36,<==
324.4458877,S1-C4,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
324.4458877,S1-C4,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.29,
324.4458877,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.09,
324.4458877,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
324.4458877,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.93,% Clocks,,idq.ms_switches,0.00,5.09,
324.4458877,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C5,Backend_Bound,76.14,% Slots,,,0.00,5.37,<==
324.4458877,S1-C5,Retiring,9.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
324.4458877,S1-C5,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.29,
324.4458877,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.66,% Clocks,,idq.ms_switches,0.00,5.09,
324.4458877,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C6,Backend_Bound,62.72,% Slots,,,0.00,5.37,
324.4458877,S1-C6,Retiring,20.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
324.4458877,S1-C6,Backend_Bound.Memory_Bound,74.45,% Slots,,,0.00,5.1,
324.4458877,S1-C6,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.29,
324.4458877,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.97,% Clocks,,idq.ms_switches,0.00,5.1,
324.4458877,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
324.4458877,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.62,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.1,<==
324.4458877,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
324.4458877,S1-C7,Frontend_Bound,34.25,% Slots,,,0.00,5.37,<==
324.4458877,S1-C7,Backend_Bound,13.70,% Slots,,,0.00,5.37,
324.4458877,S1-C7,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.36,
324.4458877,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.61,% Slots,,,0.00,5.37,
324.4458877,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.1,
324.4458877,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
324.4458877,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.05,% Core_Clocks,,,0.00,5.1,
324.4458877,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
324.4458877,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
324.4458877,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
325.932949462,S0-C0,Backend_Bound,25.61,% Slots,,,0.00,5.1,
325.932949462,S0-C0,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.1,
325.932949462,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.92,% Clocks,,,0.00,5.11,<==
325.932949462,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S0-C1,Bad_Speculation,12.07,% Slots,,,0.00,5.11,
325.932949462,S0-C1,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.11,
325.932949462,S0-C1,Backend_Bound,30.57,% Slots,,,0.00,5.11,
325.932949462,S0-C1,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.11,
325.932949462,S0-C1,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.11,
325.932949462,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.13,% Clocks,,,0.00,5.11,<==
325.932949462,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C2,Backend_Bound,74.87,% Slots,,,0.00,5.1,
325.932949462,S0-C2,Backend_Bound.Memory_Bound,53.62,% Slots,,,0.00,5.1,
325.932949462,S0-C2,Backend_Bound.Core_Bound,21.25,% Slots,,,0.00,5.1,
325.932949462,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
325.932949462,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
325.932949462,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C3,Backend_Bound,35.30,% Slots,,,0.00,5.1,
325.932949462,S0-C3,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.1,
325.932949462,S0-C3,Backend_Bound.Core_Bound,23.48,% Slots,,,0.00,5.1,
325.932949462,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.57,% Clocks,,,0.00,5.11,<==
325.932949462,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C4,Frontend_Bound,23.77,% Slots,,,0.00,5.1,
325.932949462,S0-C4,Bad_Speculation,20.37,% Slots,,,0.00,5.1,
325.932949462,S0-C4,Backend_Bound,19.66,% Slots,,,0.00,5.1,
325.932949462,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.64,% Slots,,,0.00,5.1,
325.932949462,S0-C4,Bad_Speculation.Branch_Mispredicts,20.17,% Slots,,br_misp_retired.all_branches,0.00,5.1,
325.932949462,S0-C4,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.1,
325.932949462,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.49,% Core_Clocks,,,0.00,5.11,<==
325.932949462,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C5,Frontend_Bound,40.54,% Slots,,,0.00,5.11,
325.932949462,S0-C5,Bad_Speculation,19.87,% Slots,,,0.00,5.11,
325.932949462,S0-C5,Retiring,19.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
325.932949462,S0-C5,Frontend_Bound.Frontend_Latency,15.73,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.95,% Slots,,,0.00,5.11,
325.932949462,S0-C5,Bad_Speculation.Branch_Mispredicts,19.52,% Slots,,br_misp_retired.all_branches,0.00,5.11,
325.932949462,S0-C5,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.11,
325.932949462,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.11,
325.932949462,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
325.932949462,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.11,% Clocks,,idq.ms_switches,0.00,5.11,
325.932949462,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.63,% Core_Clocks,,,0.00,5.38,<==
325.932949462,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S0-C6,Bad_Speculation,18.72,% Slots,,,0.00,5.1,
325.932949462,S0-C6,Bad_Speculation.Branch_Mispredicts,18.40,% Slots,,br_misp_retired.all_branches,0.00,5.1,
325.932949462,S0-C6,Backend_Bound,26.91,% Slots,,,0.00,5.1,
325.932949462,S0-C6,Backend_Bound.Memory_Bound,18.27,% Slots,,,0.00,5.1,
325.932949462,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
325.932949462,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
325.932949462,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S0-C7,Bad_Speculation,12.51,% Slots,,,0.00,5.1,
325.932949462,S0-C7,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.1,
325.932949462,S0-C7,Backend_Bound,58.31,% Slots,,,0.00,5.1,
325.932949462,S0-C7,Backend_Bound.Memory_Bound,25.34,% Slots,,,0.00,5.1,
325.932949462,S0-C7,Backend_Bound.Core_Bound,32.97,% Slots,,,0.00,5.1,<==
325.932949462,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
325.932949462,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C0,Backend_Bound,26.05,% Slots,,,0.00,5.11,<==
325.932949462,S1-C0,Backend_Bound.Memory_Bound,11.02,% Slots,,,0.00,5.11,
325.932949462,S1-C0,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.11,
325.932949462,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
325.932949462,S1-C0-T0,Backend_Bound.Core_Bound.Divider,28.77,% Clocks,,arith.fpu_div_active,0.00,5.37,
325.932949462,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.84,% Clocks,,,0.00,5.11,
325.932949462,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
325.932949462,S1-C1,Frontend_Bound,30.51,% Slots,,,0.00,5.11,
325.932949462,S1-C1,Bad_Speculation,33.15,% Slots,,,0.00,5.11,
325.932949462,S1-C1,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
325.932949462,S1-C1,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S1-C1,Frontend_Bound.Frontend_Bandwidth,57.34,% Slots,,,0.00,5.11,
325.932949462,S1-C1,Bad_Speculation.Branch_Mispredicts,31.51,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
325.932949462,S1-C1,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.11,
325.932949462,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
325.932949462,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.38,
325.932949462,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.83,% Core_Clocks,,,0.00,5.38,
325.932949462,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C2,Frontend_Bound,34.82,% Slots,,,0.00,5.11,
325.932949462,S1-C2,Backend_Bound,39.96,% Slots,,,0.00,5.11,
325.932949462,S1-C2,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
325.932949462,S1-C2,Frontend_Bound.Frontend_Latency,41.38,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S1-C2,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.11,
325.932949462,S1-C2,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.11,
325.932949462,S1-C2,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.11,
325.932949462,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.38,
325.932949462,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
325.932949462,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.38,
325.932949462,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
325.932949462,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.24,% Clocks,,,0.00,5.11,
325.932949462,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C3,Bad_Speculation,17.96,% Slots,,,0.00,5.11,
325.932949462,S1-C3,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
325.932949462,S1-C3,Backend_Bound,15.12,% Slots,,,0.00,5.11,
325.932949462,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C4,Frontend_Bound,34.65,% Slots,,,0.00,5.11,
325.932949462,S1-C4,Backend_Bound,41.16,% Slots,,,0.00,5.11,
325.932949462,S1-C4,Retiring,26.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
325.932949462,S1-C4,Frontend_Bound.Frontend_Latency,41.59,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S1-C4,Backend_Bound.Memory_Bound,26.35,% Slots,,,0.00,5.11,<==
325.932949462,S1-C4,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.11,
325.932949462,S1-C4,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.11,
325.932949462,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
325.932949462,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.38,
325.932949462,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
325.932949462,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
325.932949462,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
325.932949462,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C5,Frontend_Bound,34.60,% Slots,,,0.00,5.11,
325.932949462,S1-C5,Backend_Bound,40.30,% Slots,,,0.00,5.11,
325.932949462,S1-C5,Retiring,31.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
325.932949462,S1-C5,Frontend_Bound.Frontend_Latency,40.61,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S1-C5,Backend_Bound.Memory_Bound,16.97,% Slots,,,0.00,5.11,
325.932949462,S1-C5,Backend_Bound.Core_Bound,23.34,% Slots,,,0.00,5.11,<==
325.932949462,S1-C5,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.11,
325.932949462,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
325.932949462,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.38,
325.932949462,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
325.932949462,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
325.932949462,S1-C6,Frontend_Bound,31.03,% Slots,,,0.00,5.11,
325.932949462,S1-C6,Backend_Bound,43.18,% Slots,,,0.00,5.11,
325.932949462,S1-C6,Retiring,36.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
325.932949462,S1-C6,Frontend_Bound.Frontend_Latency,44.61,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S1-C6,Backend_Bound.Memory_Bound,16.71,% Slots,,,0.00,5.11,
325.932949462,S1-C6,Backend_Bound.Core_Bound,26.47,% Slots,,,0.00,5.11,
325.932949462,S1-C6,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.11,
325.932949462,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
325.932949462,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.39,% Clocks,,idq.ms_switches,0.00,5.38,
325.932949462,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
325.932949462,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
325.932949462,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.35,% Clocks,,,0.00,5.11,<==
325.932949462,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C7,Frontend_Bound,35.32,% Slots,,,0.00,5.11,<==
325.932949462,S1-C7,Backend_Bound,13.18,% Slots,,,0.00,5.11,
325.932949462,S1-C7,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.11,
325.932949462,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.04,% Slots,,,0.00,5.11,
325.932949462,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.38,
325.932949462,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
325.932949462,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.42,% Core_Clocks,,,0.00,5.38,
325.932949462,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
325.932949462,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
325.932949462,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
325.932949462,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
325.932949462,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
325.932949462,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
327.424640962,S0-C0,Bad_Speculation,11.35,% Slots,,,0.00,5.09,
327.424640962,S0-C0,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S0-C0,Backend_Bound,40.83,% Slots,,,0.00,5.09,
327.424640962,S0-C0,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.09,
327.424640962,S0-C0,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.09,
327.424640962,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
327.424640962,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C1,Frontend_Bound,21.74,% Slots,,,0.00,5.09,
327.424640962,S0-C1,Bad_Speculation,17.94,% Slots,,,0.00,5.09,
327.424640962,S0-C1,Backend_Bound,30.17,% Slots,,,0.00,5.09,
327.424640962,S0-C1,Bad_Speculation.Branch_Mispredicts,17.64,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S0-C1,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.09,
327.424640962,S0-C1,Backend_Bound.Core_Bound,18.94,% Slots,,,0.00,5.09,
327.424640962,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
327.424640962,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.05,% Clocks,,,0.00,5.36,<==
327.424640962,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C2,Bad_Speculation,20.81,% Slots,,,0.00,5.09,
327.424640962,S0-C2,Bad_Speculation.Branch_Mispredicts,20.62,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S0-C2,Backend_Bound,21.76,% Slots,,,0.00,5.09,
327.424640962,S0-C2,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.09,<==
327.424640962,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C3,Frontend_Bound,32.72,% Slots,,,0.00,5.09,
327.424640962,S0-C3,Bad_Speculation,13.85,% Slots,,,0.00,5.09,
327.424640962,S0-C3,Backend_Bound,22.79,% Slots,,,0.00,5.09,
327.424640962,S0-C3,Frontend_Bound.Frontend_Bandwidth,72.53,% Slots,,,0.00,5.09,
327.424640962,S0-C3,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S0-C3,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.09,
327.424640962,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.51,% Core_Clocks,,,0.00,5.09,<==
327.424640962,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.28,% Clocks,,,0.00,5.36,
327.424640962,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C4,Frontend_Bound,32.14,% Slots,,,0.00,5.09,
327.424640962,S0-C4,Bad_Speculation,22.77,% Slots,,,0.00,5.09,
327.424640962,S0-C4,Backend_Bound,12.89,% Slots,,,0.00,5.09,
327.424640962,S0-C4,Frontend_Bound.Frontend_Bandwidth,25.22,% Slots,,,0.00,5.09,
327.424640962,S0-C4,Bad_Speculation.Branch_Mispredicts,22.49,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.46,% Core_Clocks,,,0.00,5.36,<==
327.424640962,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C5,Frontend_Bound,33.02,% Slots,,,0.00,5.09,
327.424640962,S0-C5,Backend_Bound,41.72,% Slots,,,0.00,5.09,
327.424640962,S0-C5,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.09,
327.424640962,S0-C5,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.09,
327.424640962,S0-C5,Backend_Bound.Core_Bound,27.24,% Slots,,,0.00,5.09,
327.424640962,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.36,
327.424640962,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
327.424640962,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.63,% Clocks,,,0.00,5.36,<==
327.424640962,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C6,Frontend_Bound,33.67,% Slots,,,0.00,5.09,
327.424640962,S0-C6,Bad_Speculation,14.55,% Slots,,,0.00,5.09,
327.424640962,S0-C6,Backend_Bound,12.59,% Slots,,,0.00,5.09,
327.424640962,S0-C6,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.09,
327.424640962,S0-C6,Frontend_Bound.Frontend_Bandwidth,34.70,% Slots,,,0.00,5.09,<==
327.424640962,S0-C6,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
327.424640962,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.78,% Core_Clocks,,,0.00,5.09,
327.424640962,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.93,% Core_Clocks,,,0.00,5.35,
327.424640962,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S0-C7,Frontend_Bound,29.24,% Slots,,,0.00,5.09,
327.424640962,S0-C7,Backend_Bound,14.49,% Slots,,,0.00,5.09,
327.424640962,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.67,% Slots,,,0.00,5.09,
327.424640962,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.57,% Core_Clocks,,,0.00,5.09,<==
327.424640962,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.84,% Core_Clocks,,,0.00,5.36,
327.424640962,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S1-C0,Bad_Speculation,16.19,% Slots,,,0.00,5.08,
327.424640962,S1-C0,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.08,
327.424640962,S1-C0,Backend_Bound,31.73,% Slots,,,0.00,5.08,<==
327.424640962,S1-C0,Backend_Bound.Memory_Bound,14.55,% Slots,,,0.00,5.08,
327.424640962,S1-C0,Backend_Bound.Core_Bound,17.18,% Slots,,,0.00,5.08,
327.424640962,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
327.424640962,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.81,% Clocks,,,0.00,5.36,
327.424640962,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C1,Frontend_Bound,23.26,% Slots,,,0.00,5.08,
327.424640962,S1-C1,Bad_Speculation,11.67,% Slots,,,0.00,5.08,
327.424640962,S1-C1,Backend_Bound,25.62,% Slots,,,0.00,5.08,
327.424640962,S1-C1,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.08,
327.424640962,S1-C1,Backend_Bound.Memory_Bound,33.52,% Slots,,,0.00,5.08,<==
327.424640962,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C2,Backend_Bound,71.85,% Slots,,,0.00,5.09,
327.424640962,S1-C2,Backend_Bound.Memory_Bound,21.01,% Slots,,,0.00,5.09,
327.424640962,S1-C2,Backend_Bound.Core_Bound,50.84,% Slots,,,0.00,5.09,
327.424640962,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.48,% Clocks,,,0.00,5.36,<==
327.424640962,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C3,Frontend_Bound,20.47,% Slots,,,0.00,5.08,
327.424640962,S1-C3,Bad_Speculation,21.36,% Slots,,,0.00,5.08,
327.424640962,S1-C3,Backend_Bound,18.36,% Slots,,,0.00,5.08,
327.424640962,S1-C3,Bad_Speculation.Branch_Mispredicts,21.06,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
327.424640962,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C4,Frontend_Bound,22.16,% Slots,,,0.00,5.09,
327.424640962,S1-C4,Bad_Speculation,17.45,% Slots,,,0.00,5.09,
327.424640962,S1-C4,Backend_Bound,32.54,% Slots,,,0.00,5.09,
327.424640962,S1-C4,Frontend_Bound.Frontend_Latency,37.52,% Slots,,rs_events.empty_end,0.00,5.09,
327.424640962,S1-C4,Bad_Speculation.Branch_Mispredicts,17.22,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S1-C4,Backend_Bound.Memory_Bound,29.99,% Slots,,,0.00,5.08,
327.424640962,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
327.424640962,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
327.424640962,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C5,Frontend_Bound,32.89,% Slots,,,0.00,5.09,<==
327.424640962,S1-C5,Bad_Speculation,19.98,% Slots,,,0.00,5.09,
327.424640962,S1-C5,Backend_Bound,14.30,% Slots,,,0.00,5.09,
327.424640962,S1-C5,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.09,
327.424640962,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.17,% Slots,,,0.00,5.09,
327.424640962,S1-C5,Bad_Speculation.Branch_Mispredicts,19.52,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
327.424640962,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.45,% Core_Clocks,,,0.00,5.08,
327.424640962,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.55,% Core_Clocks,,,0.00,5.36,
327.424640962,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
327.424640962,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C6,Frontend_Bound,36.07,% Slots,,,0.00,5.08,
327.424640962,S1-C6,Bad_Speculation,16.64,% Slots,,,0.00,5.08,
327.424640962,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.28,% Slots,,,0.00,5.08,
327.424640962,S1-C6,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.08,
327.424640962,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.61,% Core_Clocks,,,0.00,5.09,<==
327.424640962,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C7,Frontend_Bound,33.37,% Slots,,,0.00,5.36,<==
327.424640962,S1-C7,Bad_Speculation,10.70,% Slots,,,0.00,5.36,
327.424640962,S1-C7,Backend_Bound,14.06,% Slots,,,0.00,5.36,
327.424640962,S1-C7,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.09,
327.424640962,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.21,% Slots,,,0.00,5.36,
327.424640962,S1-C7,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.09,
327.424640962,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.36,
327.424640962,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
327.424640962,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.35,% Core_Clocks,,,0.00,5.09,
327.424640962,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
327.424640962,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
327.424640962,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
328.911964241,S0-C0,Frontend_Bound,36.67,% Slots,,,0.00,5.11,
328.911964241,S0-C0,Bad_Speculation,12.04,% Slots,,,0.00,5.11,
328.911964241,S0-C0,Frontend_Bound.Frontend_Latency,24.17,% Slots,,rs_events.empty_end,0.00,5.11,<==
328.911964241,S0-C0,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C1,Frontend_Bound,22.00,% Slots,,,0.00,5.11,<==
328.911964241,S0-C1,Bad_Speculation,19.10,% Slots,,,0.00,5.11,
328.911964241,S0-C1,Backend_Bound,20.95,% Slots,,,0.00,5.11,
328.911964241,S0-C1,Bad_Speculation.Branch_Mispredicts,18.45,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S0-C1,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.11,
328.911964241,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C2,Bad_Speculation,10.35,% Slots,,,0.00,5.11,
328.911964241,S0-C2,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S0-C2,Backend_Bound,52.10,% Slots,,,0.00,5.11,
328.911964241,S0-C2,Backend_Bound.Memory_Bound,31.73,% Slots,,,0.00,5.11,
328.911964241,S0-C2,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.11,
328.911964241,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,<==
328.911964241,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.63,% Clocks,,,0.00,5.11,
328.911964241,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C3,Frontend_Bound,26.08,% Slots,,,0.00,5.11,
328.911964241,S0-C3,Backend_Bound,56.74,% Slots,,,0.00,5.11,
328.911964241,S0-C3,Backend_Bound.Memory_Bound,15.38,% Slots,,,0.00,5.11,
328.911964241,S0-C3,Backend_Bound.Core_Bound,41.36,% Slots,,,0.00,5.11,
328.911964241,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.63,% Clocks,,,0.00,5.11,<==
328.911964241,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C4,Bad_Speculation,17.17,% Slots,,,0.00,5.11,
328.911964241,S0-C4,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S0-C4,Backend_Bound,49.48,% Slots,,,0.00,5.11,
328.911964241,S0-C4,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.11,
328.911964241,S0-C4,Backend_Bound.Core_Bound,33.38,% Slots,,,0.00,5.11,
328.911964241,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
328.911964241,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.39,% Clocks,,,0.00,5.11,<==
328.911964241,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C5,Backend_Bound,75.40,% Slots,,,0.00,5.11,
328.911964241,S0-C5,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
328.911964241,S0-C5,Backend_Bound.Memory_Bound,26.23,% Slots,,,0.00,5.11,
328.911964241,S0-C5,Backend_Bound.Core_Bound,49.18,% Slots,,,0.00,5.11,<==
328.911964241,S0-C5,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.11,
328.911964241,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.58,% Clocks,,idq.ms_switches,0.00,5.11,
328.911964241,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
328.911964241,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C6,Frontend_Bound,31.35,% Slots,,,0.00,5.12,
328.911964241,S0-C6,Bad_Speculation,28.63,% Slots,,,0.00,5.12,
328.911964241,S0-C6,Retiring,13.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
328.911964241,S0-C6,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.12,<==
328.911964241,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.12,
328.911964241,S0-C6,Bad_Speculation.Branch_Mispredicts,27.72,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S0-C6,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.11,
328.911964241,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.11,
328.911964241,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
328.911964241,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.11,
328.911964241,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.75,% Core_Clocks,,,0.00,5.39,
328.911964241,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.98,% Core_Clocks,,,0.00,5.4,
328.911964241,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C7,Frontend_Bound,47.20,% Slots,,,0.00,5.11,
328.911964241,S0-C7,Bad_Speculation,23.43,% Slots,,,0.00,5.11,
328.911964241,S0-C7,Retiring,8.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
328.911964241,S0-C7,Frontend_Bound.Frontend_Latency,40.54,% Slots,,rs_events.empty_end,0.00,5.11,
328.911964241,S0-C7,Frontend_Bound.Frontend_Bandwidth,101.99,% Slots,,,0.00,5.11,
328.911964241,S0-C7,Bad_Speculation.Branch_Mispredicts,23.07,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S0-C7,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.11,
328.911964241,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.49,% Clocks,,,0.00,5.12,
328.911964241,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
328.911964241,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.78,% Clocks,,idq.ms_switches,0.00,5.12,
328.911964241,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.40,% Core_Clocks,,,0.00,5.39,<==
328.911964241,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C0,Frontend_Bound,42.74,% Slots,,,0.00,5.12,
328.911964241,S1-C0,Backend_Bound,18.40,% Slots,,,0.00,5.12,
328.911964241,S1-C0,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
328.911964241,S1-C0,Frontend_Bound.Frontend_Latency,52.33,% Slots,,rs_events.empty_end,0.00,5.12,
328.911964241,S1-C0,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.12,
328.911964241,S1-C0,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.11,
328.911964241,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,<==
328.911964241,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.64,% Clocks,,idq.ms_switches,0.00,5.11,
328.911964241,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
328.911964241,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C1,Frontend_Bound,33.16,% Slots,,,0.00,5.11,<==
328.911964241,S1-C1,Backend_Bound,13.61,% Slots,,,0.00,5.11,
328.911964241,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C2,Frontend_Bound,35.39,% Slots,,,0.00,5.12,<==
328.911964241,S1-C2,Backend_Bound,10.77,% Slots,,,0.00,5.12,
328.911964241,S1-C2,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.12,
328.911964241,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.12,
328.911964241,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.11,
328.911964241,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
328.911964241,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.70,% Core_Clocks,,,0.00,5.38,
328.911964241,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C3,Frontend_Bound,46.21,% Slots,,,0.00,5.12,
328.911964241,S1-C3,Bad_Speculation,12.49,% Slots,,,0.00,5.12,
328.911964241,S1-C3,Backend_Bound,19.30,% Slots,,,0.00,5.12,
328.911964241,S1-C3,Frontend_Bound.Frontend_Bandwidth,99.93,% Slots,,,0.00,5.12,
328.911964241,S1-C3,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.12,
328.911964241,S1-C3,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.12,
328.911964241,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.07,% Core_Clocks,,,0.00,5.39,<==
328.911964241,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C4,Frontend_Bound,29.30,% Slots,,,0.00,5.12,
328.911964241,S1-C4,Bad_Speculation,22.36,% Slots,,,0.00,5.12,
328.911964241,S1-C4,Retiring,10.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
328.911964241,S1-C4,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.12,<==
328.911964241,S1-C4,Bad_Speculation.Branch_Mispredicts,22.14,% Slots,,br_misp_retired.all_branches,0.00,5.11,
328.911964241,S1-C4,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.11,
328.911964241,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.11,
328.911964241,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
328.911964241,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.40,% Clocks,,idq.ms_switches,0.00,5.11,
328.911964241,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C5,Frontend_Bound,49.79,% Slots,,,0.00,5.12,
328.911964241,S1-C5,Bad_Speculation,16.04,% Slots,,,0.00,5.12,
328.911964241,S1-C5,Retiring,9.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
328.911964241,S1-C5,Frontend_Bound.Frontend_Latency,45.33,% Slots,,rs_events.empty_end,0.00,5.12,
328.911964241,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.44,% Slots,,,0.00,5.12,
328.911964241,S1-C5,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.12,
328.911964241,S1-C5,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.11,
328.911964241,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.1,
328.911964241,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,<==
328.911964241,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.28,% Clocks,,idq.ms_switches,0.00,5.1,
328.911964241,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.16,% Core_Clocks,,,0.00,5.39,
328.911964241,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.23,% Core_Clocks,,,0.00,5.39,
328.911964241,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C6,Backend_Bound,64.98,% Slots,,,0.00,5.12,
328.911964241,S1-C6,Backend_Bound.Memory_Bound,35.19,% Slots,,,0.00,5.12,
328.911964241,S1-C6,Backend_Bound.Core_Bound,29.79,% Slots,,,0.00,5.12,
328.911964241,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,<==
328.911964241,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C7,Frontend_Bound,20.90,% Slots,,,0.00,5.12,
328.911964241,S1-C7,Bad_Speculation,14.74,% Slots,,,0.00,5.12,
328.911964241,S1-C7,Backend_Bound,32.30,% Slots,,,0.00,5.12,
328.911964241,S1-C7,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.12,
328.911964241,S1-C7,Backend_Bound.Memory_Bound,22.67,% Slots,,,0.00,5.12,
328.911964241,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,<==
328.911964241,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
328.911964241,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
328.911964241,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
328.911964241,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
329.972806253,S0-C0,Frontend_Bound,40.44,% Slots,,,0.00,5.27,<==
329.972806253,S0-C0,Bad_Speculation,13.88,% Slots,,,0.00,5.27,
329.972806253,S0-C0,Retiring,9.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
329.972806253,S0-C0,Frontend_Bound.Frontend_Latency,37.74,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S0-C0,Frontend_Bound.Frontend_Bandwidth,34.93,% Slots,,,0.00,5.27,
329.972806253,S0-C0,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.26,
329.972806253,S0-C0,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.22,% Clocks,,,0.00,5.27,
329.972806253,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
329.972806253,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.80,% Clocks,,idq.ms_switches,0.00,5.27,
329.972806253,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.27,% Core_Clocks,,,0.00,5.27,
329.972806253,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
329.972806253,S0-C1,Frontend_Bound,41.36,% Slots,,,0.00,5.27,
329.972806253,S0-C1,Bad_Speculation,35.02,% Slots,,,0.00,5.27,
329.972806253,S0-C1,Retiring,14.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S0-C1,Frontend_Bound.Frontend_Latency,35.60,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S0-C1,Frontend_Bound.Frontend_Bandwidth,75.60,% Slots,,,0.00,5.27,
329.972806253,S0-C1,Bad_Speculation.Branch_Mispredicts,34.01,% Slots,,br_misp_retired.all_branches,0.00,5.27,
329.972806253,S0-C1,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
329.972806253,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.69,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.26,% Core_Clocks,,,0.00,5.27,<==
329.972806253,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
329.972806253,S0-C2,Frontend_Bound,36.40,% Slots,,,0.00,5.27,
329.972806253,S0-C2,Backend_Bound,40.84,% Slots,,,0.00,5.27,
329.972806253,S0-C2,Retiring,21.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S0-C2,Frontend_Bound.Frontend_Latency,68.68,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S0-C2,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
329.972806253,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.87,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
329.972806253,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
329.972806253,S0-C3,Frontend_Bound,39.14,% Slots,,,0.00,5.27,
329.972806253,S0-C3,Bad_Speculation,24.18,% Slots,,,0.00,5.27,
329.972806253,S0-C3,Retiring,29.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
329.972806253,S0-C3,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,5.27,<==
329.972806253,S0-C3,Bad_Speculation.Branch_Mispredicts,22.07,% Slots,,br_misp_retired.all_branches,0.00,5.27,
329.972806253,S0-C3,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
329.972806253,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.27,
329.972806253,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
329.972806253,S0-C4,Frontend_Bound,38.12,% Slots,,,0.00,5.27,
329.972806253,S0-C4,Backend_Bound,31.94,% Slots,,,0.00,5.27,
329.972806253,S0-C4,Retiring,19.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S0-C4,Frontend_Bound.Frontend_Latency,34.81,% Slots,,rs_events.empty_end,0.00,5.27,<==
329.972806253,S0-C4,Backend_Bound.Memory_Bound,35.71,% Slots,,,0.00,5.27,
329.972806253,S0-C4,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
329.972806253,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
329.972806253,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
329.972806253,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
329.972806253,S0-C5,Frontend_Bound,24.96,% Slots,,,0.00,5.26,
329.972806253,S0-C5,Bad_Speculation,21.74,% Slots,,,0.00,5.26,
329.972806253,S0-C5,Backend_Bound,17.88,% Slots,,,0.00,5.26,
329.972806253,S0-C5,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S0-C5,Frontend_Bound.Frontend_Bandwidth,46.84,% Slots,,,0.00,5.26,
329.972806253,S0-C5,Bad_Speculation.Branch_Mispredicts,20.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
329.972806253,S0-C5,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.65,% Clocks,,idq.ms_switches,0.00,5.27,
329.972806253,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.22,% Core_Clocks,,,0.00,5.27,<==
329.972806253,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
329.972806253,S0-C6,Frontend_Bound,33.31,% Slots,,,0.00,5.27,
329.972806253,S0-C6,Backend_Bound,31.27,% Slots,,,0.00,5.27,
329.972806253,S0-C6,Retiring,12.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S0-C6,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S0-C6,Frontend_Bound.Frontend_Bandwidth,49.69,% Slots,,,0.00,5.27,
329.972806253,S0-C6,Backend_Bound.Memory_Bound,10.46,% Slots,,,0.00,5.27,
329.972806253,S0-C6,Backend_Bound.Core_Bound,20.81,% Slots,,,0.00,5.27,
329.972806253,S0-C6,Retiring.Microcode_Sequencer,4.58,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
329.972806253,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.27,% Core_Clocks,,,0.00,5.27,<==
329.972806253,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
329.972806253,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
329.972806253,S0-C7,Frontend_Bound,55.01,% Slots,,,0.00,5.27,
329.972806253,S0-C7,Bad_Speculation,26.02,% Slots,,,0.00,5.27,
329.972806253,S0-C7,Retiring,15.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S0-C7,Frontend_Bound.Frontend_Bandwidth,91.77,% Slots,,,0.00,5.27,
329.972806253,S0-C7,Bad_Speculation.Branch_Mispredicts,22.41,% Slots,,br_misp_retired.all_branches,0.00,5.27,
329.972806253,S0-C7,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.29,
329.972806253,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.28,% Core_Clocks,,,0.00,5.27,<==
329.972806253,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
329.972806253,S1-C0,Backend_Bound,47.59,% Slots,,,0.00,5.27,<==
329.972806253,S1-C0,Retiring,29.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S1-C0,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
329.972806253,S1-C1,Frontend_Bound,33.87,% Slots,,,0.00,5.27,
329.972806253,S1-C1,Backend_Bound,42.65,% Slots,,,0.00,5.27,
329.972806253,S1-C1,Retiring,22.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S1-C1,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S1-C1,Backend_Bound.Memory_Bound,43.69,% Slots,,,0.00,5.27,
329.972806253,S1-C1,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
329.972806253,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
329.972806253,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
329.972806253,S1-C2,Frontend_Bound,35.09,% Slots,,,0.00,5.27,<==
329.972806253,S1-C2,Backend_Bound,14.61,% Slots,,,0.00,5.27,
329.972806253,S1-C2,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.63,% Slots,,,0.00,5.27,
329.972806253,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.28,
329.972806253,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
329.972806253,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.11,% Core_Clocks,,,0.00,5.28,
329.972806253,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
329.972806253,S1-C3,Frontend_Bound,55.20,% Slots,,,0.00,5.27,<==
329.972806253,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
329.972806253,S1-C4,Frontend_Bound,50.09,% Slots,,,0.00,5.27,<==
329.972806253,S1-C4,Backend_Bound,25.05,% Slots,,,0.00,5.27,
329.972806253,S1-C4,Retiring,23.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S1-C4,Frontend_Bound.Frontend_Latency,34.55,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S1-C4,Frontend_Bound.Frontend_Bandwidth,34.80,% Slots,,,0.00,5.27,
329.972806253,S1-C4,Backend_Bound.Memory_Bound,26.29,% Slots,,,0.00,5.27,
329.972806253,S1-C4,Retiring.Microcode_Sequencer,8.64,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.28,
329.972806253,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
329.972806253,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.37,% Core_Clocks,,,0.00,5.28,
329.972806253,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
329.972806253,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
329.972806253,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
329.972806253,S1-C5,Frontend_Bound,41.51,% Slots,,,0.00,5.28,
329.972806253,S1-C5,Bad_Speculation,16.73,% Slots,,,0.00,5.28,
329.972806253,S1-C5,Retiring,10.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
329.972806253,S1-C5,Frontend_Bound.Frontend_Latency,16.35,% Slots,,rs_events.empty_end,0.00,5.28,
329.972806253,S1-C5,Frontend_Bound.Frontend_Bandwidth,31.45,% Slots,,,0.00,5.28,
329.972806253,S1-C5,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.27,
329.972806253,S1-C5,Retiring.Microcode_Sequencer,7.57,% Slots,,idq.ms_uops,0.00,5.28,
329.972806253,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.28,
329.972806253,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
329.972806253,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.99,% Core_Clocks,,,0.00,5.28,<==
329.972806253,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
329.972806253,S1-C6,Frontend_Bound,40.49,% Slots,,,0.00,5.27,
329.972806253,S1-C6,Bad_Speculation,16.73,% Slots,,,0.00,5.27,
329.972806253,S1-C6,Backend_Bound,22.81,% Slots,,,0.00,5.27,
329.972806253,S1-C6,Retiring,28.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
329.972806253,S1-C6,Frontend_Bound.Frontend_Bandwidth,38.44,% Slots,,,0.00,5.27,
329.972806253,S1-C6,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.27,
329.972806253,S1-C6,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.27,
329.972806253,S1-C6,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.27,
329.972806253,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.28,
329.972806253,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.22,% Core_Clocks,,,0.00,5.28,<==
329.972806253,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
329.972806253,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
329.972806253,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
329.972806253,S1-C7,Frontend_Bound,33.80,% Slots,,,0.00,5.27,
329.972806253,S1-C7,Backend_Bound,39.34,% Slots,,,0.00,5.27,<==
329.972806253,S1-C7,Frontend_Bound.Frontend_Latency,60.42,% Slots,,rs_events.empty_end,0.00,5.27,
329.972806253,S1-C7,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.27,
329.972806253,S1-C7,Backend_Bound.Core_Bound,21.62,% Slots,,,0.00,5.27,
329.972806253,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.28,
329.972806253,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
329.972806253,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
329.972806253,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
329.972806253,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
329.972806253,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S0-C2-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S0-C3-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
329.972806253,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
329.972806253,S1-C0-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C1-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C2-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C3-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C5-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C6-T1,MUX,5.27,%,,,0.00,100.0,
329.972806253,S1-C7-T1,MUX,5.27,%,,,0.00,100.0,
