{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685200876322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685200876322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 16:21:16 2023 " "Processing started: Sat May 27 16:21:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685200876322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200876322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200876322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685200876584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685200876584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/de2_lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/de2_lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch " "Found design unit 1: DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_LCD_DISPLAY " "Found entity 1: DE2_LCD_DISPLAY" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debugger_inputsat50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debugger_inputsat50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debugger_InputsAt50MHZ-behaviour " "Found design unit 1: Debugger_InputsAt50MHZ-behaviour" {  } { { "Logic_Blocks/Debugger_InputsAt50MHZ.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debugger_InputsAt50MHZ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debugger_InputsAt50MHZ " "Found entity 1: Debugger_InputsAt50MHZ" {  } { { "Logic_Blocks/Debugger_InputsAt50MHZ.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debugger_InputsAt50MHZ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_1-Behavioral " "Found design unit 1: Mux3_1-Behavioral" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux3_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V2-Behaviour " "Found design unit 1: ROM_KxN_1P_V2-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V2 " "Found entity 1: ROM_KxN_1P_V2" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-BehavAssign " "Found design unit 1: Mux2_1-BehavAssign" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux2_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BinToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BinToBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Bin7SegDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Bin7SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timeextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timeextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra-Structural " "Found design unit 1: TimeExtra-Structural" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra " "Found entity 1: TimeExtra" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/pulsegenn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/pulsegenn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenN-Behavioral " "Found design unit 1: PulseGenN-Behavioral" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/PulseGenN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenN " "Found entity 1: PulseGenN" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/PulseGenN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerAuxFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/controlsystemunit_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/controlsystemunit_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit_v2-BEHAVIOR " "Found design unit 1: ControlSystemUnit_v2-BEHAVIOR" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ControlSystemUnit_v2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit_v2 " "Found entity 1: ControlSystemUnit_v2" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ControlSystemUnit_v2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/FlipFlopD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/FlipFlopD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM-Behavioral " "Found design unit 1: BreadBakerFSM-Behavioral" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM " "Found entity 1: BreadBakerFSM" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V1-Behaviour " "Found design unit 1: ROM_KxN_1P_V1-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V1 " "Found entity 1: ROM_KxN_1P_V1" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmaker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breadmaker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BreadMaker " "Found entity 1: BreadMaker" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BreadMaker " "Elaborating entity \"BreadMaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685200883116 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PulseGenN inst11 " "Block or symbol \"PulseGenN\" of instance \"inst11\" overlaps another block or symbol" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 416 1368 1448 560 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1685200883133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_LCD_DISPLAY DE2_LCD_DISPLAY:inst29 " "Elaborating entity \"DE2_LCD_DISPLAY\" for hierarchy \"DE2_LCD_DISPLAY:inst29\"" {  } { { "BreadMaker.bdf" "inst29" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 728 1272 1536 1000 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSystemUnit_v2 ControlSystemUnit_v2:inst25 " "Elaborating entity \"ControlSystemUnit_v2\" for hierarchy \"ControlSystemUnit_v2:inst25\"" {  } { { "BreadMaker.bdf" "inst25" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 320 200 384 496 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst1 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst1\"" {  } { { "BreadMaker.bdf" "inst1" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 320 -24 144 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerN TimerN:inst5 " "Elaborating entity \"TimerN\" for hierarchy \"TimerN:inst5\"" {  } { { "BreadMaker.bdf" "inst5" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 424 504 664 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenN PulseGenN:inst11 " "Elaborating entity \"PulseGenN\" for hierarchy \"PulseGenN:inst11\"" {  } { { "BreadMaker.bdf" "inst11" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 416 1368 1448 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreadBakerFSM BreadBakerFSM:iaaanst1 " "Elaborating entity \"BreadBakerFSM\" for hierarchy \"BreadBakerFSM:iaaanst1\"" {  } { { "BreadMaker.bdf" "iaaanst1" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 256 1032 1240 528 "iaaanst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_valueExtra BreadBakerFSM.vhd(106) " "VHDL Process Statement warning at BreadBakerFSM.vhd(106): inferring latch(es) for signal or variable \"s_valueExtra\", which holds its previous value in one or more paths through the process" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[0\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[0\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[1\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[1\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[2\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[2\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[3\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[3\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[4\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[4\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[5\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[5\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[6\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[6\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[7\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[7\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[7\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[7\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "BreadBakerFSM.vhd(106) " "Constant driver at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[6\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[6\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[5\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[5\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[4\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[4\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[3\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[3\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[2\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[2\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[1\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[1\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883156 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[0\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[0\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883156 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BreadBakerFSM:iaaanst1 " "Can't elaborate user hierarchy \"BreadBakerFSM:iaaanst1\"" {  } { { "BreadMaker.bdf" "iaaanst1" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 256 1032 1240 528 "iaaanst1" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685200883246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 27 16:21:23 2023 " "Processing ended: Sat May 27 16:21:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685200883246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685200883246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685200883246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883246 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685200876322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685200876322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 16:21:16 2023 " "Processing started: Sat May 27 16:21:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685200876322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200876322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200876322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685200876584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685200876584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/de2_lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/de2_lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch " "Found design unit 1: DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_LCD_DISPLAY " "Found entity 1: DE2_LCD_DISPLAY" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debugger_inputsat50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debugger_inputsat50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debugger_InputsAt50MHZ-behaviour " "Found design unit 1: Debugger_InputsAt50MHZ-behaviour" {  } { { "Logic_Blocks/Debugger_InputsAt50MHZ.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debugger_InputsAt50MHZ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debugger_InputsAt50MHZ " "Found entity 1: Debugger_InputsAt50MHZ" {  } { { "Logic_Blocks/Debugger_InputsAt50MHZ.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debugger_InputsAt50MHZ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_1-Behavioral " "Found design unit 1: Mux3_1-Behavioral" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux3_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V2-Behaviour " "Found design unit 1: ROM_KxN_1P_V2-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V2 " "Found entity 1: ROM_KxN_1P_V2" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-BehavAssign " "Found design unit 1: Mux2_1-BehavAssign" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux2_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BinToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BinToBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Bin7SegDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Bin7SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timeextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timeextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra-Structural " "Found design unit 1: TimeExtra-Structural" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra " "Found entity 1: TimeExtra" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/pulsegenn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/pulsegenn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenN-Behavioral " "Found design unit 1: PulseGenN-Behavioral" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/PulseGenN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenN " "Found entity 1: PulseGenN" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/PulseGenN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/TimerAuxFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/Debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/controlsystemunit_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/controlsystemunit_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit_v2-BEHAVIOR " "Found design unit 1: ControlSystemUnit_v2-BEHAVIOR" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ControlSystemUnit_v2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit_v2 " "Found entity 1: ControlSystemUnit_v2" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ControlSystemUnit_v2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/FlipFlopD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/FlipFlopD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM-Behavioral " "Found design unit 1: BreadBakerFSM-Behavioral" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM " "Found entity 1: BreadBakerFSM" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V1-Behaviour " "Found design unit 1: ROM_KxN_1P_V1-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V1 " "Found entity 1: ROM_KxN_1P_V1" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmaker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breadmaker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BreadMaker " "Found entity 1: BreadMaker" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685200883100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BreadMaker " "Elaborating entity \"BreadMaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685200883116 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PulseGenN inst11 " "Block or symbol \"PulseGenN\" of instance \"inst11\" overlaps another block or symbol" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 416 1368 1448 560 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1685200883133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_LCD_DISPLAY DE2_LCD_DISPLAY:inst29 " "Elaborating entity \"DE2_LCD_DISPLAY\" for hierarchy \"DE2_LCD_DISPLAY:inst29\"" {  } { { "BreadMaker.bdf" "inst29" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 728 1272 1536 1000 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSystemUnit_v2 ControlSystemUnit_v2:inst25 " "Elaborating entity \"ControlSystemUnit_v2\" for hierarchy \"ControlSystemUnit_v2:inst25\"" {  } { { "BreadMaker.bdf" "inst25" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 320 200 384 496 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst1 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst1\"" {  } { { "BreadMaker.bdf" "inst1" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 320 -24 144 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerN TimerN:inst5 " "Elaborating entity \"TimerN\" for hierarchy \"TimerN:inst5\"" {  } { { "BreadMaker.bdf" "inst5" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 424 504 664 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenN PulseGenN:inst11 " "Elaborating entity \"PulseGenN\" for hierarchy \"PulseGenN:inst11\"" {  } { { "BreadMaker.bdf" "inst11" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 416 1368 1448 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreadBakerFSM BreadBakerFSM:iaaanst1 " "Elaborating entity \"BreadBakerFSM\" for hierarchy \"BreadBakerFSM:iaaanst1\"" {  } { { "BreadMaker.bdf" "iaaanst1" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 256 1032 1240 528 "iaaanst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_valueExtra BreadBakerFSM.vhd(106) " "VHDL Process Statement warning at BreadBakerFSM.vhd(106): inferring latch(es) for signal or variable \"s_valueExtra\", which holds its previous value in one or more paths through the process" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[0\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[0\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[1\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[1\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[2\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[2\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[3\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[3\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[4\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[4\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[5\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[5\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[6\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[6\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valueExtra\[7\] BreadBakerFSM.vhd(106) " "Inferred latch for \"s_valueExtra\[7\]\" at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 "|BreadMaker|BreadBakerFSM:iaaanst1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[7\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[7\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "BreadBakerFSM.vhd(106) " "Constant driver at BreadBakerFSM.vhd(106)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 106 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[6\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[6\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[5\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[5\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[4\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[4\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[3\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[3\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[2\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[2\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883149 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[1\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[1\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883156 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s_valueExtra\[0\] BreadBakerFSM.vhd(58) " "Can't resolve multiple constant drivers for net \"s_valueExtra\[0\]\" at BreadBakerFSM.vhd(58)" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883156 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BreadBakerFSM:iaaanst1 " "Can't elaborate user hierarchy \"BreadBakerFSM:iaaanst1\"" {  } { { "BreadMaker.bdf" "iaaanst1" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2_v9/BreadMaker.bdf" { { 256 1032 1240 528 "iaaanst1" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685200883156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685200883246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 27 16:21:23 2023 " "Processing ended: Sat May 27 16:21:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685200883246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685200883246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685200883246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685200883246 ""}
