Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 12 21:33:21 2025
| Host         : C26-5CG2151LB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        93          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 93 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.110        0.000                      0                  388        0.121        0.000                      0                  388        3.000        0.000                       0                   236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.324        0.000                      0                  207        0.177        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                26.209        0.000                      0                  112        0.121        0.000                      0                  112       19.500        0.000                       0                    63  
  clk_out2_clk_wiz_0                                                 3.110        0.000                      0                   63        0.209        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        3.960        0.000                      0                   30        0.197        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.477ns (27.566%)  route 3.881ns (72.434%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.559     7.188    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X161Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.477ns (27.566%)  route 3.881ns (72.434%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.559     7.188    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X161Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.477ns (27.566%)  route 3.881ns (72.434%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.559     7.188    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X161Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.477ns (27.566%)  route 3.881ns (72.434%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.559     7.188    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X161Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.495ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.244ns (23.976%)  route 3.945ns (76.024%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.853     5.197    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.328     5.525 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.801     6.326    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I2_O)        0.124     6.450 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.569     7.019    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X161Y113       FDRE (Setup_fdre_C_CE)      -0.205    21.514    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 14.495    

Slack (MET) :             14.553ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.477ns (28.790%)  route 3.653ns (71.210%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     6.961    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X161Y114       FDRE (Setup_fdre_C_CE)      -0.205    21.514    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                 14.553    

Slack (MET) :             14.553ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.477ns (28.790%)  route 3.653ns (71.210%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     6.961    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X161Y114       FDRE (Setup_fdre_C_CE)      -0.205    21.514    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                 14.553    

Slack (MET) :             14.553ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.477ns (28.790%)  route 3.653ns (71.210%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     6.961    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X161Y114       FDRE (Setup_fdre_C_CE)      -0.205    21.514    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                 14.553    

Slack (MET) :             14.553ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.477ns (28.790%)  route 3.653ns (71.210%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.877     5.221    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.358     5.579 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.723     6.303    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I1_O)        0.327     6.630 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     6.961    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X161Y114       FDRE (Setup_fdre_C_CE)      -0.205    21.514    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                 14.553    

Slack (MET) :             14.679ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.368ns (26.107%)  route 3.872ns (73.893%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.830     1.830    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y110       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y110       FDSE (Prop_fdse_C_Q)         0.518     2.348 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.901     3.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
    SLICE_X162Y110       LUT6 (Prop_lut6_I4_O)        0.124     3.373 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.821     4.194    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y111       LUT2 (Prop_lut2_I0_O)        0.150     4.344 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.853     5.197    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y113       LUT3 (Prop_lut3_I2_O)        0.328     5.525 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.438     5.963    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X162Y114       LUT5 (Prop_lut5_I0_O)        0.124     6.087 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.859     6.946    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X161Y114       LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_2/O
                         net (fo=1, routed)           0.000     7.070    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[7]
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X161Y114       FDRE (Setup_fdre_C_D)        0.031    21.750    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 14.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.645     0.645    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.132     0.917    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X162Y112       LUT3 (Prop_lut3_I2_O)        0.048     0.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.965    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[2]
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.917     0.917    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
                         clock pessimism             -0.259     0.658    
    SLICE_X162Y112       FDSE (Hold_fdse_C_D)         0.131     0.789    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.645     0.645    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.136     0.921    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X162Y112       LUT5 (Prop_lut5_I3_O)        0.048     0.969 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.969    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[4]
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.917     0.917    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
                         clock pessimism             -0.259     0.658    
    SLICE_X162Y112       FDSE (Hold_fdse_C_D)         0.131     0.789    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.645     0.645    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.136     0.921    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X162Y112       LUT4 (Prop_lut4_I1_O)        0.045     0.966 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.966    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[3]
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.917     0.917    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]/C
                         clock pessimism             -0.259     0.658    
    SLICE_X162Y112       FDSE (Hold_fdse_C_D)         0.121     0.779    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.604%)  route 0.131ns (41.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y116       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/Audio_Codec/initialize_audio/initWord_reg[21]/Q
                         net (fo=4, routed)           0.131     0.914    datapath/Audio_Codec/initialize_audio/data1[5]
    SLICE_X161Y116       LUT5 (Prop_lut5_I1_O)        0.045     0.959 r  datapath/Audio_Codec/initialize_audio/data_i[5]_i_1/O
                         net (fo=1, routed)           0.000     0.959    datapath/Audio_Codec/initialize_audio/data_i[5]_i_1_n_0
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
                         clock pessimism             -0.234     0.680    
    SLICE_X161Y116       FDRE (Hold_fdre_C_D)         0.091     0.771    datapath/Audio_Codec/initialize_audio/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.270%)  route 0.139ns (42.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y116       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/Audio_Codec/initialize_audio/initWord_reg[19]/Q
                         net (fo=4, routed)           0.139     0.921    datapath/Audio_Codec/initialize_audio/data1[3]
    SLICE_X160Y115       LUT5 (Prop_lut5_I1_O)        0.045     0.966 r  datapath/Audio_Codec/initialize_audio/data_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.966    datapath/Audio_Codec/initialize_audio/data_i[3]_i_1_n_0
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
                         clock pessimism             -0.234     0.681    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.092     0.773    datapath/Audio_Codec/initialize_audio/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y115       FDRE (Prop_fdre_C_Q)         0.148     0.792 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.071     0.863    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[1]
    SLICE_X162Y115       LUT6 (Prop_lut6_I3_O)        0.098     0.961 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.961    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1_n_0
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X162Y115       FDRE (Hold_fdre_C_D)         0.121     0.765    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.645     0.645    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.164     0.809 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.094     0.903    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]
    SLICE_X163Y112       LUT2 (Prop_lut2_I1_O)        0.045     0.948 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[1]
    SLICE_X163Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.917     0.917    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                         clock pessimism             -0.259     0.658    
    SLICE_X163Y112       FDRE (Hold_fdre_C_D)         0.091     0.749    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.104%)  route 0.123ns (39.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y113       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/Q
                         net (fo=23, routed)          0.123     0.908    datapath/Audio_Codec/initialize_audio/twi_controller/state[2]
    SLICE_X161Y113       LUT6 (Prop_lut6_I2_O)        0.045     0.953 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.953    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_2_n_0
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X161Y113       FDRE (Hold_fdre_C_D)         0.091     0.748    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.093%)  route 0.139ns (39.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y117       FDRE (Prop_fdre_C_Q)         0.164     0.805 f  datapath/Audio_Codec/initialize_audio/initWord_reg[16]/Q
                         net (fo=4, routed)           0.139     0.943    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]_0[0]
    SLICE_X158Y116       LUT6 (Prop_lut6_I4_O)        0.045     0.988 r  datapath/Audio_Codec/initialize_audio/twi_controller/state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.988    datapath/Audio_Codec/initialize_audio/twi_controller_n_2
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C
                         clock pessimism             -0.257     0.656    
    SLICE_X158Y116       FDRE (Hold_fdre_C_D)         0.121     0.777    datapath/Audio_Codec/initialize_audio/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.525%)  route 0.155ns (45.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/initWord_reg[9]/Q
                         net (fo=1, routed)           0.155     0.939    datapath/Audio_Codec/initialize_audio/data2[1]
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.045     0.984 r  datapath/Audio_Codec/initialize_audio/data_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.984    datapath/Audio_Codec/initialize_audio/data_i[1]_i_1_n_0
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
                         clock pessimism             -0.234     0.681    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.091     0.772    datapath/Audio_Codec/initialize_audio/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.209ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.758ns  (logic 3.924ns (28.522%)  route 9.834ns (71.478%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.890    14.350    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT4 (Prop_lut4_I3_O)        0.150    14.500 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.677    15.177    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y130       LUT4 (Prop_lut4_I2_O)        0.326    15.503 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.503    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    41.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.777    
                         clock uncertainty           -0.095    41.683    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.029    41.712    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.712    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                 26.209    

Slack (MET) :             26.219ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.750ns  (logic 3.924ns (28.539%)  route 9.826ns (71.461%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.890    14.350    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT4 (Prop_lut4_I3_O)        0.150    14.500 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.669    15.169    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I1_O)        0.326    15.495 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.495    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    41.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.777    
                         clock uncertainty           -0.095    41.683    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.031    41.714    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.714    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 26.219    

Slack (MET) :             26.235ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.778ns  (logic 3.952ns (28.684%)  route 9.826ns (71.316%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.890    14.350    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT4 (Prop_lut4_I3_O)        0.150    14.500 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.669    15.169    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I1_O)        0.354    15.523 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.523    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    41.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.777    
                         clock uncertainty           -0.095    41.683    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.075    41.758    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.758    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 26.235    

Slack (MET) :             26.452ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 3.924ns (29.031%)  route 9.593ns (70.969%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.890    14.350    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT4 (Prop_lut4_I3_O)        0.150    14.500 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.436    14.936    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y130       LUT6 (Prop_lut6_I5_O)        0.326    15.262 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    15.262    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    41.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.075    41.777    
                         clock uncertainty           -0.095    41.683    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031    41.714    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.714    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                 26.452    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.506ns  (logic 3.724ns (27.573%)  route 9.782ns (72.427%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.325    13.785    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I2_O)        0.124    13.909 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.191    15.099    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X157Y130       LUT4 (Prop_lut4_I2_O)        0.152    15.251 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    15.251    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    41.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.775    
                         clock uncertainty           -0.095    41.681    
    SLICE_X157Y130       FDRE (Setup_fdre_C_D)        0.075    41.756    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.756    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.568ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.401ns  (logic 3.924ns (29.282%)  route 9.477ns (70.718%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.890    14.350    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT4 (Prop_lut4_I3_O)        0.150    14.500 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.320    14.820    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y130       LUT6 (Prop_lut6_I5_O)        0.326    15.146 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    15.146    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    41.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.075    41.777    
                         clock uncertainty           -0.095    41.683    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031    41.714    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.714    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                 26.568    

Slack (MET) :             26.713ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.253ns  (logic 3.696ns (27.888%)  route 9.557ns (72.112%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.325    13.785    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I2_O)        0.124    13.909 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.966    14.874    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X157Y130       LUT5 (Prop_lut5_I1_O)        0.124    14.998 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    14.998    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    41.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.775    
                         clock uncertainty           -0.095    41.681    
    SLICE_X157Y130       FDRE (Setup_fdre_C_D)        0.031    41.712    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.712    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                 26.713    

Slack (MET) :             26.731ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 3.722ns (28.029%)  route 9.557ns (71.971%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.325    13.785    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I2_O)        0.124    13.909 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.966    14.874    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X157Y130       LUT5 (Prop_lut5_I1_O)        0.150    15.024 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.024    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    41.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.775    
                         clock uncertainty           -0.095    41.681    
    SLICE_X157Y130       FDRE (Setup_fdre_C_D)        0.075    41.756    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.756    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 26.731    

Slack (MET) :             26.856ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.111ns  (logic 3.696ns (28.190%)  route 9.415ns (71.810%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.325    13.785    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I2_O)        0.124    13.909 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.824    14.732    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    14.856 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    14.856    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    41.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.075    41.775    
                         clock uncertainty           -0.095    41.681    
    SLICE_X159Y130       FDRE (Setup_fdre_C_D)        0.031    41.712    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.712    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                 26.856    

Slack (MET) :             26.871ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.140ns  (logic 3.725ns (28.349%)  route 9.415ns (71.651%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.745     1.745    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.518     2.263 f  datapath/video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=70, routed)          1.037     3.300    datapath/video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y132       LUT3 (Prop_lut3_I1_O)        0.150     3.450 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=11, routed)          0.945     4.395    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X155Y126       LUT5 (Prop_lut5_I4_O)        0.328     4.723 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=2, routed)           0.426     5.149    datapath/video_inst/Inst_vga/uut2/DI[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.273    datapath/video_inst/Inst_vga/uut3/S[3]
    SLICE_X154Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.649 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.649    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X154Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.868 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[0]
                         net (fo=3, routed)           0.831     6.699    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry[0]
    SLICE_X155Y125       LUT4 (Prop_lut4_I3_O)        0.295     6.994 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     6.994    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X155Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.221 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[1]
                         net (fo=1, routed)           0.814     8.035    datapath/video_inst/Inst_vga/uut2/O[1]
    SLICE_X152Y125       LUT5 (Prop_lut5_I4_O)        0.303     8.338 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.338    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_63_0[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.568 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.995     9.563    datapath/video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X154Y124       LUT6 (Prop_lut6_I4_O)        0.306     9.869 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62/O
                         net (fo=1, routed)           0.980    10.850    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_62_n_0
    SLICE_X155Y127       LUT5 (Prop_lut5_I0_O)        0.124    10.974 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.966    11.940    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_40_n_0
    SLICE_X151Y127       LUT5 (Prop_lut5_I0_O)        0.124    12.064 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_19/O
                         net (fo=1, routed)           1.272    13.336    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_2
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124    13.460 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_5/O
                         net (fo=4, routed)           0.325    13.785    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y129       LUT6 (Prop_lut6_I2_O)        0.124    13.909 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.824    14.732    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X159Y130       LUT3 (Prop_lut3_I2_O)        0.153    14.885 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    14.885    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    41.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.075    41.775    
                         clock uncertainty           -0.095    41.681    
    SLICE_X159Y130       FDRE (Setup_fdre_C_D)        0.075    41.756    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.756    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                 26.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.640     0.640    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     0.836    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_9
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.076     0.716    datapath/video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.640     0.640    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056     0.836    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_10
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.071     0.711    datapath/video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/Q
                         net (fo=47, routed)          0.133     0.885    datapath/video_inst/Inst_vga/uut1/Q[0]
    SLICE_X152Y129       LUT4 (Prop_lut4_I3_O)        0.048     0.933 r  datapath/video_inst/Inst_vga/uut1/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.933    datapath/video_inst/Inst_vga/uut1/plusOp[3]
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.882     0.882    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       FDRE (Hold_fdre_C_D)         0.133     0.758    datapath/video_inst/Inst_vga/uut1/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/Q
                         net (fo=47, routed)          0.137     0.889    datapath/video_inst/Inst_vga/uut1/Q[0]
    SLICE_X152Y129       LUT5 (Prop_lut5_I4_O)        0.045     0.934 r  datapath/video_inst/Inst_vga/uut1/processQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    datapath/video_inst/Inst_vga/uut1/plusOp[4]
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.882     0.882    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       FDRE (Hold_fdre_C_D)         0.121     0.746    datapath/video_inst/Inst_vga/uut1/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.120     0.901    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.066     0.707    datapath/video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/uut2/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.150%)  route 0.098ns (31.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.613     0.613    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDRE (Prop_fdre_C_Q)         0.164     0.777 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[5]/Q
                         net (fo=59, routed)          0.098     0.874    datapath/video_inst/Inst_vga/uut2/Q[5]
    SLICE_X155Y130       LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  datapath/video_inst/Inst_vga/uut2/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     0.919    datapath/video_inst/Inst_vga/uut2/plusOp__0[9]
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.883     0.883    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[9]/C
                         clock pessimism             -0.257     0.626    
    SLICE_X155Y130       FDRE (Hold_fdre_C_D)         0.092     0.718    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.315%)  route 0.109ns (43.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.109     0.891    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.047     0.688    datapath/video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/Q
                         net (fo=64, routed)          0.106     0.882    datapath/video_inst/Inst_vga/uut1/Q[3]
    SLICE_X153Y129       LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  datapath/video_inst/Inst_vga/uut1/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.927    datapath/video_inst/Inst_vga/uut1/plusOp[5]
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.882     0.882    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
                         clock pessimism             -0.257     0.625    
    SLICE_X153Y129       FDRE (Hold_fdre_C_D)         0.092     0.717    datapath/video_inst/Inst_vga/uut1/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.640     0.640    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.159     0.940    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_12
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.070     0.727    datapath/video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.155     0.937    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_4
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.066     0.723    datapath/video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X155Y129   datapath/video_inst/Inst_vga/w_ctrl_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y129   datapath/video_inst/Inst_vga/w_ctrl_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y129   datapath/video_inst/Inst_vga/w_ctrl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y129   datapath/video_inst/Inst_vga/w_ctrl_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y129   datapath/video_inst/Inst_vga/w_ctrl_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X153Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X152Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.963ns (22.568%)  route 3.304ns (77.432%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.498     4.590    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.714 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     6.091    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     9.200    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.963ns (22.568%)  route 3.304ns (77.432%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.498     4.590    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.714 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     6.091    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     9.200    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.963ns (22.568%)  route 3.304ns (77.432%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.498     4.590    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.714 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     6.091    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     9.200    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.963ns (22.568%)  route 3.304ns (77.432%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.498     4.590    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.714 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     6.091    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     9.200    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.963ns (22.568%)  route 3.304ns (77.432%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.498     4.590    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.714 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     6.091    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     9.200    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.957ns (27.036%)  route 2.583ns (72.964%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.473     4.565    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.118     4.683 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     5.363    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     9.093    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.957ns (27.036%)  route 2.583ns (72.964%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.473     4.565    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.118     4.683 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     5.363    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     9.093    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.957ns (27.036%)  route 2.583ns (72.964%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.473     4.565    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.118     4.683 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     5.363    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     9.093    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.957ns (27.036%)  route 2.583ns (72.964%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.473     4.565    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.118     4.683 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     5.363    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     9.093    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.957ns (27.036%)  route 2.583ns (72.964%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.823     1.823    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.419     2.242 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.960     3.202    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.296     3.498 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     3.968    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y132       LUT5 (Prop_lut5_I0_O)        0.124     4.092 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.473     4.565    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.118     4.683 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     5.363    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     9.093    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.128     0.933    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.070     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.641%)  route 0.122ns (46.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.122     0.904    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.047     0.689    datapath/video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.327%)  route 0.162ns (43.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.641     0.641    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164     0.805 r  datapath/video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.162     0.967    datapath/video_inst/inst_dvid/data1[6]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.045     1.012 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.012    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism             -0.257     0.656    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121     0.777    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.190     0.973    datapath/video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.045     1.018 r  datapath/video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    datapath/video_inst/inst_dvid/shift_blue[0]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X162Y133       FDSE (Hold_fdse_C_D)         0.120     0.777    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.130%)  route 0.194ns (57.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.194     0.976    datapath/video_inst/inst_dvid/shift_clock[1]
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.071     0.713    datapath/video_inst/inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.763%)  route 0.158ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.128     0.770 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.158     0.928    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.022     0.664    datapath/video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.195     0.980    datapath/video_inst/inst_dvid/data1[5]
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.045     1.025 r  datapath/video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.025    datapath/video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X163Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.148     0.790 r  datapath/video_inst/inst_dvid/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.150     0.940    datapath/video_inst/inst_dvid/data1[2]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.098     1.038 r  datapath/video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.038    datapath/video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.120     0.762    datapath/video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.128     0.770 r  datapath/video_inst/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.146     0.915    datapath/video_inst/inst_dvid/shift_green[6]
    SLICE_X161Y132       LUT3 (Prop_lut3_I0_O)        0.099     1.014 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.014    datapath/video_inst/inst_dvid/shift_green_1[4]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.091     0.733    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.356%)  route 0.182ns (52.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642     0.642    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.182     0.988    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.053     0.695    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.961%)  route 2.479ns (81.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.102     3.379    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.503 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     4.880    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     8.841    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.961%)  route 2.479ns (81.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.102     3.379    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.503 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     4.880    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     8.841    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.961%)  route 2.479ns (81.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.102     3.379    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.503 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     4.880    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     8.841    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.961%)  route 2.479ns (81.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.102     3.379    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.503 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     4.880    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     8.841    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.961%)  route 2.479ns (81.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.102     3.379    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.503 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.377     4.880    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDSE (Setup_fdse_C_S)       -0.524     8.841    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.608ns (25.566%)  route 1.770ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.090     3.370    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.152     3.522 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     4.203    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     8.734    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.608ns (25.566%)  route 1.770ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.090     3.370    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.152     3.522 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     4.203    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     8.734    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.608ns (25.566%)  route 1.770ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.090     3.370    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.152     3.522 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     4.203    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     8.734    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.608ns (25.566%)  route 1.770ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.090     3.370    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.152     3.522 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     4.203    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     8.734    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.608ns (25.566%)  route 1.770ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.090     3.370    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.152     3.522 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.680     4.203    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.631     8.734    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  4.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.443%)  route 0.650ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.640     0.640    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.128     0.768 r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.650     1.418    datapath/video_inst/inst_dvid/latched_blue[9]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.013     1.221    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.647%)  route 0.706ns (83.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.706     1.488    datapath/video_inst/inst_dvid/latched_red[9]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.075     1.283    datapath/video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.985%)  route 0.689ns (83.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.689     1.471    datapath/video_inst/inst_dvid/latched_red[8]
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912     0.912    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.080     0.992    
                         clock uncertainty            0.215     1.206    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.059     1.265    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.183ns (20.745%)  route 0.699ns (79.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.699     1.482    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X160Y133       LUT3 (Prop_lut3_I2_O)        0.042     1.524 r  datapath/video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.524    datapath/video_inst/inst_dvid/shift_blue_0[4]
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.107     1.315    datapath/video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.276%)  route 0.688ns (78.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.688     1.471    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X160Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.516 r  datapath/video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.516    datapath/video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.092     1.300    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.013%)  route 0.699ns (78.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.699     1.482    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X160Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.527 r  datapath/video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.527    datapath/video_inst/inst_dvid/shift_blue_0[2]
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.091     1.299    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.185ns (20.391%)  route 0.722ns (79.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.722     1.504    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X161Y132       LUT3 (Prop_lut3_I2_O)        0.044     1.548 r  datapath/video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.548    datapath/video_inst/inst_dvid/shift_green_1[6]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.080     0.993    
                         clock uncertainty            0.215     1.207    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.107     1.314    datapath/video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.478%)  route 0.722ns (79.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.722     1.504    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X161Y132       LUT3 (Prop_lut3_I2_O)        0.045     1.549 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.549    datapath/video_inst/inst_dvid/shift_green_1[4]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.080     0.993    
                         clock uncertainty            0.215     1.207    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.091     1.298    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.830%)  route 0.750ns (84.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.750     1.532    datapath/video_inst/inst_dvid/latched_green[9]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.072     1.280    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.793%)  route 0.752ns (84.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.752     1.534    datapath/video_inst/inst_dvid/latched_green[8]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.070     1.278    datapath/video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.256    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.766ns  (logic 2.062ns (17.529%)  route 9.703ns (82.471%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.420 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  datapath/triggerVolt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.543    datapath/triggerVolt_reg[8]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.766 r  datapath/triggerVolt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.766    datapath/triggerVolt_reg[9]_i_2_n_7
    SLICE_X157Y125       FDRE                                         r  datapath/triggerVolt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.754ns  (logic 2.059ns (17.521%)  route 9.694ns (82.479%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.420 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.754 r  datapath/triggerVolt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.754    datapath/triggerVolt_reg[8]_i_1_n_6
    SLICE_X157Y124       FDSE                                         r  datapath/triggerVolt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.733ns  (logic 2.038ns (17.374%)  route 9.694ns (82.626%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.420 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.733 r  datapath/triggerVolt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.733    datapath/triggerVolt_reg[8]_i_1_n_4
    SLICE_X157Y124       FDRE                                         r  datapath/triggerVolt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.659ns  (logic 1.964ns (16.849%)  route 9.694ns (83.151%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.420 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.659 r  datapath/triggerVolt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.659    datapath/triggerVolt_reg[8]_i_1_n_5
    SLICE_X157Y124       FDSE                                         r  datapath/triggerVolt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 1.948ns (16.735%)  route 9.694ns (83.265%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.420 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.643 r  datapath/triggerVolt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.643    datapath/triggerVolt_reg[8]_i_1_n_7
    SLICE_X157Y124       FDRE                                         r  datapath/triggerVolt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.494ns  (logic 1.799ns (15.656%)  route 9.694ns (84.344%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.494 r  datapath/triggerVolt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.494    datapath/triggerVolt_reg[4]_i_1_n_4
    SLICE_X157Y123       FDRE                                         r  datapath/triggerVolt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 1.740ns (15.220%)  route 9.694ns (84.780%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.435 r  datapath/triggerVolt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.435    datapath/triggerVolt_reg[4]_i_1_n_5
    SLICE_X157Y123       FDSE                                         r  datapath/triggerVolt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 1.617ns (14.299%)  route 9.694ns (85.701%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.694    10.764    datapath/btn_IBUF[0]
    SLICE_X157Y123       LUT3 (Prop_lut3_I2_O)        0.124    10.888 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.888    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X157Y123       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.312 r  datapath/triggerVolt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.312    datapath/triggerVolt_reg[4]_i_1_n_6
    SLICE_X157Y123       FDRE                                         r  datapath/triggerVolt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 1.193ns (10.551%)  route 10.117ns (89.449%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.539    10.608    datapath/btn_IBUF[0]
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124    10.732 r  datapath/triggerVolt[9]_i_1/O
                         net (fo=10, routed)          0.579    11.311    datapath/triggerVolt[9]_i_1_n_0
    SLICE_X156Y124       FDRE                                         r  datapath/triggerVolt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.261ns  (logic 1.193ns (10.598%)  route 10.068ns (89.402%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.539    10.608    datapath/btn_IBUF[0]
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124    10.732 r  datapath/triggerVolt[9]_i_1/O
                         net (fo=10, routed)          0.529    11.261    datapath/triggerVolt[9]_i_1_n_0
    SLICE_X157Y123       FDRE                                         r  datapath/triggerVolt_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/LDinMux/result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DIBDI[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.928%)  route 0.204ns (59.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y115       FDRE                         0.000     0.000 r  datapath/LDinMux/result_reg[15]/C
    SLICE_X157Y115       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/LDinMux/result_reg[15]/Q
                         net (fo=1, routed)           0.204     0.345    datapath/leftChannelMemory/DIBDI[14]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DIBDI[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/ac_lrclk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/ac_lrclk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.064%)  route 0.139ns (39.936%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE                         0.000     0.000 r  datapath/Audio_Codec/ac_lrclk_count_reg[0]/C
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/Audio_Codec/ac_lrclk_count_reg[0]/Q
                         net (fo=4, routed)           0.139     0.303    datapath/Audio_Codec/audio_inout/ac_lrclk_count__0[0]
    SLICE_X150Y118       LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  datapath/Audio_Codec/audio_inout/ac_lrclk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.348    datapath/Audio_Codec/audio_inout_n_2
    SLICE_X150Y118       FDRE                                         r  datapath/Audio_Codec/ac_lrclk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y114       FDRE                         0.000     0.000 r  datapath/Audio_Codec/count_reg[4]/C
    SLICE_X154Y114       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  datapath/Audio_Codec/count_reg[4]/Q
                         net (fo=5, routed)           0.103     0.251    datapath/Audio_Codec/count_reg[4]
    SLICE_X154Y114       LUT6 (Prop_lut6_I0_O)        0.098     0.349 r  datapath/Audio_Codec/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.349    datapath/Audio_Codec/plusOp[5]
    SLICE_X154Y114       FDRE                                         r  datapath/Audio_Codec/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       FDRE                         0.000     0.000 r  datapath/Audio_Codec/count_reg[1]/C
    SLICE_X153Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/count_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    datapath/Audio_Codec/count_reg[1]
    SLICE_X153Y114       LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  datapath/Audio_Codec/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    datapath/Audio_Codec/plusOp[2]
    SLICE_X153Y114       FDRE                                         r  datapath/Audio_Codec/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/ready_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/leftChannelMemory/datapath/Audio_Codec/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl_cooolgate_en_gate_2_cooolDelFlop/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.556%)  route 0.188ns (53.444%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE                         0.000     0.000 r  datapath/Audio_Codec/ready_sig_reg/C
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/Audio_Codec/ready_sig_reg/Q
                         net (fo=12, routed)          0.188     0.352    datapath/Audio_Codec/leftChannelMemory/pwropt_1
    SLICE_X152Y117       FDCE                                         r  datapath/Audio_Codec/leftChannelMemory/datapath/Audio_Codec/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/ac_lrclk_sig_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/ac_lrclk_sig_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y118       FDRE                         0.000     0.000 r  datapath/Audio_Codec/ac_lrclk_sig_prev_reg/C
    SLICE_X149Y118       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/ac_lrclk_sig_prev_reg/Q
                         net (fo=5, routed)           0.168     0.309    datapath/Audio_Codec/audio_inout/ac_lrclk_count_reg[2]
    SLICE_X149Y118       LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  datapath/Audio_Codec/audio_inout/ac_lrclk_sig_prev_i_1/O
                         net (fo=1, routed)           0.000     0.354    datapath/Audio_Codec/audio_inout_n_5
    SLICE_X149Y118       FDRE                                         r  datapath/Audio_Codec/ac_lrclk_sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       FDRE                         0.000     0.000 r  datapath/Audio_Codec/count_reg[1]/C
    SLICE_X153Y114       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/count_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    datapath/Audio_Codec/count_reg[1]
    SLICE_X153Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  datapath/Audio_Codec/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    datapath/Audio_Codec/plusOp[1]
    SLICE_X153Y114       FDRE                                         r  datapath/Audio_Codec/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/ac_lrclk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/ready_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE                         0.000     0.000 r  datapath/Audio_Codec/ac_lrclk_count_reg[1]/C
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  datapath/Audio_Codec/ac_lrclk_count_reg[1]/Q
                         net (fo=3, routed)           0.122     0.270    datapath/Audio_Codec/audio_inout/ac_lrclk_count__0[1]
    SLICE_X150Y118       LUT6 (Prop_lut6_I1_O)        0.099     0.369 r  datapath/Audio_Codec/audio_inout/ready_sig_i_1/O
                         net (fo=1, routed)           0.000     0.369    datapath/Audio_Codec/audio_inout_n_6
    SLICE_X150Y118       FDRE                                         r  datapath/Audio_Codec/ready_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/btn_down_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/btn_down_pressed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y125       FDRE                         0.000     0.000 r  datapath/btn_down_pressed_reg/C
    SLICE_X156Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/btn_down_pressed_reg/Q
                         net (fo=2, routed)           0.184     0.325    datapath/btn_down_pressed
    SLICE_X156Y125       LUT5 (Prop_lut5_I0_O)        0.045     0.370 r  datapath/btn_down_pressed_i_1/O
                         net (fo=1, routed)           0.000     0.370    datapath/btn_down_pressed_i_1_n_0
    SLICE_X156Y125       FDRE                                         r  datapath/btn_down_pressed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/LRCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/ac_lrclk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.518%)  route 0.190ns (50.482%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y117       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/LRCLK_reg/C
    SLICE_X149Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/LRCLK_reg/Q
                         net (fo=7, routed)           0.190     0.331    datapath/Audio_Codec/audio_inout/LRCLK_reg_0
    SLICE_X150Y118       LUT4 (Prop_lut4_I2_O)        0.045     0.376 r  datapath/Audio_Codec/audio_inout/ac_lrclk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    datapath/Audio_Codec/audio_inout_n_3
    SLICE_X150Y118       FDRE                                         r  datapath/Audio_Codec/ac_lrclk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 0.518ns (15.639%)  route 2.794ns (84.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/Q
                         net (fo=51, routed)          2.794     5.056    datapath/leftChannelMemory/column[6]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.197ns  (logic 0.456ns (14.262%)  route 2.741ns (85.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.744     1.744    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456     2.200 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/Q
                         net (fo=43, routed)          2.741     4.942    datapath/leftChannelMemory/column[9]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.142ns  (logic 0.456ns (14.513%)  route 2.686ns (85.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/Q
                         net (fo=47, routed)          2.686     4.885    datapath/leftChannelMemory/column[0]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.518ns (16.890%)  route 2.549ns (83.110%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/Q
                         net (fo=64, routed)          2.549     4.810    datapath/leftChannelMemory/column[3]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.813ns  (logic 0.518ns (18.414%)  route 2.295ns (81.586%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/Q
                         net (fo=55, routed)          2.295     4.556    datapath/leftChannelMemory/column[4]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.779ns  (logic 0.456ns (16.408%)  route 2.323ns (83.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/Q
                         net (fo=59, routed)          2.323     4.523    datapath/leftChannelMemory/column[5]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 0.518ns (19.460%)  route 2.144ns (80.540%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/Q
                         net (fo=64, routed)          2.144     4.405    datapath/rightChannelMemory/column[3]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 0.456ns (17.232%)  route 2.190ns (82.768%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/Q
                         net (fo=47, routed)          2.190     4.390    datapath/rightChannelMemory/column[0]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.597ns  (logic 0.478ns (18.409%)  route 2.119ns (81.591%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.478     2.221 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/Q
                         net (fo=47, routed)          2.119     4.340    datapath/leftChannelMemory/column[8]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.550ns  (logic 0.419ns (16.434%)  route 2.131ns (83.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743     1.743    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=71, routed)          2.131     4.293    datapath/leftChannelMemory/column[2]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.128ns (21.536%)  route 0.466ns (78.464%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.128     0.740 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/Q
                         net (fo=46, routed)          0.466     1.206    datapath/rightChannelMemory/column[1]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.141ns (22.262%)  route 0.492ns (77.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/Q
                         net (fo=59, routed)          0.492     1.245    datapath/rightChannelMemory/column[5]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.164ns (18.377%)  route 0.728ns (81.623%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/Q
                         net (fo=50, routed)          0.728     1.504    datapath/rightChannelMemory/column[7]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.141ns (15.802%)  route 0.751ns (84.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.613     0.613    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/Q
                         net (fo=43, routed)          0.751     1.505    datapath/rightChannelMemory/column[9]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.148ns (16.483%)  route 0.750ns (83.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.148     0.760 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/Q
                         net (fo=47, routed)          0.750     1.509    datapath/rightChannelMemory/column[8]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.164ns (17.437%)  route 0.777ns (82.563%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/Q
                         net (fo=55, routed)          0.777     1.552    datapath/rightChannelMemory/column[4]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.164ns (17.118%)  route 0.794ns (82.882%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/Q
                         net (fo=51, routed)          0.794     1.570    datapath/rightChannelMemory/column[6]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.128ns (11.978%)  route 0.941ns (88.022%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X153Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.128     0.740 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=71, routed)          0.941     1.680    datapath/rightChannelMemory/column[2]
    RAMB18_X8Y48         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.148ns (13.435%)  route 0.954ns (86.565%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.148     0.760 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/Q
                         net (fo=47, routed)          0.954     1.713    datapath/leftChannelMemory/column[8]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.164ns (14.887%)  route 0.938ns (85.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.612     0.612    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X152Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y129       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/Q
                         net (fo=50, routed)          0.938     1.713    datapath/leftChannelMemory/column[7]
    RAMB18_X8Y45         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    38.748 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    40.591    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.687 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    43.813    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    47.349 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.349    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     2.034 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.034    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 4.004ns (68.149%)  route 1.871ns (31.851%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y114       FDRE (Prop_fdre_C_Q)         0.456     2.283 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.871     4.155    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548     7.702 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.702    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 4.021ns (68.821%)  route 1.822ns (31.179%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y114       FDRE (Prop_fdre_C_Q)         0.456     2.283 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.822     4.105    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565     7.670 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.670    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 0.965ns (58.531%)  route 0.684ns (41.469%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y114       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.684     1.468    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.292 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.292    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.654ns  (logic 0.965ns (58.335%)  route 0.689ns (41.665%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y114       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.689     1.474    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.298 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.298    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701     3.061 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     4.904    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.127ns  (logic 2.404ns (21.606%)  route 8.723ns (78.394%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          1.219     1.737    datapath/video_inst/Inst_vga/uut3/out[1]
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     1.861 r  datapath/video_inst/Inst_vga/uut3/i__carry_i_9__1/O
                         net (fo=13, routed)          1.196     3.057    datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__4
    SLICE_X154Y120       LUT6 (Prop_lut6_I2_O)        0.124     3.181 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__3/O
                         net (fo=2, routed)           1.172     4.353    datapath/video_inst/Inst_vga/uut1/is_trigger_time6_inferred__1/i__carry__0
    SLICE_X158Y121       LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  datapath/video_inst/Inst_vga/uut1/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.529     5.006    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_32_0[0]
    SLICE_X158Y120       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.399 f  datapath/video_inst/Inst_vga/uut3/is_trigger_time6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.062     6.462    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_1[0]
    SLICE_X155Y123       LUT6 (Prop_lut6_I3_O)        0.367     6.829 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32/O
                         net (fo=1, routed)           0.836     7.665    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32_n_0
    SLICE_X155Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.789 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9/O
                         net (fo=3, routed)           1.229     9.018    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I0_O)        0.124     9.142 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.810     9.952    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_2
    SLICE_X160Y129       LUT4 (Prop_lut4_I2_O)        0.152    10.104 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.669    10.773    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I1_O)        0.354    11.127 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    11.127    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702     1.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.106ns  (logic 2.376ns (21.393%)  route 8.730ns (78.607%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          1.219     1.737    datapath/video_inst/Inst_vga/uut3/out[1]
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     1.861 r  datapath/video_inst/Inst_vga/uut3/i__carry_i_9__1/O
                         net (fo=13, routed)          1.196     3.057    datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__4
    SLICE_X154Y120       LUT6 (Prop_lut6_I2_O)        0.124     3.181 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__3/O
                         net (fo=2, routed)           1.172     4.353    datapath/video_inst/Inst_vga/uut1/is_trigger_time6_inferred__1/i__carry__0
    SLICE_X158Y121       LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  datapath/video_inst/Inst_vga/uut1/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.529     5.006    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_32_0[0]
    SLICE_X158Y120       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.399 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.062     6.462    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_1[0]
    SLICE_X155Y123       LUT6 (Prop_lut6_I3_O)        0.367     6.829 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32/O
                         net (fo=1, routed)           0.836     7.665    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32_n_0
    SLICE_X155Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9/O
                         net (fo=3, routed)           1.229     9.018    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.810     9.952    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_2
    SLICE_X160Y129       LUT4 (Prop_lut4_I2_O)        0.152    10.104 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.677    10.780    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y130       LUT4 (Prop_lut4_I2_O)        0.326    11.106 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.106    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702     1.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.099ns  (logic 2.376ns (21.408%)  route 8.723ns (78.592%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          1.219     1.737    datapath/video_inst/Inst_vga/uut3/out[1]
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     1.861 r  datapath/video_inst/Inst_vga/uut3/i__carry_i_9__1/O
                         net (fo=13, routed)          1.196     3.057    datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__4
    SLICE_X154Y120       LUT6 (Prop_lut6_I2_O)        0.124     3.181 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__3/O
                         net (fo=2, routed)           1.172     4.353    datapath/video_inst/Inst_vga/uut1/is_trigger_time6_inferred__1/i__carry__0
    SLICE_X158Y121       LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  datapath/video_inst/Inst_vga/uut1/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.529     5.006    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_32_0[0]
    SLICE_X158Y120       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.399 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.062     6.462    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_1[0]
    SLICE_X155Y123       LUT6 (Prop_lut6_I3_O)        0.367     6.829 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32/O
                         net (fo=1, routed)           0.836     7.665    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32_n_0
    SLICE_X155Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9/O
                         net (fo=3, routed)           1.229     9.018    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.810     9.952    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_2
    SLICE_X160Y129       LUT4 (Prop_lut4_I2_O)        0.152    10.104 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.669    10.773    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I1_O)        0.326    11.099 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.099    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702     1.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.866ns  (logic 2.376ns (21.867%)  route 8.490ns (78.133%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          1.219     1.737    datapath/video_inst/Inst_vga/uut3/out[1]
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     1.861 r  datapath/video_inst/Inst_vga/uut3/i__carry_i_9__1/O
                         net (fo=13, routed)          1.196     3.057    datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__4
    SLICE_X154Y120       LUT6 (Prop_lut6_I2_O)        0.124     3.181 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__3/O
                         net (fo=2, routed)           1.172     4.353    datapath/video_inst/Inst_vga/uut1/is_trigger_time6_inferred__1/i__carry__0
    SLICE_X158Y121       LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  datapath/video_inst/Inst_vga/uut1/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.529     5.006    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_32_0[0]
    SLICE_X158Y120       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.399 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.062     6.462    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_1[0]
    SLICE_X155Y123       LUT6 (Prop_lut6_I3_O)        0.367     6.829 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32/O
                         net (fo=1, routed)           0.836     7.665    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32_n_0
    SLICE_X155Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9/O
                         net (fo=3, routed)           1.229     9.018    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.810     9.952    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_2
    SLICE_X160Y129       LUT4 (Prop_lut4_I2_O)        0.152    10.104 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.436    10.540    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y130       LUT6 (Prop_lut6_I5_O)        0.326    10.866 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.866    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702     1.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.798ns  (logic 2.487ns (23.031%)  route 8.311ns (76.969%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[4]/C
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/triggerVolt_reg[4]/Q
                         net (fo=32, routed)          2.116     2.572    datapath/video_inst/Inst_vga/uut3/O59[4]
    SLICE_X163Y121       LUT4 (Prop_lut4_I0_O)        0.152     2.724 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt6_carry_i_9/O
                         net (fo=8, routed)           1.259     3.983    datapath/video_inst/Inst_vga/uut2/is_trigger_volt5_carry_0
    SLICE_X157Y120       LUT6 (Prop_lut6_I2_O)        0.326     4.309 r  datapath/video_inst/Inst_vga/uut2/is_trigger_volt4_carry_i_1/O
                         net (fo=1, routed)           0.468     4.777    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0_0[3]
    SLICE_X161Y120       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.162 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.162    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.433 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0/CO[0]
                         net (fo=1, routed)           0.969     6.402    datapath/video_inst/Inst_vga/uut1/CO[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I2_O)        0.373     6.775 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_50/O
                         net (fo=1, routed)           0.690     7.465    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_8_2
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.124     7.589 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.800     8.388    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_3
    SLICE_X161Y127       LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.819     9.332    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.456 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.191    10.646    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X157Y130       LUT4 (Prop_lut4_I2_O)        0.152    10.798 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    10.798    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700     1.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.750ns  (logic 2.376ns (22.103%)  route 8.374ns (77.897%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          1.219     1.737    datapath/video_inst/Inst_vga/uut3/out[1]
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     1.861 r  datapath/video_inst/Inst_vga/uut3/i__carry_i_9__1/O
                         net (fo=13, routed)          1.196     3.057    datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__4
    SLICE_X154Y120       LUT6 (Prop_lut6_I2_O)        0.124     3.181 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__3/O
                         net (fo=2, routed)           1.172     4.353    datapath/video_inst/Inst_vga/uut1/is_trigger_time6_inferred__1/i__carry__0
    SLICE_X158Y121       LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  datapath/video_inst/Inst_vga/uut1/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.529     5.006    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_32_0[0]
    SLICE_X158Y120       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.399 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.062     6.462    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_1[0]
    SLICE_X155Y123       LUT6 (Prop_lut6_I3_O)        0.367     6.829 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32/O
                         net (fo=1, routed)           0.836     7.665    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_32_n_0
    SLICE_X155Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9/O
                         net (fo=3, routed)           1.229     9.018    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_9_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.810     9.952    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_2
    SLICE_X160Y129       LUT4 (Prop_lut4_I2_O)        0.152    10.104 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.320    10.424    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y130       LUT6 (Prop_lut6_I5_O)        0.326    10.750 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.750    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702     1.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.571ns  (logic 2.485ns (23.507%)  route 8.086ns (76.493%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[4]/C
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/triggerVolt_reg[4]/Q
                         net (fo=32, routed)          2.116     2.572    datapath/video_inst/Inst_vga/uut3/O59[4]
    SLICE_X163Y121       LUT4 (Prop_lut4_I0_O)        0.152     2.724 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt6_carry_i_9/O
                         net (fo=8, routed)           1.259     3.983    datapath/video_inst/Inst_vga/uut2/is_trigger_volt5_carry_0
    SLICE_X157Y120       LUT6 (Prop_lut6_I2_O)        0.326     4.309 r  datapath/video_inst/Inst_vga/uut2/is_trigger_volt4_carry_i_1/O
                         net (fo=1, routed)           0.468     4.777    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0_0[3]
    SLICE_X161Y120       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.162 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.162    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.433 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0/CO[0]
                         net (fo=1, routed)           0.969     6.402    datapath/video_inst/Inst_vga/uut1/CO[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I2_O)        0.373     6.775 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_50/O
                         net (fo=1, routed)           0.690     7.465    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_8_2
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.124     7.589 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.800     8.388    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_3
    SLICE_X161Y127       LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.819     9.332    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.456 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.966    10.421    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X157Y130       LUT5 (Prop_lut5_I1_O)        0.150    10.571 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.571    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700     1.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.545ns  (logic 2.459ns (23.318%)  route 8.086ns (76.682%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[4]/C
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/triggerVolt_reg[4]/Q
                         net (fo=32, routed)          2.116     2.572    datapath/video_inst/Inst_vga/uut3/O59[4]
    SLICE_X163Y121       LUT4 (Prop_lut4_I0_O)        0.152     2.724 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt6_carry_i_9/O
                         net (fo=8, routed)           1.259     3.983    datapath/video_inst/Inst_vga/uut2/is_trigger_volt5_carry_0
    SLICE_X157Y120       LUT6 (Prop_lut6_I2_O)        0.326     4.309 r  datapath/video_inst/Inst_vga/uut2/is_trigger_volt4_carry_i_1/O
                         net (fo=1, routed)           0.468     4.777    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0_0[3]
    SLICE_X161Y120       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.162 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.162    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.433 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0/CO[0]
                         net (fo=1, routed)           0.969     6.402    datapath/video_inst/Inst_vga/uut1/CO[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I2_O)        0.373     6.775 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_50/O
                         net (fo=1, routed)           0.690     7.465    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_8_2
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.124     7.589 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.800     8.388    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_3
    SLICE_X161Y127       LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.819     9.332    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.456 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.966    10.421    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X157Y130       LUT5 (Prop_lut5_I1_O)        0.124    10.545 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.545    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700     1.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.432ns  (logic 2.488ns (23.849%)  route 7.944ns (76.151%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[4]/C
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/triggerVolt_reg[4]/Q
                         net (fo=32, routed)          2.116     2.572    datapath/video_inst/Inst_vga/uut3/O59[4]
    SLICE_X163Y121       LUT4 (Prop_lut4_I0_O)        0.152     2.724 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt6_carry_i_9/O
                         net (fo=8, routed)           1.259     3.983    datapath/video_inst/Inst_vga/uut2/is_trigger_volt5_carry_0
    SLICE_X157Y120       LUT6 (Prop_lut6_I2_O)        0.326     4.309 r  datapath/video_inst/Inst_vga/uut2/is_trigger_volt4_carry_i_1/O
                         net (fo=1, routed)           0.468     4.777    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0_0[3]
    SLICE_X161Y120       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.162 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.162    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.433 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0/CO[0]
                         net (fo=1, routed)           0.969     6.402    datapath/video_inst/Inst_vga/uut1/CO[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I2_O)        0.373     6.775 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_50/O
                         net (fo=1, routed)           0.690     7.465    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_8_2
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.124     7.589 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.800     8.388    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_3
    SLICE_X161Y127       LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.819     9.332    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.456 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.824    10.279    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X159Y130       LUT3 (Prop_lut3_I2_O)        0.153    10.432 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.432    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700     1.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.403ns  (logic 2.459ns (23.637%)  route 7.944ns (76.363%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[4]/C
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/triggerVolt_reg[4]/Q
                         net (fo=32, routed)          2.116     2.572    datapath/video_inst/Inst_vga/uut3/O59[4]
    SLICE_X163Y121       LUT4 (Prop_lut4_I0_O)        0.152     2.724 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt6_carry_i_9/O
                         net (fo=8, routed)           1.259     3.983    datapath/video_inst/Inst_vga/uut2/is_trigger_volt5_carry_0
    SLICE_X157Y120       LUT6 (Prop_lut6_I2_O)        0.326     4.309 r  datapath/video_inst/Inst_vga/uut2/is_trigger_volt4_carry_i_1/O
                         net (fo=1, routed)           0.468     4.777    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0_0[3]
    SLICE_X161Y120       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.162 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.162    datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.433 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt4_carry__0/CO[0]
                         net (fo=1, routed)           0.969     6.402    datapath/video_inst/Inst_vga/uut1/CO[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I2_O)        0.373     6.775 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_50/O
                         net (fo=1, routed)           0.690     7.465    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_8_2
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.124     7.589 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.800     8.388    datapath/video_inst/Inst_vga/uut1/encoded[8]_i_3
    SLICE_X161Y127       LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.819     9.332    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.456 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.824    10.279    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X159Y130       LUT2 (Prop_lut2_I1_O)        0.124    10.403 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.403    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700     1.700    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut4/h_blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.186ns (14.984%)  route 1.055ns (85.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.055     1.241    datapath/video_inst/Inst_vga/uut4/reset_n_IBUF
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/h_blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/Inst_vga/uut4/CLK
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/h_blank_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut4/h_blank_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.186ns (14.290%)  route 1.115ns (85.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.115     1.301    datapath/video_inst/Inst_vga/uut4/reset_n_IBUF
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/h_blank_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/Inst_vga/uut4/CLK
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/h_blank_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut4/v_blank_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.582%)  route 1.292ns (87.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.292     1.478    datapath/video_inst/Inst_vga/uut4/reset_n_IBUF
    SLICE_X156Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/v_blank_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut4/CLK
    SLICE_X156Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/v_blank_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut4/v_blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.186ns (12.043%)  route 1.358ns (87.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.358     1.544    datapath/video_inst/Inst_vga/uut4/reset_n_IBUF
    SLICE_X156Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/v_blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut4/CLK
    SLICE_X156Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/v_blank_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut4/h_blank_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.230ns (13.715%)  route 1.446ns (86.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.283     1.469    datapath/video_inst/Inst_vga/uut1/reset_n_IBUF
    SLICE_X161Y128       LUT4 (Prop_lut4_I0_O)        0.044     1.513 r  datapath/video_inst/Inst_vga/uut1/h_blank_i_1/O
                         net (fo=1, routed)           0.163     1.676    datapath/video_inst/Inst_vga/uut4/h_blank_reg_1
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/h_blank_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/Inst_vga/uut4/CLK
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/h_blank_reg/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.609ns (35.540%)  route 1.105ns (64.460%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.246     0.387    datapath/video_inst/Inst_vga/uut2/O59[8]
    SLICE_X160Y123       LUT6 (Prop_lut6_I2_O)        0.045     0.432 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.432    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_28_2[0]
    SLICE_X160Y123       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.531 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.283     0.814    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8_1[0]
    SLICE_X159Y125       LUT6 (Prop_lut6_I3_O)        0.126     0.940 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.217     1.157    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28_n_0
    SLICE_X161Y127       LUT6 (Prop_lut6_I4_O)        0.045     1.202 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.225     1.427    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.046     1.473 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.134     1.607    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y130       LUT6 (Prop_lut6_I5_O)        0.107     1.714 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     1.714    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.609ns (34.849%)  route 1.139ns (65.151%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.246     0.387    datapath/video_inst/Inst_vga/uut2/O59[8]
    SLICE_X160Y123       LUT6 (Prop_lut6_I2_O)        0.045     0.432 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.432    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_28_2[0]
    SLICE_X160Y123       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.531 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.283     0.814    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8_1[0]
    SLICE_X159Y125       LUT6 (Prop_lut6_I3_O)        0.126     0.940 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.217     1.157    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28_n_0
    SLICE_X161Y127       LUT6 (Prop_lut6_I4_O)        0.045     1.202 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.225     1.427    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.046     1.473 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.168     1.641    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y130       LUT6 (Prop_lut6_I5_O)        0.107     1.748 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     1.748    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.911     0.911    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.546ns (30.518%)  route 1.243ns (69.482%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.246     0.387    datapath/video_inst/Inst_vga/uut2/O59[8]
    SLICE_X160Y123       LUT6 (Prop_lut6_I2_O)        0.045     0.432 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.432    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_28_2[0]
    SLICE_X160Y123       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.531 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.283     0.814    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8_1[0]
    SLICE_X159Y125       LUT6 (Prop_lut6_I3_O)        0.126     0.940 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.217     1.157    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28_n_0
    SLICE_X161Y127       LUT6 (Prop_lut6_I4_O)        0.045     1.202 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.300     1.502    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I4_O)        0.045     1.547 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3/O
                         net (fo=5, routed)           0.197     1.744    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X157Y130       LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.789    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910     0.910    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.550ns (30.673%)  route 1.243ns (69.327%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.246     0.387    datapath/video_inst/Inst_vga/uut2/O59[8]
    SLICE_X160Y123       LUT6 (Prop_lut6_I2_O)        0.045     0.432 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.432    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_28_2[0]
    SLICE_X160Y123       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.531 r  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.283     0.814    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8_1[0]
    SLICE_X159Y125       LUT6 (Prop_lut6_I3_O)        0.126     0.940 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.217     1.157    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_28_n_0
    SLICE_X161Y127       LUT6 (Prop_lut6_I4_O)        0.045     1.202 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.300     1.502    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X160Y129       LUT6 (Prop_lut6_I4_O)        0.045     1.547 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_3/O
                         net (fo=5, routed)           0.197     1.744    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X157Y130       LUT5 (Prop_lut5_I1_O)        0.049     1.793 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.793    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910     0.910    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut4/v_blank_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.231ns (12.871%)  route 1.563ns (87.129%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.379     1.565    datapath/video_inst/Inst_vga/uut2/reset_n_IBUF
    SLICE_X156Y130       LUT6 (Prop_lut6_I4_O)        0.045     1.610 r  datapath/video_inst/Inst_vga/uut2/v_blank_i_1/O
                         net (fo=1, routed)           0.184     1.794    datapath/video_inst/Inst_vga/uut4/v_blank_reg_0
    SLICE_X156Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/v_blank_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut4/CLK
    SLICE_X156Y130       FDRE                                         r  datapath/video_inst/Inst_vga/uut4/v_blank_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.465ns  (logic 1.218ns (14.386%)  route 7.247ns (85.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          2.136     8.465    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705     1.705    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.263ns  (logic 1.218ns (14.738%)  route 7.045ns (85.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.934     8.263    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     1.706    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.263ns  (logic 1.218ns (14.738%)  route 7.045ns (85.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.934     8.263    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     1.706    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.218ns (15.781%)  route 6.499ns (84.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.388     7.717    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.704     1.704    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.218ns (16.065%)  route 6.363ns (83.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.251     7.580    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.218ns (16.065%)  route 6.363ns (83.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.251     7.580    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.218ns (16.065%)  route 6.363ns (83.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.251     7.580    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.218ns (16.065%)  route 6.363ns (83.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.251     7.580    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.218ns (16.074%)  route 6.358ns (83.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.247     7.576    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.218ns (16.074%)  route 6.358ns (83.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          5.111     6.173    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X148Y119       LUT1 (Prop_lut1_I0_O)        0.156     6.329 r  datapath/Audio_Codec/initialize_audio/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=47, routed)          1.247     7.576    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     1.703    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.246ns (39.668%)  route 0.373ns (60.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.373     0.619    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X162Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.263ns (41.459%)  route 0.371ns (58.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.371     0.633    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X162Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.231ns (15.011%)  route 1.307ns (84.989%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.307     1.493    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X160Y114       LUT6 (Prop_lut6_I4_O)        0.045     1.538 r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     1.538    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_i_1_n_0
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.186ns (11.916%)  route 1.374ns (88.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.374     1.560    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.186ns (11.916%)  route 1.374ns (88.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.374     1.560    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.186ns (11.916%)  route 1.374ns (88.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.374     1.560    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.186ns (11.803%)  route 1.389ns (88.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.389     1.575    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.186ns (11.472%)  route 1.435ns (88.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.435     1.620    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.090%)  route 1.490ns (88.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.490     1.676    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.090%)  route 1.490ns (88.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=51, routed)          1.490     1.676    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C





