Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 25 16:10:08 2022
| Host         : rsws09.kaust.edu.sa running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             143 |           66 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |         Enable Signal         |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+
|  score_record/uut/led_clk          |                               |                                    |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1             | vga_show/hcount[10]_i_1_n_0   | vga_show/vcount                    |                2 |              3 |         1.50 |
|  clk_wiz/inst/clk_out1             | vga_show/hcount[10]_i_1_n_0   |                                    |                2 |              7 |         3.50 |
|  clk60hz_BUFG                      | poslog/blkpos_y0              | button_IBUF[4]                     |                6 |              9 |         1.50 |
|  draw/addra_ball0                  |                               |                                    |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out1             | vga_show/curr_x_reg[10]_13[0] | vga_show/curr_y_reg[5]_1[0]        |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                     | clk_counter[0]_i_1_n_0        | show_welcome                       |                3 |             10 |         3.33 |
|  clk60hz_BUFG                      | poslog/blkpos_x0              | button_IBUF[4]                     |                6 |             11 |         1.83 |
|  clk_wiz/inst/clk_out1             |                               | vga_show/hcount[10]_i_1_n_0        |                3 |             11 |         3.67 |
|  clk_wiz/inst/clk_out1             | vga_show/curr_x0              | vga_show/SR[0]                     |                5 |             11 |         2.20 |
|  vga_show/hit_reg_8[0]             |                               |                                    |               10 |             13 |         1.30 |
| ~vga_show/draw/addra_bg1           |                               |                                    |                6 |             14 |         2.33 |
|  draw/allbrick/brick11/E[0]        |                               |                                    |                6 |             16 |         2.67 |
|  draw/ball_pos/E[0]                |                               |                                    |                7 |             16 |         2.29 |
|  draw/ball_pos/show_welcome_reg[0] |                               |                                    |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                     |                               | button_IBUF[4]                     |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                     |                               |                                    |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG                     |                               | clk_counter[0]_i_1_n_0             |                6 |             21 |         3.50 |
|  clk_wiz/inst/clk_out1             |                               |                                    |               12 |             30 |         2.50 |
|  clk60hz_BUFG                      |                               | draw/allbrick/brick2/gameover_sig0 |               20 |             41 |         2.05 |
|  clk60hz_BUFG                      |                               | button_IBUF[4]                     |               26 |             54 |         2.08 |
+------------------------------------+-------------------------------+------------------------------------+------------------+----------------+--------------+


