input = ['a100', 'XI10', 'a101', 'XI11', 'a200', 'XI20', 'a201', 'XI21', 'a010', 'XI30', 'a011', 'XI31', 'a110', 'XI40', 'a111', 'XI41', 'a210', 'XI50', 'a211', 'XI51', 'a000', 'ZERO', 'a001']
output = ['c100', 'c101', 'c200', 'c201', 'c010', 'c011', 'c110', 'c111', 'c210', 'c211', 'c000', 'c001']
solution = [['c21_t0_in', 'MUL_in0', '0', '1'], ['c21_t0_mem0', 'INPUT_mem_r', '0', '1'], ['c21_t0_mem1', 'INPUT_mem_r', '0', '1'], ['c10_t0_in', 'MUL_in0', '1', '2'], ['c10_t0_mem0', 'INPUT_mem_r', '1', '2'], ['c10_t0_mem1', 'INPUT_mem_r', '1', '2'], ['c21_t0', 'MUL0', '1', '8'], ['c01_t0_in', 'MUL_in0', '2', '3'], ['c01_t0_mem0', 'INPUT_mem_r', '2', '3'], ['c01_t0_mem1', 'INPUT_mem_r', '2', '3'], ['c10_t0', 'MUL0', '2', '9'], ['c01_t0', 'MUL0', '3', '10'], ['c10_t1_in', 'MUL_in0', '3', '4'], ['c10_t1_mem0', 'INPUT_mem_r', '3', '4'], ['c10_t1_mem1', 'INPUT_mem_r', '3', '4'], ['c01_t1_in', 'MUL_in0', '4', '5'], ['c01_t1_mem0', 'INPUT_mem_r', '4', '5'], ['c01_t1_mem1', 'INPUT_mem_r', '4', '5'], ['c10_t1', 'MUL0', '4', '11'], ['c01_t1', 'MUL0', '5', '12'], ['c20_t0_in', 'MUL_in0', '5', '6'], ['c20_t0_mem0', 'INPUT_mem_r', '5', '6'], ['c20_t0_mem1', 'INPUT_mem_r', '5', '6'], ['c11_t1_in', 'MUL_in0', '6', '7'], ['c11_t1_mem0', 'INPUT_mem_r', '6', '7'], ['c11_t1_mem1', 'INPUT_mem_r', '6', '7'], ['c20_t0', 'MUL0', '6', '13'], ['c11_t1', 'MUL0', '7', '14'], ['c20_t1_in', 'MUL_in0', '7', '8'], ['c20_t1_mem0', 'INPUT_mem_r', '7', '8'], ['c20_t1_mem1', 'INPUT_mem_r', '7', '8'], ['c11_t0_in', 'MUL_in0', '8', '9'], ['c11_t0_mem0', 'INPUT_mem_r', '8', '9'], ['c11_t0_mem1', 'INPUT_mem_r', '8', '9'], ['c20_t1', 'MUL0', '8', '15'], ['c11_t0', 'MUL0', '9', '16'], ['c21_t1_in', 'MUL_in0', '9', '10'], ['c21_t1_mem0', 'INPUT_mem_r', '9', '10'], ['c21_t1_mem1', 'INPUT_mem_r', '9', '10'], ['c01_t2_mem0', 'INPUT_mem_r', '10', '11'], ['c01_t2_mem1', 'INPUT_mem_r', '10', '11'], ['c100_mem0', 'MUL_mem0', '10', '11'], ['c100_mem1', 'MUL_mem0', '10', '11'], ['c21_t1', 'MUL0', '10', '17'], ['c010_mem0', 'MUL_mem0', '11', '12'], ['c010_mem1', 'MUL_mem0', '11', '12'], ['c01_t2', 'ADD1', '11', '12'], ['c100', 'ADD0', '11', '12'], ['c100_w', 'INPUT_mem_w', '11', '12'], ['c20_t2_mem0', 'INPUT_mem_r', '11', '12'], ['c20_t2_mem1', 'INPUT_mem_r', '11', '12'], ['c010', 'ADD2', '12', '13'], ['c010_w', 'INPUT_mem_w', '12', '13'], ['c01_t5_mem0', 'MUL_mem0', '12', '13'], ['c01_t5_mem1', 'MUL_mem0', '12', '13'], ['c20_t2', 'ADD1', '12', '13'], ['c21_t3_mem0', 'INPUT_mem_r', '12', '13'], ['c21_t3_mem1', 'INPUT_mem_r', '12', '13'], ['c01_t5', 'ADD3', '13', '14'], ['c10_t5_mem0', 'MUL_mem0', '13', '14'], ['c10_t5_mem1', 'MUL_mem0', '13', '14'], ['c20_t3_mem0', 'INPUT_mem_r', '13', '14'], ['c20_t3_mem1', 'INPUT_mem_r', '13', '14'], ['c21_t3', 'ADD1', '13', '14'], ['c01_t3_mem0', 'INPUT_mem_r', '14', '15'], ['c01_t3_mem1', 'INPUT_mem_r', '14', '15'], ['c10_t5', 'ADD1', '14', '15'], ['c200_mem0', 'MUL_mem0', '14', '15'], ['c200_mem1', 'MUL_mem0', '14', '15'], ['c20_t3', 'ADD0', '14', '15'], ['c20_t4_in', 'MUL_in0', '14', '15'], ['c20_t4_mem0', 'ADD_mem1', '14', '15'], ['c20_t4_mem1', 'ADD_mem0', '14', '15'], ['c01_t3', 'ADD0', '15', '16'], ['c01_t4_in', 'MUL_in0', '15', '16'], ['c01_t4_mem0', 'ADD_mem1', '15', '16'], ['c01_t4_mem1', 'ADD_mem0', '15', '16'], ['c110_mem0', 'MUL_mem0', '15', '16'], ['c110_mem1', 'MUL_mem0', '15', '16'], ['c200', 'ADD2', '15', '16'], ['c200_w', 'INPUT_mem_w', '15', '16'], ['c20_t4', 'MUL0', '15', '22'], ['c21_t2_mem0', 'INPUT_mem_r', '15', '16'], ['c21_t2_mem1', 'INPUT_mem_r', '15', '16'], ['c01_t4', 'MUL0', '16', '23'], ['c10_t2_mem0', 'INPUT_mem_r', '16', '17'], ['c10_t2_mem1', 'INPUT_mem_r', '16', '17'], ['c110', 'ADD3', '16', '17'], ['c110_w', 'INPUT_mem_w', '16', '17'], ['c210_mem0', 'MUL_mem0', '16', '17'], ['c210_mem1', 'MUL_mem0', '16', '17'], ['c21_t2', 'ADD2', '16', '17'], ['c21_t4_in', 'MUL_in0', '16', '17'], ['c21_t4_mem0', 'ADD_mem2', '16', '17'], ['c21_t4_mem1', 'ADD_mem1', '16', '17'], ['c10_t2', 'ADD2', '17', '18'], ['c11_t2_mem0', 'INPUT_mem_r', '17', '18'], ['c11_t2_mem1', 'INPUT_mem_r', '17', '18'], ['c11_t5_mem0', 'MUL_mem0', '17', '18'], ['c11_t5_mem1', 'MUL_mem0', '17', '18'], ['c210', 'ADD0', '17', '18'], ['c210_w', 'INPUT_mem_w', '17', '18'], ['c21_t4', 'MUL0', '17', '24'], ['c11_t2', 'ADD0', '18', '19'], ['c11_t3_mem0', 'INPUT_mem_r', '18', '19'], ['c11_t3_mem1', 'INPUT_mem_r', '18', '19'], ['c11_t5', 'ADD3', '18', '19'], ['c21_t5_mem0', 'MUL_mem0', '18', '19'], ['c21_t5_mem1', 'MUL_mem0', '18', '19'], ['c10_t3_mem0', 'INPUT_mem_r', '19', '20'], ['c10_t3_mem1', 'INPUT_mem_r', '19', '20'], ['c11_t3', 'ADD0', '19', '20'], ['c11_t4_in', 'MUL_in0', '19', '20'], ['c11_t4_mem0', 'ADD_mem0', '19', '20'], ['c11_t4_mem1', 'ADD_mem0', '19', '20'], ['c20_t5_mem0', 'MUL_mem0', '19', '20'], ['c20_t5_mem1', 'MUL_mem0', '19', '20'], ['c21_t5', 'ADD3', '19', '20'], ['c001_mem0', 'INPUT_mem_r', '20', '21'], ['c001_mem1', 'INPUT_mem_r', '20', '21'], ['c10_t3', 'ADD1', '20', '21'], ['c10_t4_in', 'MUL_in0', '20', '21'], ['c10_t4_mem0', 'ADD_mem2', '20', '21'], ['c10_t4_mem1', 'ADD_mem1', '20', '21'], ['c11_t4', 'MUL0', '20', '27'], ['c20_t5', 'ADD3', '20', '21'], ['c000_mem0', 'INPUT_mem_r', '21', '22'], ['c000_mem1', 'INPUT_mem_r', '21', '22'], ['c001', 'ADD2', '21', '22'], ['c001_w', 'INPUT_mem_w', '21', '22'], ['c10_t4', 'MUL0', '21', '28'], ['c201_mem0', 'MUL_mem0', '21', '22'], ['c201_mem1', 'ADD_mem3', '21', '22'], ['c000', 'ADD1', '22', '23'], ['c000_w', 'INPUT_mem_w', '22', '23'], ['c011_mem0', 'MUL_mem0', '22', '23'], ['c011_mem1', 'ADD_mem3', '22', '23'], ['c201', 'ADD3', '22', '23'], ['c201_w', 'INPUT_mem_w', '22', '23'], ['c011', 'ADD0', '23', '24'], ['c011_w', 'INPUT_mem_w', '23', '24'], ['c211_mem0', 'MUL_mem0', '23', '24'], ['c211_mem1', 'ADD_mem3', '23', '24'], ['c211', 'ADD2', '24', '25'], ['c211_w', 'INPUT_mem_w', '24', '25'], ['c111_mem0', 'MUL_mem0', '26', '27'], ['c111_mem1', 'ADD_mem3', '26', '27'], ['c101_mem0', 'MUL_mem0', '27', '28'], ['c101_mem1', 'ADD_mem1', '27', '28'], ['c111', 'ADD0', '27', '28'], ['c111_w', 'INPUT_mem_w', '27', '28'], ['c101', 'ADD1', '28', '29'], ['c101_w', 'INPUT_mem_w', '28', '29']]
formulas = [['c10_t0', 'MUL', 'a100', 'XI10'], ['c10_t1', 'MUL', 'a101', 'XI11'], ['c10_t2', 'SUB', 'a100', 'a101'], ['c10_t3', 'ADD', 'XI10', 'XI11'], ['c10_t4', 'MUL', 'c10_t2', 'c10_t3'], ['c100', 'ADD', 'c10_t0', 'c10_t1'], ['c10_t5', 'SUB', 'c10_t0', 'c10_t1'], ['c101', 'SUB', 'c10_t4', 'c10_t5'], ['c20_t0', 'MUL', 'a200', 'XI20'], ['c20_t1', 'MUL', 'a201', 'XI21'], ['c20_t2', 'SUB', 'a200', 'a201'], ['c20_t3', 'ADD', 'XI20', 'XI21'], ['c20_t4', 'MUL', 'c20_t2', 'c20_t3'], ['c200', 'ADD', 'c20_t0', 'c20_t1'], ['c20_t5', 'SUB', 'c20_t0', 'c20_t1'], ['c201', 'SUB', 'c20_t4', 'c20_t5'], ['c01_t0', 'MUL', 'a010', 'XI30'], ['c01_t1', 'MUL', 'a011', 'XI31'], ['c01_t2', 'SUB', 'a010', 'a011'], ['c01_t3', 'ADD', 'XI30', 'XI31'], ['c01_t4', 'MUL', 'c01_t2', 'c01_t3'], ['c010', 'ADD', 'c01_t0', 'c01_t1'], ['c01_t5', 'SUB', 'c01_t0', 'c01_t1'], ['c011', 'SUB', 'c01_t4', 'c01_t5'], ['c11_t0', 'MUL', 'a110', 'XI40'], ['c11_t1', 'MUL', 'a111', 'XI41'], ['c11_t2', 'SUB', 'a110', 'a111'], ['c11_t3', 'ADD', 'XI40', 'XI41'], ['c11_t4', 'MUL', 'c11_t2', 'c11_t3'], ['c110', 'ADD', 'c11_t0', 'c11_t1'], ['c11_t5', 'SUB', 'c11_t0', 'c11_t1'], ['c111', 'SUB', 'c11_t4', 'c11_t5'], ['c21_t0', 'MUL', 'a210', 'XI50'], ['c21_t1', 'MUL', 'a211', 'XI51'], ['c21_t2', 'SUB', 'a210', 'a211'], ['c21_t3', 'ADD', 'XI50', 'XI51'], ['c21_t4', 'MUL', 'c21_t2', 'c21_t3'], ['c210', 'ADD', 'c21_t0', 'c21_t1'], ['c21_t5', 'SUB', 'c21_t0', 'c21_t1'], ['c211', 'SUB', 'c21_t4', 'c21_t5'], ['c000', 'ADD', 'a000', 'ZERO'], ['c001', 'SUB', 'ZERO', 'a001']]
mem_table = {'c10_t0_mem0': 'a100', 'c10_t0_mem1': 'XI10', 'c10_t1_mem0': 'a101', 'c10_t1_mem1': 'XI11', 'c10_t2_mem0': 'a100', 'c10_t2_mem1': 'a101', 'c10_t3_mem0': 'XI10', 'c10_t3_mem1': 'XI11', 'c20_t0_mem0': 'a200', 'c20_t0_mem1': 'XI20', 'c20_t1_mem0': 'a201', 'c20_t1_mem1': 'XI21', 'c20_t2_mem0': 'a200', 'c20_t2_mem1': 'a201', 'c20_t3_mem0': 'XI20', 'c20_t3_mem1': 'XI21', 'c01_t0_mem0': 'a010', 'c01_t0_mem1': 'XI30', 'c01_t1_mem0': 'a011', 'c01_t1_mem1': 'XI31', 'c01_t2_mem0': 'a010', 'c01_t2_mem1': 'a011', 'c01_t3_mem0': 'XI30', 'c01_t3_mem1': 'XI31', 'c11_t0_mem0': 'a110', 'c11_t0_mem1': 'XI40', 'c11_t1_mem0': 'a111', 'c11_t1_mem1': 'XI41', 'c11_t2_mem0': 'a110', 'c11_t2_mem1': 'a111', 'c11_t3_mem0': 'XI40', 'c11_t3_mem1': 'XI41', 'c21_t0_mem0': 'a210', 'c21_t0_mem1': 'XI50', 'c21_t1_mem0': 'a211', 'c21_t1_mem1': 'XI51', 'c21_t2_mem0': 'a210', 'c21_t2_mem1': 'a211', 'c21_t3_mem0': 'XI50', 'c21_t3_mem1': 'XI51', 'c10_t4_mem0': 'c10_t2', 'c10_t4_mem1': 'c10_t3', 'c10_t5_mem0': 'c10_t0', 'c10_t5_mem1': 'c10_t1', 'c20_t4_mem0': 'c20_t2', 'c20_t4_mem1': 'c20_t3', 'c20_t5_mem0': 'c20_t0', 'c20_t5_mem1': 'c20_t1', 'c01_t4_mem0': 'c01_t2', 'c01_t4_mem1': 'c01_t3', 'c01_t5_mem0': 'c01_t0', 'c01_t5_mem1': 'c01_t1', 'c11_t4_mem0': 'c11_t2', 'c11_t4_mem1': 'c11_t3', 'c11_t5_mem0': 'c11_t0', 'c11_t5_mem1': 'c11_t1', 'c21_t4_mem0': 'c21_t2', 'c21_t4_mem1': 'c21_t3', 'c21_t5_mem0': 'c21_t0', 'c21_t5_mem1': 'c21_t1', 'c000_mem0': 'a000', 'c000_mem1': 'ZERO', 'c001_mem0': 'ZERO', 'c001_mem1': 'a001', 'c100_mem0': 'c10_t0', 'c100_mem1': 'c10_t1', 'c200_mem0': 'c20_t0', 'c200_mem1': 'c20_t1', 'c010_mem0': 'c01_t0', 'c010_mem1': 'c01_t1', 'c110_mem0': 'c11_t0', 'c110_mem1': 'c11_t1', 'c210_mem0': 'c21_t0', 'c210_mem1': 'c21_t1', 'c101_mem0': 'c10_t4', 'c101_mem1': 'c10_t5', 'c201_mem0': 'c20_t4', 'c201_mem1': 'c20_t5', 'c011_mem0': 'c01_t4', 'c011_mem1': 'c01_t5', 'c111_mem0': 'c11_t4', 'c111_mem1': 'c11_t5', 'c211_mem0': 'c21_t4', 'c211_mem1': 'c21_t5'}
