Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun May 19 11:47:17 2019
| Host         : u7-dzonilakoni running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file COUPLER_control_sets_placed.rpt
| Design       : COUPLER
| Device       : xcvu9p
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      8 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |              80 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------+----------------------+------------------+----------------+
| Clock Signal |   Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------+-------------------+----------------------+------------------+----------------+
| ~i_clk       |                   |                      |                1 |              1 |
| ~i_clk       |                   | in_fifo/E[0]         |                1 |              2 |
|  i_clk       | out_fifo/adr0_n_0 |                      |                2 |              8 |
|  i_clk       | in_fifo/adr0_n_0  |                      |                2 |              8 |
|  i_clk       | i_enq             |                      |                9 |             64 |
| ~i_clk       | in_fifo/out_enq   | out_fifo/state_reg_0 |               17 |             64 |
| ~i_clk       | in_fifo/E[0]      |                      |               18 |             64 |
|  i_clk       | out_enq_reg_n_0   |                      |               17 |            128 |
+--------------+-------------------+----------------------+------------------+----------------+


