Analysis & Synthesis report for Processor
Wed Mar 08 22:19:08 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |stack
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 08 22:19:08 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Processor                                  ;
; Top-level Entity Name              ; stack                                      ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 7,130                                      ;
;     Total combinational functions  ; 3,034                                      ;
;     Dedicated logic registers      ; 4,120                                      ;
; Total registers                    ; 4120                                       ;
; Total pins                         ; 36                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; stack              ; Processor          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; stack.v                          ; yes             ; User Verilog HDL File  ; C:/Users/lonni/OneDrive/Documents/New-Comp-Arch-Processor/stack.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 36               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 4120             ;
; Total fan-out            ; 24246            ;
; Average fan-out          ; 3.36             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |stack                     ; 3034 (3034)       ; 4120 (4120)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; |stack              ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; ptr[8..255]                             ; Lost fanout        ;
; Total Number of Removed Registers = 248 ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4120  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4120  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; Yes        ; |stack|ptr[0]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |stack ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 16    ; Signed Integer                               ;
; depth          ; 256   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Mar 08 22:18:51 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file top_level_modelsim_v.v
    Info (12023): Found entity 1: Top_Level_ModelSim_v
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: RAM2
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: RAM1
Info (12021): Found 1 design units, including 1 entities, in source file twotoone_mux.v
    Info (12023): Found entity 1: TWOtoONE_MUX
Info (12021): Found 1 design units, including 1 entities, in source file top_level_modelsim.bdf
    Info (12023): Found entity 1: Top_Level_ModelSim
Info (12021): Found 1 design units, including 1 entities, in source file top_level.bdf
    Info (12023): Found entity 1: Top_Level
Info (12021): Found 1 design units, including 1 entities, in source file threetoeight_decoder.v
    Info (12023): Found entity 1: THREEtoEIGHT_decoder
Info (12021): Found 1 design units, including 1 entities, in source file rom_case.v
    Info (12023): Found entity 1: rom_case
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.bdf
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file reg16bit.v
    Info (12023): Found entity 1: reg16bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_tb.v
    Info (12023): Found entity 1: reg_file_tb
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file
Info (12021): Found 1 design units, including 1 entities, in source file ram2_bb.v
    Info (12023): Found entity 1: RAM2_bb
Info (12021): Found 1 design units, including 1 entities, in source file ram1_bb.v
    Info (12023): Found entity 1: RAM1_bb
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: mux4to1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to8.v
    Info (12023): Found entity 1: mux3to8
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg_behavioral.v
    Info (12023): Found entity 1: hex_to_7seg_behavioral
Info (12021): Found 2 design units, including 2 entities, in source file gpio_board_test.v
    Info (12023): Found entity 1: GPIO_Board_test
    Info (12023): Found entity 2: count_32bit
Info (12021): Found 3 design units, including 3 entities, in source file gpio_board.v
    Info (12023): Found entity 1: GPIO_Board
    Info (12023): Found entity 2: gpio_mux_8_to_1
    Info (12023): Found entity 3: gpio_decoder_3_8
Info (12021): Found 1 design units, including 1 entities, in source file fourtoone_mux.v
    Info (12023): Found entity 1: FOURtoONE_MUX
Info (12021): Found 1 design units, including 1 entities, in source file eighttoone_mux16bit.v
    Info (12023): Found entity 1: EIGHTtoONE_MUX16bit
Info (12021): Found 1 design units, including 1 entities, in source file decoder2to4.v
    Info (12023): Found entity 1: decoder2to4
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file clock_div.v
    Info (12023): Found entity 1: clock_div
Info (12021): Found 1 design units, including 1 entities, in source file carrylookaheadadder.v
    Info (12023): Found entity 1: CarryLookaheadAdder
Info (12021): Found 1 design units, including 1 entities, in source file alu_16bit_v.v
    Info (12023): Found entity 1: ALU_16bit_v
Info (12021): Found 1 design units, including 1 entities, in source file alu_16bit_t.v
    Info (12023): Found entity 1: ALU_16bit_t
Info (12021): Found 1 design units, including 1 entities, in source file alu_16bit.bdf
    Info (12023): Found entity 1: ALU_16bit
Info (12021): Found 3 design units, including 3 entities, in source file alu_4bit_v.v
    Info (12023): Found entity 1: ALU_4bit_v
    Info (12023): Found entity 2: and5_1
    Info (12023): Found entity 3: or5_0
Info (12021): Found 1 design units, including 1 entities, in source file alu_4bit.bdf
    Info (12023): Found entity 1: ALU_4bit
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file stack_mux.v
    Info (12023): Found entity 1: stack_mux
Info (12021): Found 1 design units, including 1 entities, in source file stack.v
    Info (12023): Found entity 1: stack
Info (12127): Elaborating entity "stack" for the top level hierarchy
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "stack" is uninferred due to asynchronous read logic
Info (286030): Timing-Driven Synthesis is running
Info (17049): 248 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/lonni/OneDrive/Documents/New-Comp-Arch-Processor/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 7130 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 606 megabytes
    Info: Processing ended: Wed Mar 08 22:19:08 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lonni/OneDrive/Documents/New-Comp-Arch-Processor/Processor.map.smsg.


