<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v</a>
defines: 
time_elapsed: 0.070s
ram usage: 10084 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl1.v</a>
module fpu_cnt_lead0_lvl1 (
	din,
	din_3_0_eq_0,
	din_3_2_eq_0,
	lead0_4b_0
);
	input [3:0] din;
	output din_3_0_eq_0;
	output din_3_2_eq_0;
	output lead0_4b_0;
	wire din_3_0_eq_0;
	assign din_3_0_eq_0 = !(|din[3:0]);
	wire din_3_2_eq_0;
	assign din_3_2_eq_0 = !(|din[3:2]);
	wire lead0_4b_0;
	assign lead0_4b_0 = (!din_3_2_eq_0 &amp;&amp; !din[3]) || (din_3_2_eq_0 &amp;&amp; !din[1]);
endmodule

</pre>
</body>