==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:17:29 ; elapsed = 00:26:34 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1911 ; free virtual = 11164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:17:29 ; elapsed = 00:26:34 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1911 ; free virtual = 11164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:17:30 ; elapsed = 00:26:35 . Memory (MB): peak = 837.449 ; gain = 464.844 ; free physical = 1906 ; free virtual = 11163
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_28_div5' into 'operator_int_28_div5' (test.cpp:7761) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div10' (test.cpp:7777) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div5' into 'operator_float_div10' (test.cpp:7808) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div10' (test.cpp:7810) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7752: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:17:31 ; elapsed = 00:26:36 . Memory (MB): peak = 837.457 ; gain = 464.852 ; free physical = 1897 ; free virtual = 11155
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7749) in function 'int_28_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div5' into 'operator_int_28_div5' (test.cpp:7761) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div10' (test.cpp:7777) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div5' into 'operator_float_div10' (test.cpp:7808) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div10' (test.cpp:7810) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7790:7) in function 'operator_float_div10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7791:8) to (test.cpp:7809:3) in function 'operator_float_div10'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:17:31 ; elapsed = 00:26:36 . Memory (MB): peak = 837.457 ; gain = 464.852 ; free physical = 1858 ; free virtual = 11119
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:17:31 ; elapsed = 00:26:36 . Memory (MB): peak = 837.457 ; gain = 464.852 ; free physical = 1852 ; free virtual = 11113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div10/in' to 'operator_float_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 234.7 seconds; current allocated memory: 490.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 491.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (21.443ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_3_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' (3.4 ns)
	'call' operation ('call_ret4_4_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' (3.4 ns)
	'call' operation ('call_ret4_5_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' (3.4 ns)
	'call' operation ('call_ret4_6_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' (3.4 ns)
	'call' operation ('call_ret4_7_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' (3.4 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' (3.4 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7777) ('new_mant.V', test.cpp:7808) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 491.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 491.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_mux_646_1_1_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 493.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 494.415 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:33 ; elapsed = 00:26:38 . Memory (MB): peak = 837.457 ; gain = 464.852 ; free physical = 2158 ; free virtual = 11421
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:29 ; elapsed = 00:22:22 . Memory (MB): peak = 629.109 ; gain = 256.504 ; free physical = 1961 ; free virtual = 10103
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:29 ; elapsed = 00:22:22 . Memory (MB): peak = 629.109 ; gain = 256.504 ; free physical = 1961 ; free virtual = 10103
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:30 ; elapsed = 00:22:24 . Memory (MB): peak = 629.160 ; gain = 256.555 ; free physical = 1998 ; free virtual = 10126
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_28_div5' (test.cpp:644) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div10' (test.cpp:670) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div5' into 'operator_float_div10' (test.cpp:699) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div10' (test.cpp:704) automatically.
WARNING: [SYNCHK 200-23] test.cpp:647: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:11:30 ; elapsed = 00:22:24 . Memory (MB): peak = 645.113 ; gain = 272.508 ; free physical = 1980 ; free virtual = 10109
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_28_div5' (test.cpp:644) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div5' into 'operator_int_28_div5' (test.cpp:655) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div10' (test.cpp:670) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div5' into 'operator_float_div10' (test.cpp:699) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div10' (test.cpp:704) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:646:6) in function 'operator_float_div10'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:30 ; elapsed = 00:22:24 . Memory (MB): peak = 645.113 ; gain = 272.508 ; free physical = 1955 ; free virtual = 10089
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:30 ; elapsed = 00:22:24 . Memory (MB): peak = 645.113 ; gain = 272.508 ; free physical = 1952 ; free virtual = 10087
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div10/in' to 'operator_float_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 219.62 seconds; current allocated memory: 299.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 300.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_r2' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_q0' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_q1' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_q2' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_lshr_28ns_5ns_28_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 301.143 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:32 ; elapsed = 00:22:26 . Memory (MB): peak = 645.113 ; gain = 272.508 ; free physical = 1952 ; free virtual = 10085
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:13:45 ; elapsed = 00:19:37 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2101 ; free virtual = 9638
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:13:45 ; elapsed = 00:19:37 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2101 ; free virtual = 9638
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:13:46 ; elapsed = 00:19:38 . Memory (MB): peak = 629.168 ; gain = 256.559 ; free physical = 2097 ; free virtual = 9636
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_28_div5' into 'operator_int_28_div5' (test.cpp:784) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div10' (test.cpp:799) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div10' (test.cpp:833) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:13:46 ; elapsed = 00:19:38 . Memory (MB): peak = 629.168 ; gain = 256.559 ; free physical = 2097 ; free virtual = 9637
INFO: [XFORM 203-602] Inlining function 'int_28_div5' into 'operator_int_28_div5' (test.cpp:784) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div10' (test.cpp:799) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div5' into 'operator_float_div10' (test.cpp:828) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div10' (test.cpp:833) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:834:3) in function 'operator_float_div10'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:46 ; elapsed = 00:19:38 . Memory (MB): peak = 629.168 ; gain = 256.559 ; free physical = 2075 ; free virtual = 9616
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:46 ; elapsed = 00:19:38 . Memory (MB): peak = 629.168 ; gain = 256.559 ; free physical = 2070 ; free virtual = 9612
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div10/in' to 'operator_float_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 236.44 seconds; current allocated memory: 285.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 285.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_lshr_23ns_8ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div10_shl_32ns_8ns_32_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.060 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:48 ; elapsed = 00:19:40 . Memory (MB): peak = 629.168 ; gain = 256.559 ; free physical = 2060 ; free virtual = 9603
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
