Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  9 11:04:47 2025
| Host         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file pwm_generator_wrapper_methodology_drc_routed.rpt -pb pwm_generator_wrapper_methodology_drc_routed.pb -rpx pwm_generator_wrapper_methodology_drc_routed.rpx
| Design       : pwm_generator_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 3
+-----------+----------+------------------------------------------------------------------+--------+
| Rule      | Severity | Description                                                      | Checks |
+-----------+----------+------------------------------------------------------------------+--------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1      |
| TIMING-18 | Warning  | Missing input or output delay                                    | 2      |
+-----------+----------+------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): clk_IBUF_inst/O, pwm_generator_i/clk
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led_0 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led_1 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


