<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="18" e="18"/>
<c f="1" b="18" e="18"/>
<c f="1" b="21" e="21"/>
<c f="1" b="21" e="21"/>
<c f="1" b="24" e="24"/>
<c f="1" b="24" e="24"/>
</Comments>
<Macros/>
<tun>
<NamedDecl name="&lt;using-directive&gt;" id="ba873339468e39846c3e6a15c1e0a7b5_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="13" lineend="13"/>
<v namespace="llvm" name="ThePPC32Target" proto="llvm::Target" id="ba873339468e39846c3e6a15c1e0a7b5_29a4c637d31c671ef1d1cfbb10560df6" file="1" linestart="15" lineend="15" previous="9b309e67aa1fac66046c2d572f57acf4_29a4c637d31c671ef1d1cfbb10560df6" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="15" cb="14">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="ThePPC64Target" proto="llvm::Target" id="ba873339468e39846c3e6a15c1e0a7b5_16feed89867731e791320b5652f869b5" file="1" linestart="15" lineend="15" previous="9b309e67aa1fac66046c2d572f57acf4_16feed89867731e791320b5652f869b5" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="15" cb="36">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="ThePPC64LETarget" proto="llvm::Target" id="ba873339468e39846c3e6a15c1e0a7b5_0efad60a90b1d242978d3bdf37e6976e" file="1" linestart="15" lineend="15" previous="9b309e67aa1fac66046c2d572f57acf4_0efad60a90b1d242978d3bdf37e6976e" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="15" cb="58">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<Decl lang="C">
<f name="LLVMInitializePowerPCTargetInfo" id="ba873339468e39846c3e6a15c1e0a7b5_337b88ff8362f891bee5ea6e2c93fdf5" file="1" linestart="17" lineend="26" previous="3fc44e1dfe5b40d2f8708e748946dea4_337b88ff8362f891bee5ea6e2c93fdf5" extC="true" access="none" storage="extern" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="17" cb="51" le="26" ce="1">
<dst lb="18" cb="3" le="19" ce="45">
<exp pvirg="true"/>
<Var nm="X" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="18" cb="18" le="18" ce="26" id="9306b6949f28c3a31f519bc736944721_ac4c99fdcf1b0c497055ad5f76723a56" nm="ppc"/>

</Stmt>
<Stmt>
<n9 lb="18" cb="42"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="19" cb="5" le="19" ce="44">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="11"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="19" cb="7" kind="lvalue" id="ba873339468e39846c3e6a15c1e0a7b5_29a4c637d31c671ef1d1cfbb10560df6" nm="ThePPC32Target"/>
<n32 lb="19" cb="23">
<n52 lb="19" cb="23">
<slit/>
</n52>
</n32>
<n32 lb="19" cb="32">
<n52 lb="19" cb="32">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="21" cb="3" le="22" ce="45">
<exp pvirg="true"/>
<Var nm="Y" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="21" cb="18" le="21" ce="26" id="9306b6949f28c3a31f519bc736944721_3c2abf345c41467897ab66cfe5bb7428" nm="ppc64"/>

</Stmt>
<Stmt>
<n9 lb="21" cb="44"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="22" cb="5" le="22" ce="44">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="12"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="22" cb="7" kind="lvalue" id="ba873339468e39846c3e6a15c1e0a7b5_16feed89867731e791320b5652f869b5" nm="ThePPC64Target"/>
<n32 lb="22" cb="23">
<n52 lb="22" cb="23">
<slit/>
</n52>
</n32>
<n32 lb="22" cb="32">
<n52 lb="22" cb="32">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="24" cb="3" le="25" ce="52">
<exp pvirg="true"/>
<Var nm="Z" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="24" cb="18" le="24" ce="26" id="9306b6949f28c3a31f519bc736944721_6f265494af83c19d35fea0e05577d4a0" nm="ppc64le"/>

</Stmt>
<Stmt>
<n9 lb="24" cb="46"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="25" cb="5" le="25" ce="51">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="13"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="25" cb="7" kind="lvalue" id="ba873339468e39846c3e6a15c1e0a7b5_0efad60a90b1d242978d3bdf37e6976e" nm="ThePPC64LETarget"/>
<n32 lb="25" cb="25">
<n52 lb="25" cb="25">
<slit/>
</n52>
</n32>
<n32 lb="25" cb="36">
<n52 lb="25" cb="36">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
</u>

</Stmt>
</f>
</Decl>
</tun>
</Root>
