#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Aug 21 02:57:54 2017
# Process ID: 5256
# Current directory: D:/mygit/NocProject/hw/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16680 D:\mygit\NocProject\hw\Vivado\project_noc.xpr
# Log file: D:/mygit/NocProject/hw/Vivado/vivado.log
# Journal file: D:/mygit/NocProject/hw/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mygit/NocProject/hw/Vivado/project_noc.xpr
synth_design -name synth_1 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn_full
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
close_design
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
remove_files -fileset sim_1 {{D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_first.v}}
remove_files -fileset sim_1 D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_0_axis_infrastructure.vh
launch_runs impl_1
wait_on_run impl_1
synth_design -name synth_1 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn_full
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
close_design
synth_design -name synth_1 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn_full
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
synth_design -name synth_1 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn_full
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
synth_design -name synth_2 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn_full
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
current_design synth_1
close_design
close_design
refresh_design
synth_design -name synth_2 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn_full
opt_design
place_design
route_design
report_utilization
report_timing_
report_timing_summary
open_project project_noc.xpr
