hmLoadTopic({
hmKeywords:"",
hmTitle:"Cpu",
hmDescription:"Summary Table Pointer\/Ref\tPurpose\tOwnership RegisterBank*\tInteger registers\tAlphaCPU (per-vCPU) FpRegisterBank*\tFP registers\tAlphaCPU (per-vCPU) VectorRegisterBank*\tVector\/SI",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Cpu<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Summary Table<\/p>\n\r<p class=\"p_Normal\">Pointer\/Ref &nbsp; &nbsp; &nbsp; &nbsp;Purpose &nbsp; &nbsp; &nbsp; &nbsp;Ownership<\/p>\n\r<p class=\"p_Normal\">RegisterBank* &nbsp; &nbsp; &nbsp; &nbsp;Integer registers &nbsp; &nbsp; &nbsp; &nbsp;AlphaCPU (per-vCPU)<\/p>\n\r<p class=\"p_Normal\">FpRegisterBank* &nbsp; &nbsp; &nbsp; &nbsp;FP registers &nbsp; &nbsp; &nbsp; &nbsp;AlphaCPU (per-vCPU)<\/p>\n\r<p class=\"p_Normal\">VectorRegisterBank* &nbsp; &nbsp; &nbsp; &nbsp;Vector\/SIMD regs (EV6+) &nbsp; &nbsp; &nbsp; &nbsp;AlphaCPU (per-vCPU)<\/p>\n\r<p class=\"p_Normal\">IPRBank* &nbsp; &nbsp; &nbsp; &nbsp;Platform\/system registers (RegLib) &nbsp; &nbsp; &nbsp; &nbsp;AlphaCPU or RegLib<\/p>\n\r<p class=\"p_Normal\">IPRHookTable* &nbsp; &nbsp; &nbsp; &nbsp;Platform hook vtable &nbsp; &nbsp; &nbsp; &nbsp;Assigned at init<\/p>\n\r<p class=\"p_Normal\">ExceptionVectorTable* &nbsp; &nbsp; &nbsp; &nbsp;Exception\/trap handler addresses &nbsp; &nbsp; &nbsp; &nbsp;Assigned at init<\/p>\n\r<p class=\"p_Normal\">PalHandlerTable* &nbsp; &nbsp; &nbsp; &nbsp;PAL handler addresses &nbsp; &nbsp; &nbsp; &nbsp;Assigned at init<\/p>\n\r<p class=\"p_Normal\">SafeMemory* &nbsp; &nbsp; &nbsp; &nbsp;Main RAM &nbsp; &nbsp; &nbsp; &nbsp;System-owned (ref only)<\/p>\n\r<p class=\"p_Normal\">MMUInterface* &nbsp; &nbsp; &nbsp; &nbsp;MMU\/TLB management &nbsp; &nbsp; &nbsp; &nbsp;AlphaCPU or system-owned<\/p>\n\r<p class=\"p_Normal\">IRQController* &nbsp; &nbsp; &nbsp; &nbsp;Interrupt control (SMP) &nbsp; &nbsp; &nbsp; &nbsp;System-owned (ref only)<\/p>\n\r<p class=\"p_Normal\">SMPManager* &nbsp; &nbsp; &nbsp; &nbsp;SMP\/core management &nbsp; &nbsp; &nbsp; &nbsp;System-owned (ref only)<\/p>\n\r<p class=\"p_Normal\">DeviceManager* &nbsp; &nbsp; &nbsp; &nbsp;Device tree\/IO &nbsp; &nbsp; &nbsp; &nbsp;System-owned (ref only)<\/p>\n\r<p class=\"p_Normal\">MMIOManager* &nbsp; &nbsp; &nbsp; &nbsp;MMIO device mapping &nbsp; &nbsp; &nbsp; &nbsp;System-owned (ref only)<\/p>\n\r<p class=\"p_Normal\">Logger*, Profiler* &nbsp; &nbsp; &nbsp; &nbsp;(Optional) Diagnostics &nbsp; &nbsp; &nbsp; &nbsp;System-owned (ref only)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">class AlphaCPU : public QObject {<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Q_OBJECT<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">public:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">\/\/ hook tables<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;GenerationVTables::HookVTable m_hookVTable;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;GenerationVTables::BarrierVTable m_barrierVTable;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;GenerationVTable::TlbVTable &nbsp; m_tlbVTable;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Core register and state banks<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;RegisterBank* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regBank();<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;FpRegisterBank* &nbsp; &nbsp; &nbsp; &nbsp; fpRegBank();<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;VectorRegisterBank* &nbsp; &nbsp; vectorRegBank(); \/\/ EV6+<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Platform-abstracted register bank<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;IPRBank* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;iprBank(); &nbsp; &nbsp; &nbsp;\/\/ Platform-specific RegLib or generic interface<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Platform hook tables (vtable of function pointers)<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;const IPRHookTable* &nbsp; &nbsp; iprHooks() const;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;const ExceptionVectorTable* exceptionVectors() const;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;const PalHandlerTable* &nbsp;palHandlers() const;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Memory\/MMU<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;SafeMemory* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; memory();<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;MMUInterface* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; mmu();<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Interrupts\/SMP<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;IRQController* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;irqController();<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;SMPManager* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; smpManager(); &nbsp; \/\/ if applicable<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Device\/IO<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;DeviceManager* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;deviceManager();<\/p>\n\r<p class=\"p_Normal\" style=\"margin: 0 0 0 0.8125rem;\">MMUInterface* mmu &nbsp; &nbsp; &nbsp; \/\/ Owns or references TLBs, manages address translation<\/p>\n\r<p class=\"p_Normal\" style=\"margin: 0 0 0 0.8125rem;\"> &nbsp;| &nbsp; &nbsp; &nbsp;|<\/p>\n\r<p class=\"p_Normal\" style=\"margin: 0 0 0 0.8125rem;\"> &nbsp;| &nbsp; &nbsp; &nbsp;+-- InstructionTLB* itb &nbsp; \/\/ Caches PTEs for instruction fetches<\/p>\n\r<p class=\"p_Normal\" style=\"margin: 0 0 0 0.8125rem;\"> &nbsp;| &nbsp; &nbsp; &nbsp;+-- DataTLB* dtb &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;\/\/ Caches PTEs for data access<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; <\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; DualDTBManager* m_dtbManager; &nbsp;\/\/ EV6-only, for dual DTB<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;TLBManager* &nbsp; &nbsp; m_itbManager;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ Logging, profiling (optional)<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Logger* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; logger();<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Profiler* &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; profiler();<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;\/\/ ...plus all operational APIs: execute, step, raiseException, etc.<\/p>\n\r<p class=\"p_Normal\">};<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Element<\/strong><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Description<\/strong><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
