<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="IMPLEMENT_INPUT_IN_LCELL" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="INVERT_INPUT_CLOCKS" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="POWER_UP_HIGH" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altddio_in" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="aset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datain" TYPE="INPUT" WIDTH="WIDTH" />
		<PORT NAME="dataout_h" TYPE="OUTPUT" WIDTH="WIDTH" />
		<PORT NAME="dataout_l" TYPE="OUTPUT" WIDTH="WIDTH" />
		<PORT NAME="inclock" TYPE="INPUT" />
		<PORT NAME="inclocken" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="sclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="sset" TYPE="INPUT" DEFAULT_VALUE="0" />
	</PORTS>
</ROOT>
