<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:08.883+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:08.553+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r.V', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('__Val2__', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('r.V', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) (3.02 ns)" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:05.406+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:05.386+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:04.416+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:03.806+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:02.029+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;24, 720, 1280, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:01.939+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_BGR2GRAY, 4096, 0, 720, 1280>' to 'CvtColor' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:00.739+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 720, 1280, 0>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:00.719+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Threshold&lt;720, 1280, 0, 0>' to 'Threshold' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:47:00.689+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;24, 720, 1280, 0>'." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:58.782+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;24, 720, 1280, 0>'." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:58.532+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Threshold&lt;720, 1280, 0, 0>'." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:58.491+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Threshold&lt;720, 1280, 0, 0>'." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:58.390+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (threshold/threshold.cpp:14)." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:57.223+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (threshold/threshold.cpp:15)." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:56.943+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_2.data_stream.V' (threshold/threshold.cpp:16)." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:56.923+0300" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:46:56.442+0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:50:37.299+0300" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:49.013+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/p_src_cols_V_read_reg_351_reg[11]) is unused and will be removed from module image_filter.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 805.117 ; gain = 531.387&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name  | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|image_filter | ((A:0x1322d0)*B2)'   | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|image_filter | PCIN+(A:0x74bc6)*B'' | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|image_filter | C+(A:0x259168)*B''   | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 848.066 ; gain = 574.336&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 850.793 ; gain = 577.063&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------+------+&#xD;&#xA;|      |Cell      |Count |&#xD;&#xA;+------+----------+------+&#xD;&#xA;|1     |CARRY4    |    24|&#xD;&#xA;|2     |DSP48E1_1 |     1|&#xD;&#xA;|3     |DSP48E1_2 |     1|&#xD;&#xA;|4     |DSP48E1_3 |     1|&#xD;&#xA;|5     |LUT1      |    20|&#xD;&#xA;|6     |LUT2      |    41|&#xD;&#xA;|7     |LUT3      |   126|&#xD;&#xA;|8     |LUT4      |    91|&#xD;&#xA;|9     |LUT5      |   137|&#xD;&#xA;|10    |LUT6      |    88|&#xD;&#xA;|11    |FDRE      |   531|&#xD;&#xA;|12    |FDSE      |    28|&#xD;&#xA;+------+----------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+-------------------------------------+-----------------------------+------+&#xD;&#xA;|      |Instance                             |Module                       |Cells |&#xD;&#xA;+------+-------------------------------------+-----------------------------+------+&#xD;&#xA;|1     |top                                  |                             |  1089|&#xD;&#xA;|2     |  AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   507|&#xD;&#xA;|3     |  CvtColor_U0                        |CvtColor                     |   138|&#xD;&#xA;|4     |    image_filter_mac_cud_U18         |image_filter_mac_cud         |     1|&#xD;&#xA;|5     |      image_filter_mac_cud_DSP48_1_U |image_filter_mac_cud_DSP48_1 |     1|&#xD;&#xA;|6     |    image_filter_mac_dEe_U19         |image_filter_mac_dEe         |     6|&#xD;&#xA;|7     |      image_filter_mac_dEe_DSP48_2_U |image_filter_mac_dEe_DSP48_2 |     6|&#xD;&#xA;|8     |  Mat2AXIvideo_U0                    |Mat2AXIvideo                 |   153|&#xD;&#xA;|9     |  Threshold_U0                       |Threshold                    |    92|&#xD;&#xA;|10    |  img_0_cols_V_c9_U                  |fifo_w12_d2_A                |     8|&#xD;&#xA;|11    |  img_0_cols_V_c_U                   |fifo_w12_d2_A_0              |     9|&#xD;&#xA;|12    |  img_0_data_stream_0_U              |fifo_w8_d2_A                 |    32|&#xD;&#xA;|13    |    U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_9      |    24|&#xD;&#xA;|14    |  img_0_data_stream_1_U              |fifo_w8_d2_A_1               |    32|&#xD;&#xA;|15    |    U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_8      |    24|&#xD;&#xA;|16    |  img_0_data_stream_2_U              |fifo_w8_d2_A_2               |    32|&#xD;&#xA;|17    |    U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_7      |    24|&#xD;&#xA;|18    |  img_0_rows_V_c8_U                  |fifo_w11_d2_A                |     8|&#xD;&#xA;|19    |  img_0_rows_V_c_U                   |fifo_w11_d2_A_3              |     8|&#xD;&#xA;|20    |  img_1_data_stream_0_U              |fifo_w8_d2_A_4               |    29|&#xD;&#xA;|21    |    U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_6      |    20|&#xD;&#xA;|22    |  img_2_data_stream_0_U              |fifo_w8_d2_A_5               |    11|&#xD;&#xA;|23    |    U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg        |     3|&#xD;&#xA;|24    |  start_for_CvtColoeOg_U             |start_for_CvtColoeOg         |    11|&#xD;&#xA;|25    |  start_for_Mat2AXIg8j_U             |start_for_Mat2AXIg8j         |     9|&#xD;&#xA;|26    |  start_for_ThreshofYi_U             |start_for_ThreshofYi         |    10|&#xD;&#xA;+------+-------------------------------------+-----------------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 873.168 ; gain = 599.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 873.168 ; gain = 228.598&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 873.168 ; gain = 599.438" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:48.993+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/p_src_cols_V_read_reg_351_reg[10]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.915+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c9_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.895+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c9_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.875+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c8_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.855+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c8_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.825+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/cols_V_reg_484_reg[11]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.795+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/cols_V_reg_484_reg[10]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.756+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.736+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.701+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.681+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.651+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIg8j_U/U_start_for_Mat2AXIg8j_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.631+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIg8j_U/U_start_for_Mat2AXIg8j_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.601+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_ThreshofYi_U/U_start_for_ThreshofYi_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.581+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_ThreshofYi_U/U_start_for_ThreshofYi_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.561+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_CvtColoeOg_U/U_start_for_CvtColoeOg_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.541+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_CvtColoeOg_U/U_start_for_CvtColoeOg_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.521+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[23]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.491+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[23]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.461+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.441+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Threshold_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.421+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.401+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[1]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.381+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[2]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.361+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[3]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.341+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[4]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.321+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[5]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.311+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[6]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.291+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[7]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.271+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[8]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.261+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[9]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.241+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[10]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.221+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[11]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.191+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[12]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.161+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[13]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.131+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[14]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.111+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[15]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.081+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[16]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:09.071+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[17]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.981+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[18]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.961+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[19]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.931+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[20]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.911+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[21]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.901+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[22]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.871+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[23]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.851+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[24]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.821+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[25]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.801+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[26]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.771+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[27]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.751+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_399_reg[28]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.731+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.711+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.691+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.671+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_done_reg_reg) is unused and will be removed from module image_filter." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:08.651+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TDEST[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.601+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TID[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.581+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TSTRB[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.561+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TSTRB[1]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.541+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TSTRB[2]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.521+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TKEEP[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.511+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TKEEP[1]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.491+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design image_filter has unconnected port INPUT_STREAM_TKEEP[2]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.471+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TDEST[0] driven by constant 0" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.451+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TID[0] driven by constant 0" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.431+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TSTRB[0] driven by constant 0" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.411+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TSTRB[1] driven by constant 0" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.391+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TSTRB[2] driven by constant 0" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.371+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TKEEP[0] driven by constant 1" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.351+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TKEEP[1] driven by constant 1" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.331+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design image_filter has port OUTPUT_STREAM_TKEEP[2] driven by constant 1" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.321+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/image_filter_mac_dEe.v:26]&#xD;&#xA;DSP Report: Generating DSP CvtColor_U0/r_V_4_i_i_reg_394_reg, operation Mode is: ((A:0x1322d0)*B2)'.&#xD;&#xA;DSP Report: register CvtColor_U0/tmp_9_reg_389_reg is absorbed into DSP CvtColor_U0/r_V_4_i_i_reg_394_reg.&#xD;&#xA;DSP Report: register CvtColor_U0/r_V_4_i_i_reg_394_reg is absorbed into DSP CvtColor_U0/r_V_4_i_i_reg_394_reg.&#xD;&#xA;DSP Report: operator CvtColor_U0/image_filter_mul_bkb_U17/image_filter_mul_bkb_DSP48_0_U/p is absorbed into DSP CvtColor_U0/r_V_4_i_i_reg_394_reg.&#xD;&#xA;DSP Report: Generating DSP CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: register B is absorbed into DSP CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: operator CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p is absorbed into DSP CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: operator CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/m is absorbed into DSP CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p.&#xD;&#xA;DSP Report: Generating DSP CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p.&#xD;&#xA;DSP Report: register B is absorbed into DSP CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p.&#xD;&#xA;DSP Report: operator CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p is absorbed into DSP CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p.&#xD;&#xA;DSP Report: operator CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/m is absorbed into DSP CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p." projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.301+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/image_filter_mac_dEe.v:26]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.281+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/image_filter_mac_cud.v:26]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.251+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/image_filter_mac_cud.v:26]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.231+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/tmp_9_reg_389_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:358]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.211+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/tmp_7_reg_379_pp0_iter2_reg_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:364]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.191+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/tmp_7_reg_379_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:356]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.171+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/tmp_8_reg_384_pp0_iter2_reg_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:365]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.061+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/tmp_8_reg_384_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:357]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.051+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element CvtColor_U0/r_V_4_i_i_reg_394_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:198]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.031+0300" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="threshold1" solutionName="solution1" date="2019-04-05T23:49:03.001+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TDEST[0]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 434.277 ; gain = 160.547&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 434.277 ; gain = 160.547&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 434.277 ; gain = 160.547&#xD;&#xA;---------------------------------------------------------------------------------" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:42.814+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TID[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:38.033+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:38.013+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[1]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.993+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TSTRB[2]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.973+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[0]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.953+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[1]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.923+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port INPUT_STREAM_TKEEP[2]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.903+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/Mat2AXIvideo.v:354]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.883+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/Mat2AXIvideo.v:292]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.863+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/Mat2AXIvideo.v:266]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.843+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/Mat2AXIvideo.v:240]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.823+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/Threshold.v:372]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.803+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/melik/eclipse-workspace/threshold1/solution1/impl/verilog/CvtColor.v:638]" projectName="threshold1" solutionName="solution1" date="2019-04-05T23:48:37.783+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
