AArch64 WWC+ctrlisb+data
"Rfe DpCtrlIsbdW Rfe DpDatadW Wse"
Cycle=Rfe DpDatadW Wse Rfe DpCtrlIsbdW
Relax=
Safe=Rfe Wse DpDatadW DpCtrlIsbdW
Prefetch=1:x=F,1:y=W,2:y=F,2:x=W
Com=Rf Rf Ws
Orig=Rfe DpCtrlIsbdW Rfe DpDatadW Wse
{
0:X1=x;
1:X1=x; 1:X3=y;
2:X1=y; 2:X3=x;
}
 P0          | P1           | P2           ;
 MOV W0,#2   | LDR W0,[X1]  | LDR W0,[X1]  ;
 STR W0,[X1] | CBNZ W0,LC00 | EOR W2,W0,W0 ;
             | LC00:        | ADD W2,W2,#1 ;
             | ISB          | STR W2,[X3]  ;
             | MOV W2,#1    |              ;
             | STR W2,[X3]  |              ;
exists
(x=2 /\ 1:X0=2 /\ 2:X0=1)
