   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_stm32f10x.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	1
  20              		.global	SystemInit
  21              		.thumb
  22              		.thumb_func
  24              	SystemInit:
  25              	.LFB29:
  26              		.file 1 "Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  29:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
  86:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
  88:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_72MHz  72000000 */
 116:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 141:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 143:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 198:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 200:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 202:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  27              		.loc 1 213 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 214:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  32              		.loc 1 216 0
  33 0000 364B     		ldr	r3, .L16
 213:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  34              		.loc 1 213 0
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 8
  37              		.loc 1 216 0
  38 0004 1A68     		ldr	r2, [r3]
  39 0006 42F00102 		orr	r2, r2, #1
  40 000a 1A60     		str	r2, [r3]
 217:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  41              		.loc 1 220 0
  42 000c 5968     		ldr	r1, [r3, #4]
  43 000e 344A     		ldr	r2, .L16+4
  44 0010 0A40     		ands	r2, r2, r1
  45 0012 5A60     		str	r2, [r3, #4]
 221:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  46              		.loc 1 226 0
  47 0014 1A68     		ldr	r2, [r3]
  48 0016 22F08472 		bic	r2, r2, #17301504
  49 001a 22F48032 		bic	r2, r2, #65536
  50 001e 1A60     		str	r2, [r3]
 227:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  51              		.loc 1 229 0
  52 0020 1A68     		ldr	r2, [r3]
  53 0022 22F48022 		bic	r2, r2, #262144
  54 0026 1A60     		str	r2, [r3]
 230:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  55              		.loc 1 232 0
  56 0028 5A68     		ldr	r2, [r3, #4]
  57 002a 22F4FE02 		bic	r2, r2, #8323072
  58 002e 5A60     		str	r2, [r3, #4]
 233:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
  59              		.loc 1 251 0
  60 0030 4FF41F02 		mov	r2, #10420224
  61 0034 9A60     		str	r2, [r3, #8]
  62              	.LBB8:
  63              	.LBB9:
  64              	.LBB10:
 252:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 263:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 305:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 362:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 369:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 387:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 390:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 419:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 420:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 429:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 433:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 444:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 447:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 472:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 504:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 539:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 561:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  65              		.loc 1 581 0
  66 0036 0022     		movs	r2, #0
  67 0038 0092     		str	r2, [sp]
  68 003a 0192     		str	r2, [sp, #4]
 582:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  69              		.loc 1 585 0
  70 003c 1A68     		ldr	r2, [r3]
  71 003e 42F48032 		orr	r2, r2, #65536
  72 0042 1A60     		str	r2, [r3]
  73              	.L3:
 586:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 589:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  74              		.loc 1 590 0
  75 0044 1A68     		ldr	r2, [r3]
  76 0046 02F40032 		and	r2, r2, #131072
  77 004a 0192     		str	r2, [sp, #4]
 591:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
  78              		.loc 1 591 0
  79 004c 009A     		ldr	r2, [sp]
  80 004e 0132     		adds	r2, r2, #1
  81 0050 0092     		str	r2, [sp]
 592:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  82              		.loc 1 592 0
  83 0052 019A     		ldr	r2, [sp, #4]
  84 0054 1AB9     		cbnz	r2, .L2
  85 0056 009A     		ldr	r2, [sp]
  86 0058 B2F5A06F 		cmp	r2, #1280
  87 005c F2D1     		bne	.L3
  88              	.L2:
 593:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  89              		.loc 1 594 0
  90 005e 1A68     		ldr	r2, [r3]
  91 0060 12F40032 		ands	r2, r2, #131072
 595:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 596:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
  92              		.loc 1 596 0
  93 0064 18BF     		it	ne
  94 0066 0122     		movne	r2, #1
 597:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
  95              		.loc 1 600 0
  96 0068 0192     		str	r2, [sp, #4]
 601:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
  97              		.loc 1 603 0
  98 006a 019A     		ldr	r2, [sp, #4]
  99 006c 012A     		cmp	r2, #1
 100 006e 05D0     		beq	.L6
 101              	.L9:
 102              	.LBE10:
 103              	.LBE9:
 104              	.LBE8:
 267:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 105              		.loc 1 267 0
 106 0070 1C4B     		ldr	r3, .L16+8
 107 0072 4FF00062 		mov	r2, #134217728
 108 0076 9A60     		str	r2, [r3, #8]
 269:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 109              		.loc 1 269 0
 110 0078 02B0     		add	sp, sp, #8
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 0
 113              		@ sp needed
 114 007a 7047     		bx	lr
 115              	.L6:
 116              		.cfi_restore_state
 117              	.LBB13:
 118              	.LBB12:
 119              	.LBB11:
 604:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 120              		.loc 1 607 0
 121 007c 1A4A     		ldr	r2, .L16+12
 122 007e 1168     		ldr	r1, [r2]
 123 0080 41F01001 		orr	r1, r1, #16
 124 0084 1160     		str	r1, [r2]
 608:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 125              		.loc 1 610 0
 126 0086 1168     		ldr	r1, [r2]
 127 0088 21F00301 		bic	r1, r1, #3
 128 008c 1160     		str	r1, [r2]
 611:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 129              		.loc 1 611 0
 130 008e 1168     		ldr	r1, [r2]
 131 0090 1160     		str	r1, [r2]
 612:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 614:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 132              		.loc 1 615 0
 133 0092 5A68     		ldr	r2, [r3, #4]
 134 0094 5A60     		str	r2, [r3, #4]
 616:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 135              		.loc 1 618 0
 136 0096 5A68     		ldr	r2, [r3, #4]
 137 0098 5A60     		str	r2, [r3, #4]
 619:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 138              		.loc 1 621 0
 139 009a 5A68     		ldr	r2, [r3, #4]
 140 009c 5A60     		str	r2, [r3, #4]
 622:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 643:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 141              		.loc 1 649 0
 142 009e 5A68     		ldr	r2, [r3, #4]
 143 00a0 22F47C12 		bic	r2, r2, #4128768
 144 00a4 5A60     		str	r2, [r3, #4]
 650:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 145              		.loc 1 650 0
 146 00a6 5A68     		ldr	r2, [r3, #4]
 147 00a8 42F49812 		orr	r2, r2, #1245184
 148 00ac 5A60     		str	r2, [r3, #4]
 651:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 653:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 149              		.loc 1 654 0
 150 00ae 1A68     		ldr	r2, [r3]
 151 00b0 42F08072 		orr	r2, r2, #16777216
 152 00b4 1A60     		str	r2, [r3]
 153              	.L7:
 655:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 154              		.loc 1 657 0
 155 00b6 1968     		ldr	r1, [r3]
 156 00b8 084A     		ldr	r2, .L16
 157 00ba 8901     		lsls	r1, r1, #6
 158 00bc FBD5     		bpl	.L7
 658:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 660:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 159              		.loc 1 662 0
 160 00be 5168     		ldr	r1, [r2, #4]
 161 00c0 21F00301 		bic	r1, r1, #3
 162 00c4 5160     		str	r1, [r2, #4]
 663:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 163              		.loc 1 663 0
 164 00c6 5168     		ldr	r1, [r2, #4]
 165 00c8 41F00201 		orr	r1, r1, #2
 166 00cc 5160     		str	r1, [r2, #4]
 167              	.L8:
 664:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 168              		.loc 1 666 0
 169 00ce 5A68     		ldr	r2, [r3, #4]
 170 00d0 02F00C02 		and	r2, r2, #12
 171 00d4 082A     		cmp	r2, #8
 172 00d6 FAD1     		bne	.L8
 173 00d8 CAE7     		b	.L9
 174              	.L17:
 175 00da 00BF     		.align	2
 176              	.L16:
 177 00dc 00100240 		.word	1073876992
 178 00e0 0000FFF8 		.word	-117506048
 179 00e4 00ED00E0 		.word	-536810240
 180 00e8 00200240 		.word	1073881088
 181              	.LBE11:
 182              	.LBE12:
 183              	.LBE13:
 184              		.cfi_endproc
 185              	.LFE29:
 187              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 188              		.align	1
 189              		.global	SystemCoreClockUpdate
 190              		.thumb
 191              		.thumb_func
 193              	SystemCoreClockUpdate:
 194              	.LFB30:
 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 195              		.loc 1 307 0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 200              	.LVL0:
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 201              		.loc 1 319 0
 202 0000 114A     		ldr	r2, .L29
 203 0002 124B     		ldr	r3, .L29+4
 204 0004 5168     		ldr	r1, [r2, #4]
 205              	.LVL1:
 206 0006 01F00C01 		and	r1, r1, #12
 207              	.LVL2:
 321:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 208              		.loc 1 321 0
 209 000a 0429     		cmp	r1, #4
 210 000c 01D0     		beq	.L20
 211 000e 0829     		cmp	r1, #8
 212 0010 01D0     		beq	.L21
 213              	.L20:
 327:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 214              		.loc 1 327 0
 215 0012 0F49     		ldr	r1, .L29+8
 216              	.LVL3:
 217 0014 0EE0     		b	.L26
 218              	.LVL4:
 219              	.L21:
 332:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 220              		.loc 1 332 0
 221 0016 5168     		ldr	r1, [r2, #4]
 222              	.LVL5:
 333:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 223              		.loc 1 333 0
 224 0018 5068     		ldr	r0, [r2, #4]
 225              	.LVL6:
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 226              		.loc 1 336 0
 227 001a C1F38341 		ubfx	r1, r1, #18, #4
 228              	.LVL7:
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 229              		.loc 1 338 0
 230 001e C003     		lsls	r0, r0, #15
 231              	.LVL8:
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 232              		.loc 1 336 0
 233 0020 01F10201 		add	r1, r1, #2
 234              	.LVL9:
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 235              		.loc 1 338 0
 236 0024 02D5     		bpl	.L28
 351:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 237              		.loc 1 351 0
 238 0026 5068     		ldr	r0, [r2, #4]
 239 0028 8003     		lsls	r0, r0, #14
 240 002a 01D5     		bpl	.L25
 241              	.L28:
 353:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 242              		.loc 1 353 0
 243 002c 0948     		ldr	r0, .L29+12
 244 002e 00E0     		b	.L27
 245              	.L25:
 357:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 246              		.loc 1 357 0
 247 0030 0748     		ldr	r0, .L29+8
 248              	.L27:
 249 0032 4143     		muls	r1, r0, r1
 250              	.LVL10:
 251              	.L26:
 252 0034 1960     		str	r1, [r3]
 409:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 253              		.loc 1 409 0
 254 0036 5268     		ldr	r2, [r2, #4]
 255 0038 0749     		ldr	r1, .L29+16
 256 003a C2F30312 		ubfx	r2, r2, #4, #4
 257 003e 895C     		ldrb	r1, [r1, r2]	@ zero_extendqisi2
 258              	.LVL11:
 411:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 259              		.loc 1 411 0
 260 0040 1A68     		ldr	r2, [r3]
 261 0042 CA40     		lsrs	r2, r2, r1
 262 0044 1A60     		str	r2, [r3]
 263 0046 7047     		bx	lr
 264              	.L30:
 265              		.align	2
 266              	.L29:
 267 0048 00100240 		.word	1073876992
 268 004c 00000000 		.word	.LANCHOR0
 269 0050 00127A00 		.word	8000000
 270 0054 00093D00 		.word	4000000
 271 0058 00000000 		.word	.LANCHOR1
 272              		.cfi_endproc
 273              	.LFE30:
 275              		.global	AHBPrescTable
 276              		.global	SystemCoreClock
 277              		.section	.data.AHBPrescTable,"aw",%progbits
 278              		.set	.LANCHOR1,. + 0
 281              	AHBPrescTable:
 282 0000 00       		.byte	0
 283 0001 00       		.byte	0
 284 0002 00       		.byte	0
 285 0003 00       		.byte	0
 286 0004 00       		.byte	0
 287 0005 00       		.byte	0
 288 0006 00       		.byte	0
 289 0007 00       		.byte	0
 290 0008 01       		.byte	1
 291 0009 02       		.byte	2
 292 000a 03       		.byte	3
 293 000b 04       		.byte	4
 294 000c 06       		.byte	6
 295 000d 07       		.byte	7
 296 000e 08       		.byte	8
 297 000f 09       		.byte	9
 298              		.section	.data.SystemCoreClock,"aw",%progbits
 299              		.align	2
 300              		.set	.LANCHOR0,. + 0
 303              	SystemCoreClock:
 304 0000 00366E01 		.word	24000000
 305              		.text
 306              	.Letext0:
 307              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 308              		.file 3 "/usr/include/newlib/stdint.h"
 309              		.file 4 "./Libraries/CMSIS/CM3/CoreSupport/core_cm3.h"
 310              		.file 5 "Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
     /tmp/ccXQvE86.s:19     .text.SystemInit:00000000 $t
     /tmp/ccXQvE86.s:24     .text.SystemInit:00000000 SystemInit
     /tmp/ccXQvE86.s:177    .text.SystemInit:000000dc $d
     /tmp/ccXQvE86.s:188    .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccXQvE86.s:193    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccXQvE86.s:267    .text.SystemCoreClockUpdate:00000048 $d
     /tmp/ccXQvE86.s:281    .data.AHBPrescTable:00000000 AHBPrescTable
     /tmp/ccXQvE86.s:303    .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccXQvE86.s:299    .data.SystemCoreClock:00000000 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
