C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\synwork\Counter_impl1_comp.srs"  -hdllog  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\synlog\Counter_impl1_compiler.srr"  -encrypt  -mp  1  -verification_mode 0  -verilog  -prodtype  synplify_pro  -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started"  -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\"  -I C:\lscc\diamond\3.12\synpbase\lib   -sysv  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fsysv "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\Counter.v"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\synwork\Counter_impl1_comp.srs" -hdllog "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\synlog\Counter_impl1_compiler.srr" -encrypt -mp 1 -verification_mode 0 -verilog -prodtype synplify_pro -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started" -I "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\" -I ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -sysv -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\impl1\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fsysv "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\01 - Getting Started\Counter.v" -jobname "compiler"
rc:0 success:1 runtime:2
file:..\synwork\Counter_impl1_comp.srs|io:o|time:1651159051|size:1523|exec:0|csum:
file:..\synlog\Counter_impl1_compiler.srr|io:o|time:1651159051|size:4998|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1603992054|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603992054|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:.\-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:..\..\Counter.v|io:i|time:1651158639|size:202|exec:0|csum:B2B79763CAC86A1A1EEFE22A483F1B37
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1603991922|size:5736448|exec:1|csum:F3379711CDC83CA310869A1D9BD9BABE
