# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../procesor.gen/sources_1/ip/ALU_plus/sim/ALU_plus.vhd" \

# Do not sort compile order
nosort
