#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239916c8420 .scope module, "ALU" "ALU" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "ALU_OPERATION";
    .port_info 3 /OUTPUT 32 "RESULT";
o00000239916cb708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000023991720ad0_0 .net "ALU_OPERATION", 4 0, o00000239916cb708;  0 drivers
o00000239916caf28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000239917200d0_0 .net "DATA1", 31 0, o00000239916caf28;  0 drivers
o00000239916caf58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023991720fd0_0 .net "DATA2", 31 0, o00000239916caf58;  0 drivers
v0000023991721a70_0 .var "RESULT", 31 0;
v0000023991721890_0 .net "addOut", 31 0, v00000239916b02f0_0;  1 drivers
v0000023991721570_0 .net "andOut", 31 0, v00000239916b0070_0;  1 drivers
v0000023991720710_0 .net "arithmetic_shift_right_out", 31 0, L_00000239917217f0;  1 drivers
v0000023991721bb0_0 .net "left_shift_out", 31 0, v00000239916b0110_0;  1 drivers
v0000023991720b70_0 .net "logical_shift_right_out", 31 0, L_0000023991721750;  1 drivers
v0000023991720990_0 .net "orOut", 31 0, v00000239916af670_0;  1 drivers
v0000023991721c50_0 .net "set_less_than_out", 31 0, v00000239916af850_0;  1 drivers
v00000239917219d0_0 .net "set_less_than_unsigned_out", 31 0, v00000239916b0390_0;  1 drivers
v0000023991721b10_0 .net "subOut", 31 0, v00000239917216b0_0;  1 drivers
v00000239917203f0_0 .net "xor_out", 31 0, L_00000239916c3e50;  1 drivers
E_00000239916aee50/0 .event anyedge, v0000023991720ad0_0, v00000239916b0070_0, v00000239916af670_0, v00000239916b02f0_0;
E_00000239916aee50/1 .event anyedge, v00000239917216b0_0, v00000239916b0110_0, v00000239916af850_0, v00000239916b0390_0;
E_00000239916aee50/2 .event anyedge, v00000239917214d0_0, v00000239916b04d0_0, v00000239916afa30_0;
E_00000239916aee50 .event/or E_00000239916aee50/0, E_00000239916aee50/1, E_00000239916aee50/2;
S_00000239916c85b0 .scope module, "add_1" "add_1" 2 13, 2 43 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "addOut";
v00000239916aff30_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916af7b0_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916b02f0_0 .var "addOut", 31 0;
E_00000239916aefd0 .event anyedge, v00000239916af7b0_0, v00000239916aff30_0;
S_00000239916ca170 .scope module, "and_1" "and_1" 2 11, 2 63 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "andOut";
v00000239916afdf0_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916afad0_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916b0070_0 .var "andOut", 31 0;
S_00000239916ca300 .scope module, "left_shift" "left_shift" 2 15, 2 83 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "left_shift_out";
v00000239916b0570_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916affd0_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916b0110_0 .var "left_shift_out", 31 0;
S_00000239916ca6a0 .scope module, "or_1" "or_1" 2 14, 2 73 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "orOut";
v00000239916b01b0_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916b0250_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916af670_0 .var "orOut", 31 0;
S_00000239916ca830 .scope module, "set_less_than" "set_less_than" 2 16, 2 95 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_out";
v00000239916b0430_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916afcb0_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916af850_0 .var "set_less_than_out", 31 0;
S_00000239916c4640 .scope module, "set_less_than_unsigned" "set_less_than_unsigned" 2 17, 2 111 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_unsigned_out";
v00000239916af710_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916af8f0_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916b0390_0 .var "set_less_than_unsigned_out", 31 0;
S_00000239916c47d0 .scope module, "shift_right_arithmetic" "shift_right_arithmetic" 2 20, 2 146 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "arithmetic_shift_right_out";
v00000239916afb70_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916af990_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916afa30_0 .net "arithmetic_shift_right_out", 31 0, L_00000239917217f0;  alias, 1 drivers
L_00000239917217f0 .shift/rs 32, o00000239916caf28, o00000239916caf58;
S_00000239916bf4e0 .scope module, "shift_right_logical" "shift_right_logical" 2 19, 2 136 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "logical_shift_right_out";
v00000239916afc10_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v00000239916afd50_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239916b04d0_0 .net "logical_shift_right_out", 31 0, L_0000023991721750;  alias, 1 drivers
L_0000023991721750 .shift/r 32, o00000239916caf28, o00000239916caf58;
S_00000239916bf670 .scope module, "sub_1" "sub_1" 2 12, 2 53 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "subOut";
v0000023991721430_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v0000023991720490_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239917216b0_0 .var "subOut", 31 0;
S_00000239916bfe20 .scope module, "xor_1" "xor_module" 2 18, 2 126 0, S_00000239916c8420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "xor_out";
L_00000239916c3e50 .functor XOR 32, o00000239916caf28, o00000239916caf58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023991720170_0 .net "DATA1", 31 0, o00000239916caf28;  alias, 0 drivers
v0000023991720d50_0 .net "DATA2", 31 0, o00000239916caf58;  alias, 0 drivers
v00000239917214d0_0 .net "xor_out", 31 0, L_00000239916c3e50;  alias, 1 drivers
    .scope S_00000239916ca170;
T_0 ;
    %wait E_00000239916aefd0;
    %delay 1, 0;
    %load/vec4 v00000239916afdf0_0;
    %load/vec4 v00000239916afad0_0;
    %and;
    %store/vec4 v00000239916b0070_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000239916bf670;
T_1 ;
    %wait E_00000239916aefd0;
    %delay 2, 0;
    %load/vec4 v0000023991721430_0;
    %load/vec4 v0000023991720490_0;
    %sub;
    %store/vec4 v00000239917216b0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000239916c85b0;
T_2 ;
    %wait E_00000239916aefd0;
    %delay 1, 0;
    %load/vec4 v00000239916aff30_0;
    %load/vec4 v00000239916af7b0_0;
    %add;
    %store/vec4 v00000239916b02f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000239916ca6a0;
T_3 ;
    %wait E_00000239916aefd0;
    %delay 1, 0;
    %load/vec4 v00000239916b01b0_0;
    %load/vec4 v00000239916b0250_0;
    %or;
    %store/vec4 v00000239916af670_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000239916ca300;
T_4 ;
    %wait E_00000239916aefd0;
    %delay 1, 0;
    %load/vec4 v00000239916b0570_0;
    %ix/getv 4, v00000239916affd0_0;
    %shiftl 4;
    %store/vec4 v00000239916b0110_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000239916ca830;
T_5 ;
    %wait E_00000239916aefd0;
    %delay 1, 0;
    %load/vec4 v00000239916b0430_0;
    %load/vec4 v00000239916afcb0_0;
    %cmp/s;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000239916af850_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239916af850_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000239916c4640;
T_6 ;
    %wait E_00000239916aefd0;
    %delay 1, 0;
    %load/vec4 v00000239916af710_0;
    %load/vec4 v00000239916af8f0_0;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000239916b0390_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239916b0390_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000239916c8420;
T_7 ;
    %wait E_00000239916aee50;
    %load/vec4 v0000023991720ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0000023991721570_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0000023991720990_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0000023991721890_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0000023991721b10_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0000023991721bb0_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0000023991721c50_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v00000239917219d0_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v00000239917203f0_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0000023991720b70_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000023991720710_0;
    %store/vec4 v0000023991721a70_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
