# Processsor relevant article collection
处理器相关文集

<br />

## 关于各种处理器的高性能计算与嵌入式系统相关资料

- [数字芯片是怎样设计出来的？](https://www.toutiao.com/article/7169008826468188679/)
- [为什么单颗裸芯被称为die?](https://www.toutiao.com/article/7327482006542484020/)
- [一文读懂APU/BPU/CPU/DPU/EPU/FPU/GPU等处理器](http://www.eefocus.com/mcu-dsp/391017)
- [学习笔记丨《图解系统》](https://www.toutiao.com/article/7279780057982206479/)
- [多核 CPU 和多个 CPU 有何区别？](https://www.toutiao.com/a6700442139270054408/)
- [CPU、GPU、FPGA、ASIC芯片的对比](https://www.toutiao.com/i6658175328411714061/)
- [收藏：AI芯片基础知识（2025）](https://mp.weixin.qq.com/s/YoJHG8j9N_xDV3JT7fqFYQ)
- [一颗新芯片，颠覆CPU和GPU](https://www.toutiao.com/article/7431581160754446863/)
- [AI实验室：CPU、GPU、TPU 和 NPU的发展历程和区别](https://zhuanlan.zhihu.com/p/670414115)（其中有对“**脉动**”的介绍：“脉动阵列,有时候也叫做脉动架构, 英文名 ***Systolic Array***”）
- [DSA AI芯片，相对于GPGPU，究竟有多大的能效优势？主要是从哪些方面提高了能效？](https://zhuanlan.zhihu.com/p/457265026)
- [An in-depth look at Google’s first Tensor Processing Unit (TPU)](https://cloud.google.com/blog/products/ai-machine-learning/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu)
- [探索高通骁龙处理器中的Hexagon NPU架构](https://www.toutiao.com/article/7293000269498434089/)
- [NPU开发指南-加速器架构的设计空间探索](https://www.cnblogs.com/wujianming-110117/p/17698409.html)
- [初创芯片企业篇：Tenstorrent的产品与技术](https://mp.weixin.qq.com/s?__biz=MzI0MTQ3NTM0OA==&mid=2247489645&idx=2&sn=534971e4c77d91ede5191f5ec7f63a4b)
- [未来芯片或将走向神经拟态计算](https://www.toutiao.com/article/7429655519792480808/)
- [深度解读苹果M1芯片](https://mp.weixin.qq.com/s?__biz=Mzg2NDgzNTQ4MA==&mid=2247656339&idx=2&sn=efa51ff660ccfc909a085c7df423eba5)
- [Apple M1 Max功耗分析与探讨](https://mp.weixin.qq.com/s?__biz=MzUyMTg4NzUwMA==&mid=2247483675&idx=1&sn=5861ba23437b81e97a05863276c72a05)
- [将Linux移植到M1 Mac真的太难了](https://csdnnews.blog.csdn.net/article/details/115364836)
- [Open-source, multi-ISA binary-translation.](https://binary-translation-alliance.org/)
- [一篇详解ARM Cortex-A9处理器相关介绍](https://www.toutiao.com/article/7098955814320587300/)
- [X86，你了解多少？](https://www.toutiao.com/i6946365448938127904/)
- [深入理解MCU启动原理](https://www.toutiao.com/article/7282659068987113999/)
- [一则轶事：对更快的系统调用陷阱的追求](https://www.toutiao.com/i7056937402165674507/)
- [Google深度揭秘TPU：一文看懂原理，以及为何碾压GPU](https://www.toutiao.com/i6419483969682670081/)
- [性能之殇：从冯·诺依曼瓶颈谈起](https://zhuanlan.zhihu.com/p/52721155)
- [面试官问：高并发下，你都怎么选择最优的线程数？](https://www.toutiao.com/a6829183334719947277/)
- [Memory Footprints](https://www.pcmag.com/encyclopedia/term/memory-footprint)
- [彻底搞懂 IO 底层原理](https://www.toutiao.com/i6901537900752585228/)
- [CPU 伪共享是如何发生的？又该如何避免？](https://www.toutiao.com/article/7268439651449405986/)
- [CPU怎么保证内存访问冲突？一致性？](https://www.toutiao.com/a6748042646326870541/)
- [访问任意数组元素的性能相同？抛开Cache谈性能就是耍流氓](https://www.toutiao.com/a6821051726448034315/)
- [阿里P8说要搞懂volatile 关键字，就靠这 26 张图](https://www.toutiao.com/i6898303659269145102/)
- [linux下C++多线程并发之原子操作与无锁编程](https://www.toutiao.com/i6839967822085358092/)
- [如何利用CAS技术实现无锁队列](https://www.toutiao.com/i6939798423780508174/)
- [并发原理系列二：浅论Lock 与X86 Cache 一致性](https://www.toutiao.com/a6815374276636443148/)
- [解密Linux内核神器：内存屏障的秘密功效与应用方法](https://www.toutiao.com/article/7249661344411173428/)
- [cache coherence和memory consistency](https://mp.weixin.qq.com/s?__biz=MzU3NDA1NDY0Ng==&mid=2247484035&idx=1&sn=2d29cd26f4cf52b97cccb6cf53033341)
- [计算机的Cache和Memory访问时Write-back，Write-through及write allocate的区别](https://www.cnblogs.com/guojingdeyuan/p/7626983.html)
- [Understanding write-through, write-around and write-back caching (with Python)](https://shahriar.svbtle.com/Understanding-writethrough-writearound-and-writeback-caching-with-python)
- [深入理解cache对写好代码至关重要](https://www.bilibili.com/read/cv24462455/)
- [cache中的invalidate和clean](https://zhuanlan.zhihu.com/p/515450647)
- [Cache替换策略之tree-PLRU](https://zhuanlan.zhihu.com/p/516582856)
- [TLB: Translation-lookaside buffer](http://www.biscuitos.cn/blog/TLB/)
- [内存是怎么映射到物理地址空间的？内存是连续分布的吗？](https://www.toutiao.com/a6699406470699549195/)
- [彻底搞懂虚拟内存，虚拟地址，虚拟地址空间](https://www.toutiao.com/article/6952760982372385317/)
- [虚拟地址翻译物理地址的流程终于搞懂了~](https://mp.weixin.qq.com/s/Sn6VzXIxmPWlbHu5k2tvaQ)
- [从内核小白到大神——图形驱动基础](https://zhuanlan.zhihu.com/p/555899819)
- [内存系列学习（一）：万字长文带你搞定MMU&TLB&TWU](https://zhuanlan.zhihu.com/p/650956048)
- [malloc 背后的虚拟内存 和 malloc实现原理](https://www.toutiao.com/article/7249649334319448628/)
- [ARMv8 内存系统学习笔记](https://www.toutiao.com/article/7275141440156582452/)
- [AMD/Intel/Nvidia加速推进Resizable BAR落地 游戏性能提升5-10%](https://www.toutiao.com/i6928553413164663309/)
- [圖解RAM結構與原理，系統記憶體的Channel、Chip與Bank](https://www.techbang.com/posts/18381-from-the-channel-to-address-computer-main-memory-structures-to-understand?fbclid=IwAR0yj1dCTZmi0FpYLDV6BfwEj11iVtLMtIHq1bdep7CtH9V6YzFhliU6tK4)
- [Content-addressable memory (**CAM**)](https://en.wikipedia.org/wiki/Content-addressable_memory)
- [1.3：从芯片说起~自己动手做RAM](https://www.toutiao.com/i7049233754413400579/)
- [1.4：从芯片说起~自己动手做ALU](https://www.toutiao.com/i7050281617067147806/)
- [1.5：从芯片说起~自己设计指令](https://www.toutiao.com/i7051383108465181215/)
- [1.6：从芯片说起~完成你的第一个芯片](https://www.toutiao.com/i7051454906619937294/)
- [Algorithms for Modern Hardware](https://en.algorithmica.org/hpc/)
- [现代存储非常快，但是API很糟糕](https://www.toutiao.com/i6899573862590054926/)
- [剖析内存中的程序之秘](https://www.toutiao.com/i6513516605794681347/)
- [NVMe探索](https://www.toutiao.com/a6869199858436145668/)
- [DirectStorage is coming to PC](https://devblogs.microsoft.com/directx/directstorage-is-coming-to-pc/)
- [极致优化 SSD 并行读调度](https://www.toutiao.com/article/7278486952729444918/)
- [Microsoft NUMA Support](https://docs.microsoft.com/en-us/windows/win32/procthread/numa-support)
- [AMD Rome – is it for real? Architecture and initial HPC performance](https://www.dell.com/support/article/zh-cn/sln319015/amd-rome-is-it-for-real-architecture-and-initial-hpc-performance)
- [线程模型Reactor/Proactor的区别](https://www.toutiao.com/i6902028903288717835/)
- [GPFS并行文件系统原理解析](https://www.toutiao.com/i6902319855127609867/)
- [最全总结！嵌入式系统知识和接口技术](https://www.toutiao.com/i6751313894649643533/)
- [嵌入式开发中那些需要了解的硬件](https://www.toutiao.com/i6729372412858597902/)
- [Arm Cortex-M低功耗模式基础](https://www.toutiao.com/a6690433824859357709)
- [干货分享之ESXi CPU调度机制和原理](https://www.toutiao.com/article/7245537321754378786/)
- [CPU硬件辅助虚拟化技术](https://www.toutiao.com/i6768263764224508428/)
- [QEMU KVM学习笔记](https://github.com/yifengyou/learn-kvm)
- [英特尔漏洞门原理解析，保护模式是如何失效的？](https://www.toutiao.com/i6509335383929520648/)
- [走进栈溢出](https://blog.csdn.net/weixin_41185953/article/details/104855669)
- [初探ROP](https://blog.csdn.net/weixin_41185953/article/details/104901494)
- [再探ROP(上)](https://blog.csdn.net/weixin_41185953/article/details/105364797)
- [初探利用angr进行漏洞挖掘（上）](https://www.toutiao.com/a6800737709552828942/)
- [成功率95%以上，Arm TIKTAG推测执行攻击曝光：影响Linux/Chrome](https://www.toutiao.com/article/7381726763715510794/)
- [一个基于汇编的中心重定向框架](https://mp.weixin.qq.com/s?__biz=MzA5NzMwODI0MA==&mid=2647766644&idx=1&sn=134c8defba961c7573595bf7b2161bc6)
- [干货！嵌入式系统“四个地址”，划重点！](https://haokan.baidu.com/v?pd=wisenatural&vid=15776113190438521718)
- [掌握SPI和I2C总线协议心得，调试起来果然方便多了......](https://www.toutiao.com/a6762391966253613582/)
- [一文读懂STM32芯片总线系统结构](https://www.toutiao.com/article/7254553014319448611/)
- [AMBA_AXI总线详解](https://www.toutiao.com/i7048938792522105380/)
- [一文读懂GPU 通信之PCIe](https://mp.weixin.qq.com/s?__biz=MzkwOTU5ODU3MQ==&mid=2247484481&idx=1&sn=cc5fdc95152804142ad3d84a5f217e2c)
- [GPMC并口如何实现“小数据-低时延，大数据-高带宽”](https://www.toutiao.com/article/7284641738500178495/)
- [正确理解 Thunderbolt 3 带宽与协议拓扑](https://www.toutiao.com/a6819563018888675854/)
- [Multiplexer \(MUX\)](https://en.wikichip.org/wiki/multiplexer)
- [MUX多路选择器（Multiplexer）](https://zhuanlan.zhihu.com/p/639316069)
- [多路分配器（解复用器）Demultiplexer 的类型分析](https://blog.csdn.net/qq_41657005/article/details/119743210)
- [锁存器Latch和触发器Flip-flop的区别](https://blog.csdn.net/edward_zcl/article/details/89248916)
- [基于忆阻器的存算一体单芯片算力可能高达1POPs](https://www.leiphone.com/news/202008/SHclogrCqLGhkaWb.html)
- [寄存器 SRAM DRAM存储单元区别](https://blog.csdn.net/qq_45683435/article/details/103179091)
- [寄存器，SRAM, DRAM, 熔丝OTP，EPROM，EEPROM简介](https://zhuanlan.zhihu.com/p/463610694)
- [浅析FPGA中的RAM、ROM、CAM、SRAM、DRAM、FLASH](https://zhuanlan.zhihu.com/p/563184725)
- [一文读懂DDR内存基础知识](https://mp.weixin.qq.com/s?__biz=MzIwNTUxNDgwNg==&mid=2247491063&idx=1&sn=ef190fc63e99ca9895a287a67a70833a)
- [GDDR7大战：谁将成为下一代显卡霸主？](https://www.toutiao.com/article/7379192064849822243/)
- [Xilinx BRAM IP介绍](https://blog.csdn.net/qq_40268672/article/details/124510822)
- [DRAMsim3](https://github.com/umd-memsys/DRAMsim3)（本仓库的 **docs** 目录中有附带的相关文档）
- [AI时代炙手可热的香饽饽，科技巨头都在抢的 **HBM** 到底是什么？](https://www.toutiao.com/article/7272308855969792531/)
- [3D动画揭秘CPU是如何工作的](https://www.toutiao.com/video/7258212224236421647/)
- [3D动画揭秘电脑内存的详细工作原理](https://www.toutiao.com/video/7260069050078724643/)
- [三维动画讲解，芯片是如何制造的，几百亿个晶体管是怎么安装的](https://www.toutiao.com/video/7370252335542764069/)
- [从一辆小车开始你的机器人爱好之旅（上）](https://www.toutiao.com/a6818401220323967500/)
- [ESP32 Xtensa\(HIFI4/HIFI5\) 处理器架构总结](https://blog.csdn.net/tugouxp/article/details/113816681)
- [Intel微处理器Uncore架构简介](https://mp.weixin.qq.com/s?__biz=MzU4MDgyNTAyMw==&mid=2247486682&idx=1&sn=08ebf6afba89b77a821c4cee53a4d382)
- [英特尔®以太网控制器E810介绍：面向5G核心网络](https://www.toutiao.com/a6870508665388925444/)
- [TLS 加速技术：Intel QuickAssist Technology（QAT）解决方案](https://www.toutiao.com/article/7234332484958306872/)
- [光学卷积处理芯片---自动驾驶高性能运算平台的福音？](https://www.toutiao.com/article/7249153468223635979/)
- [PCB 盘中孔是什么？PCB盘中孔工艺流程总结，图文结合，轻松搞定](https://www.toutiao.com/article/7259672991431475768/)
- [花30元，做了个可编程电流表，精度高，功能全！解析一下电路原理](https://www.toutiao.com/article/7278599994838401595/)
- [漫画版电路，电路板都生动了起来](https://www.toutiao.com/article/7291477143354196538/)
- [20种运放典型电路大全，总有一个用得上！](https://www.toutiao.com/article/7287172900066132537/)
- [20个电路能懂5个以上，足以证明你在电子行业混过！](https://www.toutiao.com/w/1781317639211017/)
- [边沿检测电路分析](https://www.toutiao.com/w/1780953700443136/)
- [电路中的GND，它的本质是什么？](https://www.toutiao.com/article/7303840126365729306/)
- [SystemC Tutorial](http://www.asic-world.com/systemc/tutorial.html)
- [基于IP核的FPGA设计方法是什么？](https://www.toutiao.com/article/7288630114198405693/)
- [用Verilog实现流水移位寄存器，请尽量不要使用“阻塞赋值”](https://www.toutiao.com/a6746164678080086531/)
- [Verilog学习笔记HDLBits——Multiplexers](https://blog.csdn.net/bigRr/article/details/125820169)
- [FPGA学习-边沿检测技术，通过边沿采样技术实现上升沿捕获](https://www.toutiao.com/article/7287039457591804471/)
- [扇出型封装结构可靠性试验方法及验证](https://www.toutiao.com/article/7284401507255042600/)
- [芯片验证需要围绕DUT做什么？](https://www.jianshu.com/p/a1b3a471e485)
- [FPGA开发设计中常用XILINX IP CORE的使用与仿真](https://www.toutiao.com/article/7284069288716108307/)
- [模拟IC设计原理图：逻辑电路是如何通过MOS管实现的](https://www.toutiao.com/article/7295652874917528098/)

<br />

## RISC-V 相关资料

- [RISC-V并不完美？](https://www.toutiao.com/i6903448502840459779/)
- [浅谈RISC-V指令集的基本指令格式和立即数操作](https://www.toutiao.com/i6731643373674824204/?group_id=6731643373674824204)
- [浅谈RISC-V指令集（二）- 整数计算指令](https://www.toutiao.com/i6734682667268178435/)
- [RISC-V中的条件分支指令详解](https://www.toutiao.com/a6736736394133111304/)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md)（**GOT**: [Global Offset Table](https://en.wikipedia.org/wiki/Global_Offset_Table)）
- [我们一起学RISC-V](https://www.toutiao.com/a6904432642612167172/)
- [我们一起学RISC-V——01-了解处理器和寄存器](https://www.toutiao.com/a6904491425560281604/)
- [我们一起学RISC-V——02-深入了解机器模式下的CSR](https://www.toutiao.com/a6905393723081867780/)
- [我们一起学RISC-V——03-特权指令，Reset和NMI](https://www.toutiao.com/a6905768922071564804/)
- [RISC-V Open Source Supervisor Binary Interface \(OpenSBI\)](https://github.com/riscv-software-src/opensbi)
- [中国芯片产业的一次底层突围，AI芯片创企勇挑RISC-V标准制定大梁](https://mp.weixin.qq.com/s?__biz=MjM5NTM4MTUyMg==&mid=2447909291&idx=1&sn=f613d97cd86a81342dce1605bcb3a1ee)
- [RISC-V Matrix Project](https://github.com/riscv-stc/riscv-matrix-project)

<br />

## ARM 处理器相关资料

- [ARMv8 - ARM](https://en.wikichip.org/wiki/arm/armv8)
- [arm/armv8.1](https://en.wikichip.org/wiki/arm/armv8.1)
- [Memory tagging extension (MTE, MemTag, ARMv8.5-MemTag)](https://en.wikichip.org/wiki/arm/mte)
- [Bringing Armv8.2 Instructions to Android Runtime](https://community.arm.com/developer/tools-software/oss-platforms/b/android-blog/posts/bringing-armv8-2-instructions-to-android-runtime)
- [ARM ISA Intrinsics](https://developer.arm.com/architectures/instruction-sets/intrinsics/)
- [Introduction to SVE](https://developer.arm.com/documentation/102476/0100)
- [Introducing the Scalable Matrix Extension for the Armv9-A Architecture](https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/scalable-matrix-extension-armv9-a-architecture)
- [干货：ARM架构代码移植实战分享](https://toutiao.io/posts/ay0cuht/preview)  请使用 **`crc32cb`**、**`crc32ch`**、**`crc32cw`**、**`crc32cx`** 取代x86的 **CRC32** 系列汇编指令，替换方法如表所示，并在编译时添加编译参数 **`-mcpu=generic+crc`**
- [Emulating x86 AES Intrinsics on ARMv8-A](https://blog.michaelbrase.com/2018/05/08/emulating-x86-aes-intrinsics-on-armv8-a/)
- [ARM MTE简介（Memory Tagging Extension）](https://www.toutiao.com/article/7120105520144482820/)
- [ARM’s Scalable Vector Extensions: A Critical Look at SVE2 For Integer Workloads](https://gist.github.com/zingaburga/805669eb891c820bd220418ee3f0d6bd)
- Query SVE Vector Length: [From Arm NEON to SVE](https://learn.arm.com/learning-paths/servers-and-cloud-computing/sve/sve_basics/)
- A good implementation for instruction Cache flush operation from [Dolphin](https://github.com/dolphin-emu/dolphin), contributed by the Mono project. See **`FlushIcache`** and **`FlushIcacheSection`** in [**Arm64Emitter.cpp**](https://github.com/dolphin-emu/dolphin/blob/098e2b3628fbb240ffd6c8124ee8cd729a522798/Source/Core/Common/Arm64Emitter.cpp)

<br />

## Intel 处理器相关资料

- [What is Intel Thread Director?](https://techedged.com/intel-thread-director/)
- [Code Sample: Intel® Deep Learning Boost New Deep Learning Instruction bfloat16 - Intrinsic Functions](https://www.intel.com/content/www/us/en/developer/articles/technical/intel-deep-learning-boost-new-instruction-bfloat16.html)
- [Tuning Guide for Deep Learning with Intel® AVX512 and Intel® Deep Learning Boost on 3rd Generation Intel® Xeon® Scalable Processors](https://www.intel.com/content/www/us/en/developer/articles/guide/deep-learning-with-avx512-and-dl-boost.html)
- [x86指令编码简述(机器码)](https://blog.csdn.net/xiao__1bai/article/details/126584837)（关于 **ModR/M** 可详细参考 vol2 文档，关于 **67H**、**66H** 这些前缀的详细情况，可搜索 vol1 文档。**ModR/M** 的组合顺序从高位到低位依次为：**Mod**，**REG =**，**R/M**；而 **SIB Byte** 的组合顺序从高位到低位依次为：**SS**，**Index**，**Base =**。此外，这里的 **REG =** 表示不包含在寻址操作数中的源/目的寄存器。）
- [X86 CPU的EFLAGS寄存器各个标识位](https://blog.csdn.net/jiary5201314/article/details/8487981)
- [Intel ADX](https://wikimili.com/en/Intel_ADX)

<br />

## 各个处理器架构ISA编程指南

- [Intel® 64 and IA-32 Architectures Software Developer Manuals](https://software.intel.com/en-us/articles/intel-sdm)
- [Intel® Threading Building Blocks Developer Guide](https://software.intel.com/en-us/tbb-user-guide)
- [Intel® oneAPI Toolkits](https://software.intel.com/content/www/us/en/develop/tools/oneapi.html)
- [AMD Developer Guides, Manuals & ISA Documents](https://developer.amd.com/resources/developer-guides-manuals/)
- [Intel BMI1](https://www.chessprogramming.org/BMI1)
- [MIPS Open™ Architecture](https://www.mipsopen.com/components-category/mips-open-architecture/)
- [Arm CPU Architecture](https://developer.arm.com/architectures/cpu-architecture)
- [RISC-V Specifications](https://riscv.org/specifications/)
- [Qualcomm® Kryo™ CPU](https://developer.qualcomm.com/sites/default/files/docs/adreno-gpu/snapdragon-game-toolkit/learn_guides.html)
- [Qualcomm® Hexagon™ DSP](https://developer.qualcomm.com/sites/default/files/docs/adreno-gpu/snapdragon-game-toolkit/learn_guides.html)
- [Broadcom BCM7218X](https://www.broadcom.com/products/broadband/set-top-box/bcm7218x)
- [Broadcom BCM49428](https://www.broadcom.com/products/wireless/wireless-lan-infrastructure/bcm49428)
- [arm KEIL 8051 Instruction Set Manual](http://www.keil.com/support/man/docs/is51/)
- [C8051F Series](https://www.silabs.com/support/resources.ct-data-sheets.ct-manuals.page=3)
- [HiFi 2 Audio Engine Instruction Set Architecture Reference Manua](https://wenku.baidu.com/view/3a9e44c3d5bbfd0a7956735c.html)
- [Cadence HiFi 3 DSP User Manual Page](https://www.manualslib.com/manual/1484529/Cadence-Hifi-3-Dsp.html)

<br />

## How does an operating system allocate physical memory and map it to the memory page?

An operating system (OS) allocates physical memory and maps it to memory pages using a process called "paging." Here's a simplified explanation of how it works:

### Memory Allocation and Paging Process

1. **Virtual Memory**: 
   - Each process running on an OS is given its own virtual memory space. This is an abstraction that makes it appear as if each process has access to a large, continuous block of memory, independent of other processes.

2. **Page Tables**: 
   - The OS maintains page tables for each process. A page table is a data structure used to map virtual addresses to physical addresses. It contains entries that translate virtual page numbers to physical frame numbers.

3. **Page Size**: 
   - Memory is divided into fixed-size blocks called pages (commonly 4KB each). Correspondingly, physical memory is divided into page frames, which are blocks of the same size as the pages.

4. **Page Allocation**: 
   - When a process needs memory, the OS allocates a certain number of pages. The OS then maps these virtual pages to physical page frames in RAM using the page table.

5. **Page Fault Handling**: 
   - If a process tries to access a page that is not currently mapped to a physical frame (a "page fault"), the OS will handle this by either allocating a new physical frame or bringing the required page from disk (swap space) into physical memory.

6. **Physical Memory Management**: 
   - The OS keeps track of free and used physical memory using data structures like free lists or bitmaps. When a page frame is no longer needed, it is marked as free and can be allocated to other processes.

7. **TLB (Translation Lookaside Buffer)**: 
   - To speed up the translation of virtual addresses to physical addresses, modern CPUs use a special cache called the TLB. The TLB stores recent page table entries to reduce the number of memory accesses needed for address translation.

### Simplified Example
Imagine the OS has a process that needs 12KB of memory. With a page size of 4KB, this would require three pages. The OS allocates three physical page frames from RAM and updates the page table of the process to map the virtual pages to these physical frames. When the process accesses memory, the virtual addresses are translated to physical addresses using the page table entries.

