# fpga_twins

throughput: 1 char per clock cycle

processing delay: 3 clock cycle

max clock freqency: 233MHz

======================
verilog test file: test_main.v

RTL: main.v

RTL: fifo.v
