Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  9 23:10:19 2023
| Host         : DESKTOP-TCOQGIP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 469 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.455        0.000                      0                 1285        0.060        0.000                      0                 1285        3.000        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          4.455        0.000                      0                 1285        0.135        0.000                      0                 1285        4.500        0.000                       0                   471  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        4.456        0.000                      0                 1285        0.135        0.000                      0                 1285        4.500        0.000                       0                   471  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          4.455        0.000                      0                 1285        0.060        0.000                      0                 1285  
clk_out1_sys_clk    clk_out1_sys_clk_1        4.455        0.000                      0                 1285        0.060        0.000                      0                 1285  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[6]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[12]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.072ns (21.329%)  route 3.954ns (78.671%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.751     4.729    udm_n_13
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y54          FDSE (Setup_fdse_C_S)       -0.373     9.216    LED_reg[13]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    clk_gen
    SLICE_X0Y55          FDSE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.367    udm/udm_controller/LED_OBUF[14]
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.045    -0.322 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm_n_17
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.877    -0.796    clk_gen
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.456    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.362    udm/udm_controller/in45[19]
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.317 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.120    -0.456    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.979%)  route 0.114ns (38.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X9Y62          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDSE (Prop_fdse_C_Q)         0.141    -0.451 f  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=22, routed)          0.114    -0.337    udm/udm_controller/tx_rdy
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  udm/udm_controller/tx_dout_bo[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/p_1_in[7]
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.458    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.547%)  route 0.115ns (35.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X10Y60         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.312    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/p_1_in[4]
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.120    -0.434    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.515%)  route 0.127ns (47.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.292    udm_bus\\.wdata[11]
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.059    -0.461    csr_elem_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.044%)  route 0.107ns (33.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.321    udm/uart_tx/tx_dout_bo[5]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    udm/uart_tx/databuf[5]
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121    -0.457    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.603    -0.561    udm/udm_controller/clk_out1
    SLICE_X7Y53          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=3, routed)           0.068    -0.366    udm_bus\\.wdata[3]
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.874    -0.799    clk_gen
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.000    -0.548    testmem_udm_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[10]/Q
                         net (fo=4, routed)           0.152    -0.267    udm_bus\\.wdata[10]
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070    -0.450    csr_elem_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.348    udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y64          FDSE (Hold_fdse_C_D)         0.091    -0.487    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.348    udm/uart_tx/in13[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/databuf[1]
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.091    -0.489    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y53      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y57      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y53      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y55      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      LED_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      LED_reg[14]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      LED_reg[15]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      reset_sync/reset_syncbuf_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      udm/uart_rx/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      udm/uart_rx/clk_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[6]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[12]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.072ns (21.329%)  route 3.954ns (78.671%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.751     4.729    udm_n_13
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X2Y54          FDSE (Setup_fdse_C_S)       -0.373     9.217    LED_reg[13]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.276    LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    clk_gen
    SLICE_X0Y55          FDSE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.367    udm/udm_controller/LED_OBUF[14]
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.045    -0.322 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm_n_17
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.877    -0.796    clk_gen
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.456    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.362    udm/udm_controller/in45[19]
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.317 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.120    -0.456    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.979%)  route 0.114ns (38.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X9Y62          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDSE (Prop_fdse_C_Q)         0.141    -0.451 f  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=22, routed)          0.114    -0.337    udm/udm_controller/tx_rdy
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  udm/udm_controller/tx_dout_bo[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/p_1_in[7]
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.458    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.547%)  route 0.115ns (35.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X10Y60         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.312    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/p_1_in[4]
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.120    -0.434    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.515%)  route 0.127ns (47.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.292    udm_bus\\.wdata[11]
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.059    -0.461    csr_elem_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.044%)  route 0.107ns (33.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.321    udm/uart_tx/tx_dout_bo[5]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    udm/uart_tx/databuf[5]
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121    -0.457    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.603    -0.561    udm/udm_controller/clk_out1
    SLICE_X7Y53          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=3, routed)           0.068    -0.366    udm_bus\\.wdata[3]
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.874    -0.799    clk_gen
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.000    -0.548    testmem_udm_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[10]/Q
                         net (fo=4, routed)           0.152    -0.267    udm_bus\\.wdata[10]
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070    -0.450    csr_elem_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.348    udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y64          FDSE (Hold_fdse_C_D)         0.091    -0.487    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.348    udm/uart_tx/in13[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/databuf[1]
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.091    -0.489    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y53      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y57      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y53      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y55      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/uart_rx/bitperiod_o_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/uart_rx/clk_counter_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      LED_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      LED_reg[14]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57      LED_reg[15]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      reset_sync/reset_syncbuf_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      LED_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      udm/uart_rx/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      udm/uart_rx/clk_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[6]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[12]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.072ns (21.329%)  route 3.954ns (78.671%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.751     4.729    udm_n_13
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y54          FDSE (Setup_fdse_C_S)       -0.373     9.216    LED_reg[13]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    clk_gen
    SLICE_X0Y55          FDSE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.367    udm/udm_controller/LED_OBUF[14]
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.045    -0.322 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm_n_17
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.877    -0.796    clk_gen
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.382    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.362    udm/udm_controller/in45[19]
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.317 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.120    -0.382    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.979%)  route 0.114ns (38.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X9Y62          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDSE (Prop_fdse_C_Q)         0.141    -0.451 f  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=22, routed)          0.114    -0.337    udm/udm_controller/tx_rdy
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  udm/udm_controller/tx_dout_bo[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/p_1_in[7]
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.384    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.547%)  route 0.115ns (35.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X10Y60         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.312    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/p_1_in[4]
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.120    -0.360    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.515%)  route 0.127ns (47.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.292    udm_bus\\.wdata[11]
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/C
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.059    -0.387    csr_elem_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.044%)  route 0.107ns (33.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.321    udm/uart_tx/tx_dout_bo[5]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    udm/uart_tx/databuf[5]
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121    -0.383    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.603    -0.561    udm/udm_controller/clk_out1
    SLICE_X7Y53          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=3, routed)           0.068    -0.366    udm_bus\\.wdata[3]
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.874    -0.799    clk_gen
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.000    -0.474    testmem_udm_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[10]/Q
                         net (fo=4, routed)           0.152    -0.267    udm_bus\\.wdata[10]
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/C
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070    -0.376    csr_elem_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.348    udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X9Y64          FDSE (Hold_fdse_C_D)         0.091    -0.413    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.348    udm/uart_tx/in13[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/databuf[1]
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.091    -0.415    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[2]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[6]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[6]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.072ns (20.950%)  route 4.045ns (79.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.842     4.820    udm_n_13
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y56          FDSE                                         r  LED_reg[9]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[12]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.072ns (20.963%)  route 4.042ns (79.037%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.838     4.817    udm_n_13
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X1Y56          FDSE                                         r  LED_reg[12]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.072ns (21.329%)  route 3.954ns (78.671%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.751     4.729    udm_n_13
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X2Y54          FDSE                                         r  LED_reg[13]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y54          FDSE (Setup_fdse_C_S)       -0.373     9.216    LED_reg[13]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[1]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[3]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.072ns (21.391%)  route 3.939ns (78.609%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.321    -0.296    udm/udm_controller/clk_out1
    SLICE_X6Y56          FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.393     0.097 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=3, routed)           0.732     0.829    udm/udm_controller/udm_bus\\.addr[19]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.097     0.926 r  udm/udm_controller/testmem_udm_wdata[31]_i_4/O
                         net (fo=1, routed)           0.278     1.204    udm/udm_controller/testmem_udm_wdata[31]_i_4_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.097     1.301 r  udm/udm_controller/testmem_udm_wdata[31]_i_3/O
                         net (fo=2, routed)           0.305     1.605    udm/udm_controller/testmem_udm_wdata[31]_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.097     1.702 r  udm/udm_controller/csr_rdata[15]_i_6/O
                         net (fo=3, routed)           0.476     2.178    udm/udm_controller/csr_rdata[15]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.097     2.275 f  udm/udm_controller/csr_elem_in[31]_i_6/O
                         net (fo=3, routed)           0.221     2.496    udm/udm_controller/csr_elem_in[31]_i_6_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.097     2.593 r  udm/udm_controller/csr_rdata[15]_i_4/O
                         net (fo=2, routed)           0.330     2.922    udm/udm_controller/csr_rdata[15]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.097     3.019 r  udm/udm_controller/LED[15]_i_4/O
                         net (fo=18, routed)          0.862     3.882    udm/udm_controller/bus_we_o_reg_1
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.097     3.979 r  udm/udm_controller/LED[15]_i_1/O
                         net (fo=32, routed)          0.736     4.715    udm_n_13
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         1.220     9.316    clk_gen
    SLICE_X0Y57          FDSE                                         r  LED_reg[5]_lopt_replica/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X0Y57          FDSE (Setup_fdse_C_S)       -0.314     9.275    LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    clk_gen
    SLICE_X0Y55          FDSE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.367    udm/udm_controller/LED_OBUF[14]
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.045    -0.322 r  udm/udm_controller/csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    udm_n_17
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.877    -0.796    clk_gen
    SLICE_X1Y55          FDRE                                         r  csr_rdata_reg[14]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.382    csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.362    udm/udm_controller/in45[19]
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.317 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y53          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.120    -0.382    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.979%)  route 0.114ns (38.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X9Y62          FDSE                                         r  udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDSE (Prop_fdse_C_Q)         0.141    -0.451 f  udm/udm_controller/tx_rdy_reg/Q
                         net (fo=22, routed)          0.114    -0.337    udm/udm_controller/tx_rdy
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  udm/udm_controller/tx_dout_bo[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/p_1_in[7]
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.842    -0.831    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.384    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.547%)  route 0.115ns (35.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.573    -0.591    udm/udm_controller/clk_out1
    SLICE_X10Y60         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.312    udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/p_1_in[4]
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X8Y60          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.120    -0.360    udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.515%)  route 0.127ns (47.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.292    udm_bus\\.wdata[11]
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X2Y51          FDRE                                         r  csr_elem_in_reg[11]/C
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.059    -0.387    csr_elem_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.044%)  route 0.107ns (33.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X8Y62          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.321    udm/uart_tx/tx_dout_bo[5]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    udm/uart_tx/databuf[5]
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.121    -0.383    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_udm_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.603    -0.561    udm/udm_controller/clk_out1
    SLICE_X7Y53          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  udm/udm_controller/bus_wdata_bo_reg[3]/Q
                         net (fo=3, routed)           0.068    -0.366    udm_bus\\.wdata[3]
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.874    -0.799    clk_gen
    SLICE_X6Y53          FDRE                                         r  testmem_udm_wdata_reg[3]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.000    -0.474    testmem_udm_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.070%)  route 0.152ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/bus_wdata_bo_reg[10]/Q
                         net (fo=4, routed)           0.152    -0.267    udm_bus\\.wdata[10]
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.878    -0.795    clk_gen
    SLICE_X3Y50          FDRE                                         r  csr_elem_in_reg[10]/C
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.074    -0.446    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070    -0.376    csr_elem_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.348    udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y64          FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X9Y64          FDSE (Hold_fdse_C_D)         0.091    -0.413    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.571    -0.593    udm/uart_tx/clk_out1
    SLICE_X8Y63          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.348    udm/uart_tx/in13[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    udm/uart_tx/databuf[1]
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=469, routed)         0.841    -0.832    udm/uart_tx/clk_out1
    SLICE_X9Y63          FDRE                                         r  udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.091    -0.415    udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.112    





