
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c838  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000c838  2000c838  00014838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000534  2000c840  2000c840  00014840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000024c  2000cd74  2000cd74  00014d74  2**2
                  ALLOC
  4 .stack        00003000  2000cfc0  2000cfc0  00014d74  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00014d74  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000998  00000000  00000000  0001507a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019e4  00000000  00000000  00015a12  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e226  00000000  00000000  000173f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001dd7  00000000  00000000  0002561c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005d76  00000000  00000000  000273f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002c84  00000000  00000000  0002d16c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004d0f  00000000  00000000  0002fdf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003ec6  00000000  00000000  00034aff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000762a4  00000000  00000000  000389c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000aec69  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000c00  00000000  00000000  000aec8e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200028b1 	.word	0x200028b1
2000006c:	200028dd 	.word	0x200028dd
20000070:	2000342d 	.word	0x2000342d
20000074:	20003459 	.word	0x20003459
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200020c1 	.word	0x200020c1
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	2000383d 	.word	0x2000383d
2000021c:	20003865 	.word	0x20003865
20000220:	2000388d 	.word	0x2000388d
20000224:	200038b5 	.word	0x200038b5
20000228:	200038dd 	.word	0x200038dd
2000022c:	20003905 	.word	0x20003905
20000230:	2000392d 	.word	0x2000392d
20000234:	20003955 	.word	0x20003955
20000238:	2000397d 	.word	0x2000397d
2000023c:	200039a5 	.word	0x200039a5
20000240:	200039cd 	.word	0x200039cd
20000244:	200039f5 	.word	0x200039f5
20000248:	20003a1d 	.word	0x20003a1d
2000024c:	20003a45 	.word	0x20003a45
20000250:	20003a6d 	.word	0x20003a6d
20000254:	20003a95 	.word	0x20003a95
20000258:	20003abd 	.word	0x20003abd
2000025c:	20003ae5 	.word	0x20003ae5
20000260:	20003b0d 	.word	0x20003b0d
20000264:	20003b35 	.word	0x20003b35
20000268:	20003b5d 	.word	0x20003b5d
2000026c:	20003b85 	.word	0x20003b85
20000270:	20003bad 	.word	0x20003bad
20000274:	20003bd5 	.word	0x20003bd5
20000278:	20003bfd 	.word	0x20003bfd
2000027c:	20003c25 	.word	0x20003c25
20000280:	20003c4d 	.word	0x20003c4d
20000284:	20003c75 	.word	0x20003c75
20000288:	20003c9d 	.word	0x20003c9d
2000028c:	20003cc5 	.word	0x20003cc5
20000290:	20003ced 	.word	0x20003ced
20000294:	20003d15 	.word	0x20003d15

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200035a9 	.word	0x200035a9
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000c840 	.word	0x2000c840
20000450:	2000c840 	.word	0x2000c840
20000454:	2000c840 	.word	0x2000c840
20000458:	2000cd74 	.word	0x2000cd74
2000045c:	00000000 	.word	0x00000000
20000460:	2000cd74 	.word	0x2000cd74
20000464:	2000cfc0 	.word	0x2000cfc0
20000468:	20004aad 	.word	0x20004aad
2000046c:	20000f51 	.word	0x20000f51

20000470 <__do_global_dtors_aux>:
20000470:	f64c 5374 	movw	r3, #52596	; 0xcd74
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64c 0040 	movw	r0, #51264	; 0xc840
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <lcd_init>:

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
200004a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    disp_init();
200004a4:	f001 fc80 	bl	20001da8 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
200004a8:	f64c 5578 	movw	r5, #52600	; 0xcd78
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200004ac:	f24e 1000 	movw	r0, #57600	; 0xe100
    lcd_state.target_mode = MANUAL_MODE;
200004b0:	f2c2 0500 	movt	r5, #8192	; 0x2000
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200004b4:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
    lcd_state.target_mode = MANUAL_MODE;
200004b8:	f04f 0800 	mov.w	r8, #0
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200004bc:	f001 fd00 	bl	20001ec0 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
200004c0:	f885 8007 	strb.w	r8, [r5, #7]
    lcd_state.distance = (uint16_t)get_distance();
200004c4:	f001 f854 	bl	20001570 <get_distance>
200004c8:	f004 fad0 	bl	20004a6c <__aeabi_f2uiz>
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
200004cc:	f64c 6650 	movw	r6, #52816	; 0xce50
200004d0:	f2c2 0600 	movt	r6, #8192	; 0x2000
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
200004d4:	f64c 5798 	movw	r7, #52632	; 0xcd98
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;
200004d8:	f64c 548c 	movw	r4, #52620	; 0xcd8c

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
200004dc:	80a8      	strh	r0, [r5, #4]
    lcd_state.target_pos = &trg;
200004de:	f2c2 0700 	movt	r7, #8192	; 0x2000
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
200004e2:	4630      	mov	r0, r6
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
200004e4:	2101      	movs	r1, #1
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;
200004e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
200004ea:	71a9      	strb	r1, [r5, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
200004ec:	f8c6 8004 	str.w	r8, [r6, #4]
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
200004f0:	602f      	str	r7, [r5, #0]
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
200004f2:	6035      	str	r5, [r6, #0]
    lcd_last_state.target_pos = &trg;
200004f4:	6027      	str	r7, [r4, #0]

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
200004f6:	f001 fa67 	bl	200019c8 <disp_update>

    //spin for first update
    while (g_disp_update_lock) {}
200004fa:	f64c 604c 	movw	r0, #52812	; 0xce4c
200004fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000502:	7803      	ldrb	r3, [r0, #0]
20000504:	b97b      	cbnz	r3, 20000526 <lcd_init+0x86>
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000506:	683a      	ldr	r2, [r7, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000508:	f64c 5394 	movw	r3, #52628	; 0xcd94
2000050c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    lasttrg=trg;
20000510:	0c10      	lsrs	r0, r2, #16
20000512:	7098      	strb	r0, [r3, #2]

    //spin for first update
    while (g_disp_update_lock) {}

    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
20000514:	6074      	str	r4, [r6, #4]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000516:	e895 0003 	ldmia.w	r5, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
2000051a:	801a      	strh	r2, [r3, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
2000051c:	e884 0003 	stmia.w	r4, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
20000520:	6023      	str	r3, [r4, #0]
    while (g_disp_update_lock) {}

    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}
20000522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20000526:	e7fe      	b.n	20000526 <lcd_init+0x86>

20000528 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000528:	b570      	push	{r4, r5, r6, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
2000052a:	7803      	ldrb	r3, [r0, #0]
2000052c:	780a      	ldrb	r2, [r1, #0]
2000052e:	f013 0420 	ands.w	r4, r3, #32
20000532:	d033      	beq.n	2000059c <do_servos_manual+0x74>
20000534:	f002 0520 	and.w	r5, r2, #32
20000538:	b2ed      	uxtb	r5, r5
2000053a:	2d00      	cmp	r5, #0
2000053c:	d12e      	bne.n	2000059c <do_servos_manual+0x74>
        servo_do(Y_SET_FORWARD);
2000053e:	f240 1248 	movw	r2, #328	; 0x148
20000542:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000546:	6015      	str	r5, [r2, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000548:	f013 0240 	ands.w	r2, r3, #64	; 0x40
2000054c:	d03d      	beq.n	200005ca <do_servos_manual+0xa2>
2000054e:	f891 c000 	ldrb.w	ip, [r1]
20000552:	f00c 0440 	and.w	r4, ip, #64	; 0x40
20000556:	b2e4      	uxtb	r4, r4
20000558:	2c00      	cmp	r4, #0
2000055a:	d136      	bne.n	200005ca <do_servos_manual+0xa2>
        servo_do(X_SET_FORWARD);
2000055c:	f240 1308 	movw	r3, #264	; 0x108
20000560:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000564:	601c      	str	r4, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000566:	f990 c002 	ldrsb.w	ip, [r0, #2]
2000056a:	f991 2002 	ldrsb.w	r2, [r1, #2]
2000056e:	4594      	cmp	ip, r2
20000570:	d105      	bne.n	2000057e <do_servos_manual+0x56>
    	state->Y_axis != last_state->Y_axis ) {
20000572:	f991 3003 	ldrsb.w	r3, [r1, #3]
20000576:	f990 1003 	ldrsb.w	r1, [r0, #3]
2000057a:	4299      	cmp	r1, r3
2000057c:	d057      	beq.n	2000062e <do_servos_manual+0x106>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
2000057e:	f64c 5480 	movw	r4, #52608	; 0xcd80
20000582:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000586:	4621      	mov	r1, r4
20000588:	f001 f820 	bl	200015cc <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
2000058c:	6820      	ldr	r0, [r4, #0]
2000058e:	f001 f85d 	bl	2000164c <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000592:	6860      	ldr	r0, [r4, #4]
    }
}
20000594:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (state->X_axis != last_state->X_axis ||
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000598:	f001 b866 	b.w	20001668 <set_y_servo_analog_pw>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000059c:	f013 0f10 	tst.w	r3, #16
200005a0:	d02f      	beq.n	20000602 <do_servos_manual+0xda>
200005a2:	f002 0c10 	and.w	ip, r2, #16
200005a6:	fa5f f58c 	uxtb.w	r5, ip
200005aa:	2d00      	cmp	r5, #0
200005ac:	d039      	beq.n	20000622 <do_servos_manual+0xfa>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200005ae:	2c00      	cmp	r4, #0
200005b0:	d1ca      	bne.n	20000548 <do_servos_manual+0x20>
200005b2:	f012 0f20 	tst.w	r2, #32
200005b6:	d0c7      	beq.n	20000548 <do_servos_manual+0x20>
        servo_do(Y_SET_NEUTRAL);
200005b8:	f240 1244 	movw	r2, #324	; 0x144
200005bc:	f2c4 0205 	movt	r2, #16389	; 0x4005
200005c0:	2400      	movs	r4, #0
200005c2:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200005c4:	f013 0240 	ands.w	r2, r3, #64	; 0x40
200005c8:	d1c1      	bne.n	2000054e <do_servos_manual+0x26>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200005ca:	f013 0380 	ands.w	r3, r3, #128	; 0x80
200005ce:	d005      	beq.n	200005dc <do_servos_manual+0xb4>
200005d0:	f891 c000 	ldrb.w	ip, [r1]
200005d4:	f00c 0480 	and.w	r4, ip, #128	; 0x80
200005d8:	b2e4      	uxtb	r4, r4
200005da:	b1e4      	cbz	r4, 20000616 <do_servos_manual+0xee>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
200005dc:	b922      	cbnz	r2, 200005e8 <do_servos_manual+0xc0>
200005de:	f891 c000 	ldrb.w	ip, [r1]
200005e2:	f01c 0f40 	tst.w	ip, #64	; 0x40
200005e6:	d105      	bne.n	200005f4 <do_servos_manual+0xcc>
200005e8:	2b00      	cmp	r3, #0
200005ea:	d1bc      	bne.n	20000566 <do_servos_manual+0x3e>
200005ec:	780b      	ldrb	r3, [r1, #0]
200005ee:	f013 0f80 	tst.w	r3, #128	; 0x80
200005f2:	d0b8      	beq.n	20000566 <do_servos_manual+0x3e>
        servo_do(X_SET_NEUTRAL);
200005f4:	f240 1304 	movw	r3, #260	; 0x104
200005f8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005fc:	2200      	movs	r2, #0
200005fe:	601a      	str	r2, [r3, #0]
20000600:	e7b1      	b.n	20000566 <do_servos_manual+0x3e>
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000602:	f012 0f10 	tst.w	r2, #16
20000606:	d0d2      	beq.n	200005ae <do_servos_manual+0x86>
        servo_do(Y_SET_NEUTRAL);
20000608:	f240 1244 	movw	r2, #324	; 0x144
2000060c:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000610:	2400      	movs	r4, #0
20000612:	6014      	str	r4, [r2, #0]
20000614:	e7d6      	b.n	200005c4 <do_servos_manual+0x9c>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
        servo_do(X_SET_REVERSE);
20000616:	f240 120c 	movw	r2, #268	; 0x10c
2000061a:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000061e:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000620:	e7a1      	b.n	20000566 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
20000622:	f240 124c 	movw	r2, #332	; 0x14c
20000626:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000062a:	6015      	str	r5, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000062c:	e78c      	b.n	20000548 <do_servos_manual+0x20>
2000062e:	bd70      	pop	{r4, r5, r6, pc}

20000630 <_reload_motion>:
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000630:	f64a 3098 	movw	r0, #43928	; 0xab98
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000634:	b510      	push	{r4, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000636:	f2c0 0002 	movt	r0, #2
2000063a:	f001 f815 	bl	20001668 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
2000063e:	f240 1254 	movw	r2, #340	; 0x154
20000642:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000646:	6813      	ldr	r3, [r2, #0]
20000648:	2b00      	cmp	r3, #0
2000064a:	d1fc      	bne.n	20000646 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000064c:	f64e 0048 	movw	r0, #59464	; 0xe848
20000650:	f2c0 0001 	movt	r0, #1
20000654:	f001 f808 	bl	20001668 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
20000658:	20fa      	movs	r0, #250	; 0xfa
2000065a:	f001 fc9f 	bl	20001f9c <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
2000065e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000662:	f2c0 0002 	movt	r0, #2
}
20000666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    while (servo_r(READ_LOWER_STOP)) { }

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
    use_me_carefully_ms_delay_timer(250);
    set_y_servo_analog_pw(SERVO_NEUTRAL);
2000066a:	f000 bffd 	b.w	20001668 <set_y_servo_analog_pw>
2000066e:	bf00      	nop

20000670 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
20000670:	b570      	push	{r4, r5, r6, lr}
20000672:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
20000674:	f64b 70cc 	movw	r0, #49100	; 0xbfcc
20000678:	4621      	mov	r1, r4
2000067a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000067e:	f004 fe55 	bl	2000532c <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
20000682:	f004 0601 	and.w	r6, r4, #1
20000686:	f3c4 0540 	ubfx	r5, r4, #1, #1
2000068a:	f64b 70e0 	movw	r0, #49120	; 0xbfe0
2000068e:	f3c4 0480 	ubfx	r4, r4, #2, #1
20000692:	462a      	mov	r2, r5
20000694:	4623      	mov	r3, r4
20000696:	4631      	mov	r1, r6
20000698:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000069c:	f004 fe46 	bl	2000532c <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
200006a0:	4631      	mov	r1, r6
200006a2:	2004      	movs	r0, #4
200006a4:	f002 ff60 	bl	20003568 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
200006a8:	4629      	mov	r1, r5
200006aa:	2005      	movs	r0, #5
200006ac:	f002 ff5c 	bl	20003568 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
200006b0:	4621      	mov	r1, r4
200006b2:	2006      	movs	r0, #6
}
200006b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	printf("Lights set: 0x%x\r\n", pattern);
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
200006b8:	f002 bf56 	b.w	20003568 <MSS_GPIO_set_output>

200006bc <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
200006bc:	b570      	push	{r4, r5, r6, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {
200006be:	7803      	ldrb	r3, [r0, #0]
200006c0:	f013 0f02 	tst.w	r3, #2
200006c4:	d048      	beq.n	20000758 <do_manual_reload+0x9c>
200006c6:	7808      	ldrb	r0, [r1, #0]
200006c8:	f010 0f02 	tst.w	r0, #2
200006cc:	d144      	bne.n	20000758 <do_manual_reload+0x9c>
200006ce:	f64c 5188 	movw	r1, #52616	; 0xcd88
200006d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006d6:	780d      	ldrb	r5, [r1, #0]
200006d8:	2d00      	cmp	r5, #0
200006da:	d13d      	bne.n	20000758 <do_manual_reload+0x9c>

		if (in_reload_position) {
200006dc:	f64c 5475 	movw	r4, #52597	; 0xcd75
200006e0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200006e4:	7822      	ldrb	r2, [r4, #0]
200006e6:	2a00      	cmp	r2, #0
200006e8:	d137      	bne.n	2000075a <do_manual_reload+0x9e>
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
		}
		else {
			in_reload_position = 1;
200006ea:	2301      	movs	r3, #1
200006ec:	7023      	strb	r3, [r4, #0]
			lights_set(LIGHTS_RELOADING);
200006ee:	2004      	movs	r0, #4
200006f0:	f7ff ffbe 	bl	20000670 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
200006f4:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
200006f8:	f2c0 0002 	movt	r0, #2
200006fc:	f000 ffa6 	bl	2000164c <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000700:	f64a 3098 	movw	r0, #43928	; 0xab98
20000704:	f2c0 0002 	movt	r0, #2
20000708:	f000 ffae 	bl	20001668 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
2000070c:	f240 1404 	movw	r4, #260	; 0x104
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
20000710:	f240 1254 	movw	r2, #340	; 0x154
20000714:	f240 1110 	movw	r1, #272	; 0x110
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
20000718:	f240 1044 	movw	r0, #324	; 0x144
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
2000071c:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000720:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
20000724:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
20000728:	f2c4 0405 	movt	r4, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
2000072c:	6813      	ldr	r3, [r2, #0]
2000072e:	b90b      	cbnz	r3, 20000734 <do_manual_reload+0x78>
20000730:	680b      	ldr	r3, [r1, #0]
20000732:	b13b      	cbz	r3, 20000744 <do_manual_reload+0x88>
				if (!servo_r(READ_LOWER_STOP)) {
20000734:	6813      	ldr	r3, [r2, #0]
20000736:	b903      	cbnz	r3, 2000073a <do_manual_reload+0x7e>
					servo_do(Y_SET_NEUTRAL);
20000738:	6003      	str	r3, [r0, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
2000073a:	680b      	ldr	r3, [r1, #0]
2000073c:	2b00      	cmp	r3, #0
2000073e:	d1f5      	bne.n	2000072c <do_manual_reload+0x70>
					servo_do(X_SET_NEUTRAL);
20000740:	6023      	str	r3, [r4, #0]
20000742:	e7f3      	b.n	2000072c <do_manual_reload+0x70>
				}
			}
			servo_do(X_SET_NEUTRAL);
20000744:	f240 1104 	movw	r1, #260	; 0x104
			servo_do(Y_SET_NEUTRAL);
20000748:	f240 1044 	movw	r0, #324	; 0x144
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
2000074c:	f2c4 0105 	movt	r1, #16389	; 0x4005
			servo_do(Y_SET_NEUTRAL);
20000750:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
20000754:	600b      	str	r3, [r1, #0]
			servo_do(Y_SET_NEUTRAL);
20000756:	6003      	str	r3, [r0, #0]
20000758:	bd70      	pop	{r4, r5, r6, pc}
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
2000075a:	f64c 5278 	movw	r2, #52600	; 0xcd78
2000075e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000762:	2101      	movs	r1, #1
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000764:	f64e 0048 	movw	r0, #59464	; 0xe848
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
20000768:	7191      	strb	r1, [r2, #6]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000076a:	f2c0 0001 	movt	r0, #1
2000076e:	f000 ff7b 	bl	20001668 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
20000772:	f64e 0048 	movw	r0, #59464	; 0xe848
20000776:	f2c0 0001 	movt	r0, #1
2000077a:	f000 ff67 	bl	2000164c <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
2000077e:	20fa      	movs	r0, #250	; 0xfa
20000780:	f001 fc0c 	bl	20001f9c <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
20000784:	f240 1044 	movw	r0, #324	; 0x144
20000788:	f2c4 0005 	movt	r0, #16389	; 0x4005
2000078c:	6005      	str	r5, [r0, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
2000078e:	206e      	movs	r0, #110	; 0x6e
20000790:	f001 fc04 	bl	20001f9c <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
20000794:	f240 1304 	movw	r3, #260	; 0x104
20000798:	f2c4 0305 	movt	r3, #16389	; 0x4005
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
2000079c:	4628      	mov	r0, r5
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
2000079e:	601d      	str	r5, [r3, #0]
			in_reload_position = 0;
200007a0:	7025      	strb	r5, [r4, #0]
			}
			servo_do(X_SET_NEUTRAL);
			servo_do(Y_SET_NEUTRAL);
		}
	}
}
200007a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
200007a6:	f7ff bf63 	b.w	20000670 <lights_set>
200007aa:	bf00      	nop

200007ac <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200007ac:	b510      	push	{r4, lr}
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007ae:	f64c 5388 	movw	r3, #52616	; 0xcd88
200007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b6:	781a      	ldrb	r2, [r3, #0]

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200007b8:	b082      	sub	sp, #8
200007ba:	4604      	mov	r4, r0
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007bc:	2a00      	cmp	r2, #0
200007be:	d129      	bne.n	20000814 <do_ready_live_fire+0x68>
200007c0:	7800      	ldrb	r0, [r0, #0]
200007c2:	f010 0f08 	tst.w	r0, #8
200007c6:	d012      	beq.n	200007ee <do_ready_live_fire+0x42>
		lights_set(LIGHTS_IDLE);
		printf("Live-fire disabled.\r\n");
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
200007c8:	7863      	ldrb	r3, [r4, #1]
200007ca:	f013 0f40 	tst.w	r3, #64	; 0x40
200007ce:	d00c      	beq.n	200007ea <do_ready_live_fire+0x3e>
200007d0:	784a      	ldrb	r2, [r1, #1]
200007d2:	f002 0140 	and.w	r1, r2, #64	; 0x40
200007d6:	b2ca      	uxtb	r2, r1
200007d8:	b93a      	cbnz	r2, 200007ea <do_ready_live_fire+0x3e>
		if (REPEATED_FIRING_MODE) {
200007da:	f64c 539c 	movw	r3, #52636	; 0xcd9c
200007de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e2:	7818      	ldrb	r0, [r3, #0]
200007e4:	b900      	cbnz	r0, 200007e8 <do_ready_live_fire+0x3c>
			REPEATED_FIRING_MODE = 0;
		}
		else {
			REPEATED_FIRING_MODE = 1;
200007e6:	2201      	movs	r2, #1
200007e8:	701a      	strb	r2, [r3, #0]
		}
	}
}
200007ea:	b002      	add	sp, #8
200007ec:	bd10      	pop	{r4, pc}
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007ee:	f891 c000 	ldrb.w	ip, [r1]
200007f2:	f01c 0f08 	tst.w	ip, #8
200007f6:	d0e7      	beq.n	200007c8 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 1;
200007f8:	2201      	movs	r2, #1
		lights_set(LIGHTS_SAFETY_OFF);
200007fa:	4610      	mov	r0, r2
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 1;
200007fc:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
200007fe:	9101      	str	r1, [sp, #4]
20000800:	f7ff ff36 	bl	20000670 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
20000804:	f64b 70fc 	movw	r0, #49148	; 0xbffc
20000808:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000080c:	f004 fe22 	bl	20005454 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
20000810:	9901      	ldr	r1, [sp, #4]
20000812:	e7d9      	b.n	200007c8 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
20000814:	f890 c000 	ldrb.w	ip, [r0]
20000818:	f00c 0008 	and.w	r0, ip, #8
2000081c:	b2c2      	uxtb	r2, r0
2000081e:	2a00      	cmp	r2, #0
20000820:	d1d2      	bne.n	200007c8 <do_ready_live_fire+0x1c>
20000822:	7808      	ldrb	r0, [r1, #0]
20000824:	f010 0f08 	tst.w	r0, #8
20000828:	d0ce      	beq.n	200007c8 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
2000082a:	4610      	mov	r0, r2
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 0;
2000082c:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_IDLE);
2000082e:	9101      	str	r1, [sp, #4]
20000830:	f7ff ff1e 	bl	20000670 <lights_set>
		printf("Live-fire disabled.\r\n");
20000834:	f24c 0020 	movw	r0, #49184	; 0xc020
20000838:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000083c:	f004 fe0a 	bl	20005454 <puts>
20000840:	9901      	ldr	r1, [sp, #4]
20000842:	e7c1      	b.n	200007c8 <do_ready_live_fire+0x1c>

20000844 <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
20000844:	b510      	push	{r4, lr}

    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
20000846:	2004      	movs	r0, #4
20000848:	2105      	movs	r1, #5
2000084a:	f002 fe6f 	bl	2000352c <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
2000084e:	2005      	movs	r0, #5
20000850:	4601      	mov	r1, r0
20000852:	f002 fe6b 	bl	2000352c <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
20000856:	2006      	movs	r0, #6
20000858:	2105      	movs	r1, #5
2000085a:	f002 fe67 	bl	2000352c <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
2000085e:	2004      	movs	r0, #4
20000860:	2100      	movs	r1, #0
20000862:	f002 fe81 	bl	20003568 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
20000866:	2005      	movs	r0, #5
20000868:	2100      	movs	r1, #0
2000086a:	f002 fe7d 	bl	20003568 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
2000086e:	2006      	movs	r0, #6
20000870:	2100      	movs	r1, #0

}
20000872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
20000876:	f002 be77 	b.w	20003568 <MSS_GPIO_set_output>
2000087a:	bf00      	nop

2000087c <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
2000087c:	b510      	push	{r4, lr}
2000087e:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
20000880:	2001      	movs	r0, #1
20000882:	4601      	mov	r1, r0
20000884:	f002 fe70 	bl	20003568 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
20000888:	4620      	mov	r0, r4
2000088a:	f001 fb87 	bl	20001f9c <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
2000088e:	2001      	movs	r0, #1
20000890:	2100      	movs	r1, #0
20000892:	f002 fe69 	bl	20003568 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
20000896:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
2000089a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
2000089e:	f001 bb7d 	b.w	20001f9c <use_me_carefully_ms_delay_timer>
200008a2:	bf00      	nop

200008a4 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
200008a4:	b510      	push	{r4, lr}
	if ( ! g_live_fire_enabled) {
200008a6:	f64c 5488 	movw	r4, #52616	; 0xcd88
200008aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
200008ae:	7823      	ldrb	r3, [r4, #0]
200008b0:	2b00      	cmp	r3, #0
200008b2:	d02a      	beq.n	2000090a <_fire_dart+0x66>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
200008b4:	f64c 5178 	movw	r1, #52600	; 0xcd78
200008b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008bc:	2200      	movs	r2, #0
	disp_update((void*)&g_disp_update_argument);
200008be:	f64c 6050 	movw	r0, #52816	; 0xce50
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
200008c2:	718a      	strb	r2, [r1, #6]
	disp_update((void*)&g_disp_update_argument);
200008c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008c8:	f001 f87e 	bl	200019c8 <disp_update>

	lights_set(LIGHTS_FIRING);
200008cc:	2003      	movs	r0, #3
200008ce:	f7ff fecf 	bl	20000670 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
200008d2:	2064      	movs	r0, #100	; 0x64
200008d4:	f7ff ffd2 	bl	2000087c <trigger_solenoid_activate>
    _reload_motion();
200008d8:	f7ff feaa 	bl	20000630 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
200008dc:	f64c 509c 	movw	r0, #52636	; 0xcd9c
200008e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008e4:	7803      	ldrb	r3, [r0, #0]
200008e6:	b123      	cbz	r3, 200008f2 <_fire_dart+0x4e>
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
200008e8:	2001      	movs	r0, #1
    }
}
200008ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
200008ee:	f7ff bebf 	b.w	20000670 <lights_set>
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
200008f2:	4618      	mov	r0, r3
	trigger_solenoid_activate(TRIGGER_DURATION);
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
200008f4:	7023      	strb	r3, [r4, #0]
    	lights_set(LIGHTS_IDLE);
200008f6:	f7ff febb 	bl	20000670 <lights_set>
    	printf("Live-fire disabled.\r\n");
200008fa:	f24c 0020 	movw	r0, #49184	; 0xc020
200008fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
20000902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
20000906:	f004 bda5 	b.w	20005454 <puts>
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
2000090a:	f24c 0038 	movw	r0, #49208	; 0xc038
2000090e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
20000912:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000916:	f004 bd9d 	b.w	20005454 <puts>
2000091a:	bf00      	nop
2000091c:	0000      	lsls	r0, r0, #0
	...

20000920 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000924:	f64c 5a88 	movw	sl, #52616	; 0xcd88
20000928:	f2c2 0a00 	movt	sl, #8192	; 0x2000
2000092c:	f89a 3000 	ldrb.w	r3, [sl]

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000930:	b093      	sub	sp, #76	; 0x4c
20000932:	4604      	mov	r4, r0
20000934:	460d      	mov	r5, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000936:	b143      	cbz	r3, 2000094a <do_automatic+0x2a>
20000938:	7840      	ldrb	r0, [r0, #1]
2000093a:	f010 0f08 	tst.w	r0, #8
2000093e:	d004      	beq.n	2000094a <do_automatic+0x2a>
20000940:	784a      	ldrb	r2, [r1, #1]
20000942:	f002 0108 	and.w	r1, r2, #8
20000946:	b2cf      	uxtb	r7, r1
20000948:	b117      	cbz	r7, 20000950 <do_automatic+0x30>
    update_last_screen_state();
    //speaker_play(END_AUTO);

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
2000094a:	b013      	add	sp, #76	; 0x4c
2000094c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
20000950:	f24c 0070 	movw	r0, #49264	; 0xc070
20000954:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000958:	f004 fd7c 	bl	20005454 <puts>
    lights_set(LIGHTS_AUTO_MODE);
2000095c:	2002      	movs	r0, #2
2000095e:	f7ff fe87 	bl	20000670 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000962:	f240 1204 	movw	r2, #260	; 0x104
    servo_do(Y_SET_NEUTRAL);
20000966:	f240 1144 	movw	r1, #324	; 0x144

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000096a:	f2c4 0205 	movt	r2, #16389	; 0x4005
    servo_do(Y_SET_NEUTRAL);
2000096e:	f2c4 0105 	movt	r1, #16389	; 0x4005

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000972:	6017      	str	r7, [r2, #0]
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
20000974:	f64c 5894 	movw	r8, #52628	; 0xcd94
    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
    servo_do(Y_SET_NEUTRAL);
20000978:	600f      	str	r7, [r1, #0]
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
2000097a:	f64c 5278 	movw	r2, #52600	; 0xcd78
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
2000097e:	f64c 518c 	movw	r1, #52620	; 0xcd8c
20000982:	f2c2 0800 	movt	r8, #8192	; 0x2000
20000986:	f2c2 0100 	movt	r1, #8192	; 0x2000
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
2000098a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000098e:	2301      	movs	r3, #1
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
20000990:	f64c 6050 	movw	r0, #52816	; 0xce50
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000994:	f64c 5698 	movw	r6, #52632	; 0xcd98
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
20000998:	71d3      	strb	r3, [r2, #7]
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
2000099a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
2000099e:	f8c1 8000 	str.w	r8, [r1]
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009a2:	f2c2 0600 	movt	r6, #8192	; 0x2000
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
200009a6:	9102      	str	r1, [sp, #8]
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
200009a8:	9203      	str	r2, [sp, #12]
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
200009aa:	f001 f80d 	bl	200019c8 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200009ae:	9a02      	ldr	r2, [sp, #8]
200009b0:	9b03      	ldr	r3, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009b2:	f8d6 c000 	ldr.w	ip, [r6]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200009b6:	e893 0003 	ldmia.w	r3, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200009be:	e882 0003 	stmia.w	r2, {r0, r1}
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
200009c2:	f64c 0344 	movw	r3, #51268	; 0xc844
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009c6:	4641      	mov	r1, r8
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
200009c8:	f64c 004a 	movw	r0, #51274	; 0xc84a
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009cc:	f801 9f02 	strb.w	r9, [r1, #2]!
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
200009d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
200009d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009d8:	f644 1bf0 	movw	fp, #18928	; 0x49f0
200009dc:	9104      	str	r1, [sp, #16]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
200009de:	f8c2 8000 	str.w	r8, [r2]
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
200009e2:	9007      	str	r0, [sp, #28]
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
200009e4:	9308      	str	r3, [sp, #32]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
200009e6:	f64c 0246 	movw	r2, #51270	; 0xc846
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
200009ea:	f64c 0148 	movw	r1, #51272	; 0xc848
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
200009ee:	f64c 004c 	movw	r0, #51276	; 0xc84c
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
200009f2:	f64c 034e 	movw	r3, #51278	; 0xc84e
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009f6:	f2c0 0b02 	movt	fp, #2
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
200009fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
200009fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
20000a02:	f2c2 0000 	movt	r0, #8192	; 0x2000
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
20000a06:	f2c2 0300 	movt	r3, #8192	; 0x2000

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000a0a:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000a0e:	f8a8 c000 	strh.w	ip, [r8]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
20000a12:	9205      	str	r2, [sp, #20]
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
20000a14:	9106      	str	r1, [sp, #24]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
20000a16:	9009      	str	r0, [sp, #36]	; 0x24
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
20000a18:	930a      	str	r3, [sp, #40]	; 0x28
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000a1a:	970d      	str	r7, [sp, #52]	; 0x34
20000a1c:	970e      	str	r7, [sp, #56]	; 0x38
20000a1e:	46d9      	mov	r9, fp

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000a20:	46ba      	mov	sl, r7
    
    //speaker_play(BEGIN_AUTO);
    while (active) {

       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
20000a22:	7863      	ldrb	r3, [r4, #1]
20000a24:	f013 0108 	ands.w	r1, r3, #8
20000a28:	d02f      	beq.n	20000a8a <do_automatic+0x16a>
20000a2a:	f013 0f80 	tst.w	r3, #128	; 0x80
20000a2e:	d008      	beq.n	20000a42 <do_automatic+0x122>
20000a30:	f895 e001 	ldrb.w	lr, [r5, #1]
20000a34:	f01e 0f80 	tst.w	lr, #128	; 0x80
20000a38:	d103      	bne.n	20000a42 <do_automatic+0x122>
        	X_SCALE_PW += scaling_modifier;
20000a3a:	9f08      	ldr	r7, [sp, #32]
20000a3c:	8838      	ldrh	r0, [r7, #0]
20000a3e:	3014      	adds	r0, #20
20000a40:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Left)) {
20000a42:	f013 0f40 	tst.w	r3, #64	; 0x40
20000a46:	d008      	beq.n	20000a5a <do_automatic+0x13a>
20000a48:	f895 c001 	ldrb.w	ip, [r5, #1]
20000a4c:	f01c 0f40 	tst.w	ip, #64	; 0x40
20000a50:	d103      	bne.n	20000a5a <do_automatic+0x13a>
        	X_SCALE_PW -= scaling_modifier;
20000a52:	9808      	ldr	r0, [sp, #32]
20000a54:	8802      	ldrh	r2, [r0, #0]
20000a56:	3a14      	subs	r2, #20
20000a58:	8002      	strh	r2, [r0, #0]
        }
        if (state->R && n64_pressed(C_Up)) {
20000a5a:	f013 0f10 	tst.w	r3, #16
20000a5e:	d008      	beq.n	20000a72 <do_automatic+0x152>
20000a60:	f895 e001 	ldrb.w	lr, [r5, #1]
20000a64:	f01e 0f10 	tst.w	lr, #16
20000a68:	d103      	bne.n	20000a72 <do_automatic+0x152>
        	Y_SCALE_PW += scaling_modifier;
20000a6a:	9f07      	ldr	r7, [sp, #28]
20000a6c:	8838      	ldrh	r0, [r7, #0]
20000a6e:	3014      	adds	r0, #20
20000a70:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Down)) {
20000a72:	f013 0f20 	tst.w	r3, #32
20000a76:	d008      	beq.n	20000a8a <do_automatic+0x16a>
20000a78:	f895 c001 	ldrb.w	ip, [r5, #1]
20000a7c:	f01c 0f20 	tst.w	ip, #32
20000a80:	d103      	bne.n	20000a8a <do_automatic+0x16a>
        	Y_SCALE_PW -= scaling_modifier;
20000a82:	9807      	ldr	r0, [sp, #28]
20000a84:	8802      	ldrh	r2, [r0, #0]
20000a86:	3a14      	subs	r2, #20
20000a88:	8002      	strh	r2, [r0, #0]
        }
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
20000a8a:	7822      	ldrb	r2, [r4, #0]
20000a8c:	f012 0004 	ands.w	r0, r2, #4
20000a90:	d03b      	beq.n	20000b0a <do_automatic+0x1ea>
20000a92:	f013 0f80 	tst.w	r3, #128	; 0x80
20000a96:	d00b      	beq.n	20000ab0 <do_automatic+0x190>
20000a98:	f895 e001 	ldrb.w	lr, [r5, #1]
20000a9c:	f01e 0f80 	tst.w	lr, #128	; 0x80
20000aa0:	d106      	bne.n	20000ab0 <do_automatic+0x190>
        	PIXY_X_DEADZONE += 1;
20000aa2:	9f06      	ldr	r7, [sp, #24]
20000aa4:	f8b7 e000 	ldrh.w	lr, [r7]
20000aa8:	f10e 0c01 	add.w	ip, lr, #1
20000aac:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Left)) {
20000ab0:	f013 0f40 	tst.w	r3, #64	; 0x40
20000ab4:	d00b      	beq.n	20000ace <do_automatic+0x1ae>
20000ab6:	f895 c001 	ldrb.w	ip, [r5, #1]
20000aba:	f01c 0f40 	tst.w	ip, #64	; 0x40
20000abe:	d106      	bne.n	20000ace <do_automatic+0x1ae>
        	PIXY_X_DEADZONE -= 1;
20000ac0:	9f06      	ldr	r7, [sp, #24]
20000ac2:	f8b7 c000 	ldrh.w	ip, [r7]
20000ac6:	f10c 3eff 	add.w	lr, ip, #4294967295
20000aca:	f8a7 e000 	strh.w	lr, [r7]
        }
        if (state->Z && n64_pressed(C_Up)) {
20000ace:	f013 0f10 	tst.w	r3, #16
20000ad2:	d00b      	beq.n	20000aec <do_automatic+0x1cc>
20000ad4:	f895 e001 	ldrb.w	lr, [r5, #1]
20000ad8:	f01e 0f10 	tst.w	lr, #16
20000adc:	d106      	bne.n	20000aec <do_automatic+0x1cc>
        	PIXY_Y_DEADZONE += 1;
20000ade:	9f05      	ldr	r7, [sp, #20]
20000ae0:	f8b7 e000 	ldrh.w	lr, [r7]
20000ae4:	f10e 0c01 	add.w	ip, lr, #1
20000ae8:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Down)) {
20000aec:	f013 0f20 	tst.w	r3, #32
20000af0:	d00b      	beq.n	20000b0a <do_automatic+0x1ea>
20000af2:	f895 c001 	ldrb.w	ip, [r5, #1]
20000af6:	f01c 0f20 	tst.w	ip, #32
        	PIXY_Y_DEADZONE -= 1;
20000afa:	bf01      	itttt	eq
20000afc:	9f05      	ldreq	r7, [sp, #20]
20000afe:	f8b7 c000 	ldrheq.w	ip, [r7]
20000b02:	f10c 3cff 	addeq.w	ip, ip, #4294967295
20000b06:	f8a7 c000 	strheq.w	ip, [r7]
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
20000b0a:	b1f9      	cbz	r1, 20000b4c <do_automatic+0x22c>
20000b0c:	b1f0      	cbz	r0, 20000b4c <do_automatic+0x22c>
20000b0e:	f013 0f80 	tst.w	r3, #128	; 0x80
20000b12:	f040 81bf 	bne.w	20000e94 <do_automatic+0x574>
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
20000b16:	f013 0f40 	tst.w	r3, #64	; 0x40
20000b1a:	d008      	beq.n	20000b2e <do_automatic+0x20e>
20000b1c:	f895 e001 	ldrb.w	lr, [r5, #1]
20000b20:	f01e 0f40 	tst.w	lr, #64	; 0x40
20000b24:	d103      	bne.n	20000b2e <do_automatic+0x20e>
        	PIXY_X_CENTER -= 1;
20000b26:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20000b28:	8839      	ldrh	r1, [r7, #0]
20000b2a:	1e48      	subs	r0, r1, #1
20000b2c:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
20000b2e:	f013 0f10 	tst.w	r3, #16
20000b32:	d008      	beq.n	20000b46 <do_automatic+0x226>
20000b34:	f895 c001 	ldrb.w	ip, [r5, #1]
20000b38:	f01c 0f10 	tst.w	ip, #16
20000b3c:	d103      	bne.n	20000b46 <do_automatic+0x226>
        	PIXY_Y_CENTER += 1;
20000b3e:	9809      	ldr	r0, [sp, #36]	; 0x24
20000b40:	8801      	ldrh	r1, [r0, #0]
20000b42:	1c4f      	adds	r7, r1, #1
20000b44:	8007      	strh	r7, [r0, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
20000b46:	f013 0f20 	tst.w	r3, #32
20000b4a:	d150      	bne.n	20000bee <do_automatic+0x2ce>
        	PIXY_Y_CENTER -= 1;
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
20000b4c:	f012 0f08 	tst.w	r2, #8
20000b50:	d015      	beq.n	20000b7e <do_automatic+0x25e>
20000b52:	782a      	ldrb	r2, [r5, #0]
20000b54:	f012 0f08 	tst.w	r2, #8
20000b58:	d111      	bne.n	20000b7e <do_automatic+0x25e>
        	X_SCALE_PW = X_SCALE_PW_DEF;
20000b5a:	9a08      	ldr	r2, [sp, #32]
20000b5c:	f44f 73c8 	mov.w	r3, #400	; 0x190
20000b60:	8013      	strh	r3, [r2, #0]
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000b62:	9f07      	ldr	r7, [sp, #28]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000b64:	9806      	ldr	r0, [sp, #24]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000b66:	9b05      	ldr	r3, [sp, #20]
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000b68:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000b6c:	f04f 0c12 	mov.w	ip, #18
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000b70:	f04f 0e10 	mov.w	lr, #16
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000b74:	8039      	strh	r1, [r7, #0]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000b76:	f8a0 c000 	strh.w	ip, [r0]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000b7a:	f8a3 e000 	strh.w	lr, [r3]
        }

        if ( Pixy_get_target_location(&target) == -1 ) {
20000b7e:	a811      	add	r0, sp, #68	; 0x44
20000b80:	f000 fce2 	bl	20001548 <Pixy_get_target_location>
20000b84:	f1b0 3fff 	cmp.w	r0, #4294967295
20000b88:	d13a      	bne.n	20000c00 <do_automatic+0x2e0>

        	// TODO use a defined value
        	//use_me_carefully_ms_delay_timer(5);
        	junk_frame_count++;
20000b8a:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 30) {
20000b8e:	f1ba 0f1e 	cmp.w	sl, #30
20000b92:	d01f      	beq.n	20000bd4 <do_automatic+0x2b4>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000b94:	2701      	movs	r7, #1
        		servo_do(X_SET_NEUTRAL);
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }
		lasttrg = trg;
20000b96:	6833      	ldr	r3, [r6, #0]
20000b98:	9804      	ldr	r0, [sp, #16]
20000b9a:	0c1a      	lsrs	r2, r3, #16
20000b9c:	7002      	strb	r2, [r0, #0]
20000b9e:	f8a8 3000 	strh.w	r3, [r8]
        if (n64_pressed(B)) {
20000ba2:	f894 e000 	ldrb.w	lr, [r4]
20000ba6:	f01e 0f02 	tst.w	lr, #2
20000baa:	d007      	beq.n	20000bbc <do_automatic+0x29c>
20000bac:	7829      	ldrb	r1, [r5, #0]
20000bae:	f001 0c02 	and.w	ip, r1, #2
20000bb2:	fa5f f38c 	uxtb.w	r3, ip
20000bb6:	2b00      	cmp	r3, #0
20000bb8:	f000 8131 	beq.w	20000e1e <do_automatic+0x4fe>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
20000bbc:	4628      	mov	r0, r5
20000bbe:	4621      	mov	r1, r4
20000bc0:	2204      	movs	r2, #4
20000bc2:	f004 fa7d 	bl	200050c0 <memcpy>
        n64_get_state( state );
20000bc6:	4620      	mov	r0, r4
20000bc8:	f000 fce6 	bl	20001598 <n64_get_state>
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
    update_last_screen_state();
    
    //speaker_play(BEGIN_AUTO);
    while (active) {
20000bcc:	2f00      	cmp	r7, #0
20000bce:	f47f af28 	bne.w	20000a22 <do_automatic+0x102>
20000bd2:	e145      	b.n	20000e60 <do_automatic+0x540>
        	junk_frame_count++;

        	if (junk_frame_count == 30) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000bd4:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000bd8:	f2c0 0002 	movt	r0, #2
20000bdc:	f000 fd36 	bl	2000164c <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000be0:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000be4:	f2c0 0002 	movt	r0, #2
20000be8:	f000 fd3e 	bl	20001668 <set_y_servo_analog_pw>
20000bec:	e7d2      	b.n	20000b94 <do_automatic+0x274>
        	PIXY_X_CENTER -= 1;
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
20000bee:	786b      	ldrb	r3, [r5, #1]
20000bf0:	f013 0f20 	tst.w	r3, #32
20000bf4:	d1aa      	bne.n	20000b4c <do_automatic+0x22c>
        	PIXY_Y_CENTER -= 1;
20000bf6:	9809      	ldr	r0, [sp, #36]	; 0x24
20000bf8:	8801      	ldrh	r1, [r0, #0]
20000bfa:	1e4f      	subs	r7, r1, #1
20000bfc:	8007      	strh	r7, [r0, #0]
20000bfe:	e7a5      	b.n	20000b4c <do_automatic+0x22c>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000c00:	f24c 0098 	movw	r0, #49304	; 0xc098
20000c04:	f9bd 2046 	ldrsh.w	r2, [sp, #70]	; 0x46
20000c08:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c0c:	f9bd 1044 	ldrsh.w	r1, [sp, #68]	; 0x44
20000c10:	f004 fb8c 	bl	2000532c <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
20000c14:	980a      	ldr	r0, [sp, #40]	; 0x28
20000c16:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
20000c1a:	8802      	ldrh	r2, [r0, #0]
20000c1c:	4293      	cmp	r3, r2
20000c1e:	f280 80ea 	bge.w	20000df6 <do_automatic+0x4d6>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000c22:	9f08      	ldr	r7, [sp, #32]
20000c24:	1ad1      	subs	r1, r2, r3
20000c26:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000c28:	f64a 3a98 	movw	sl, #43928	; 0xab98
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000c2c:	fb00 fc01 	mul.w	ip, r0, r1
20000c30:	f50c 3e16 	add.w	lr, ip, #153600	; 0x25800
20000c34:	f50e 67af 	add.w	r7, lr, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000c38:	f2c0 0a02 	movt	sl, #2
20000c3c:	4557      	cmp	r7, sl
20000c3e:	bf28      	it	cs
20000c40:	4657      	movcs	r7, sl
20000c42:	970c      	str	r7, [sp, #48]	; 0x30
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000c44:	9f06      	ldr	r7, [sp, #24]
20000c46:	8839      	ldrh	r1, [r7, #0]
20000c48:	1a50      	subs	r0, r2, r1
20000c4a:	4283      	cmp	r3, r0
20000c4c:	dd03      	ble.n	20000c56 <do_automatic+0x336>
20000c4e:	188a      	adds	r2, r1, r2
20000c50:	4293      	cmp	r3, r2
20000c52:	f2c0 8129 	blt.w	20000ea8 <do_automatic+0x588>
20000c56:	2000      	movs	r0, #0
20000c58:	900e      	str	r0, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000c5a:	4648      	mov	r0, r9
20000c5c:	f003 f9b0 	bl	20003fc0 <__aeabi_ui2d>
20000c60:	a3a3      	add	r3, pc, #652	; (adr r3, 20000ef0 <do_automatic+0x5d0>)
20000c62:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c66:	f003 fa21 	bl	200040ac <__aeabi_dmul>
20000c6a:	f003 fc31 	bl	200044d0 <__aeabi_d2uiz>
20000c6e:	4682      	mov	sl, r0
20000c70:	980c      	ldr	r0, [sp, #48]	; 0x30
20000c72:	f003 f9a5 	bl	20003fc0 <__aeabi_ui2d>
20000c76:	a3a0      	add	r3, pc, #640	; (adr r3, 20000ef8 <do_automatic+0x5d8>)
20000c78:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c7c:	f003 fa16 	bl	200040ac <__aeabi_dmul>
20000c80:	f003 fc26 	bl	200044d0 <__aeabi_d2uiz>

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000c84:	9f09      	ldr	r7, [sp, #36]	; 0x24
20000c86:	f9bd 3046 	ldrsh.w	r3, [sp, #70]	; 0x46
20000c8a:	883a      	ldrh	r2, [r7, #0]
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000c8c:	eb00 090a 	add.w	r9, r0, sl

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000c90:	4293      	cmp	r3, r2
20000c92:	f280 809c 	bge.w	20000dce <do_automatic+0x4ae>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000c96:	9f07      	ldr	r7, [sp, #28]
20000c98:	1a99      	subs	r1, r3, r2
20000c9a:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000c9c:	f64e 0e48 	movw	lr, #59464	; 0xe848
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000ca0:	fb00 fa01 	mul.w	sl, r0, r1
20000ca4:	f50a 3c0e 	add.w	ip, sl, #145408	; 0x23800
20000ca8:	f50c 60c7 	add.w	r0, ip, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000cac:	f2c0 0e01 	movt	lr, #1
20000cb0:	4570      	cmp	r0, lr
20000cb2:	bf38      	it	cc
20000cb4:	4670      	movcc	r0, lr
20000cb6:	900b      	str	r0, [sp, #44]	; 0x2c
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000cb8:	9805      	ldr	r0, [sp, #20]
20000cba:	8801      	ldrh	r1, [r0, #0]
20000cbc:	1a57      	subs	r7, r2, r1
20000cbe:	42bb      	cmp	r3, r7
20000cc0:	dd03      	ble.n	20000cca <do_automatic+0x3aa>
20000cc2:	188a      	adds	r2, r1, r2
20000cc4:	4293      	cmp	r3, r2
20000cc6:	f2c0 80fa 	blt.w	20000ebe <do_automatic+0x59e>
20000cca:	f04f 0a00 	mov.w	sl, #0
20000cce:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000cd2:	4658      	mov	r0, fp
20000cd4:	f003 f974 	bl	20003fc0 <__aeabi_ui2d>
20000cd8:	a385      	add	r3, pc, #532	; (adr r3, 20000ef0 <do_automatic+0x5d0>)
20000cda:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cde:	f003 f9e5 	bl	200040ac <__aeabi_dmul>
20000ce2:	f003 fbf5 	bl	200044d0 <__aeabi_d2uiz>
20000ce6:	4607      	mov	r7, r0
20000ce8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20000cea:	f003 f969 	bl	20003fc0 <__aeabi_ui2d>
20000cee:	a382      	add	r3, pc, #520	; (adr r3, 20000ef8 <do_automatic+0x5d8>)
20000cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cf4:	f003 f9da 	bl	200040ac <__aeabi_dmul>
20000cf8:	f003 fbea 	bl	200044d0 <__aeabi_d2uiz>
20000cfc:	eb00 0b07 	add.w	fp, r0, r7

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000d00:	4648      	mov	r0, r9
20000d02:	f000 fca3 	bl	2000164c <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000d06:	4658      	mov	r0, fp
20000d08:	f000 fcae 	bl	20001668 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
20000d0c:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
20000d10:	f000 fcc0 	bl	20001694 <disp_scale_x>
20000d14:	7030      	strb	r0, [r6, #0]
        	trg.y = disp_scale_y(target.y);
20000d16:	f8bd 0046 	ldrh.w	r0, [sp, #70]	; 0x46
20000d1a:	f000 fcc9 	bl	200016b0 <disp_scale_y>
        	DBG("scaled x target value: %d, scaled y target value: %d", trg.x, trg.y);
20000d1e:	f24c 01d8 	movw	r1, #49368	; 0xc0d8
        	set_y_servo_analog_pw(y_pw);

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
        	trg.y = disp_scale_y(target.y);
20000d22:	7070      	strb	r0, [r6, #1]
        	DBG("scaled x target value: %d, scaled y target value: %d", trg.x, trg.y);
20000d24:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20000d28:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d30:	f004 fafc 	bl	2000532c <printf>
20000d34:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20000d38:	f24c 11c0 	movw	r1, #49600	; 0xc1c0
20000d3c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d44:	f004 faf2 	bl	2000532c <printf>
20000d48:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20000d4c:	f44f 7105 	mov.w	r1, #532	; 0x214
20000d50:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d54:	f004 faea 	bl	2000532c <printf>
20000d58:	f24c 00ec 	movw	r0, #49388	; 0xc0ec
20000d5c:	7831      	ldrb	r1, [r6, #0]
20000d5e:	7872      	ldrb	r2, [r6, #1]
20000d60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d64:	f004 fae2 	bl	2000532c <printf>
20000d68:	200a      	movs	r0, #10
20000d6a:	f004 fb11 	bl	20005390 <putchar>
        	//lcd_state.target_pos = &trg;
        	disp_update((void*)&g_disp_update_argument);
20000d6e:	f64c 6050 	movw	r0, #52816	; 0xce50
20000d72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d76:	f000 fe27 	bl	200019c8 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000d7a:	9f03      	ldr	r7, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000d7c:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000d7e:	e897 0003 	ldmia.w	r7, {r0, r1}
20000d82:	9f02      	ldr	r7, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000d84:	0c1a      	lsrs	r2, r3, #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000d86:	e887 0003 	stmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000d8a:	9904      	ldr	r1, [sp, #16]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000d8c:	f8c7 8000 	str.w	r8, [r7]
    lasttrg=trg;
20000d90:	700a      	strb	r2, [r1, #0]
20000d92:	f8a8 3000 	strh.w	r3, [r8]
        	update_last_screen_state();
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000d96:	f1ba 0f00 	cmp.w	sl, #0
20000d9a:	f43f aefb 	beq.w	20000b94 <do_automatic+0x274>
        		printf("Target acquired, firing!\r\n");
20000d9e:	f24c 1024 	movw	r0, #49444	; 0xc124
20000da2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000da6:	f004 fb55 	bl	20005454 <puts>
        		_fire_dart();
20000daa:	f7ff fd7b 	bl	200008a4 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000dae:	f240 1104 	movw	r1, #260	; 0x104
                servo_do(Y_SET_NEUTRAL);
20000db2:	f240 1344 	movw	r3, #324	; 0x144
20000db6:	f04f 0a00 	mov.w	sl, #0

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000dba:	f2c4 0105 	movt	r1, #16389	; 0x4005
                servo_do(Y_SET_NEUTRAL);
20000dbe:	f2c4 0305 	movt	r3, #16389	; 0x4005

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000dc2:	f8c1 a000 	str.w	sl, [r1]
                servo_do(Y_SET_NEUTRAL);
20000dc6:	4657      	mov	r7, sl
20000dc8:	f8c3 a000 	str.w	sl, [r3]
20000dcc:	e6e3      	b.n	20000b96 <do_automatic+0x276>
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000dce:	f77f af73 	ble.w	20000cb8 <do_automatic+0x398>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000dd2:	9807      	ldr	r0, [sp, #28]
20000dd4:	1a99      	subs	r1, r3, r2
20000dd6:	8807      	ldrh	r7, [r0, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000dd8:	f64a 3e98 	movw	lr, #43928	; 0xab98
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000ddc:	fb07 fa01 	mul.w	sl, r7, r1
20000de0:	f50a 3c16 	add.w	ip, sl, #153600	; 0x25800
20000de4:	f50c 60af 	add.w	r0, ip, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000de8:	f2c0 0e02 	movt	lr, #2
20000dec:	4570      	cmp	r0, lr
20000dee:	bf28      	it	cs
20000df0:	4670      	movcs	r0, lr
20000df2:	900b      	str	r0, [sp, #44]	; 0x2c
20000df4:	e760      	b.n	20000cb8 <do_automatic+0x398>
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000df6:	f77f af25 	ble.w	20000c44 <do_automatic+0x324>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000dfa:	9f08      	ldr	r7, [sp, #32]
20000dfc:	1ad1      	subs	r1, r2, r3
20000dfe:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000e00:	f64e 0a48 	movw	sl, #59464	; 0xe848
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000e04:	fb00 fc01 	mul.w	ip, r0, r1
20000e08:	f50c 3e0e 	add.w	lr, ip, #145408	; 0x23800
20000e0c:	f50e 60c7 	add.w	r0, lr, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000e10:	f2c0 0a01 	movt	sl, #1
20000e14:	4550      	cmp	r0, sl
20000e16:	bf38      	it	cc
20000e18:	4650      	movcc	r0, sl
20000e1a:	900c      	str	r0, [sp, #48]	; 0x30
20000e1c:	e712      	b.n	20000c44 <do_automatic+0x324>
20000e1e:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000e22:	f240 1104 	movw	r1, #260	; 0x104
            servo_do(Y_SET_NEUTRAL);
20000e26:	f240 1244 	movw	r2, #324	; 0x144
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000e2a:	f2c4 0105 	movt	r1, #16389	; 0x4005
            servo_do(Y_SET_NEUTRAL);
20000e2e:	f2c4 0205 	movt	r2, #16389	; 0x4005
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000e32:	f24c 1040 	movw	r0, #49472	; 0xc140
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000e36:	600b      	str	r3, [r1, #0]
            servo_do(Y_SET_NEUTRAL);
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000e38:	f2c2 0000 	movt	r0, #8192	; 0x2000
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
            servo_do(Y_SET_NEUTRAL);
20000e3c:	6013      	str	r3, [r2, #0]
            g_live_fire_enabled = 0;
20000e3e:	f88a 3000 	strb.w	r3, [sl]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000e42:	9301      	str	r3, [sp, #4]
20000e44:	f004 fb06 	bl	20005454 <puts>
            lights_set(LIGHTS_IDLE);
20000e48:	9f01      	ldr	r7, [sp, #4]
20000e4a:	4638      	mov	r0, r7
20000e4c:	f7ff fc10 	bl	20000670 <lights_set>
        }

        *last_state = *state;
20000e50:	4628      	mov	r0, r5
20000e52:	4621      	mov	r1, r4
20000e54:	2204      	movs	r2, #4
20000e56:	f004 f933 	bl	200050c0 <memcpy>
        n64_get_state( state );
20000e5a:	4620      	mov	r0, r4
20000e5c:	f000 fb9c 	bl	20001598 <n64_get_state>
    }
    lcd_state.target_mode = MANUAL_MODE;
20000e60:	9903      	ldr	r1, [sp, #12]
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
20000e62:	9a02      	ldr	r2, [sp, #8]
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
20000e64:	2300      	movs	r3, #0
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
    disp_update((void*)&g_disp_update_argument);
20000e66:	f64c 6050 	movw	r0, #52816	; 0xce50
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
20000e6a:	71cb      	strb	r3, [r1, #7]
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
    disp_update((void*)&g_disp_update_argument);
20000e6c:	f2c2 0000 	movt	r0, #8192	; 0x2000

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
20000e70:	6016      	str	r6, [r2, #0]
    disp_update((void*)&g_disp_update_argument);
20000e72:	f000 fda9 	bl	200019c8 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000e76:	9f03      	ldr	r7, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000e78:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000e7a:	e897 0003 	ldmia.w	r7, {r0, r1}
20000e7e:	9f02      	ldr	r7, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000e80:	f8a8 3000 	strh.w	r3, [r8]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000e84:	e887 0003 	stmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000e88:	0c18      	lsrs	r0, r3, #16
20000e8a:	f888 0002 	strb.w	r0, [r8, #2]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000e8e:	f8c7 8000 	str.w	r8, [r7]
20000e92:	e55a      	b.n	2000094a <do_automatic+0x2a>
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
20000e94:	786f      	ldrb	r7, [r5, #1]
20000e96:	f017 0f80 	tst.w	r7, #128	; 0x80
20000e9a:	f47f ae3c 	bne.w	20000b16 <do_automatic+0x1f6>
        	PIXY_X_CENTER += 1;
20000e9e:	980a      	ldr	r0, [sp, #40]	; 0x28
20000ea0:	8807      	ldrh	r7, [r0, #0]
20000ea2:	1c79      	adds	r1, r7, #1
20000ea4:	8001      	strh	r1, [r0, #0]
20000ea6:	e636      	b.n	20000b16 <do_automatic+0x1f6>
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000ea8:	990e      	ldr	r1, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
20000eaa:	f24c 00a8 	movw	r0, #49320	; 0xc0a8
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000eae:	1c4f      	adds	r7, r1, #1
20000eb0:	b2fb      	uxtb	r3, r7
		    	printf("X on target!\r\n");
20000eb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000eb6:	930e      	str	r3, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
20000eb8:	f004 facc 	bl	20005454 <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000ebc:	e6cd      	b.n	20000c5a <do_automatic+0x33a>
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000ebe:	f24c 00b8 	movw	r0, #49336	; 0xc0b8
20000ec2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ec6:	f004 fac5 	bl	20005454 <puts>
		    	y_on_target++;
20000eca:	980d      	ldr	r0, [sp, #52]	; 0x34
20000ecc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20000ece:	1c47      	adds	r7, r0, #1
20000ed0:	b2f9      	uxtb	r1, r7
20000ed2:	290a      	cmp	r1, #10
20000ed4:	bf94      	ite	ls
20000ed6:	f04f 0a00 	movls.w	sl, #0
20000eda:	f04f 0a01 	movhi.w	sl, #1
20000ede:	910d      	str	r1, [sp, #52]	; 0x34
20000ee0:	2b0a      	cmp	r3, #10
20000ee2:	bf94      	ite	ls
20000ee4:	f04f 0a00 	movls.w	sl, #0
20000ee8:	f00a 0a01 	andhi.w	sl, sl, #1
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000eec:	e6f1      	b.n	20000cd2 <do_automatic+0x3b2>
20000eee:	bf00      	nop
20000ef0:	33333333 	.word	0x33333333
20000ef4:	3feb3333 	.word	0x3feb3333
20000ef8:	33333333 	.word	0x33333333
20000efc:	3fc33333 	.word	0x3fc33333

20000f00 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
20000f00:	b510      	push	{r4, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
20000f02:	f64c 5288 	movw	r2, #52616	; 0xcd88
20000f06:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000f0a:	7813      	ldrb	r3, [r2, #0]
20000f0c:	b143      	cbz	r3, 20000f20 <do_solenoid+0x20>
20000f0e:	f890 c000 	ldrb.w	ip, [r0]
20000f12:	f01c 0f04 	tst.w	ip, #4
20000f16:	d003      	beq.n	20000f20 <do_solenoid+0x20>
20000f18:	7808      	ldrb	r0, [r1, #0]
20000f1a:	f010 0f04 	tst.w	r0, #4
20000f1e:	d000      	beq.n	20000f22 <do_solenoid+0x22>
20000f20:	bd10      	pop	{r4, pc}
        printf("Z pressed, activating trigger solenoid\r\n");
20000f22:	f24c 1074 	movw	r0, #49524	; 0xc174
20000f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f2a:	f004 fa93 	bl	20005454 <puts>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
20000f2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
        printf("Z pressed, activating trigger solenoid\r\n");
		_fire_dart();
20000f32:	f7ff bcb7 	b.w	200008a4 <_fire_dart>
20000f36:	bf00      	nop

20000f38 <trigger_solenoid_pin_init>:
#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
20000f38:	2001      	movs	r0, #1
20000f3a:	2105      	movs	r1, #5
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
20000f3c:	b510      	push	{r4, lr}
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
20000f3e:	f002 faf5 	bl	2000352c <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
20000f42:	2001      	movs	r0, #1
20000f44:	2100      	movs	r1, #0
}
20000f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
20000f4a:	f002 bb0d 	b.w	20003568 <MSS_GPIO_set_output>
20000f4e:	bf00      	nop

20000f50 <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
20000f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20000f54:	b082      	sub	sp, #8

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000f56:	f002 fab3 	bl	200034c0 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000f5a:	2000      	movs	r0, #0
20000f5c:	2105      	movs	r1, #5
20000f5e:	f002 fae5 	bl	2000352c <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000f62:	2000      	movs	r0, #0
20000f64:	4601      	mov	r1, r0
20000f66:	f002 faff 	bl	20003568 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
20000f6a:	f7ff ffe5 	bl	20000f38 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000f6e:	f000 fb1d 	bl	200015ac <n64_reset>
    n64_enable();
20000f72:	f000 fb23 	bl	200015bc <n64_enable>

    n64_get_state(&last_buttons);
20000f76:	4668      	mov	r0, sp
20000f78:	f000 fb0e 	bl	20001598 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
20000f7c:	f7ff fc62 	bl	20000844 <lights_init>
    lights_set(LIGHTS_IDLE);
20000f80:	2000      	movs	r0, #0
20000f82:	f7ff fb75 	bl	20000670 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
20000f86:	f000 f995 	bl	200012b4 <Pixy_init>
    //speaker_init();

    /*
    * Initialize the lcd screen
    */
    lcd_init();
20000f8a:	f7ff fa89 	bl	200004a0 <lcd_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
20000f8e:	f24c 109c 	movw	r0, #49564	; 0xc19c
20000f92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f96:	f004 fa5d 	bl	20005454 <puts>
20000f9a:	f64c 5894 	movw	r8, #52628	; 0xcd94
20000f9e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20000fa2:	f64c 5778 	movw	r7, #52600	; 0xcd78
20000fa6:	f64c 568c 	movw	r6, #52620	; 0xcd8c
20000faa:	f64c 5a98 	movw	sl, #52632	; 0xcd98
20000fae:	f2c2 0700 	movt	r7, #8192	; 0x2000
20000fb2:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000fb6:	f2c2 0a00 	movt	sl, #8192	; 0x2000
20000fba:	ac01      	add	r4, sp, #4
20000fbc:	f108 0902 	add.w	r9, r8, #2
    while (1) {

        n64_get_state( &n64_buttons );
20000fc0:	4620      	mov	r0, r4
20000fc2:	f000 fae9 	bl	20001598 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
20000fc6:	4620      	mov	r0, r4
20000fc8:	4669      	mov	r1, sp
20000fca:	f7ff fbef 	bl	200007ac <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
20000fce:	4620      	mov	r0, r4
20000fd0:	4669      	mov	r1, sp
20000fd2:	f7ff ff95 	bl	20000f00 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000fd6:	4620      	mov	r0, r4
20000fd8:	4669      	mov	r1, sp
20000fda:	f7ff faa5 	bl	20000528 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000fde:	4620      	mov	r0, r4
20000fe0:	4669      	mov	r1, sp
20000fe2:	f7ff fc9d 	bl	20000920 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
20000fe6:	4669      	mov	r1, sp
20000fe8:	4620      	mov	r0, r4
20000fea:	f7ff fb67 	bl	200006bc <do_manual_reload>

        lcd_state.distance = get_distance();
20000fee:	f000 fabf 	bl	20001570 <get_distance>
20000ff2:	f003 fd3b 	bl	20004a6c <__aeabi_f2uiz>
20000ff6:	80b8      	strh	r0, [r7, #4]
        disp_update(&g_disp_update_argument);
20000ff8:	f64c 6050 	movw	r0, #52816	; 0xce50
20000ffc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001000:	f000 fce2 	bl	200019c8 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20001004:	e897 0003 	ldmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20001008:	f8da 3000 	ldr.w	r3, [sl]

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
2000100c:	9a01      	ldr	r2, [sp, #4]
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
2000100e:	0c1d      	lsrs	r5, r3, #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20001010:	e886 0003 	stmia.w	r6, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20001014:	f889 5000 	strb.w	r5, [r9]

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20001018:	9200      	str	r2, [sp, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
2000101a:	f8c6 8000 	str.w	r8, [r6]
    lasttrg=trg;
2000101e:	f8a8 3000 	strh.w	r3, [r8]
20001022:	e7cd      	b.n	20000fc0 <main+0x70>

20001024 <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
20001024:	b510      	push	{r4, lr}
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001026:	f64c 6460 	movw	r4, #52832	; 0xce60
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
2000102a:	b086      	sub	sp, #24
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000102c:	f2c2 0400 	movt	r4, #8192	; 0x2000
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
20001030:	f88d 3000 	strb.w	r3, [sp]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20001034:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
20001036:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
2000103a:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
2000103e:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001042:	a905      	add	r1, sp, #20
20001044:	2201      	movs	r2, #1
20001046:	4620      	mov	r0, r4
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20001048:	f88d 3014 	strb.w	r3, [sp, #20]
		uint8_t message2[] = {0x03};
2000104c:	2303      	movs	r3, #3
2000104e:	f88d 3010 	strb.w	r3, [sp, #16]
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001052:	f001 fa41 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001056:	4620      	mov	r0, r4
20001058:	a904      	add	r1, sp, #16
2000105a:	2201      	movs	r2, #1
2000105c:	f001 fa3c 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20001060:	4620      	mov	r0, r4
20001062:	a903      	add	r1, sp, #12
20001064:	2201      	movs	r2, #1
20001066:	f001 fa37 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
2000106a:	4620      	mov	r0, r4
2000106c:	a902      	add	r1, sp, #8
2000106e:	2201      	movs	r2, #1
20001070:	f001 fa32 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001074:	4620      	mov	r0, r4
20001076:	a901      	add	r1, sp, #4
20001078:	2201      	movs	r2, #1
2000107a:	f001 fa2d 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
2000107e:	4620      	mov	r0, r4
20001080:	4669      	mov	r1, sp
20001082:	2201      	movs	r2, #1
20001084:	f001 fa28 	bl	200024d8 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20001088:	b006      	add	sp, #24
2000108a:	bd10      	pop	{r4, pc}

2000108c <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
2000108c:	b510      	push	{r4, lr}
2000108e:	b088      	sub	sp, #32
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
20001090:	f88d 3008 	strb.w	r3, [sp, #8]
	void LCD_drawLine(x1, y1, x2, y2, set)
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20001094:	237c      	movs	r3, #124	; 0x7c
20001096:	f88d 301c 	strb.w	r3, [sp, #28]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000109a:	f64c 6460 	movw	r4, #52832	; 0xce60
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
2000109e:	230c      	movs	r3, #12
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010a0:	f2c2 0400 	movt	r4, #8192	; 0x2000
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
200010a4:	f88d 3018 	strb.w	r3, [sp, #24]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
200010a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
200010aa:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
200010ae:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
200010b2:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010b6:	a907      	add	r1, sp, #28
200010b8:	2201      	movs	r2, #1
200010ba:	4620      	mov	r0, r4
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
200010bc:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010c0:	f001 fa0a 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
200010c4:	4620      	mov	r0, r4
200010c6:	a906      	add	r1, sp, #24
200010c8:	2201      	movs	r2, #1
200010ca:	f001 fa05 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
200010ce:	4620      	mov	r0, r4
200010d0:	a905      	add	r1, sp, #20
200010d2:	2201      	movs	r2, #1
200010d4:	f001 fa00 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
200010d8:	4620      	mov	r0, r4
200010da:	a904      	add	r1, sp, #16
200010dc:	2201      	movs	r2, #1
200010de:	f001 f9fb 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
200010e2:	4620      	mov	r0, r4
200010e4:	a903      	add	r1, sp, #12
200010e6:	2201      	movs	r2, #1
200010e8:	f001 f9f6 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
200010ec:	4620      	mov	r0, r4
200010ee:	a902      	add	r1, sp, #8
200010f0:	2201      	movs	r2, #1
200010f2:	f001 f9f1 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
200010f6:	4620      	mov	r0, r4
200010f8:	a901      	add	r1, sp, #4
200010fa:	2201      	movs	r2, #1
200010fc:	f001 f9ec 	bl	200024d8 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20001100:	b008      	add	sp, #32
20001102:	bd10      	pop	{r4, pc}

20001104 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20001104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20001108:	b088      	sub	sp, #32
2000110a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
2000110c:	4616      	mov	r6, r2
2000110e:	4607      	mov	r7, r0
20001110:	460d      	mov	r5, r1
20001112:	4698      	mov	r8, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20001114:	b9dc      	cbnz	r4, 2000114e <LCD_drawBox+0x4a>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20001116:	4602      	mov	r2, r0
20001118:	9400      	str	r4, [sp, #0]
2000111a:	f7ff ffb7 	bl	2000108c <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
2000111e:	4638      	mov	r0, r7
20001120:	4629      	mov	r1, r5
20001122:	4632      	mov	r2, r6
20001124:	462b      	mov	r3, r5
20001126:	9400      	str	r4, [sp, #0]
20001128:	f7ff ffb0 	bl	2000108c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
2000112c:	4638      	mov	r0, r7
2000112e:	4641      	mov	r1, r8
20001130:	4632      	mov	r2, r6
20001132:	4643      	mov	r3, r8
20001134:	9400      	str	r4, [sp, #0]
20001136:	f7ff ffa9 	bl	2000108c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
2000113a:	4630      	mov	r0, r6
2000113c:	4629      	mov	r1, r5
2000113e:	4643      	mov	r3, r8
20001140:	4632      	mov	r2, r6
20001142:	9400      	str	r4, [sp, #0]
20001144:	f7ff ffa2 	bl	2000108c <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20001148:	b008      	add	sp, #32
2000114a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
2000114e:	237c      	movs	r3, #124	; 0x7c
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001150:	f64c 6060 	movw	r0, #52832	; 0xce60
20001154:	a907      	add	r1, sp, #28
20001156:	2201      	movs	r2, #1
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
20001158:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000115c:	f2c2 0000 	movt	r0, #8192	; 0x2000
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
			uint8_t message2[] = {0x0F};
20001160:	230f      	movs	r3, #15
20001162:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
20001166:	f88d 7014 	strb.w	r7, [sp, #20]
			uint8_t message4[] = {y1};
2000116a:	f88d 5010 	strb.w	r5, [sp, #16]
			uint8_t message5[] = {x2};
2000116e:	f88d 600c 	strb.w	r6, [sp, #12]
			uint8_t message6[] = {y2};
20001172:	f88d 8008 	strb.w	r8, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001176:	f001 f9af 	bl	200024d8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
2000117a:	f64c 6060 	movw	r0, #52832	; 0xce60
2000117e:	a906      	add	r1, sp, #24
20001180:	2201      	movs	r2, #1
20001182:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001186:	f001 f9a7 	bl	200024d8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
2000118a:	f64c 6060 	movw	r0, #52832	; 0xce60
2000118e:	a905      	add	r1, sp, #20
20001190:	2201      	movs	r2, #1
20001192:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001196:	f001 f99f 	bl	200024d8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
2000119a:	f64c 6060 	movw	r0, #52832	; 0xce60
2000119e:	a904      	add	r1, sp, #16
200011a0:	2201      	movs	r2, #1
200011a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011a6:	f001 f997 	bl	200024d8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
200011aa:	f64c 6060 	movw	r0, #52832	; 0xce60
200011ae:	a903      	add	r1, sp, #12
200011b0:	2201      	movs	r2, #1
200011b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011b6:	f001 f98f 	bl	200024d8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
200011ba:	f64c 6060 	movw	r0, #52832	; 0xce60
200011be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011c2:	a902      	add	r1, sp, #8
200011c4:	2201      	movs	r2, #1
200011c6:	f001 f987 	bl	200024d8 <MSS_UART_polled_tx>
200011ca:	e7bd      	b.n	20001148 <LCD_drawBox+0x44>

200011cc <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
200011cc:	b510      	push	{r4, lr}
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011ce:	f64c 6460 	movw	r4, #52832	; 0xce60
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
200011d2:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
200011d8:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
200011da:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011de:	a903      	add	r1, sp, #12
200011e0:	2201      	movs	r2, #1
200011e2:	4620      	mov	r0, r4
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
200011e4:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
200011e8:	2319      	movs	r3, #25
200011ea:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011ee:	f001 f973 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
200011f2:	4620      	mov	r0, r4
200011f4:	a902      	add	r1, sp, #8
200011f6:	2201      	movs	r2, #1
200011f8:	f001 f96e 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
200011fc:	4620      	mov	r0, r4
200011fe:	a901      	add	r1, sp, #4
20001200:	2201      	movs	r2, #1
20001202:	f001 f969 	bl	200024d8 <MSS_UART_polled_tx>
	}
20001206:	b004      	add	sp, #16
20001208:	bd10      	pop	{r4, pc}
2000120a:	bf00      	nop

2000120c <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
2000120c:	b510      	push	{r4, lr}
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000120e:	f64c 6460 	movw	r4, #52832	; 0xce60
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20001212:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001214:	f2c2 0400 	movt	r4, #8192	; 0x2000
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20001218:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
2000121a:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000121e:	a903      	add	r1, sp, #12
20001220:	2201      	movs	r2, #1
20001222:	4620      	mov	r0, r4
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20001224:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
20001228:	2318      	movs	r3, #24
2000122a:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000122e:	f001 f953 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001232:	4620      	mov	r0, r4
20001234:	a902      	add	r1, sp, #8
20001236:	2201      	movs	r2, #1
20001238:	f001 f94e 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
2000123c:	4620      	mov	r0, r4
2000123e:	a901      	add	r1, sp, #4
20001240:	2201      	movs	r2, #1
20001242:	f001 f949 	bl	200024d8 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20001246:	b004      	add	sp, #16
20001248:	bd10      	pop	{r4, pc}
2000124a:	bf00      	nop

2000124c <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
2000124c:	b510      	push	{r4, lr}
2000124e:	460c      	mov	r4, r1
		LCD_setX(posX);
20001250:	f7ff ffdc 	bl	2000120c <LCD_setX>
		LCD_setY(posY);
20001254:	4620      	mov	r0, r4
	}
20001256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
		LCD_setX(posX);
		LCD_setY(posY);
2000125a:	f7ff bfb7 	b.w	200011cc <LCD_setY>
2000125e:	bf00      	nop

20001260 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20001260:	b510      	push	{r4, lr}
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001262:	f64c 6460 	movw	r4, #52832	; 0xce60
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20001266:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001268:	f2c2 0400 	movt	r4, #8192	; 0x2000
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
2000126c:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000126e:	a901      	add	r1, sp, #4
20001270:	2201      	movs	r2, #1
20001272:	4620      	mov	r0, r4
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20001274:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
20001278:	2300      	movs	r3, #0
2000127a:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000127e:	f001 f92b 	bl	200024d8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001282:	4620      	mov	r0, r4
20001284:	4669      	mov	r1, sp
20001286:	2201      	movs	r2, #1
20001288:	f001 f926 	bl	200024d8 <MSS_UART_polled_tx>
	}
2000128c:	b002      	add	sp, #8
2000128e:	bd10      	pop	{r4, pc}

20001290 <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
20001290:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20001292:	f64c 6060 	movw	r0, #52832	; 0xce60
20001296:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000129a:	f001 b98f 	b.w	200025bc <MSS_UART_polled_tx_string>
2000129e:	bf00      	nop

200012a0 <LCD_init>:
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
		MSS_UART_init(
200012a0:	f64c 6060 	movw	r0, #52832	; 0xce60
200012a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012a8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
200012ac:	2203      	movs	r2, #3
200012ae:	f001 b811 	b.w	200022d4 <MSS_UART_init>
200012b2:	bf00      	nop

200012b4 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
200012b4:	b510      	push	{r4, lr}
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200012b6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
200012ba:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200012bc:	f003 fc26 	bl	20004b0c <malloc>

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
200012c0:	f64c 64b0 	movw	r4, #52912	; 0xceb0
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200012c4:	f64c 6358 	movw	r3, #52824	; 0xce58
200012c8:	f2c2 0300 	movt	r3, #8192	; 0x2000

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
200012cc:	f2c2 0400 	movt	r4, #8192	; 0x2000
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200012d0:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
200012d2:	4620      	mov	r0, r4
200012d4:	f001 fb70 	bl	200029b8 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
200012d8:	2100      	movs	r1, #0
200012da:	4620      	mov	r0, r4
200012dc:	460a      	mov	r2, r1
200012de:	2408      	movs	r4, #8
200012e0:	2307      	movs	r3, #7
200012e2:	9400      	str	r4, [sp, #0]
200012e4:	f001 fcb2 	bl	20002c4c <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
200012e8:	b002      	add	sp, #8
200012ea:	bd10      	pop	{r4, pc}

200012ec <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
200012ec:	b538      	push	{r3, r4, r5, lr}

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200012ee:	f64c 64b0 	movw	r4, #52912	; 0xceb0
200012f2:	f2c2 0400 	movt	r4, #8192	; 0x2000
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
200012f6:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200012f8:	2100      	movs	r1, #0
200012fa:	4620      	mov	r0, r4
200012fc:	f001 fd36 	bl	20002d6c <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20001300:	4629      	mov	r1, r5
20001302:	4620      	mov	r0, r4
20001304:	f001 fdfe 	bl	20002f04 <MSS_SPI_transfer_frame>
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001308:	2100      	movs	r1, #0
uint8_t getByte(uint8_t out) {

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
2000130a:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000130c:	4620      	mov	r0, r4
2000130e:	f001 fdb1 	bl	20002e74 <MSS_SPI_clear_slave_select>

    return in_rx;
}
20001312:	b2e8      	uxtb	r0, r5
20001314:	bd38      	pop	{r3, r4, r5, pc}
20001316:	bf00      	nop

20001318 <getWord>:

uint16_t getWord() {
20001318:	b538      	push	{r3, r4, r5, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
2000131a:	f64c 549e 	movw	r4, #52638	; 0xcd9e
2000131e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001322:	7825      	ldrb	r5, [r4, #0]
20001324:	b30d      	cbz	r5, 2000136a <getWord+0x52>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20001326:	205b      	movs	r0, #91	; 0x5b
20001328:	f7ff ffe0 	bl	200012ec <getByte>
        cout = g_outBuf[g_outReadIndex++];
2000132c:	f64c 539d 	movw	r3, #52637	; 0xcd9d
20001330:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001334:	f893 c000 	ldrb.w	ip, [r3]
        g_outLen--;
20001338:	7825      	ldrb	r5, [r4, #0]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
2000133a:	f10c 0101 	add.w	r1, ip, #1
2000133e:	b2c9      	uxtb	r1, r1
20001340:	f64c 52a4 	movw	r2, #52644	; 0xcda4
        g_outLen--;
20001344:	f105 3eff 	add.w	lr, r5, #4294967295
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
20001348:	f2c2 0200 	movt	r2, #8192	; 0x2000
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
2000134c:	2940      	cmp	r1, #64	; 0x40
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
2000134e:	f884 e000 	strb.w	lr, [r4]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
20001352:	7019      	strb	r1, [r3, #0]
20001354:	f812 500c 	ldrb.w	r5, [r2, ip]
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20001358:	d012      	beq.n	20001380 <getWord+0x68>
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
2000135a:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
2000135c:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
2000135e:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
20001360:	f7ff ffc4 	bl	200012ec <getByte>
20001364:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
20001366:	b280      	uxth	r0, r0
20001368:	bd38      	pop	{r3, r4, r5, pc}
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
2000136a:	205a      	movs	r0, #90	; 0x5a
2000136c:	f7ff ffbe 	bl	200012ec <getByte>

    w <<= 8;
20001370:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
20001372:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001374:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
20001376:	f7ff ffb9 	bl	200012ec <getByte>
2000137a:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
2000137c:	b280      	uxth	r0, r0
2000137e:	bd38      	pop	{r3, r4, r5, pc}
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20001380:	2400      	movs	r4, #0
20001382:	701c      	strb	r4, [r3, #0]
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001384:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
20001386:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001388:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
2000138a:	f7ff ffaf 	bl	200012ec <getByte>
2000138e:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
20001390:	b280      	uxth	r0, r0
20001392:	bd38      	pop	{r3, r4, r5, pc}

20001394 <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
20001394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
20001396:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
2000139a:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
2000139e:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
200013a2:	f245 56aa 	movw	r6, #21930	; 0x55aa
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
200013a6:	f7ff ffb7 	bl	20001318 <getWord>
200013aa:	e005      	b.n	200013b8 <Pixy_get_start+0x24>
200013ac:	f7ff ffb4 	bl	20001318 <getWord>
        if (w == 0 && lastw == 0)
200013b0:	ea44 0300 	orr.w	r3, r4, r0
200013b4:	b29b      	uxth	r3, r3
200013b6:	b1f3      	cbz	r3, 200013f6 <Pixy_get_start+0x62>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200013b8:	42ac      	cmp	r4, r5
200013ba:	bf14      	ite	ne
200013bc:	2400      	movne	r4, #0
200013be:	2401      	moveq	r4, #1
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200013c0:	42b8      	cmp	r0, r7
200013c2:	bf14      	ite	ne
200013c4:	2300      	movne	r3, #0
200013c6:	f004 0301 	andeq.w	r3, r4, #1

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200013ca:	42a8      	cmp	r0, r5
200013cc:	bf14      	ite	ne
200013ce:	2400      	movne	r4, #0
200013d0:	f004 0401 	andeq.w	r4, r4, #1
200013d4:	b98c      	cbnz	r4, 200013fa <Pixy_get_start+0x66>
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200013d6:	b9c3      	cbnz	r3, 2000140a <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
200013d8:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
200013da:	bf18      	it	ne
200013dc:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
200013de:	d1e5      	bne.n	200013ac <Pixy_get_start+0x18>
            getByte(0);  // we're out of sync! (backwards)
200013e0:	4618      	mov	r0, r3
200013e2:	f7ff ff83 	bl	200012ec <getByte>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
200013e6:	f7ff ff97 	bl	20001318 <getWord>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
200013ea:	4634      	mov	r4, r6

    lastw = 0xffff;

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
200013ec:	ea44 0300 	orr.w	r3, r4, r0
200013f0:	b29b      	uxth	r3, r3
200013f2:	2b00      	cmp	r3, #0
200013f4:	d1e0      	bne.n	200013b8 <Pixy_get_start+0x24>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
200013f6:	4618      	mov	r0, r3

        lastw = w;
    }
}
200013f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
            g_blockType = NORMAL_BLOCK;
200013fa:	f64c 605c 	movw	r0, #52828	; 0xce5c
200013fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001402:	2200      	movs	r2, #0
20001404:	7002      	strb	r2, [r0, #0]
20001406:	2001      	movs	r0, #1
            return 1;  // code found!
20001408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
2000140a:	f64c 615c 	movw	r1, #52828	; 0xce5c
2000140e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001412:	2001      	movs	r0, #1
20001414:	7008      	strb	r0, [r1, #0]
            return 1;
20001416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

20001418 <Pixy_get_blocks>:

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20001418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
2000141c:	f64c 51a0 	movw	r1, #52640	; 0xcda0
20001420:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001424:	680b      	ldr	r3, [r1, #0]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20001426:	b085      	sub	sp, #20
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20001428:	9102      	str	r1, [sp, #8]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
2000142a:	9001      	str	r0, [sp, #4]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
2000142c:	2b00      	cmp	r3, #0
2000142e:	d078      	beq.n	20001522 <Pixy_get_blocks+0x10a>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
20001430:	9a02      	ldr	r2, [sp, #8]
20001432:	2000      	movs	r0, #0
20001434:	6010      	str	r0, [r2, #0]
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
20001436:	f64c 6358 	movw	r3, #52824	; 0xce58

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
2000143a:	f64c 6a5c 	movw	sl, #52828	; 0xce5c
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
2000143e:	f2c2 0300 	movt	r3, #8192	; 0x2000

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
20001442:	2400      	movs	r4, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
20001444:	9300      	str	r3, [sp, #0]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
20001446:	f2c2 0a00 	movt	sl, #8192	; 0x2000
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
2000144a:	f64a 2955 	movw	r9, #43605	; 0xaa55
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
2000144e:	f64a 2b56 	movw	fp, #43606	; 0xaa56
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20001452:	9a01      	ldr	r2, [sp, #4]
20001454:	4294      	cmp	r4, r2
20001456:	bf2c      	ite	cs
20001458:	2300      	movcs	r3, #0
2000145a:	2301      	movcc	r3, #1
2000145c:	2c63      	cmp	r4, #99	; 0x63
2000145e:	bf8c      	ite	hi
20001460:	2300      	movhi	r3, #0
20001462:	f003 0301 	andls.w	r3, r3, #1
20001466:	2b00      	cmp	r3, #0
20001468:	d057      	beq.n	2000151a <Pixy_get_blocks+0x102>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
2000146a:	f7ff ff55 	bl	20001318 <getWord>
        if (checksum ==
2000146e:	4548      	cmp	r0, r9
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001470:	4605      	mov	r5, r0
        if (checksum ==
20001472:	d05d      	beq.n	20001530 <Pixy_get_blocks+0x118>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
20001474:	4558      	cmp	r0, fp
20001476:	d047      	beq.n	20001508 <Pixy_get_blocks+0xf0>
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
20001478:	2800      	cmp	r0, #0
2000147a:	d04d      	beq.n	20001518 <Pixy_get_blocks+0x100>
            return blockCount;

        block = g_blocks + blockCount;
2000147c:	9800      	ldr	r0, [sp, #0]
2000147e:	eb04 0844 	add.w	r8, r4, r4, lsl #1
20001482:	6807      	ldr	r7, [r0, #0]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
20001484:	f7ff ff48 	bl	20001318 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
20001488:	f827 0028 	strh.w	r0, [r7, r8, lsl #2]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
2000148c:	4606      	mov	r6, r0
2000148e:	f7ff ff43 	bl	20001318 <getWord>
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
20001492:	eb07 0788 	add.w	r7, r7, r8, lsl #2
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001496:	1832      	adds	r2, r6, r0
            *((uint16_t *)block + i) = w;
20001498:	8078      	strh	r0, [r7, #2]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
2000149a:	b296      	uxth	r6, r2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
2000149c:	f7ff ff3c 	bl	20001318 <getWord>
            sum += w;
200014a0:	1833      	adds	r3, r6, r0
            *((uint16_t *)block + i) = w;
200014a2:	80b8      	strh	r0, [r7, #4]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
200014a4:	b29e      	uxth	r6, r3
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
200014a6:	f7ff ff37 	bl	20001318 <getWord>
            sum += w;
200014aa:	1831      	adds	r1, r6, r0
            *((uint16_t *)block + i) = w;
200014ac:	80f8      	strh	r0, [r7, #6]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
200014ae:	b28e      	uxth	r6, r1
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
200014b0:	f7ff ff32 	bl	20001318 <getWord>
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
200014b4:	f89a 2000 	ldrb.w	r2, [sl]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
200014b8:	1836      	adds	r6, r6, r0
            *((uint16_t *)block + i) = w;
200014ba:	8138      	strh	r0, [r7, #8]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
200014bc:	b2b6      	uxth	r6, r6
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
200014be:	b1f2      	cbz	r2, 200014fe <Pixy_get_blocks+0xe6>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
200014c0:	f7ff ff2a 	bl	20001318 <getWord>
            sum += w;
200014c4:	1981      	adds	r1, r0, r6
            *((uint16_t *)block + i) = w;
200014c6:	8178      	strh	r0, [r7, #10]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
200014c8:	b28e      	uxth	r6, r1
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
200014ca:	42ae      	cmp	r6, r5
200014cc:	d110      	bne.n	200014f0 <Pixy_get_blocks+0xd8>
            blockCount++;
200014ce:	3401      	adds	r4, #1
200014d0:	b2a4      	uxth	r4, r4
        else
            printf("checksum error!\n");

        w = getWord();
200014d2:	f7ff ff21 	bl	20001318 <getWord>
        if (w == PIXY_START_WORD)
200014d6:	4548      	cmp	r0, r9
            g_blockType = NORMAL_BLOCK;
200014d8:	bf04      	itt	eq
200014da:	2300      	moveq	r3, #0
200014dc:	f88a 3000 	strbeq.w	r3, [sl]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
200014e0:	d0b7      	beq.n	20001452 <Pixy_get_blocks+0x3a>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
200014e2:	4558      	cmp	r0, fp
200014e4:	d118      	bne.n	20001518 <Pixy_get_blocks+0x100>
            g_blockType = CC_BLOCK;
200014e6:	f04f 0e01 	mov.w	lr, #1
200014ea:	f88a e000 	strb.w	lr, [sl]
200014ee:	e7b0      	b.n	20001452 <Pixy_get_blocks+0x3a>

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
200014f0:	f24c 2004 	movw	r0, #49668	; 0xc204
200014f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014f8:	f003 ffac 	bl	20005454 <puts>
200014fc:	e7e9      	b.n	200014d2 <Pixy_get_blocks+0xba>

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
200014fe:	f04f 0c00 	mov.w	ip, #0
20001502:	f8a7 c00a 	strh.w	ip, [r7, #10]
                break;
20001506:	e7e0      	b.n	200014ca <Pixy_get_blocks+0xb2>
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
20001508:	f64c 635c 	movw	r3, #52828	; 0xce5c
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
2000150c:	9802      	ldr	r0, [sp, #8]
2000150e:	2101      	movs	r1, #1
            g_blockType = CC_BLOCK;
20001510:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001514:	7019      	strb	r1, [r3, #0]
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
20001516:	6001      	str	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20001518:	9403      	str	r4, [sp, #12]
2000151a:	9803      	ldr	r0, [sp, #12]
2000151c:	b005      	add	sp, #20
2000151e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
20001522:	f7ff ff37 	bl	20001394 <Pixy_get_start>
20001526:	4604      	mov	r4, r0
20001528:	2800      	cmp	r0, #0
2000152a:	d184      	bne.n	20001436 <Pixy_get_blocks+0x1e>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
2000152c:	9403      	str	r4, [sp, #12]
2000152e:	e7f4      	b.n	2000151a <Pixy_get_blocks+0x102>
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
20001530:	f64c 605c 	movw	r0, #52828	; 0xce5c
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20001534:	9b02      	ldr	r3, [sp, #8]
            g_blockType = NORMAL_BLOCK;
20001536:	f2c2 0000 	movt	r0, #8192	; 0x2000
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
2000153a:	2201      	movs	r2, #1
            g_blockType = NORMAL_BLOCK;
2000153c:	2100      	movs	r1, #0
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
2000153e:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20001540:	7001      	strb	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20001542:	9403      	str	r4, [sp, #12]
20001544:	e7e9      	b.n	2000151a <Pixy_get_blocks+0x102>
20001546:	bf00      	nop

20001548 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001548:	b510      	push	{r4, lr}
2000154a:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
2000154c:	2001      	movs	r0, #1
2000154e:	f7ff ff63 	bl	20001418 <Pixy_get_blocks>
20001552:	b150      	cbz	r0, 2000156a <Pixy_get_target_location+0x22>
        return -1;
    }

    target->x = g_blocks[0].x;
20001554:	f64c 6058 	movw	r0, #52824	; 0xce58
20001558:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000155c:	6801      	ldr	r1, [r0, #0]
    target->y = g_blocks[0].y;
2000155e:	2000      	movs	r0, #0
    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
        return -1;
    }

    target->x = g_blocks[0].x;
20001560:	884a      	ldrh	r2, [r1, #2]
20001562:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
20001564:	888b      	ldrh	r3, [r1, #4]
20001566:	8063      	strh	r3, [r4, #2]

    return 0;
}
20001568:	bd10      	pop	{r4, pc}
}

int Pixy_get_target_location(target_pos_t* target) {

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
2000156a:	f04f 30ff 	mov.w	r0, #4294967295
2000156e:	bd10      	pop	{r4, pc}

20001570 <get_distance>:

#include "dsensor_driver.h"

// read current distance
float get_distance()
{
20001570:	b508      	push	{r3, lr}
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * (CENTIMETER * MULTIPLIER);
20001572:	f240 2300 	movw	r3, #512	; 0x200
20001576:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000157a:	6818      	ldr	r0, [r3, #0]
2000157c:	f002 fd20 	bl	20003fc0 <__aeabi_ui2d>
20001580:	a303      	add	r3, pc, #12	; (adr r3, 20001590 <get_distance+0x20>)
20001582:	e9d3 2300 	ldrd	r2, r3, [r3]
20001586:	f002 fd91 	bl	200040ac <__aeabi_dmul>
2000158a:	f002 ffc1 	bl	20004510 <__aeabi_d2f>
	return distance;
}
2000158e:	bd08      	pop	{r3, pc}
20001590:	3230f5b1 	.word	0x3230f5b1
20001594:	3f26a5d7 	.word	0x3f26a5d7

20001598 <n64_get_state>:

// read the current state
void n64_get_state(n64_state_t* state)
{
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
20001598:	f240 0100 	movw	r1, #0

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
2000159c:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
2000159e:	f2c4 0105 	movt	r1, #16389	; 0x4005
200015a2:	2204      	movs	r2, #4
200015a4:	f003 fd8c 	bl	200050c0 <memcpy>
}
200015a8:	bd08      	pop	{r3, pc}
200015aa:	bf00      	nop

200015ac <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
200015ac:	f240 0300 	movw	r3, #0
200015b0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200015b4:	22ff      	movs	r2, #255	; 0xff
200015b6:	601a      	str	r2, [r3, #0]
}
200015b8:	4770      	bx	lr
200015ba:	bf00      	nop

200015bc <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
200015bc:	f240 0300 	movw	r3, #0
200015c0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200015c4:	2201      	movs	r2, #1
200015c6:	601a      	str	r2, [r3, #0]
}
200015c8:	4770      	bx	lr
200015ca:	bf00      	nop

200015cc <map_n64_analog_to_servo_pwm>:
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
200015cc:	7883      	ldrb	r3, [r0, #2]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
200015ce:	1d9a      	adds	r2, r3, #6
200015d0:	b2d2      	uxtb	r2, r2
200015d2:	2a0c      	cmp	r2, #12
200015d4:	d81c      	bhi.n	20001610 <map_n64_analog_to_servo_pwm+0x44>
200015d6:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200015d8:	b25b      	sxtb	r3, r3
200015da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
200015de:	fb02 fc03 	mul.w	ip, r2, r3
200015e2:	f5cc 3312 	rsb	r3, ip, #149504	; 0x24800
200015e6:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
200015ea:	600b      	str	r3, [r1, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
200015ec:	78c3      	ldrb	r3, [r0, #3]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
200015ee:	1d9a      	adds	r2, r3, #6
200015f0:	b2d0      	uxtb	r0, r2
200015f2:	280c      	cmp	r0, #12
200015f4:	d81b      	bhi.n	2000162e <map_n64_analog_to_servo_pwm+0x62>
200015f6:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200015f8:	fa4f fc83 	sxtb.w	ip, r3
200015fc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20001600:	fb02 f00c 	mul.w	r0, r2, ip
20001604:	f5c0 3312 	rsb	r3, r0, #149504	; 0x24800
20001608:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
2000160c:	604b      	str	r3, [r1, #4]
}
2000160e:	4770      	bx	lr
	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20001610:	b25b      	sxtb	r3, r3
20001612:	2b50      	cmp	r3, #80	; 0x50
20001614:	bfc4      	itt	gt
20001616:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
2000161a:	f2c0 0301 	movtgt	r3, #1
2000161e:	dce4      	bgt.n	200015ea <map_n64_analog_to_servo_pwm+0x1e>
20001620:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
20001624:	4563      	cmp	r3, ip
20001626:	bfb8      	it	lt
20001628:	4663      	movlt	r3, ip
2000162a:	b2db      	uxtb	r3, r3
2000162c:	e7d4      	b.n	200015d8 <map_n64_analog_to_servo_pwm+0xc>
2000162e:	b25b      	sxtb	r3, r3
20001630:	2b50      	cmp	r3, #80	; 0x50
20001632:	bfc4      	itt	gt
20001634:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
20001638:	f2c0 0301 	movtgt	r3, #1
2000163c:	dce6      	bgt.n	2000160c <map_n64_analog_to_servo_pwm+0x40>
2000163e:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
20001642:	4563      	cmp	r3, ip
20001644:	bfb8      	it	lt
20001646:	4663      	movlt	r3, ip
20001648:	b2db      	uxtb	r3, r3
2000164a:	e7d5      	b.n	200015f8 <map_n64_analog_to_servo_pwm+0x2c>

2000164c <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
2000164c:	f64c 0350 	movw	r3, #51280	; 0xc850
20001650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001654:	681a      	ldr	r2, [r3, #0]
20001656:	4290      	cmp	r0, r2
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
20001658:	bf1f      	itttt	ne
2000165a:	f240 1200 	movwne	r2, #256	; 0x100
2000165e:	f2c4 0205 	movtne	r2, #16389	; 0x4005
20001662:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
20001664:	6018      	strne	r0, [r3, #0]
20001666:	4770      	bx	lr

20001668 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001668:	f64c 0354 	movw	r3, #51284	; 0xc854
2000166c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001670:	681a      	ldr	r2, [r3, #0]
20001672:	4290      	cmp	r0, r2
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
20001674:	bf1f      	itttt	ne
20001676:	f240 1240 	movwne	r2, #320	; 0x140
2000167a:	f2c4 0205 	movtne	r2, #16389	; 0x4005
2000167e:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
20001680:	6018      	strne	r0, [r3, #0]
20001682:	4770      	bx	lr

20001684 <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
20001684:	f64c 634c 	movw	r3, #52812	; 0xce4c
20001688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000168c:	2200      	movs	r2, #0
2000168e:	701a      	strb	r2, [r3, #0]
	//DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
20001690:	4770      	bx	lr
20001692:	bf00      	nop

20001694 <disp_scale_x>:

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
20001694:	b508      	push	{r3, lr}
20001696:	f003 f841 	bl	2000471c <__aeabi_ui2f>
2000169a:	f641 3149 	movw	r1, #6985	; 0x1b49
2000169e:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
200016a2:	f003 f893 	bl	200047cc <__aeabi_fmul>
200016a6:	f003 f9e1 	bl	20004a6c <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
200016aa:	b2c0      	uxtb	r0, r0
200016ac:	bd08      	pop	{r3, pc}
200016ae:	bf00      	nop

200016b0 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
200016b0:	b508      	push	{r3, lr}
200016b2:	f003 f833 	bl	2000471c <__aeabi_ui2f>
200016b6:	f64f 4124 	movw	r1, #64548	; 0xfc24
200016ba:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
200016be:	f003 f885 	bl	200047cc <__aeabi_fmul>
200016c2:	f003 f9d3 	bl	20004a6c <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
200016c6:	b2c0      	uxtb	r0, r0
200016c8:	bd08      	pop	{r3, pc}
200016ca:	bf00      	nop

200016cc <disp_write_mode>:
	sprintf(num, "%05d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
200016cc:	b510      	push	{r4, lr}
	DBG("writing mode");
200016ce:	f24c 2164 	movw	r1, #49764	; 0xc264
	sprintf(num, "%05d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
200016d2:	4604      	mov	r4, r0
	DBG("writing mode");
200016d4:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
200016d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200016dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016e0:	f003 fe24 	bl	2000532c <printf>
200016e4:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
200016e8:	f24c 412c 	movw	r1, #50220	; 0xc42c
200016ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200016f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016f4:	f003 fe1a 	bl	2000532c <printf>
200016f8:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
200016fc:	f240 110d 	movw	r1, #269	; 0x10d
20001700:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001704:	f003 fe12 	bl	2000532c <printf>
20001708:	f24c 2080 	movw	r0, #49792	; 0xc280
2000170c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001710:	f003 fe0c 	bl	2000532c <printf>
20001714:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001718:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000171c:	f003 fe9a 	bl	20005454 <puts>
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
20001720:	7823      	ldrb	r3, [r4, #0]
20001722:	2b01      	cmp	r3, #1
20001724:	d00b      	beq.n	2000173e <disp_write_mode+0x72>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
20001726:	2007      	movs	r0, #7
20001728:	2148      	movs	r1, #72	; 0x48
2000172a:	f7ff fd8f 	bl	2000124c <LCD_setPos>
		LCD_printStr(MANUAL_STR);
2000172e:	f24c 2098 	movw	r0, #49816	; 0xc298
20001732:	f2c2 0000 	movt	r0, #8192	; 0x2000
	}
	//DBG("writing mode %u", mode);
}
20001736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
2000173a:	f7ff bda9 	b.w	20001290 <LCD_printStr>
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
2000173e:	2007      	movs	r0, #7
20001740:	2148      	movs	r1, #72	; 0x48
20001742:	f7ff fd83 	bl	2000124c <LCD_setPos>
		LCD_printStr(AUTO_STR);
20001746:	f24c 2090 	movw	r0, #49808	; 0xc290
2000174a:	f2c2 0000 	movt	r0, #8192	; 0x2000
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
	}
	//DBG("writing mode %u", mode);
}
2000174e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
20001752:	f7ff bd9d 	b.w	20001290 <LCD_printStr>
20001756:	bf00      	nop

20001758 <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
20001758:	b510      	push	{r4, lr}
	DBG("writing chamber status");
2000175a:	f24c 2164 	movw	r1, #49764	; 0xc264
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
2000175e:	4604      	mov	r4, r0
	DBG("writing chamber status");
20001760:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001764:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000176c:	f003 fdde 	bl	2000532c <printf>
20001770:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001774:	f24c 2150 	movw	r1, #49744	; 0xc250
20001778:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000177c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001780:	f003 fdd4 	bl	2000532c <printf>
20001784:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001788:	21ea      	movs	r1, #234	; 0xea
2000178a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000178e:	f003 fdcd 	bl	2000532c <printf>
20001792:	f24c 20a0 	movw	r0, #49824	; 0xc2a0
20001796:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000179a:	f003 fdc7 	bl	2000532c <printf>
2000179e:	f24c 103c 	movw	r0, #49468	; 0xc13c
200017a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017a6:	f003 fe55 	bl	20005454 <puts>
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
200017aa:	7824      	ldrb	r4, [r4, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
200017ac:	2007      	movs	r0, #7
200017ae:	2166      	movs	r1, #102	; 0x66
200017b0:	f7ff fd4c 	bl	2000124c <LCD_setPos>
	if(status == CHAMBER_LOADED){
200017b4:	2c01      	cmp	r4, #1
200017b6:	d007      	beq.n	200017c8 <disp_write_shots+0x70>
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
200017b8:	f24c 20c0 	movw	r0, #49856	; 0xc2c0
200017bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
200017c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
200017c4:	f7ff bd64 	b.w	20001290 <LCD_printStr>
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
200017c8:	f24c 20b8 	movw	r0, #49848	; 0xc2b8
200017cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
200017d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
200017d4:	f7ff bd5c 	b.w	20001290 <LCD_printStr>

200017d8 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
200017d8:	b530      	push	{r4, r5, lr}
	DBG("writing distance");
200017da:	f24c 2164 	movw	r1, #49764	; 0xc264

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
200017de:	4604      	mov	r4, r0
	DBG("writing distance");
200017e0:	f24c 00c8 	movw	r0, #49352	; 0xc0c8

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
200017e4:	b083      	sub	sp, #12
	DBG("writing distance");
200017e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200017ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017ee:	f003 fd9d 	bl	2000532c <printf>
200017f2:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
200017f6:	f24c 411c 	movw	r1, #50204	; 0xc41c
200017fa:	f2c2 0100 	movt	r1, #8192	; 0x2000
200017fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001802:	f003 fd93 	bl	2000532c <printf>
20001806:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
2000180a:	f44f 7180 	mov.w	r1, #256	; 0x100
2000180e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001812:	f003 fd8b 	bl	2000532c <printf>
20001816:	f24c 20c8 	movw	r0, #49864	; 0xc2c8
2000181a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000181e:	f003 fd85 	bl	2000532c <printf>
20001822:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001826:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000182a:	f003 fe13 	bl	20005454 <puts>
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint16_t distance = d->dist;
2000182e:	7825      	ldrb	r5, [r4, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
20001830:	2007      	movs	r0, #7
20001832:	212a      	movs	r1, #42	; 0x2a
20001834:	f7ff fd0a 	bl	2000124c <LCD_setPos>
	sprintf(num, "%05d", distance);
20001838:	ac01      	add	r4, sp, #4
2000183a:	f24c 21dc 	movw	r1, #49884	; 0xc2dc
2000183e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001842:	462a      	mov	r2, r5
20001844:	4620      	mov	r0, r4
20001846:	f003 fe21 	bl	2000548c <sprintf>
	LCD_printStr(num);
2000184a:	4620      	mov	r0, r4
2000184c:	f7ff fd20 	bl	20001290 <LCD_printStr>
	//DBG("writing distance %u", distance);
}
20001850:	b003      	add	sp, #12
20001852:	bd30      	pop	{r4, r5, pc}

20001854 <disp_write_targ_vals>:
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
20001854:	b5f0      	push	{r4, r5, r6, r7, lr}
	DBG("writing target values");
20001856:	f24c 2164 	movw	r1, #49764	; 0xc264
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
2000185a:	4604      	mov	r4, r0
	DBG("writing target values");
2000185c:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
20001860:	b083      	sub	sp, #12
	DBG("writing target values");
20001862:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001866:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000186a:	f003 fd5f 	bl	2000532c <printf>
2000186e:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001872:	f24c 2138 	movw	r1, #49720	; 0xc238
20001876:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000187a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000187e:	f003 fd55 	bl	2000532c <printf>
20001882:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001886:	21ce      	movs	r1, #206	; 0xce
20001888:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000188c:	f003 fd4e 	bl	2000532c <printf>
20001890:	f24c 20e4 	movw	r0, #49892	; 0xc2e4
20001894:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001898:	f003 fd48 	bl	2000532c <printf>
2000189c:	f24c 103c 	movw	r0, #49468	; 0xc13c
200018a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018a4:	f003 fdd6 	bl	20005454 <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
200018a8:	6823      	ldr	r3, [r4, #0]
	uint8_t ty = targ->y;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
200018aa:	f24c 24fc 	movw	r4, #49916	; 0xc2fc
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	circle_t* lasttarg = t->lasttarg;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
200018ae:	785f      	ldrb	r7, [r3, #1]

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
200018b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200018b4:	ae01      	add	r6, sp, #4
200018b6:	781a      	ldrb	r2, [r3, #0]
200018b8:	4621      	mov	r1, r4
200018ba:	4630      	mov	r0, r6
200018bc:	f003 fde6 	bl	2000548c <sprintf>
	sprintf(vert, "%03d", ty);
200018c0:	463a      	mov	r2, r7
200018c2:	4621      	mov	r1, r4
200018c4:	4668      	mov	r0, sp
200018c6:	f003 fde1 	bl	2000548c <sprintf>

	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
200018ca:	210f      	movs	r1, #15
200018cc:	2060      	movs	r0, #96	; 0x60
200018ce:	f7ff fcbd 	bl	2000124c <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
200018d2:	4630      	mov	r0, r6
200018d4:	f7ff fcdc 	bl	20001290 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
200018d8:	2088      	movs	r0, #136	; 0x88
200018da:	210f      	movs	r1, #15
200018dc:	f7ff fcb6 	bl	2000124c <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
200018e0:	4668      	mov	r0, sp

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
	sprintf(vert, "%03d", ty);
200018e2:	466d      	mov	r5, sp
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
200018e4:	f7ff fcd4 	bl	20001290 <LCD_printStr>

}
200018e8:	b003      	add	sp, #12
200018ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

200018ec <disp_write_targ_circle>:
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
200018ec:	b510      	push	{r4, lr}
	DBG("writing target circle");
200018ee:	f24c 2164 	movw	r1, #49764	; 0xc264
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
200018f2:	4604      	mov	r4, r0
	DBG("writing target circle");
200018f4:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
200018f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200018fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001900:	f003 fd14 	bl	2000532c <printf>
20001904:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001908:	f24c 2114 	movw	r1, #49684	; 0xc214
2000190c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001910:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001914:	f003 fd0a 	bl	2000532c <printf>
20001918:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
2000191c:	21c3      	movs	r1, #195	; 0xc3
2000191e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001922:	f003 fd03 	bl	2000532c <printf>
20001926:	f24c 3004 	movw	r0, #49924	; 0xc304
2000192a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000192e:	f003 fcfd 	bl	2000532c <printf>
20001932:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001936:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000193a:	f003 fd8b 	bl	20005454 <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
2000193e:	6823      	ldr	r3, [r4, #0]
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001940:	2203      	movs	r2, #3
20001942:	7859      	ldrb	r1, [r3, #1]
20001944:	7818      	ldrb	r0, [r3, #0]
20001946:	3122      	adds	r1, #34	; 0x22
20001948:	3036      	adds	r0, #54	; 0x36
2000194a:	b2c0      	uxtb	r0, r0
2000194c:	b2c9      	uxtb	r1, r1
2000194e:	2301      	movs	r3, #1
}
20001950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001954:	f7ff bb66 	b.w	20001024 <LCD_drawCircle>

20001958 <disp_erase_old_targ_circle>:
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
20001958:	b510      	push	{r4, lr}
	DBG("erasing old target circle");
2000195a:	f24c 2164 	movw	r1, #49764	; 0xc264
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
2000195e:	4604      	mov	r4, r0
	DBG("erasing old target circle");
20001960:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001964:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001968:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000196c:	f003 fcde 	bl	2000532c <printf>
20001970:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001974:	f24c 413c 	movw	r1, #50236	; 0xc43c
20001978:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000197c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001980:	f003 fcd4 	bl	2000532c <printf>
20001984:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001988:	21b4      	movs	r1, #180	; 0xb4
2000198a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000198e:	f003 fccd 	bl	2000532c <printf>
20001992:	f24c 301c 	movw	r0, #49948	; 0xc31c
20001996:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000199a:	f003 fcc7 	bl	2000532c <printf>
2000199e:	f24c 103c 	movw	r0, #49468	; 0xc13c
200019a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019a6:	f003 fd55 	bl	20005454 <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
	circle_t* lasttarg = t->lasttarg;
200019aa:	6863      	ldr	r3, [r4, #4]

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
200019ac:	b15b      	cbz	r3, 200019c6 <disp_erase_old_targ_circle+0x6e>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
200019ae:	7859      	ldrb	r1, [r3, #1]
200019b0:	7818      	ldrb	r0, [r3, #0]
200019b2:	3122      	adds	r1, #34	; 0x22
200019b4:	3036      	adds	r0, #54	; 0x36
200019b6:	b2c0      	uxtb	r0, r0
200019b8:	b2c9      	uxtb	r1, r1
200019ba:	2203      	movs	r2, #3
200019bc:	2300      	movs	r3, #0
	}
}
200019be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uint8_t ly;

	if(lasttarg != NULL){
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
200019c2:	f7ff bb2f 	b.w	20001024 <LCD_drawCircle>
200019c6:	bd10      	pop	{r4, pc}

200019c8 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
200019c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
200019cc:	f64c 634c 	movw	r3, #52812	; 0xce4c
200019d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019d4:	781a      	ldrb	r2, [r3, #0]
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
200019d6:	b083      	sub	sp, #12
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
200019d8:	2a01      	cmp	r2, #1
200019da:	f000 81c4 	beq.w	20001d66 <disp_update+0x39e>
		//	free(u_arg_global->last_state);
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
200019de:	2800      	cmp	r0, #0
200019e0:	f000 8189 	beq.w	20001cf6 <disp_update+0x32e>
200019e4:	6801      	ldr	r1, [r0, #0]
200019e6:	2900      	cmp	r1, #0
200019e8:	f000 8185 	beq.w	20001cf6 <disp_update+0x32e>
		DBG("args are NULL");
		return;
	}
	g_disp_update_lock = 1;
200019ec:	2401      	movs	r4, #1
200019ee:	701c      	strb	r4, [r3, #0]

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
200019f0:	f64c 53fc 	movw	r3, #52732	; 0xcdfc

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
200019f4:	f64c 54e4 	movw	r4, #52708	; 0xcde4
	g_disp_update_lock = 1;

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
200019f8:	c803      	ldmia	r0!, {r0, r1}
200019fa:	f2c2 0300 	movt	r3, #8192	; 0x2000

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
200019fe:	4605      	mov	r5, r0
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
20001a00:	f2c2 0400 	movt	r4, #8192	; 0x2000
	g_disp_update_lock = 1;

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
20001a04:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;
20001a08:	468a      	mov	sl, r1


	targ = *(lcd_state->target_pos);
20001a0a:	4620      	mov	r0, r4
20001a0c:	6829      	ldr	r1, [r5, #0]
20001a0e:	2203      	movs	r2, #3
20001a10:	f003 fb56 	bl	200050c0 <memcpy>
	uint16_t dist 		= lcd_state->distance;
	uint8_t chamber_status = lcd_state->chamber_status;
	uint8_t mode 		= lcd_state->target_mode;
20001a14:	79ef      	ldrb	r7, [r5, #7]
	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
	uint16_t dist 		= lcd_state->distance;
20001a16:	88ae      	ldrh	r6, [r5, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
20001a18:	f895 8006 	ldrb.w	r8, [r5, #6]
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
20001a1c:	f1ba 0f00 	cmp.w	sl, #0
20001a20:	f000 8193 	beq.w	20001d4a <disp_update+0x382>
		lasttarg = *(last_state->target_pos);
20001a24:	f64c 55ec 	movw	r5, #52716	; 0xcdec
20001a28:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001a2c:	2203      	movs	r2, #3
20001a2e:	4628      	mov	r0, r5
20001a30:	f8da 1000 	ldr.w	r1, [sl]
20001a34:	f003 fb44 	bl	200050c0 <memcpy>
		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
20001a38:	7820      	ldrb	r0, [r4, #0]
20001a3a:	f895 c000 	ldrb.w	ip, [r5]
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
		lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
20001a3e:	f8ba 2004 	ldrh.w	r2, [sl, #4]
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
20001a42:	f89a b007 	ldrb.w	fp, [sl, #7]
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
20001a46:	4560      	cmp	r0, ip
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
		lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
20001a48:	9201      	str	r2, [sp, #4]
 		lastchamber = last_state->chamber_status;
20001a4a:	f89a 9006 	ldrb.w	r9, [sl, #6]
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
20001a4e:	f000 8147 	beq.w	20001ce0 <disp_update+0x318>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		DBG("Erasing previous target");
20001a52:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001a56:	f24c 2164 	movw	r1, #49764	; 0xc264
20001a5a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a62:	f003 fc63 	bl	2000532c <printf>
20001a66:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001a6a:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001a6e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a76:	f003 fc59 	bl	2000532c <printf>
20001a7a:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001a7e:	2165      	movs	r1, #101	; 0x65
20001a80:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a84:	f003 fc52 	bl	2000532c <printf>
20001a88:	f24c 3058 	movw	r0, #50008	; 0xc358
20001a8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a90:	f003 fc4c 	bl	2000532c <printf>
		t_arg.lasttarg = &lasttarg;
20001a94:	f64c 5af4 	movw	sl, #52724	; 0xcdf4
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		DBG("Erasing previous target");
20001a98:	f24c 103c 	movw	r0, #49468	; 0xc13c
		t_arg.lasttarg = &lasttarg;
20001a9c:	f2c2 0a00 	movt	sl, #8192	; 0x2000
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		DBG("Erasing previous target");
20001aa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aa4:	f003 fcd6 	bl	20005454 <puts>
		t_arg.lasttarg = &lasttarg;
20001aa8:	f8ca 5004 	str.w	r5, [sl, #4]
		add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
20001aac:	2000      	movs	r0, #0
20001aae:	f000 fa0d 	bl	20001ecc <to_ticks>
20001ab2:	4602      	mov	r2, r0
20001ab4:	f641 1059 	movw	r0, #6489	; 0x1959
20001ab8:	4651      	mov	r1, sl
20001aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001abe:	f000 fa69 	bl	20001f94 <add_timer_single>
		upd_dur += TRG_ERASE_DELAY_MS;
	//} if(update_target){
		DBG("Writing new target");
20001ac2:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001ac6:	f24c 2164 	movw	r1, #49764	; 0xc264
20001aca:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ace:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ad2:	f003 fc2b 	bl	2000532c <printf>
20001ad6:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001ada:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001ade:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ae2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ae6:	f003 fc21 	bl	2000532c <printf>
20001aea:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001aee:	216a      	movs	r1, #106	; 0x6a
20001af0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001af4:	f003 fc1a 	bl	2000532c <printf>
20001af8:	f24c 3070 	movw	r0, #50032	; 0xc370
20001afc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b00:	f003 fc14 	bl	2000532c <printf>
20001b04:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001b08:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b0c:	f003 fca2 	bl	20005454 <puts>
		t_arg.targ = &targ;
20001b10:	f8ca 4000 	str.w	r4, [sl]
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
20001b14:	200a      	movs	r0, #10
20001b16:	f000 f9d9 	bl	20001ecc <to_ticks>
20001b1a:	4602      	mov	r2, r0
20001b1c:	f641 00ed 	movw	r0, #6381	; 0x18ed
20001b20:	4651      	mov	r1, sl
20001b22:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b26:	f000 fa35 	bl	20001f94 <add_timer_single>
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
20001b2a:	2014      	movs	r0, #20
20001b2c:	f000 f9ce 	bl	20001ecc <to_ticks>
20001b30:	4602      	mov	r2, r0
20001b32:	f641 0055 	movw	r0, #6229	; 0x1855
20001b36:	4651      	mov	r1, sl
20001b38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b3c:	f000 fa2a 	bl	20001f94 <add_timer_single>
20001b40:	f04f 0a1e 	mov.w	sl, #30
20001b44:	4654      	mov	r4, sl
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
20001b46:	45c8      	cmp	r8, r9
20001b48:	d03b      	beq.n	20001bc2 <disp_update+0x1fa>
		DBG("adding shots update to fire in %u ms, ", upd_dur);
20001b4a:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001b4e:	f24c 2164 	movw	r1, #49764	; 0xc264
20001b52:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b5a:	f003 fbe7 	bl	2000532c <printf>
20001b5e:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001b62:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001b66:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b6e:	f003 fbdd 	bl	2000532c <printf>
20001b72:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001b76:	2171      	movs	r1, #113	; 0x71
20001b78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b7c:	f003 fbd6 	bl	2000532c <printf>
20001b80:	f24c 3084 	movw	r0, #50052	; 0xc384
20001b84:	4621      	mov	r1, r4
20001b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b8a:	f003 fbcf 	bl	2000532c <printf>
		s_arg.chamber_status = chamber_status;
20001b8e:	f64c 55f0 	movw	r5, #52720	; 0xcdf0
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
20001b92:	f24c 103c 	movw	r0, #49468	; 0xc13c
		s_arg.chamber_status = chamber_status;
20001b96:	f2c2 0500 	movt	r5, #8192	; 0x2000
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
20001b9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b9e:	f003 fc59 	bl	20005454 <puts>
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
20001ba2:	4650      	mov	r0, sl
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
20001ba4:	f885 8000 	strb.w	r8, [r5]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
20001ba8:	f000 f990 	bl	20001ecc <to_ticks>
20001bac:	4602      	mov	r2, r0
20001bae:	f241 7059 	movw	r0, #5977	; 0x1759
20001bb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bb6:	4629      	mov	r1, r5
20001bb8:	f000 f9ec 	bl	20001f94 <add_timer_single>
		upd_dur += SHOTS_DELAY_MS;
20001bbc:	340a      	adds	r4, #10
20001bbe:	b2e4      	uxtb	r4, r4
20001bc0:	46a2      	mov	sl, r4
	} if(mode != lastmode){
20001bc2:	455f      	cmp	r7, fp
20001bc4:	d03a      	beq.n	20001c3c <disp_update+0x274>
		DBG("adding mode update to fire in %u ms", upd_dur);
20001bc6:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001bca:	f24c 2164 	movw	r1, #49764	; 0xc264
20001bce:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001bd2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bd6:	f003 fba9 	bl	2000532c <printf>
20001bda:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001bde:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001be2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001be6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bea:	f003 fb9f 	bl	2000532c <printf>
20001bee:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001bf2:	2176      	movs	r1, #118	; 0x76
20001bf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bf8:	f003 fb98 	bl	2000532c <printf>
20001bfc:	f24c 30ac 	movw	r0, #50092	; 0xc3ac
20001c00:	4621      	mov	r1, r4
20001c02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c06:	f003 fb91 	bl	2000532c <printf>
		m_arg.mode = mode;
20001c0a:	f64c 6504 	movw	r5, #52740	; 0xce04
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
20001c0e:	f24c 103c 	movw	r0, #49468	; 0xc13c
		m_arg.mode = mode;
20001c12:	f2c2 0500 	movt	r5, #8192	; 0x2000
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
20001c16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c1a:	f003 fc1b 	bl	20005454 <puts>
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
20001c1e:	4650      	mov	r0, sl
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
20001c20:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
20001c22:	f000 f953 	bl	20001ecc <to_ticks>
20001c26:	4602      	mov	r2, r0
20001c28:	f241 60cd 	movw	r0, #5837	; 0x16cd
20001c2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c30:	4629      	mov	r1, r5
20001c32:	f000 f9af 	bl	20001f94 <add_timer_single>
		upd_dur += MODE_DELAY_MS;
20001c36:	340a      	adds	r4, #10
20001c38:	b2e4      	uxtb	r4, r4
20001c3a:	46a2      	mov	sl, r4
	} if(dist != lastdist){
20001c3c:	9801      	ldr	r0, [sp, #4]
20001c3e:	4286      	cmp	r6, r0
20001c40:	d03b      	beq.n	20001cba <disp_update+0x2f2>
		DBG("adding distance update to fire in %u ms", upd_dur);
20001c42:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001c46:	f24c 2164 	movw	r1, #49764	; 0xc264
20001c4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c52:	f003 fb6b 	bl	2000532c <printf>
20001c56:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001c5a:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001c5e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c66:	f003 fb61 	bl	2000532c <printf>
20001c6a:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001c6e:	217b      	movs	r1, #123	; 0x7b
20001c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c74:	f003 fb5a 	bl	2000532c <printf>
20001c78:	f24c 30d0 	movw	r0, #50128	; 0xc3d0
20001c7c:	4621      	mov	r1, r4
20001c7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c82:	f003 fb53 	bl	2000532c <printf>
		d_arg.dist = dist;
20001c86:	f64c 55e8 	movw	r5, #52712	; 0xcde8
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
		upd_dur += MODE_DELAY_MS;
	} if(dist != lastdist){
		DBG("adding distance update to fire in %u ms", upd_dur);
20001c8a:	f24c 103c 	movw	r0, #49468	; 0xc13c
		d_arg.dist = dist;
20001c8e:	f2c2 0500 	movt	r5, #8192	; 0x2000
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
		upd_dur += MODE_DELAY_MS;
	} if(dist != lastdist){
		DBG("adding distance update to fire in %u ms", upd_dur);
20001c92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c96:	f003 fbdd 	bl	20005454 <puts>
		d_arg.dist = dist;
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
20001c9a:	4650      	mov	r0, sl
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
		upd_dur += MODE_DELAY_MS;
	} if(dist != lastdist){
		DBG("adding distance update to fire in %u ms", upd_dur);
		d_arg.dist = dist;
20001c9c:	702e      	strb	r6, [r5, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
20001c9e:	f000 f915 	bl	20001ecc <to_ticks>
20001ca2:	4602      	mov	r2, r0
20001ca4:	f241 70d9 	movw	r0, #6105	; 0x17d9
20001ca8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cac:	4629      	mov	r1, r5
20001cae:	f000 f971 	bl	20001f94 <add_timer_single>
20001cb2:	f104 0c0a 	add.w	ip, r4, #10
20001cb6:	fa5f fa8c 	uxtb.w	sl, ip
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
20001cba:	4650      	mov	r0, sl
20001cbc:	f000 f906 	bl	20001ecc <to_ticks>
20001cc0:	f64c 51fc 	movw	r1, #52732	; 0xcdfc
20001cc4:	4602      	mov	r2, r0
20001cc6:	f241 6085 	movw	r0, #5765	; 0x1685
20001cca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cce:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cd2:	f000 f95f 	bl	20001f94 <add_timer_single>
	start_hardware_timer();
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001cd6:	b003      	add	sp, #12
20001cd8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
	start_hardware_timer();
20001cdc:	f000 b8ac 	b.w	20001e38 <start_hardware_timer>

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
20001ce0:	f894 e001 	ldrb.w	lr, [r4, #1]
20001ce4:	7869      	ldrb	r1, [r5, #1]
20001ce6:	458e      	cmp	lr, r1
20001ce8:	bf04      	itt	eq
20001cea:	f04f 0a00 	moveq.w	sl, #0
20001cee:	4654      	moveq	r4, sl
20001cf0:	f43f af29 	beq.w	20001b46 <disp_update+0x17e>
20001cf4:	e6ad      	b.n	20001a52 <disp_update+0x8a>
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
		DBG("args are NULL");
20001cf6:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001cfa:	f24c 2164 	movw	r1, #49764	; 0xc264
20001cfe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d06:	f003 fb11 	bl	2000532c <printf>
20001d0a:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001d0e:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001d12:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d1a:	f003 fb07 	bl	2000532c <printf>
20001d1e:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001d22:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d26:	2138      	movs	r1, #56	; 0x38
20001d28:	f003 fb00 	bl	2000532c <printf>
20001d2c:	f24c 3048 	movw	r0, #49992	; 0xc348
20001d30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d34:	f003 fafa 	bl	2000532c <printf>
20001d38:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001d3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
	start_hardware_timer();
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001d40:	b003      	add	sp, #12
20001d42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
		DBG("args are NULL");
20001d46:	f003 bb85 	b.w	20005454 <puts>
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
20001d4a:	1c74      	adds	r4, r6, #1
20001d4c:	b2a3      	uxth	r3, r4
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
20001d4e:	f107 0b01 	add.w	fp, r7, #1
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
20001d52:	9301      	str	r3, [sp, #4]
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
20001d54:	fa5f fb8b 	uxtb.w	fp, fp
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
		lastchamber = (chamber_status ? 0 : 1);
20001d58:	f1d8 0901 	rsbs	r9, r8, #1
20001d5c:	bf38      	it	cc
20001d5e:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
20001d62:	4654      	mov	r4, sl
20001d64:	e6ef      	b.n	20001b46 <disp_update+0x17e>
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
20001d66:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001d6a:	f24c 2164 	movw	r1, #49764	; 0xc264
20001d6e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d76:	f003 fad9 	bl	2000532c <printf>
20001d7a:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001d7e:	f24c 212c 	movw	r1, #49708	; 0xc22c
20001d82:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d8a:	f003 facf 	bl	2000532c <printf>
20001d8e:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001d92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d96:	2134      	movs	r1, #52	; 0x34
20001d98:	f003 fac8 	bl	2000532c <printf>
20001d9c:	f24c 3038 	movw	r0, #49976	; 0xc338
20001da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001da4:	e7c6      	b.n	20001d34 <disp_update+0x36c>
20001da6:	bf00      	nop

20001da8 <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
20001da8:	b510      	push	{r4, lr}
20001daa:	b082      	sub	sp, #8
	LCD_init();
20001dac:	f7ff fa78 	bl	200012a0 <LCD_init>
	LCD_clearScreen();

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001db0:	2401      	movs	r4, #1
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
	LCD_init();
	LCD_clearScreen();
20001db2:	f7ff fa55 	bl	20001260 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001db6:	229f      	movs	r2, #159	; 0x9f
20001db8:	237f      	movs	r3, #127	; 0x7f
20001dba:	2032      	movs	r0, #50	; 0x32
20001dbc:	211e      	movs	r1, #30
20001dbe:	9400      	str	r4, [sp, #0]
20001dc0:	f7ff f9a0 	bl	20001104 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001dc4:	210f      	movs	r1, #15
20001dc6:	204e      	movs	r0, #78	; 0x4e
20001dc8:	f7ff fa40 	bl	2000124c <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001dcc:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20001dd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001dd4:	f7ff fa5c 	bl	20001290 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001dd8:	210f      	movs	r1, #15
20001dda:	2076      	movs	r0, #118	; 0x76
20001ddc:	f7ff fa36 	bl	2000124c <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
20001de0:	f24c 30fc 	movw	r0, #50172	; 0xc3fc
20001de4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001de8:	f7ff fa52 	bl	20001290 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001dec:	2132      	movs	r1, #50	; 0x32
20001dee:	4620      	mov	r0, r4
20001df0:	f7ff fa2c 	bl	2000124c <LCD_setPos>
	LCD_printStr(DIST_STR);
20001df4:	f24c 4000 	movw	r0, #50176	; 0xc400
20001df8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001dfc:	f7ff fa48 	bl	20001290 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
20001e00:	216e      	movs	r1, #110	; 0x6e
20001e02:	4620      	mov	r0, r4
20001e04:	f7ff fa22 	bl	2000124c <LCD_setPos>
	LCD_printStr(SHOTS_STR);
20001e08:	f24c 400c 	movw	r0, #50188	; 0xc40c
20001e0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e10:	f7ff fa3e 	bl	20001290 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
20001e14:	4620      	mov	r0, r4
20001e16:	2150      	movs	r1, #80	; 0x50
20001e18:	f7ff fa18 	bl	2000124c <LCD_setPos>
	LCD_printStr(MODE_STR);
20001e1c:	f24c 4014 	movw	r0, #50196	; 0xc414
20001e20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e24:	f7ff fa34 	bl	20001290 <LCD_printStr>

	g_disp_update_lock = 0;
20001e28:	f64c 634c 	movw	r3, #52812	; 0xce4c
20001e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e30:	2200      	movs	r2, #0
20001e32:	701a      	strb	r2, [r3, #0]
}
20001e34:	b002      	add	sp, #8
20001e36:	bd10      	pop	{r4, pc}

20001e38 <start_hardware_timer>:
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001e38:	f24e 1100 	movw	r1, #57600	; 0xe100

        free(tmp);
    }
}

void start_hardware_timer() {
20001e3c:	b4f0      	push	{r4, r5, r6, r7}
20001e3e:	f2ce 0100 	movt	r1, #57344	; 0xe000
20001e42:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001e46:	f242 0000 	movw	r0, #8192	; 0x2000
20001e4a:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
20001e4e:	f2ce 0004 	movt	r0, #57348	; 0xe004
20001e52:	6b05      	ldr	r5, [r0, #48]	; 0x30

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
20001e54:	f64c 6408 	movw	r4, #52744	; 0xce08
20001e58:	f2c2 0400 	movt	r4, #8192	; 0x2000
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e5c:	f245 0300 	movw	r3, #20480	; 0x5000
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001e60:	f240 0200 	movw	r2, #0
20001e64:	f2c4 220a 	movt	r2, #16906	; 0x420a
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e68:	f2c4 0300 	movt	r3, #16384	; 0x4000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001e6c:	f025 0c40 	bic.w	ip, r5, #64	; 0x40
20001e70:	6827      	ldr	r7, [r4, #0]
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001e72:	2501      	movs	r5, #1
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e74:	2400      	movs	r4, #0
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001e76:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e7a:	655c      	str	r4, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001e7c:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001e80:	f8c2 4188 	str.w	r4, [r2, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001e84:	f8c2 5184 	str.w	r5, [r2, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001e88:	611d      	str	r5, [r3, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001e8a:	f8c1 6180 	str.w	r6, [r1, #384]	; 0x180
20001e8e:	687a      	ldr	r2, [r7, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20001e90:	605a      	str	r2, [r3, #4]
    if(root->time_left)
20001e92:	b992      	cbnz	r2, 20001eba <start_hardware_timer+0x82>
20001e94:	605d      	str	r5, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001e96:	f240 0000 	movw	r0, #0
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001e9a:	f24e 1200 	movw	r2, #57600	; 0xe100
20001e9e:	f2c4 200a 	movt	r0, #16906	; 0x420a
20001ea2:	2101      	movs	r1, #1
20001ea4:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001ea8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
20001eac:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
20001eb0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
20001eb4:	6013      	str	r3, [r2, #0]
    	MSS_TIM1_load_immediate(root->time_left);
    else
    	MSS_TIM1_load_immediate(root->time_left+1);
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
20001eb6:	bcf0      	pop	{r4, r5, r6, r7}
20001eb8:	4770      	bx	lr
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20001eba:	605a      	str	r2, [r3, #4]
20001ebc:	e7eb      	b.n	20001e96 <start_hardware_timer+0x5e>
20001ebe:	bf00      	nop

20001ec0 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
20001ec0:	f64c 630c 	movw	r3, #52748	; 0xce0c
20001ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec8:	6018      	str	r0, [r3, #0]
}
20001eca:	4770      	bx	lr

20001ecc <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001ecc:	f64c 610c 	movw	r1, #52748	; 0xce0c
20001ed0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ed4:	680b      	ldr	r3, [r1, #0]
20001ed6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
20001eda:	fbb2 f0f0 	udiv	r0, r2, r0
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
20001ede:	fbb3 f0f0 	udiv	r0, r3, r0
20001ee2:	4770      	bx	lr

20001ee4 <_end_delay_timer>:
}

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
20001ee4:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20001ee8:	f24c 4158 	movw	r1, #50264	; 0xc458
    return handlers_root;
}

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001eec:	b508      	push	{r3, lr}
	DBG("unlocking");
20001eee:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ef2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ef6:	f003 fa19 	bl	2000532c <printf>
20001efa:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001efe:	f24c 418c 	movw	r1, #50316	; 0xc48c
20001f02:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f0a:	f003 fa0f 	bl	2000532c <printf>
20001f0e:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001f12:	21b0      	movs	r1, #176	; 0xb0
20001f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f18:	f003 fa08 	bl	2000532c <printf>
20001f1c:	f24c 4070 	movw	r0, #50288	; 0xc470
20001f20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f24:	f003 fa02 	bl	2000532c <printf>
20001f28:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001f2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f30:	f003 fa90 	bl	20005454 <puts>
	delay_timer_lock = 0;
20001f34:	f64c 635d 	movw	r3, #52829	; 0xce5d
20001f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f3c:	2200      	movs	r2, #0
20001f3e:	701a      	strb	r2, [r3, #0]
}
20001f40:	bd08      	pop	{r3, pc}
20001f42:	bf00      	nop

20001f44 <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20001f46:	4604      	mov	r4, r0
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20001f48:	2018      	movs	r0, #24
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001f4a:	4615      	mov	r5, r2
20001f4c:	460e      	mov	r6, r1
20001f4e:	461f      	mov	r7, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20001f50:	f002 fddc 	bl	20004b0c <malloc>

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001f54:	f64c 6308 	movw	r3, #52744	; 0xce08
20001f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f5c:	681a      	ldr	r2, [r3, #0]

    newtimer->handler = handler;
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
    newtimer->next = NULL;
20001f5e:	2100      	movs	r1, #0

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
20001f60:	6004      	str	r4, [r0, #0]
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
20001f62:	60c7      	str	r7, [r0, #12]
    newtimer->next = NULL;
20001f64:	6101      	str	r1, [r0, #16]
    newtimer->arg = arg;
20001f66:	6146      	str	r6, [r0, #20]
void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
    newtimer->time_left = period;
20001f68:	6045      	str	r5, [r0, #4]
    newtimer->period = period;
20001f6a:	6085      	str	r5, [r0, #8]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001f6c:	b182      	cbz	r2, 20001f90 <add_timer+0x4c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001f6e:	6851      	ldr	r1, [r2, #4]
20001f70:	428d      	cmp	r5, r1
20001f72:	d204      	bcs.n	20001f7e <add_timer+0x3a>
20001f74:	e009      	b.n	20001f8a <add_timer+0x46>
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001f76:	6859      	ldr	r1, [r3, #4]
20001f78:	428d      	cmp	r5, r1
20001f7a:	d903      	bls.n	20001f84 <add_timer+0x40>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
20001f7c:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001f7e:	6913      	ldr	r3, [r2, #16]
20001f80:	2b00      	cmp	r3, #0
20001f82:	d1f8      	bne.n	20001f76 <add_timer+0x32>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
20001f84:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
20001f86:	6110      	str	r0, [r2, #16]
20001f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
20001f8a:	6018      	str	r0, [r3, #0]
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
20001f8c:	6102      	str	r2, [r0, #16]
20001f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
        root = newtimer;
20001f90:	6018      	str	r0, [r3, #0]
20001f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

20001f94 <add_timer_single>:
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    add_timer(handler, arg, period, ONE_SHOT);
20001f94:	2301      	movs	r3, #1
20001f96:	f7ff bfd5 	b.w	20001f44 <add_timer>
20001f9a:	bf00      	nop

20001f9c <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001f9c:	b538      	push	{r3, r4, r5, lr}

	delay_timer_lock = 1;
	DBG("delaying for %d", ms);
20001f9e:	f24c 4158 	movw	r1, #50264	; 0xc458
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001fa2:	4605      	mov	r5, r0

	delay_timer_lock = 1;
20001fa4:	f64c 645d 	movw	r4, #52829	; 0xce5d
	DBG("delaying for %d", ms);
20001fa8:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {

	delay_timer_lock = 1;
20001fac:	2301      	movs	r3, #1
	DBG("delaying for %d", ms);
20001fae:	f2c2 0100 	movt	r1, #8192	; 0x2000
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {

	delay_timer_lock = 1;
20001fb2:	f2c2 0400 	movt	r4, #8192	; 0x2000
	DBG("delaying for %d", ms);
20001fb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {

	delay_timer_lock = 1;
20001fba:	7023      	strb	r3, [r4, #0]
	DBG("delaying for %d", ms);
20001fbc:	f003 f9b6 	bl	2000532c <printf>
20001fc0:	f24c 00e4 	movw	r0, #49380	; 0xc0e4
20001fc4:	f24c 41a0 	movw	r1, #50336	; 0xc4a0
20001fc8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001fcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fd0:	f003 f9ac 	bl	2000532c <printf>
20001fd4:	f24c 00e8 	movw	r0, #49384	; 0xc0e8
20001fd8:	21b7      	movs	r1, #183	; 0xb7
20001fda:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fde:	f003 f9a5 	bl	2000532c <printf>
20001fe2:	f24c 407c 	movw	r0, #50300	; 0xc47c
20001fe6:	4629      	mov	r1, r5
20001fe8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fec:	f003 f99e 	bl	2000532c <printf>
20001ff0:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001ff4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ff8:	f003 fa2c 	bl	20005454 <puts>
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20001ffc:	4628      	mov	r0, r5
20001ffe:	f7ff ff65 	bl	20001ecc <to_ticks>
20002002:	4602      	mov	r2, r0
20002004:	f641 60e5 	movw	r0, #7909	; 0x1ee5
20002008:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000200c:	2100      	movs	r1, #0
2000200e:	f7ff ffc1 	bl	20001f94 <add_timer_single>
	start_hardware_timer();
20002012:	f7ff ff11 	bl	20001e38 <start_hardware_timer>
	while (delay_timer_lock) {}
20002016:	7820      	ldrb	r0, [r4, #0]
20002018:	2800      	cmp	r0, #0
2000201a:	d1fc      	bne.n	20002016 <use_me_carefully_ms_delay_timer+0x7a>
}
2000201c:	bd38      	pop	{r3, r4, r5, pc}
2000201e:	bf00      	nop

20002020 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20002020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20002024:	f64c 6608 	movw	r6, #52744	; 0xce08
20002028:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000202c:	6831      	ldr	r1, [r6, #0]
    uint32_t elapsed = root->time_left;
2000202e:	684a      	ldr	r2, [r1, #4]
20002030:	460f      	mov	r7, r1
20002032:	4613      	mov	r3, r2
20002034:	e000      	b.n	20002038 <update_timers+0x18>
    uint8_t count = 0;
    while (node) {
20002036:	687b      	ldr	r3, [r7, #4]
        node->time_left -= elapsed;
20002038:	1a9b      	subs	r3, r3, r2
2000203a:	607b      	str	r3, [r7, #4]
        node = node->next;
2000203c:	693f      	ldr	r7, [r7, #16]
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
2000203e:	2f00      	cmp	r7, #0
20002040:	d1f9      	bne.n	20002036 <update_timers+0x16>
20002042:	684d      	ldr	r5, [r1, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20002044:	f64c 6908 	movw	r9, #52744	; 0xce08
20002048:	f2c2 0900 	movt	r9, #8192	; 0x2000
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
2000204c:	46b8      	mov	r8, r7
            free(head);
        }

        else {
            head->time_left = head->period;
            head->next = NULL;
2000204e:	46ba      	mov	sl, r7
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20002050:	bb1d      	cbnz	r5, 2000209a <update_timers+0x7a>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
20002052:	200c      	movs	r0, #12
20002054:	f002 fd5a 	bl	20004b0c <malloc>
20002058:	4604      	mov	r4, r0
        new_handler->handler = NULL;
        new_handler->next = NULL;
2000205a:	6045      	str	r5, [r0, #4]
    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
2000205c:	6005      	str	r5, [r0, #0]
        new_handler->next = NULL;

        if (handlers_root == NULL) {
2000205e:	f1b8 0f00 	cmp.w	r8, #0
20002062:	d027      	beq.n	200020b4 <update_timers+0x94>
        	handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	handlers_tail->next = new_handler;
20002064:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20002066:	6830      	ldr	r0, [r6, #0]
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
20002068:	68c7      	ldr	r7, [r0, #12]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
2000206a:	6902      	ldr	r2, [r0, #16]

        new_handler->handler = head->handler;
2000206c:	6805      	ldr	r5, [r0, #0]
        new_handler->arg = head->arg;
2000206e:	6941      	ldr	r1, [r0, #20]
        if (head->mode == ONE_SHOT) {
20002070:	2f01      	cmp	r7, #1

        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;

        new_handler->handler = head->handler;
20002072:	6025      	str	r5, [r4, #0]
        new_handler->arg = head->arg;
20002074:	60a1      	str	r1, [r4, #8]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
20002076:	6032      	str	r2, [r6, #0]

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
20002078:	d01e      	beq.n	200020b8 <update_timers+0x98>
            free(head);
        }

        else {
            head->time_left = head->period;
2000207a:	6885      	ldr	r5, [r0, #8]
            head->next = NULL;
2000207c:	f8c0 a010 	str.w	sl, [r0, #16]
        if (head->mode == ONE_SHOT) {
            free(head);
        }

        else {
            head->time_left = head->period;
20002080:	6045      	str	r5, [r0, #4]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20002082:	b11a      	cbz	r2, 2000208c <update_timers+0x6c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20002084:	6853      	ldr	r3, [r2, #4]
20002086:	429d      	cmp	r5, r3
20002088:	d20e      	bcs.n	200020a8 <update_timers+0x88>
    	//DBG("inserting timer at root");
        newtimer->next = root;
2000208a:	6102      	str	r2, [r0, #16]
        root = newtimer;
2000208c:	f8c9 0000 	str.w	r0, [r9]
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
20002090:	6830      	ldr	r0, [r6, #0]
20002092:	4627      	mov	r7, r4
20002094:	6845      	ldr	r5, [r0, #4]
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20002096:	2d00      	cmp	r5, #0
20002098:	d0db      	beq.n	20002052 <update_timers+0x32>
            insert_timer(head);
        }
    }

    return handlers_root;
}
2000209a:	4640      	mov	r0, r8
2000209c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
200020a0:	685f      	ldr	r7, [r3, #4]
200020a2:	42bd      	cmp	r5, r7
200020a4:	d903      	bls.n	200020ae <update_timers+0x8e>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
200020a6:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
200020a8:	6913      	ldr	r3, [r2, #16]
200020aa:	2b00      	cmp	r3, #0
200020ac:	d1f8      	bne.n	200020a0 <update_timers+0x80>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
200020ae:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
200020b0:	6110      	str	r0, [r2, #16]
200020b2:	e7ed      	b.n	20002090 <update_timers+0x70>
        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
        new_handler->next = NULL;

        if (handlers_root == NULL) {
200020b4:	4680      	mov	r8, r0
200020b6:	e7d6      	b.n	20002066 <update_timers+0x46>
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
            free(head);
200020b8:	f002 fd20 	bl	20004afc <free>
200020bc:	e7e8      	b.n	20002090 <update_timers+0x70>
200020be:	bf00      	nop

200020c0 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
200020c0:	b538      	push	{r3, r4, r5, lr}
	//DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
200020c2:	f7ff ffad 	bl	20002020 <update_timers>
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
200020c6:	f245 0300 	movw	r3, #20480	; 0x5000
200020ca:	f2c4 0300 	movt	r3, #16384	; 0x4000
200020ce:	2101      	movs	r1, #1
200020d0:	4604      	mov	r4, r0
200020d2:	6119      	str	r1, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200020d4:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
200020d8:	f64c 6208 	movw	r2, #52744	; 0xce08
200020dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020e0:	6812      	ldr	r2, [r2, #0]
200020e2:	b13a      	cbz	r2, 200020f4 <Timer1_IRQHandler+0x34>
    	//DBG("restting hardware timer to fire at %d", root->time_left);
        MSS_TIM1_load_immediate(root->time_left);
200020e4:	6850      	ldr	r0, [r2, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200020e6:	f240 0200 	movw	r2, #0
200020ea:	f2c4 220a 	movt	r2, #16906	; 0x420a
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
200020ee:	6058      	str	r0, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200020f0:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200020f4:	b90c      	cbnz	r4, 200020fa <Timer1_IRQHandler+0x3a>
200020f6:	e009      	b.n	2000210c <Timer1_IRQHandler+0x4c>
200020f8:	462c      	mov	r4, r5
    	//DBG("executing callback");
        handlers->handler(handlers->arg);
200020fa:	68a0      	ldr	r0, [r4, #8]
200020fc:	6823      	ldr	r3, [r4, #0]
200020fe:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
20002100:	6865      	ldr	r5, [r4, #4]

        free(tmp);
20002102:	4620      	mov	r0, r4
20002104:	f002 fcfa 	bl	20004afc <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20002108:	2d00      	cmp	r5, #0
2000210a:	d1f5      	bne.n	200020f8 <Timer1_IRQHandler+0x38>
2000210c:	bd38      	pop	{r3, r4, r5, pc}
2000210e:	bf00      	nop

20002110 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20002110:	b480      	push	{r7}
20002112:	b083      	sub	sp, #12
20002114:	af00      	add	r7, sp, #0
20002116:	6078      	str	r0, [r7, #4]
    return -1;
20002118:	f04f 33ff 	mov.w	r3, #4294967295
}
2000211c:	4618      	mov	r0, r3
2000211e:	f107 070c 	add.w	r7, r7, #12
20002122:	46bd      	mov	sp, r7
20002124:	bc80      	pop	{r7}
20002126:	4770      	bx	lr

20002128 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20002128:	b480      	push	{r7}
2000212a:	b083      	sub	sp, #12
2000212c:	af00      	add	r7, sp, #0
2000212e:	6078      	str	r0, [r7, #4]
20002130:	e7fe      	b.n	20002130 <_exit+0x8>
20002132:	bf00      	nop

20002134 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20002134:	b480      	push	{r7}
20002136:	b083      	sub	sp, #12
20002138:	af00      	add	r7, sp, #0
2000213a:	6078      	str	r0, [r7, #4]
2000213c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000213e:	683b      	ldr	r3, [r7, #0]
20002140:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002144:	605a      	str	r2, [r3, #4]
    return 0;
20002146:	f04f 0300 	mov.w	r3, #0
}
2000214a:	4618      	mov	r0, r3
2000214c:	f107 070c 	add.w	r7, r7, #12
20002150:	46bd      	mov	sp, r7
20002152:	bc80      	pop	{r7}
20002154:	4770      	bx	lr
20002156:	bf00      	nop

20002158 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20002158:	b480      	push	{r7}
2000215a:	b083      	sub	sp, #12
2000215c:	af00      	add	r7, sp, #0
2000215e:	6078      	str	r0, [r7, #4]
    return 1;
20002160:	f04f 0301 	mov.w	r3, #1
}
20002164:	4618      	mov	r0, r3
20002166:	f107 070c 	add.w	r7, r7, #12
2000216a:	46bd      	mov	sp, r7
2000216c:	bc80      	pop	{r7}
2000216e:	4770      	bx	lr

20002170 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20002170:	b480      	push	{r7}
20002172:	b085      	sub	sp, #20
20002174:	af00      	add	r7, sp, #0
20002176:	60f8      	str	r0, [r7, #12]
20002178:	60b9      	str	r1, [r7, #8]
2000217a:	607a      	str	r2, [r7, #4]
    return 0;
2000217c:	f04f 0300 	mov.w	r3, #0
}
20002180:	4618      	mov	r0, r3
20002182:	f107 0714 	add.w	r7, r7, #20
20002186:	46bd      	mov	sp, r7
20002188:	bc80      	pop	{r7}
2000218a:	4770      	bx	lr

2000218c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
2000218c:	b480      	push	{r7}
2000218e:	b085      	sub	sp, #20
20002190:	af00      	add	r7, sp, #0
20002192:	60f8      	str	r0, [r7, #12]
20002194:	60b9      	str	r1, [r7, #8]
20002196:	607a      	str	r2, [r7, #4]
    return 0;
20002198:	f04f 0300 	mov.w	r3, #0
}
2000219c:	4618      	mov	r0, r3
2000219e:	f107 0714 	add.w	r7, r7, #20
200021a2:	46bd      	mov	sp, r7
200021a4:	bc80      	pop	{r7}
200021a6:	4770      	bx	lr

200021a8 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200021a8:	b580      	push	{r7, lr}
200021aa:	b084      	sub	sp, #16
200021ac:	af00      	add	r7, sp, #0
200021ae:	60f8      	str	r0, [r7, #12]
200021b0:	60b9      	str	r1, [r7, #8]
200021b2:	607a      	str	r2, [r7, #4]
200021b4:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200021b6:	f64c 6310 	movw	r3, #52752	; 0xce10
200021ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021be:	681b      	ldr	r3, [r3, #0]
200021c0:	2b00      	cmp	r3, #0
200021c2:	d110      	bne.n	200021e6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200021c4:	f64c 6088 	movw	r0, #52872	; 0xce88
200021c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021cc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200021d0:	f04f 0203 	mov.w	r2, #3
200021d4:	f000 f87e 	bl	200022d4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200021d8:	f64c 6310 	movw	r3, #52752	; 0xce10
200021dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e0:	f04f 0201 	mov.w	r2, #1
200021e4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200021e6:	683b      	ldr	r3, [r7, #0]
200021e8:	f64c 6088 	movw	r0, #52872	; 0xce88
200021ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021f0:	6879      	ldr	r1, [r7, #4]
200021f2:	461a      	mov	r2, r3
200021f4:	f000 f970 	bl	200024d8 <MSS_UART_polled_tx>
    
    return len;
200021f8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200021fa:	4618      	mov	r0, r3
200021fc:	f107 0710 	add.w	r7, r7, #16
20002200:	46bd      	mov	sp, r7
20002202:	bd80      	pop	{r7, pc}

20002204 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20002204:	b580      	push	{r7, lr}
20002206:	b084      	sub	sp, #16
20002208:	af00      	add	r7, sp, #0
2000220a:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000220c:	f64c 6314 	movw	r3, #52756	; 0xce14
20002210:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002214:	681b      	ldr	r3, [r3, #0]
20002216:	2b00      	cmp	r3, #0
20002218:	d108      	bne.n	2000222c <_sbrk+0x28>
    {
      heap_end = &_end;
2000221a:	f64c 6314 	movw	r3, #52756	; 0xce14
2000221e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002222:	f64c 72c0 	movw	r2, #53184	; 0xcfc0
20002226:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000222a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
2000222c:	f64c 6314 	movw	r3, #52756	; 0xce14
20002230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002234:	681b      	ldr	r3, [r3, #0]
20002236:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20002238:	f3ef 8308 	mrs	r3, MSP
2000223c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
2000223e:	f64c 6314 	movw	r3, #52756	; 0xce14
20002242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002246:	681a      	ldr	r2, [r3, #0]
20002248:	687b      	ldr	r3, [r7, #4]
2000224a:	441a      	add	r2, r3
2000224c:	68fb      	ldr	r3, [r7, #12]
2000224e:	429a      	cmp	r2, r3
20002250:	d90f      	bls.n	20002272 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20002252:	f04f 0000 	mov.w	r0, #0
20002256:	f04f 0101 	mov.w	r1, #1
2000225a:	f24c 42c0 	movw	r2, #50368	; 0xc4c0
2000225e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002262:	f04f 0319 	mov.w	r3, #25
20002266:	f7ff ff9f 	bl	200021a8 <_write_r>
      _exit (1);
2000226a:	f04f 0001 	mov.w	r0, #1
2000226e:	f7ff ff5b 	bl	20002128 <_exit>
    }
  
    heap_end += incr;
20002272:	f64c 6314 	movw	r3, #52756	; 0xce14
20002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000227a:	681a      	ldr	r2, [r3, #0]
2000227c:	687b      	ldr	r3, [r7, #4]
2000227e:	441a      	add	r2, r3
20002280:	f64c 6314 	movw	r3, #52756	; 0xce14
20002284:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002288:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000228a:	68bb      	ldr	r3, [r7, #8]
}
2000228c:	4618      	mov	r0, r3
2000228e:	f107 0710 	add.w	r7, r7, #16
20002292:	46bd      	mov	sp, r7
20002294:	bd80      	pop	{r7, pc}
20002296:	bf00      	nop

20002298 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002298:	b480      	push	{r7}
2000229a:	b083      	sub	sp, #12
2000229c:	af00      	add	r7, sp, #0
2000229e:	4603      	mov	r3, r0
200022a0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200022a2:	f24e 1300 	movw	r3, #57600	; 0xe100
200022a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022aa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200022ae:	ea4f 1252 	mov.w	r2, r2, lsr #5
200022b2:	88f9      	ldrh	r1, [r7, #6]
200022b4:	f001 011f 	and.w	r1, r1, #31
200022b8:	f04f 0001 	mov.w	r0, #1
200022bc:	fa00 f101 	lsl.w	r1, r0, r1
200022c0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200022c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022c8:	f107 070c 	add.w	r7, r7, #12
200022cc:	46bd      	mov	sp, r7
200022ce:	bc80      	pop	{r7}
200022d0:	4770      	bx	lr
200022d2:	bf00      	nop

200022d4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200022d4:	b580      	push	{r7, lr}
200022d6:	b088      	sub	sp, #32
200022d8:	af00      	add	r7, sp, #0
200022da:	60f8      	str	r0, [r7, #12]
200022dc:	60b9      	str	r1, [r7, #8]
200022de:	4613      	mov	r3, r2
200022e0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200022e2:	f04f 0301 	mov.w	r3, #1
200022e6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200022e8:	f04f 0300 	mov.w	r3, #0
200022ec:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200022ee:	68fa      	ldr	r2, [r7, #12]
200022f0:	f64c 6388 	movw	r3, #52872	; 0xce88
200022f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022f8:	429a      	cmp	r2, r3
200022fa:	d007      	beq.n	2000230c <MSS_UART_init+0x38>
200022fc:	68fa      	ldr	r2, [r7, #12]
200022fe:	f64c 6360 	movw	r3, #52832	; 0xce60
20002302:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002306:	429a      	cmp	r2, r3
20002308:	d000      	beq.n	2000230c <MSS_UART_init+0x38>
2000230a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000230c:	68bb      	ldr	r3, [r7, #8]
2000230e:	2b00      	cmp	r3, #0
20002310:	d100      	bne.n	20002314 <MSS_UART_init+0x40>
20002312:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20002314:	f001 f94e 	bl	200035b4 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20002318:	68fa      	ldr	r2, [r7, #12]
2000231a:	f64c 6388 	movw	r3, #52872	; 0xce88
2000231e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002322:	429a      	cmp	r2, r3
20002324:	d12e      	bne.n	20002384 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20002326:	68fb      	ldr	r3, [r7, #12]
20002328:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000232c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000232e:	68fb      	ldr	r3, [r7, #12]
20002330:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20002334:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20002336:	68fb      	ldr	r3, [r7, #12]
20002338:	f04f 020a 	mov.w	r2, #10
2000233c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000233e:	f64c 0360 	movw	r3, #51296	; 0xc860
20002342:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002346:	681b      	ldr	r3, [r3, #0]
20002348:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000234a:	f242 0300 	movw	r3, #8192	; 0x2000
2000234e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002352:	f242 0200 	movw	r2, #8192	; 0x2000
20002356:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000235a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000235c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002360:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20002362:	f04f 000a 	mov.w	r0, #10
20002366:	f7ff ff97 	bl	20002298 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000236a:	f242 0300 	movw	r3, #8192	; 0x2000
2000236e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002372:	f242 0200 	movw	r2, #8192	; 0x2000
20002376:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000237a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000237c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002380:	631a      	str	r2, [r3, #48]	; 0x30
20002382:	e031      	b.n	200023e8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002384:	68fa      	ldr	r2, [r7, #12]
20002386:	f240 0300 	movw	r3, #0
2000238a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000238e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20002390:	68fa      	ldr	r2, [r7, #12]
20002392:	f240 0300 	movw	r3, #0
20002396:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000239a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
2000239c:	68fb      	ldr	r3, [r7, #12]
2000239e:	f04f 020b 	mov.w	r2, #11
200023a2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200023a4:	f64c 0364 	movw	r3, #51300	; 0xc864
200023a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023ac:	681b      	ldr	r3, [r3, #0]
200023ae:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200023b0:	f242 0300 	movw	r3, #8192	; 0x2000
200023b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023b8:	f242 0200 	movw	r2, #8192	; 0x2000
200023bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200023c6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200023c8:	f04f 000b 	mov.w	r0, #11
200023cc:	f7ff ff64 	bl	20002298 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200023d0:	f242 0300 	movw	r3, #8192	; 0x2000
200023d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023d8:	f242 0200 	movw	r2, #8192	; 0x2000
200023dc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200023e6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200023e8:	68fb      	ldr	r3, [r7, #12]
200023ea:	681b      	ldr	r3, [r3, #0]
200023ec:	f04f 0200 	mov.w	r2, #0
200023f0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200023f2:	68bb      	ldr	r3, [r7, #8]
200023f4:	2b00      	cmp	r3, #0
200023f6:	d021      	beq.n	2000243c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200023f8:	69ba      	ldr	r2, [r7, #24]
200023fa:	68bb      	ldr	r3, [r7, #8]
200023fc:	fbb2 f3f3 	udiv	r3, r2, r3
20002400:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20002402:	69fb      	ldr	r3, [r7, #28]
20002404:	f003 0308 	and.w	r3, r3, #8
20002408:	2b00      	cmp	r3, #0
2000240a:	d006      	beq.n	2000241a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
2000240c:	69fb      	ldr	r3, [r7, #28]
2000240e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002412:	f103 0301 	add.w	r3, r3, #1
20002416:	61fb      	str	r3, [r7, #28]
20002418:	e003      	b.n	20002422 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000241a:	69fb      	ldr	r3, [r7, #28]
2000241c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002420:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002422:	69fa      	ldr	r2, [r7, #28]
20002424:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002428:	429a      	cmp	r2, r3
2000242a:	d900      	bls.n	2000242e <MSS_UART_init+0x15a>
2000242c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000242e:	69fa      	ldr	r2, [r7, #28]
20002430:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002434:	429a      	cmp	r2, r3
20002436:	d801      	bhi.n	2000243c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20002438:	69fb      	ldr	r3, [r7, #28]
2000243a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000243c:	68fb      	ldr	r3, [r7, #12]
2000243e:	685b      	ldr	r3, [r3, #4]
20002440:	f04f 0201 	mov.w	r2, #1
20002444:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002448:	68fb      	ldr	r3, [r7, #12]
2000244a:	681b      	ldr	r3, [r3, #0]
2000244c:	8afa      	ldrh	r2, [r7, #22]
2000244e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002452:	b292      	uxth	r2, r2
20002454:	b2d2      	uxtb	r2, r2
20002456:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002458:	68fb      	ldr	r3, [r7, #12]
2000245a:	681b      	ldr	r3, [r3, #0]
2000245c:	8afa      	ldrh	r2, [r7, #22]
2000245e:	b2d2      	uxtb	r2, r2
20002460:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002462:	68fb      	ldr	r3, [r7, #12]
20002464:	685b      	ldr	r3, [r3, #4]
20002466:	f04f 0200 	mov.w	r2, #0
2000246a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000246e:	68fb      	ldr	r3, [r7, #12]
20002470:	681b      	ldr	r3, [r3, #0]
20002472:	79fa      	ldrb	r2, [r7, #7]
20002474:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20002476:	68fb      	ldr	r3, [r7, #12]
20002478:	681b      	ldr	r3, [r3, #0]
2000247a:	f04f 020e 	mov.w	r2, #14
2000247e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002480:	68fb      	ldr	r3, [r7, #12]
20002482:	685b      	ldr	r3, [r3, #4]
20002484:	f04f 0200 	mov.w	r2, #0
20002488:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000248c:	68fb      	ldr	r3, [r7, #12]
2000248e:	f04f 0200 	mov.w	r2, #0
20002492:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20002494:	68fb      	ldr	r3, [r7, #12]
20002496:	f04f 0200 	mov.w	r2, #0
2000249a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
2000249c:	68fb      	ldr	r3, [r7, #12]
2000249e:	f04f 0200 	mov.w	r2, #0
200024a2:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200024a4:	68fb      	ldr	r3, [r7, #12]
200024a6:	f04f 0200 	mov.w	r2, #0
200024aa:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200024ac:	68fa      	ldr	r2, [r7, #12]
200024ae:	f242 73a9 	movw	r3, #10153	; 0x27a9
200024b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024b6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200024b8:	68fb      	ldr	r3, [r7, #12]
200024ba:	f04f 0200 	mov.w	r2, #0
200024be:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200024c0:	68fb      	ldr	r3, [r7, #12]
200024c2:	f04f 0200 	mov.w	r2, #0
200024c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200024c8:	68fb      	ldr	r3, [r7, #12]
200024ca:	f04f 0200 	mov.w	r2, #0
200024ce:	729a      	strb	r2, [r3, #10]
}
200024d0:	f107 0720 	add.w	r7, r7, #32
200024d4:	46bd      	mov	sp, r7
200024d6:	bd80      	pop	{r7, pc}

200024d8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200024d8:	b480      	push	{r7}
200024da:	b089      	sub	sp, #36	; 0x24
200024dc:	af00      	add	r7, sp, #0
200024de:	60f8      	str	r0, [r7, #12]
200024e0:	60b9      	str	r1, [r7, #8]
200024e2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200024e4:	f04f 0300 	mov.w	r3, #0
200024e8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200024ea:	68fa      	ldr	r2, [r7, #12]
200024ec:	f64c 6388 	movw	r3, #52872	; 0xce88
200024f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024f4:	429a      	cmp	r2, r3
200024f6:	d007      	beq.n	20002508 <MSS_UART_polled_tx+0x30>
200024f8:	68fa      	ldr	r2, [r7, #12]
200024fa:	f64c 6360 	movw	r3, #52832	; 0xce60
200024fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002502:	429a      	cmp	r2, r3
20002504:	d000      	beq.n	20002508 <MSS_UART_polled_tx+0x30>
20002506:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20002508:	68bb      	ldr	r3, [r7, #8]
2000250a:	2b00      	cmp	r3, #0
2000250c:	d100      	bne.n	20002510 <MSS_UART_polled_tx+0x38>
2000250e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20002510:	687b      	ldr	r3, [r7, #4]
20002512:	2b00      	cmp	r3, #0
20002514:	d100      	bne.n	20002518 <MSS_UART_polled_tx+0x40>
20002516:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002518:	68fa      	ldr	r2, [r7, #12]
2000251a:	f64c 6388 	movw	r3, #52872	; 0xce88
2000251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002522:	429a      	cmp	r2, r3
20002524:	d006      	beq.n	20002534 <MSS_UART_polled_tx+0x5c>
20002526:	68fa      	ldr	r2, [r7, #12]
20002528:	f64c 6360 	movw	r3, #52832	; 0xce60
2000252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002530:	429a      	cmp	r2, r3
20002532:	d13d      	bne.n	200025b0 <MSS_UART_polled_tx+0xd8>
20002534:	68bb      	ldr	r3, [r7, #8]
20002536:	2b00      	cmp	r3, #0
20002538:	d03a      	beq.n	200025b0 <MSS_UART_polled_tx+0xd8>
2000253a:	687b      	ldr	r3, [r7, #4]
2000253c:	2b00      	cmp	r3, #0
2000253e:	d037      	beq.n	200025b0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002540:	68fb      	ldr	r3, [r7, #12]
20002542:	681b      	ldr	r3, [r3, #0]
20002544:	7d1b      	ldrb	r3, [r3, #20]
20002546:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002548:	68fb      	ldr	r3, [r7, #12]
2000254a:	7a9a      	ldrb	r2, [r3, #10]
2000254c:	7efb      	ldrb	r3, [r7, #27]
2000254e:	ea42 0303 	orr.w	r3, r2, r3
20002552:	b2da      	uxtb	r2, r3
20002554:	68fb      	ldr	r3, [r7, #12]
20002556:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002558:	7efb      	ldrb	r3, [r7, #27]
2000255a:	f003 0320 	and.w	r3, r3, #32
2000255e:	2b00      	cmp	r3, #0
20002560:	d023      	beq.n	200025aa <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002562:	f04f 0310 	mov.w	r3, #16
20002566:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002568:	687b      	ldr	r3, [r7, #4]
2000256a:	2b0f      	cmp	r3, #15
2000256c:	d801      	bhi.n	20002572 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000256e:	687b      	ldr	r3, [r7, #4]
20002570:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002572:	f04f 0300 	mov.w	r3, #0
20002576:	617b      	str	r3, [r7, #20]
20002578:	e00e      	b.n	20002598 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000257a:	68fb      	ldr	r3, [r7, #12]
2000257c:	681b      	ldr	r3, [r3, #0]
2000257e:	68b9      	ldr	r1, [r7, #8]
20002580:	693a      	ldr	r2, [r7, #16]
20002582:	440a      	add	r2, r1
20002584:	7812      	ldrb	r2, [r2, #0]
20002586:	701a      	strb	r2, [r3, #0]
20002588:	693b      	ldr	r3, [r7, #16]
2000258a:	f103 0301 	add.w	r3, r3, #1
2000258e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002590:	697b      	ldr	r3, [r7, #20]
20002592:	f103 0301 	add.w	r3, r3, #1
20002596:	617b      	str	r3, [r7, #20]
20002598:	697a      	ldr	r2, [r7, #20]
2000259a:	69fb      	ldr	r3, [r7, #28]
2000259c:	429a      	cmp	r2, r3
2000259e:	d3ec      	bcc.n	2000257a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200025a0:	687a      	ldr	r2, [r7, #4]
200025a2:	697b      	ldr	r3, [r7, #20]
200025a4:	ebc3 0302 	rsb	r3, r3, r2
200025a8:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200025aa:	687b      	ldr	r3, [r7, #4]
200025ac:	2b00      	cmp	r3, #0
200025ae:	d1c7      	bne.n	20002540 <MSS_UART_polled_tx+0x68>
    }
}
200025b0:	f107 0724 	add.w	r7, r7, #36	; 0x24
200025b4:	46bd      	mov	sp, r7
200025b6:	bc80      	pop	{r7}
200025b8:	4770      	bx	lr
200025ba:	bf00      	nop

200025bc <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
200025bc:	b480      	push	{r7}
200025be:	b087      	sub	sp, #28
200025c0:	af00      	add	r7, sp, #0
200025c2:	6078      	str	r0, [r7, #4]
200025c4:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
200025c6:	f04f 0300 	mov.w	r3, #0
200025ca:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200025cc:	687a      	ldr	r2, [r7, #4]
200025ce:	f64c 6388 	movw	r3, #52872	; 0xce88
200025d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025d6:	429a      	cmp	r2, r3
200025d8:	d007      	beq.n	200025ea <MSS_UART_polled_tx_string+0x2e>
200025da:	687a      	ldr	r2, [r7, #4]
200025dc:	f64c 6360 	movw	r3, #52832	; 0xce60
200025e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025e4:	429a      	cmp	r2, r3
200025e6:	d000      	beq.n	200025ea <MSS_UART_polled_tx_string+0x2e>
200025e8:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200025ea:	683b      	ldr	r3, [r7, #0]
200025ec:	2b00      	cmp	r3, #0
200025ee:	d100      	bne.n	200025f2 <MSS_UART_polled_tx_string+0x36>
200025f0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200025f2:	687a      	ldr	r2, [r7, #4]
200025f4:	f64c 6388 	movw	r3, #52872	; 0xce88
200025f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025fc:	429a      	cmp	r2, r3
200025fe:	d006      	beq.n	2000260e <MSS_UART_polled_tx_string+0x52>
20002600:	687a      	ldr	r2, [r7, #4]
20002602:	f64c 6360 	movw	r3, #52832	; 0xce60
20002606:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000260a:	429a      	cmp	r2, r3
2000260c:	d138      	bne.n	20002680 <MSS_UART_polled_tx_string+0xc4>
2000260e:	683b      	ldr	r3, [r7, #0]
20002610:	2b00      	cmp	r3, #0
20002612:	d035      	beq.n	20002680 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002614:	683a      	ldr	r2, [r7, #0]
20002616:	68bb      	ldr	r3, [r7, #8]
20002618:	4413      	add	r3, r2
2000261a:	781b      	ldrb	r3, [r3, #0]
2000261c:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000261e:	e02c      	b.n	2000267a <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20002620:	687b      	ldr	r3, [r7, #4]
20002622:	681b      	ldr	r3, [r3, #0]
20002624:	7d1b      	ldrb	r3, [r3, #20]
20002626:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20002628:	687b      	ldr	r3, [r7, #4]
2000262a:	7a9a      	ldrb	r2, [r3, #10]
2000262c:	7dfb      	ldrb	r3, [r7, #23]
2000262e:	ea42 0303 	orr.w	r3, r2, r3
20002632:	b2da      	uxtb	r2, r3
20002634:	687b      	ldr	r3, [r7, #4]
20002636:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20002638:	7dfb      	ldrb	r3, [r7, #23]
2000263a:	f003 0320 	and.w	r3, r3, #32
2000263e:	2b00      	cmp	r3, #0
20002640:	d0ee      	beq.n	20002620 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002642:	f04f 0300 	mov.w	r3, #0
20002646:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002648:	e011      	b.n	2000266e <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000264a:	687b      	ldr	r3, [r7, #4]
2000264c:	681b      	ldr	r3, [r3, #0]
2000264e:	693a      	ldr	r2, [r7, #16]
20002650:	b2d2      	uxtb	r2, r2
20002652:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002654:	68fb      	ldr	r3, [r7, #12]
20002656:	f103 0301 	add.w	r3, r3, #1
2000265a:	60fb      	str	r3, [r7, #12]
                char_idx++;
2000265c:	68bb      	ldr	r3, [r7, #8]
2000265e:	f103 0301 	add.w	r3, r3, #1
20002662:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002664:	683a      	ldr	r2, [r7, #0]
20002666:	68bb      	ldr	r3, [r7, #8]
20002668:	4413      	add	r3, r2
2000266a:	781b      	ldrb	r3, [r3, #0]
2000266c:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000266e:	693b      	ldr	r3, [r7, #16]
20002670:	2b00      	cmp	r3, #0
20002672:	d002      	beq.n	2000267a <MSS_UART_polled_tx_string+0xbe>
20002674:	68fb      	ldr	r3, [r7, #12]
20002676:	2b0f      	cmp	r3, #15
20002678:	d9e7      	bls.n	2000264a <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000267a:	693b      	ldr	r3, [r7, #16]
2000267c:	2b00      	cmp	r3, #0
2000267e:	d1cf      	bne.n	20002620 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002680:	f107 071c 	add.w	r7, r7, #28
20002684:	46bd      	mov	sp, r7
20002686:	bc80      	pop	{r7}
20002688:	4770      	bx	lr
2000268a:	bf00      	nop

2000268c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000268c:	b580      	push	{r7, lr}
2000268e:	b084      	sub	sp, #16
20002690:	af00      	add	r7, sp, #0
20002692:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002694:	687a      	ldr	r2, [r7, #4]
20002696:	f64c 6388 	movw	r3, #52872	; 0xce88
2000269a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269e:	429a      	cmp	r2, r3
200026a0:	d007      	beq.n	200026b2 <MSS_UART_isr+0x26>
200026a2:	687a      	ldr	r2, [r7, #4]
200026a4:	f64c 6360 	movw	r3, #52832	; 0xce60
200026a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026ac:	429a      	cmp	r2, r3
200026ae:	d000      	beq.n	200026b2 <MSS_UART_isr+0x26>
200026b0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200026b2:	687a      	ldr	r2, [r7, #4]
200026b4:	f64c 6388 	movw	r3, #52872	; 0xce88
200026b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026bc:	429a      	cmp	r2, r3
200026be:	d006      	beq.n	200026ce <MSS_UART_isr+0x42>
200026c0:	687a      	ldr	r2, [r7, #4]
200026c2:	f64c 6360 	movw	r3, #52832	; 0xce60
200026c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026ca:	429a      	cmp	r2, r3
200026cc:	d167      	bne.n	2000279e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200026ce:	687b      	ldr	r3, [r7, #4]
200026d0:	681b      	ldr	r3, [r3, #0]
200026d2:	7a1b      	ldrb	r3, [r3, #8]
200026d4:	b2db      	uxtb	r3, r3
200026d6:	f003 030f 	and.w	r3, r3, #15
200026da:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200026dc:	7bfb      	ldrb	r3, [r7, #15]
200026de:	2b0c      	cmp	r3, #12
200026e0:	d854      	bhi.n	2000278c <MSS_UART_isr+0x100>
200026e2:	a201      	add	r2, pc, #4	; (adr r2, 200026e8 <MSS_UART_isr+0x5c>)
200026e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200026e8:	2000271d 	.word	0x2000271d
200026ec:	2000278d 	.word	0x2000278d
200026f0:	20002739 	.word	0x20002739
200026f4:	2000278d 	.word	0x2000278d
200026f8:	20002755 	.word	0x20002755
200026fc:	2000278d 	.word	0x2000278d
20002700:	20002771 	.word	0x20002771
20002704:	2000278d 	.word	0x2000278d
20002708:	2000278d 	.word	0x2000278d
2000270c:	2000278d 	.word	0x2000278d
20002710:	2000278d 	.word	0x2000278d
20002714:	2000278d 	.word	0x2000278d
20002718:	20002755 	.word	0x20002755
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
2000271c:	687b      	ldr	r3, [r7, #4]
2000271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002720:	2b00      	cmp	r3, #0
20002722:	d100      	bne.n	20002726 <MSS_UART_isr+0x9a>
20002724:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20002726:	687b      	ldr	r3, [r7, #4]
20002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000272a:	2b00      	cmp	r3, #0
2000272c:	d030      	beq.n	20002790 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000272e:	687b      	ldr	r3, [r7, #4]
20002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002732:	6878      	ldr	r0, [r7, #4]
20002734:	4798      	blx	r3
                }
            }
            break;
20002736:	e032      	b.n	2000279e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002738:	687b      	ldr	r3, [r7, #4]
2000273a:	6a1b      	ldr	r3, [r3, #32]
2000273c:	2b00      	cmp	r3, #0
2000273e:	d100      	bne.n	20002742 <MSS_UART_isr+0xb6>
20002740:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002742:	687b      	ldr	r3, [r7, #4]
20002744:	6a1b      	ldr	r3, [r3, #32]
20002746:	2b00      	cmp	r3, #0
20002748:	d024      	beq.n	20002794 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000274a:	687b      	ldr	r3, [r7, #4]
2000274c:	6a1b      	ldr	r3, [r3, #32]
2000274e:	6878      	ldr	r0, [r7, #4]
20002750:	4798      	blx	r3
                }
            }
            break;
20002752:	e024      	b.n	2000279e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002754:	687b      	ldr	r3, [r7, #4]
20002756:	69db      	ldr	r3, [r3, #28]
20002758:	2b00      	cmp	r3, #0
2000275a:	d100      	bne.n	2000275e <MSS_UART_isr+0xd2>
2000275c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000275e:	687b      	ldr	r3, [r7, #4]
20002760:	69db      	ldr	r3, [r3, #28]
20002762:	2b00      	cmp	r3, #0
20002764:	d018      	beq.n	20002798 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002766:	687b      	ldr	r3, [r7, #4]
20002768:	69db      	ldr	r3, [r3, #28]
2000276a:	6878      	ldr	r0, [r7, #4]
2000276c:	4798      	blx	r3
                }
            }
            break;
2000276e:	e016      	b.n	2000279e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002770:	687b      	ldr	r3, [r7, #4]
20002772:	699b      	ldr	r3, [r3, #24]
20002774:	2b00      	cmp	r3, #0
20002776:	d100      	bne.n	2000277a <MSS_UART_isr+0xee>
20002778:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000277a:	687b      	ldr	r3, [r7, #4]
2000277c:	699b      	ldr	r3, [r3, #24]
2000277e:	2b00      	cmp	r3, #0
20002780:	d00c      	beq.n	2000279c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002782:	687b      	ldr	r3, [r7, #4]
20002784:	699b      	ldr	r3, [r3, #24]
20002786:	6878      	ldr	r0, [r7, #4]
20002788:	4798      	blx	r3
                }
            }
            break;
2000278a:	e008      	b.n	2000279e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
2000278c:	be00      	bkpt	0x0000
2000278e:	e006      	b.n	2000279e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002790:	bf00      	nop
20002792:	e004      	b.n	2000279e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002794:	bf00      	nop
20002796:	e002      	b.n	2000279e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002798:	bf00      	nop
2000279a:	e000      	b.n	2000279e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000279c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000279e:	f107 0710 	add.w	r7, r7, #16
200027a2:	46bd      	mov	sp, r7
200027a4:	bd80      	pop	{r7, pc}
200027a6:	bf00      	nop

200027a8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200027a8:	b480      	push	{r7}
200027aa:	b087      	sub	sp, #28
200027ac:	af00      	add	r7, sp, #0
200027ae:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200027b0:	687a      	ldr	r2, [r7, #4]
200027b2:	f64c 6388 	movw	r3, #52872	; 0xce88
200027b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ba:	429a      	cmp	r2, r3
200027bc:	d007      	beq.n	200027ce <default_tx_handler+0x26>
200027be:	687a      	ldr	r2, [r7, #4]
200027c0:	f64c 6360 	movw	r3, #52832	; 0xce60
200027c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027c8:	429a      	cmp	r2, r3
200027ca:	d000      	beq.n	200027ce <default_tx_handler+0x26>
200027cc:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200027ce:	687b      	ldr	r3, [r7, #4]
200027d0:	68db      	ldr	r3, [r3, #12]
200027d2:	2b00      	cmp	r3, #0
200027d4:	d100      	bne.n	200027d8 <default_tx_handler+0x30>
200027d6:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200027d8:	687b      	ldr	r3, [r7, #4]
200027da:	691b      	ldr	r3, [r3, #16]
200027dc:	2b00      	cmp	r3, #0
200027de:	d100      	bne.n	200027e2 <default_tx_handler+0x3a>
200027e0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027e2:	687a      	ldr	r2, [r7, #4]
200027e4:	f64c 6388 	movw	r3, #52872	; 0xce88
200027e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ec:	429a      	cmp	r2, r3
200027ee:	d006      	beq.n	200027fe <default_tx_handler+0x56>
200027f0:	687a      	ldr	r2, [r7, #4]
200027f2:	f64c 6360 	movw	r3, #52832	; 0xce60
200027f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027fa:	429a      	cmp	r2, r3
200027fc:	d152      	bne.n	200028a4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200027fe:	687b      	ldr	r3, [r7, #4]
20002800:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002802:	2b00      	cmp	r3, #0
20002804:	d04e      	beq.n	200028a4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20002806:	687b      	ldr	r3, [r7, #4]
20002808:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000280a:	2b00      	cmp	r3, #0
2000280c:	d04a      	beq.n	200028a4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000280e:	687b      	ldr	r3, [r7, #4]
20002810:	681b      	ldr	r3, [r3, #0]
20002812:	7d1b      	ldrb	r3, [r3, #20]
20002814:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20002816:	687b      	ldr	r3, [r7, #4]
20002818:	7a9a      	ldrb	r2, [r3, #10]
2000281a:	7afb      	ldrb	r3, [r7, #11]
2000281c:	ea42 0303 	orr.w	r3, r2, r3
20002820:	b2da      	uxtb	r2, r3
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20002826:	7afb      	ldrb	r3, [r7, #11]
20002828:	f003 0320 	and.w	r3, r3, #32
2000282c:	2b00      	cmp	r3, #0
2000282e:	d029      	beq.n	20002884 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20002830:	f04f 0310 	mov.w	r3, #16
20002834:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002836:	687b      	ldr	r3, [r7, #4]
20002838:	691a      	ldr	r2, [r3, #16]
2000283a:	687b      	ldr	r3, [r7, #4]
2000283c:	695b      	ldr	r3, [r3, #20]
2000283e:	ebc3 0302 	rsb	r3, r3, r2
20002842:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002844:	697b      	ldr	r3, [r7, #20]
20002846:	2b0f      	cmp	r3, #15
20002848:	d801      	bhi.n	2000284e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000284a:	697b      	ldr	r3, [r7, #20]
2000284c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000284e:	f04f 0300 	mov.w	r3, #0
20002852:	60fb      	str	r3, [r7, #12]
20002854:	e012      	b.n	2000287c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002856:	687b      	ldr	r3, [r7, #4]
20002858:	681b      	ldr	r3, [r3, #0]
2000285a:	687a      	ldr	r2, [r7, #4]
2000285c:	68d1      	ldr	r1, [r2, #12]
2000285e:	687a      	ldr	r2, [r7, #4]
20002860:	6952      	ldr	r2, [r2, #20]
20002862:	440a      	add	r2, r1
20002864:	7812      	ldrb	r2, [r2, #0]
20002866:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002868:	687b      	ldr	r3, [r7, #4]
2000286a:	695b      	ldr	r3, [r3, #20]
2000286c:	f103 0201 	add.w	r2, r3, #1
20002870:	687b      	ldr	r3, [r7, #4]
20002872:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002874:	68fb      	ldr	r3, [r7, #12]
20002876:	f103 0301 	add.w	r3, r3, #1
2000287a:	60fb      	str	r3, [r7, #12]
2000287c:	68fa      	ldr	r2, [r7, #12]
2000287e:	693b      	ldr	r3, [r7, #16]
20002880:	429a      	cmp	r2, r3
20002882:	d3e8      	bcc.n	20002856 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002884:	687b      	ldr	r3, [r7, #4]
20002886:	695a      	ldr	r2, [r3, #20]
20002888:	687b      	ldr	r3, [r7, #4]
2000288a:	691b      	ldr	r3, [r3, #16]
2000288c:	429a      	cmp	r2, r3
2000288e:	d109      	bne.n	200028a4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002890:	687b      	ldr	r3, [r7, #4]
20002892:	f04f 0200 	mov.w	r2, #0
20002896:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002898:	687b      	ldr	r3, [r7, #4]
2000289a:	685b      	ldr	r3, [r3, #4]
2000289c:	f04f 0200 	mov.w	r2, #0
200028a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200028a4:	f107 071c 	add.w	r7, r7, #28
200028a8:	46bd      	mov	sp, r7
200028aa:	bc80      	pop	{r7}
200028ac:	4770      	bx	lr
200028ae:	bf00      	nop

200028b0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200028b0:	4668      	mov	r0, sp
200028b2:	f020 0107 	bic.w	r1, r0, #7
200028b6:	468d      	mov	sp, r1
200028b8:	b589      	push	{r0, r3, r7, lr}
200028ba:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200028bc:	f64c 6088 	movw	r0, #52872	; 0xce88
200028c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028c4:	f7ff fee2 	bl	2000268c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200028c8:	f04f 000a 	mov.w	r0, #10
200028cc:	f7ff fce4 	bl	20002298 <NVIC_ClearPendingIRQ>
}
200028d0:	46bd      	mov	sp, r7
200028d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028d6:	4685      	mov	sp, r0
200028d8:	4770      	bx	lr
200028da:	bf00      	nop

200028dc <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200028dc:	4668      	mov	r0, sp
200028de:	f020 0107 	bic.w	r1, r0, #7
200028e2:	468d      	mov	sp, r1
200028e4:	b589      	push	{r0, r3, r7, lr}
200028e6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200028e8:	f64c 6060 	movw	r0, #52832	; 0xce60
200028ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028f0:	f7ff fecc 	bl	2000268c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200028f4:	f04f 000b 	mov.w	r0, #11
200028f8:	f7ff fcce 	bl	20002298 <NVIC_ClearPendingIRQ>
}
200028fc:	46bd      	mov	sp, r7
200028fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002902:	4685      	mov	sp, r0
20002904:	4770      	bx	lr
20002906:	bf00      	nop

20002908 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002908:	b480      	push	{r7}
2000290a:	b083      	sub	sp, #12
2000290c:	af00      	add	r7, sp, #0
2000290e:	4603      	mov	r3, r0
20002910:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002912:	f24e 1300 	movw	r3, #57600	; 0xe100
20002916:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000291a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000291e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002922:	88f9      	ldrh	r1, [r7, #6]
20002924:	f001 011f 	and.w	r1, r1, #31
20002928:	f04f 0001 	mov.w	r0, #1
2000292c:	fa00 f101 	lsl.w	r1, r0, r1
20002930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002934:	f107 070c 	add.w	r7, r7, #12
20002938:	46bd      	mov	sp, r7
2000293a:	bc80      	pop	{r7}
2000293c:	4770      	bx	lr
2000293e:	bf00      	nop

20002940 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002940:	b480      	push	{r7}
20002942:	b083      	sub	sp, #12
20002944:	af00      	add	r7, sp, #0
20002946:	4603      	mov	r3, r0
20002948:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000294a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000294e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002952:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002956:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000295a:	88f9      	ldrh	r1, [r7, #6]
2000295c:	f001 011f 	and.w	r1, r1, #31
20002960:	f04f 0001 	mov.w	r0, #1
20002964:	fa00 f101 	lsl.w	r1, r0, r1
20002968:	f102 0220 	add.w	r2, r2, #32
2000296c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002970:	f107 070c 	add.w	r7, r7, #12
20002974:	46bd      	mov	sp, r7
20002976:	bc80      	pop	{r7}
20002978:	4770      	bx	lr
2000297a:	bf00      	nop

2000297c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000297c:	b480      	push	{r7}
2000297e:	b083      	sub	sp, #12
20002980:	af00      	add	r7, sp, #0
20002982:	4603      	mov	r3, r0
20002984:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002986:	f24e 1300 	movw	r3, #57600	; 0xe100
2000298a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000298e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002992:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002996:	88f9      	ldrh	r1, [r7, #6]
20002998:	f001 011f 	and.w	r1, r1, #31
2000299c:	f04f 0001 	mov.w	r0, #1
200029a0:	fa00 f101 	lsl.w	r1, r0, r1
200029a4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200029a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200029ac:	f107 070c 	add.w	r7, r7, #12
200029b0:	46bd      	mov	sp, r7
200029b2:	bc80      	pop	{r7}
200029b4:	4770      	bx	lr
200029b6:	bf00      	nop

200029b8 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200029b8:	b580      	push	{r7, lr}
200029ba:	b084      	sub	sp, #16
200029bc:	af00      	add	r7, sp, #0
200029be:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200029c0:	687a      	ldr	r2, [r7, #4]
200029c2:	f64c 7334 	movw	r3, #53044	; 0xcf34
200029c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029ca:	429a      	cmp	r2, r3
200029cc:	d007      	beq.n	200029de <MSS_SPI_init+0x26>
200029ce:	687a      	ldr	r2, [r7, #4]
200029d0:	f64c 63b0 	movw	r3, #52912	; 0xceb0
200029d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029d8:	429a      	cmp	r2, r3
200029da:	d000      	beq.n	200029de <MSS_SPI_init+0x26>
200029dc:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200029de:	687b      	ldr	r3, [r7, #4]
200029e0:	889b      	ldrh	r3, [r3, #4]
200029e2:	b21b      	sxth	r3, r3
200029e4:	4618      	mov	r0, r3
200029e6:	f7ff ffab 	bl	20002940 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200029ea:	6878      	ldr	r0, [r7, #4]
200029ec:	f04f 0100 	mov.w	r1, #0
200029f0:	f04f 0284 	mov.w	r2, #132	; 0x84
200029f4:	f002 fc2c 	bl	20005250 <memset>
    
    this_spi->cmd_done = 1u;
200029f8:	687b      	ldr	r3, [r7, #4]
200029fa:	f04f 0201 	mov.w	r2, #1
200029fe:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002a00:	f04f 0300 	mov.w	r3, #0
20002a04:	81fb      	strh	r3, [r7, #14]
20002a06:	e00d      	b.n	20002a24 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002a08:	89fb      	ldrh	r3, [r7, #14]
20002a0a:	687a      	ldr	r2, [r7, #4]
20002a0c:	f103 0306 	add.w	r3, r3, #6
20002a10:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002a14:	4413      	add	r3, r2
20002a16:	f04f 32ff 	mov.w	r2, #4294967295
20002a1a:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002a1c:	89fb      	ldrh	r3, [r7, #14]
20002a1e:	f103 0301 	add.w	r3, r3, #1
20002a22:	81fb      	strh	r3, [r7, #14]
20002a24:	89fb      	ldrh	r3, [r7, #14]
20002a26:	2b07      	cmp	r3, #7
20002a28:	d9ee      	bls.n	20002a08 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002a2a:	687a      	ldr	r2, [r7, #4]
20002a2c:	f64c 7334 	movw	r3, #53044	; 0xcf34
20002a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a34:	429a      	cmp	r2, r3
20002a36:	d126      	bne.n	20002a86 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002a38:	687a      	ldr	r2, [r7, #4]
20002a3a:	f241 0300 	movw	r3, #4096	; 0x1000
20002a3e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002a42:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002a44:	687b      	ldr	r3, [r7, #4]
20002a46:	f04f 020c 	mov.w	r2, #12
20002a4a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002a4c:	f242 0300 	movw	r3, #8192	; 0x2000
20002a50:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a54:	f242 0200 	movw	r2, #8192	; 0x2000
20002a58:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002a62:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002a64:	f04f 000c 	mov.w	r0, #12
20002a68:	f7ff ff88 	bl	2000297c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002a6c:	f242 0300 	movw	r3, #8192	; 0x2000
20002a70:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a74:	f242 0200 	movw	r2, #8192	; 0x2000
20002a78:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a7e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002a82:	631a      	str	r2, [r3, #48]	; 0x30
20002a84:	e025      	b.n	20002ad2 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002a86:	687a      	ldr	r2, [r7, #4]
20002a88:	f241 0300 	movw	r3, #4096	; 0x1000
20002a8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002a90:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002a92:	687b      	ldr	r3, [r7, #4]
20002a94:	f04f 020d 	mov.w	r2, #13
20002a98:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002a9a:	f242 0300 	movw	r3, #8192	; 0x2000
20002a9e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002aa2:	f242 0200 	movw	r2, #8192	; 0x2000
20002aa6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002aaa:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002aac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002ab0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002ab2:	f04f 000d 	mov.w	r0, #13
20002ab6:	f7ff ff61 	bl	2000297c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002aba:	f242 0300 	movw	r3, #8192	; 0x2000
20002abe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ac2:	f242 0200 	movw	r2, #8192	; 0x2000
20002ac6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002aca:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002ad0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002ad2:	687b      	ldr	r3, [r7, #4]
20002ad4:	681b      	ldr	r3, [r3, #0]
20002ad6:	687a      	ldr	r2, [r7, #4]
20002ad8:	6812      	ldr	r2, [r2, #0]
20002ada:	6812      	ldr	r2, [r2, #0]
20002adc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002ae0:	601a      	str	r2, [r3, #0]
}
20002ae2:	f107 0710 	add.w	r7, r7, #16
20002ae6:	46bd      	mov	sp, r7
20002ae8:	bd80      	pop	{r7, pc}
20002aea:	bf00      	nop

20002aec <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002aec:	b580      	push	{r7, lr}
20002aee:	b08a      	sub	sp, #40	; 0x28
20002af0:	af00      	add	r7, sp, #0
20002af2:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002af4:	687b      	ldr	r3, [r7, #4]
20002af6:	681b      	ldr	r3, [r3, #0]
20002af8:	681b      	ldr	r3, [r3, #0]
20002afa:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002afc:	687b      	ldr	r3, [r7, #4]
20002afe:	681b      	ldr	r3, [r3, #0]
20002b00:	699b      	ldr	r3, [r3, #24]
20002b02:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002b04:	687b      	ldr	r3, [r7, #4]
20002b06:	681b      	ldr	r3, [r3, #0]
20002b08:	685b      	ldr	r3, [r3, #4]
20002b0a:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002b0c:	687b      	ldr	r3, [r7, #4]
20002b0e:	681b      	ldr	r3, [r3, #0]
20002b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002b12:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002b14:	687b      	ldr	r3, [r7, #4]
20002b16:	681b      	ldr	r3, [r3, #0]
20002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002b1a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002b1c:	687b      	ldr	r3, [r7, #4]
20002b1e:	681b      	ldr	r3, [r3, #0]
20002b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002b22:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002b24:	687b      	ldr	r3, [r7, #4]
20002b26:	681b      	ldr	r3, [r3, #0]
20002b28:	69db      	ldr	r3, [r3, #28]
20002b2a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002b2c:	687a      	ldr	r2, [r7, #4]
20002b2e:	f64c 7334 	movw	r3, #53044	; 0xcf34
20002b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b36:	429a      	cmp	r2, r3
20002b38:	d12e      	bne.n	20002b98 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002b3a:	687a      	ldr	r2, [r7, #4]
20002b3c:	f241 0300 	movw	r3, #4096	; 0x1000
20002b40:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002b44:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002b46:	687b      	ldr	r3, [r7, #4]
20002b48:	f04f 020c 	mov.w	r2, #12
20002b4c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002b4e:	f242 0300 	movw	r3, #8192	; 0x2000
20002b52:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b56:	f242 0200 	movw	r2, #8192	; 0x2000
20002b5a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002b64:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002b66:	f04f 000c 	mov.w	r0, #12
20002b6a:	f7ff ff07 	bl	2000297c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002b6e:	f242 0300 	movw	r3, #8192	; 0x2000
20002b72:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b76:	f242 0200 	movw	r2, #8192	; 0x2000
20002b7a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002b84:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002b86:	687b      	ldr	r3, [r7, #4]
20002b88:	681b      	ldr	r3, [r3, #0]
20002b8a:	687a      	ldr	r2, [r7, #4]
20002b8c:	6812      	ldr	r2, [r2, #0]
20002b8e:	6812      	ldr	r2, [r2, #0]
20002b90:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002b94:	601a      	str	r2, [r3, #0]
20002b96:	e02d      	b.n	20002bf4 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002b98:	687a      	ldr	r2, [r7, #4]
20002b9a:	f241 0300 	movw	r3, #4096	; 0x1000
20002b9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002ba2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002ba4:	687b      	ldr	r3, [r7, #4]
20002ba6:	f04f 020d 	mov.w	r2, #13
20002baa:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002bac:	f242 0300 	movw	r3, #8192	; 0x2000
20002bb0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bb4:	f242 0200 	movw	r2, #8192	; 0x2000
20002bb8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002bbc:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002bc2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002bc4:	f04f 000d 	mov.w	r0, #13
20002bc8:	f7ff fed8 	bl	2000297c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002bcc:	f242 0300 	movw	r3, #8192	; 0x2000
20002bd0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bd4:	f242 0200 	movw	r2, #8192	; 0x2000
20002bd8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002bdc:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002be2:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002be4:	687b      	ldr	r3, [r7, #4]
20002be6:	681b      	ldr	r3, [r3, #0]
20002be8:	687a      	ldr	r2, [r7, #4]
20002bea:	6812      	ldr	r2, [r2, #0]
20002bec:	6812      	ldr	r2, [r2, #0]
20002bee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002bf2:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002bf4:	68fb      	ldr	r3, [r7, #12]
20002bf6:	f023 0301 	bic.w	r3, r3, #1
20002bfa:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002bfc:	687b      	ldr	r3, [r7, #4]
20002bfe:	681b      	ldr	r3, [r3, #0]
20002c00:	68fa      	ldr	r2, [r7, #12]
20002c02:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002c04:	687b      	ldr	r3, [r7, #4]
20002c06:	681b      	ldr	r3, [r3, #0]
20002c08:	693a      	ldr	r2, [r7, #16]
20002c0a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002c0c:	687b      	ldr	r3, [r7, #4]
20002c0e:	681b      	ldr	r3, [r3, #0]
20002c10:	697a      	ldr	r2, [r7, #20]
20002c12:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	681b      	ldr	r3, [r3, #0]
20002c18:	687a      	ldr	r2, [r7, #4]
20002c1a:	6812      	ldr	r2, [r2, #0]
20002c1c:	6812      	ldr	r2, [r2, #0]
20002c1e:	f042 0201 	orr.w	r2, r2, #1
20002c22:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002c24:	687b      	ldr	r3, [r7, #4]
20002c26:	681b      	ldr	r3, [r3, #0]
20002c28:	69ba      	ldr	r2, [r7, #24]
20002c2a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002c2c:	687b      	ldr	r3, [r7, #4]
20002c2e:	681b      	ldr	r3, [r3, #0]
20002c30:	69fa      	ldr	r2, [r7, #28]
20002c32:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002c34:	687b      	ldr	r3, [r7, #4]
20002c36:	681b      	ldr	r3, [r3, #0]
20002c38:	6a3a      	ldr	r2, [r7, #32]
20002c3a:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002c3c:	687b      	ldr	r3, [r7, #4]
20002c3e:	681b      	ldr	r3, [r3, #0]
20002c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002c42:	61da      	str	r2, [r3, #28]
}
20002c44:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002c48:	46bd      	mov	sp, r7
20002c4a:	bd80      	pop	{r7, pc}

20002c4c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002c4c:	b580      	push	{r7, lr}
20002c4e:	b084      	sub	sp, #16
20002c50:	af00      	add	r7, sp, #0
20002c52:	60f8      	str	r0, [r7, #12]
20002c54:	607a      	str	r2, [r7, #4]
20002c56:	460a      	mov	r2, r1
20002c58:	72fa      	strb	r2, [r7, #11]
20002c5a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002c5c:	68fa      	ldr	r2, [r7, #12]
20002c5e:	f64c 7334 	movw	r3, #53044	; 0xcf34
20002c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c66:	429a      	cmp	r2, r3
20002c68:	d007      	beq.n	20002c7a <MSS_SPI_configure_master_mode+0x2e>
20002c6a:	68fa      	ldr	r2, [r7, #12]
20002c6c:	f64c 63b0 	movw	r3, #52912	; 0xceb0
20002c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c74:	429a      	cmp	r2, r3
20002c76:	d000      	beq.n	20002c7a <MSS_SPI_configure_master_mode+0x2e>
20002c78:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002c7a:	7afb      	ldrb	r3, [r7, #11]
20002c7c:	2b07      	cmp	r3, #7
20002c7e:	d900      	bls.n	20002c82 <MSS_SPI_configure_master_mode+0x36>
20002c80:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002c82:	7e3b      	ldrb	r3, [r7, #24]
20002c84:	2b20      	cmp	r3, #32
20002c86:	d900      	bls.n	20002c8a <MSS_SPI_configure_master_mode+0x3e>
20002c88:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002c8a:	68fb      	ldr	r3, [r7, #12]
20002c8c:	889b      	ldrh	r3, [r3, #4]
20002c8e:	b21b      	sxth	r3, r3
20002c90:	4618      	mov	r0, r3
20002c92:	f7ff fe55 	bl	20002940 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002c96:	68fb      	ldr	r3, [r7, #12]
20002c98:	f04f 0200 	mov.w	r2, #0
20002c9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002ca0:	68fb      	ldr	r3, [r7, #12]
20002ca2:	681b      	ldr	r3, [r3, #0]
20002ca4:	68fa      	ldr	r2, [r7, #12]
20002ca6:	6812      	ldr	r2, [r2, #0]
20002ca8:	6812      	ldr	r2, [r2, #0]
20002caa:	f022 0201 	bic.w	r2, r2, #1
20002cae:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002cb0:	68fb      	ldr	r3, [r7, #12]
20002cb2:	681b      	ldr	r3, [r3, #0]
20002cb4:	68fa      	ldr	r2, [r7, #12]
20002cb6:	6812      	ldr	r2, [r2, #0]
20002cb8:	6812      	ldr	r2, [r2, #0]
20002cba:	f042 0202 	orr.w	r2, r2, #2
20002cbe:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002cc0:	68fb      	ldr	r3, [r7, #12]
20002cc2:	681b      	ldr	r3, [r3, #0]
20002cc4:	68fa      	ldr	r2, [r7, #12]
20002cc6:	6812      	ldr	r2, [r2, #0]
20002cc8:	6812      	ldr	r2, [r2, #0]
20002cca:	f042 0201 	orr.w	r2, r2, #1
20002cce:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002cd0:	7afb      	ldrb	r3, [r7, #11]
20002cd2:	2b07      	cmp	r3, #7
20002cd4:	d83f      	bhi.n	20002d56 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002cd6:	687b      	ldr	r3, [r7, #4]
20002cd8:	2b00      	cmp	r3, #0
20002cda:	d00b      	beq.n	20002cf4 <MSS_SPI_configure_master_mode+0xa8>
20002cdc:	687b      	ldr	r3, [r7, #4]
20002cde:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002ce2:	d007      	beq.n	20002cf4 <MSS_SPI_configure_master_mode+0xa8>
20002ce4:	687b      	ldr	r3, [r7, #4]
20002ce6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002cea:	d003      	beq.n	20002cf4 <MSS_SPI_configure_master_mode+0xa8>
20002cec:	687b      	ldr	r3, [r7, #4]
20002cee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002cf2:	d10f      	bne.n	20002d14 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002cf4:	7afa      	ldrb	r2, [r7, #11]
20002cf6:	6879      	ldr	r1, [r7, #4]
20002cf8:	f240 1302 	movw	r3, #258	; 0x102
20002cfc:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002d00:	ea41 0303 	orr.w	r3, r1, r3
20002d04:	68f9      	ldr	r1, [r7, #12]
20002d06:	f102 0206 	add.w	r2, r2, #6
20002d0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002d0e:	440a      	add	r2, r1
20002d10:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002d12:	e00e      	b.n	20002d32 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002d14:	7afa      	ldrb	r2, [r7, #11]
20002d16:	6879      	ldr	r1, [r7, #4]
20002d18:	f240 1302 	movw	r3, #258	; 0x102
20002d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d20:	ea41 0303 	orr.w	r3, r1, r3
20002d24:	68f9      	ldr	r1, [r7, #12]
20002d26:	f102 0206 	add.w	r2, r2, #6
20002d2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002d2e:	440a      	add	r2, r1
20002d30:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002d32:	7afb      	ldrb	r3, [r7, #11]
20002d34:	68fa      	ldr	r2, [r7, #12]
20002d36:	f103 0306 	add.w	r3, r3, #6
20002d3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d3e:	4413      	add	r3, r2
20002d40:	7e3a      	ldrb	r2, [r7, #24]
20002d42:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002d44:	7afb      	ldrb	r3, [r7, #11]
20002d46:	68fa      	ldr	r2, [r7, #12]
20002d48:	f103 0306 	add.w	r3, r3, #6
20002d4c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d50:	4413      	add	r3, r2
20002d52:	78fa      	ldrb	r2, [r7, #3]
20002d54:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002d56:	68fb      	ldr	r3, [r7, #12]
20002d58:	889b      	ldrh	r3, [r3, #4]
20002d5a:	b21b      	sxth	r3, r3
20002d5c:	4618      	mov	r0, r3
20002d5e:	f7ff fdd3 	bl	20002908 <NVIC_EnableIRQ>
}
20002d62:	f107 0710 	add.w	r7, r7, #16
20002d66:	46bd      	mov	sp, r7
20002d68:	bd80      	pop	{r7, pc}
20002d6a:	bf00      	nop

20002d6c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002d6c:	b580      	push	{r7, lr}
20002d6e:	b084      	sub	sp, #16
20002d70:	af00      	add	r7, sp, #0
20002d72:	6078      	str	r0, [r7, #4]
20002d74:	460b      	mov	r3, r1
20002d76:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002d78:	687a      	ldr	r2, [r7, #4]
20002d7a:	f64c 7334 	movw	r3, #53044	; 0xcf34
20002d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d82:	429a      	cmp	r2, r3
20002d84:	d007      	beq.n	20002d96 <MSS_SPI_set_slave_select+0x2a>
20002d86:	687a      	ldr	r2, [r7, #4]
20002d88:	f64c 63b0 	movw	r3, #52912	; 0xceb0
20002d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d90:	429a      	cmp	r2, r3
20002d92:	d000      	beq.n	20002d96 <MSS_SPI_set_slave_select+0x2a>
20002d94:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002d96:	687b      	ldr	r3, [r7, #4]
20002d98:	681b      	ldr	r3, [r3, #0]
20002d9a:	681b      	ldr	r3, [r3, #0]
20002d9c:	f003 0302 	and.w	r3, r3, #2
20002da0:	2b00      	cmp	r3, #0
20002da2:	d100      	bne.n	20002da6 <MSS_SPI_set_slave_select+0x3a>
20002da4:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002da6:	78fb      	ldrb	r3, [r7, #3]
20002da8:	687a      	ldr	r2, [r7, #4]
20002daa:	f103 0306 	add.w	r3, r3, #6
20002dae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002db2:	4413      	add	r3, r2
20002db4:	685b      	ldr	r3, [r3, #4]
20002db6:	f1b3 3fff 	cmp.w	r3, #4294967295
20002dba:	d100      	bne.n	20002dbe <MSS_SPI_set_slave_select+0x52>
20002dbc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002dbe:	687b      	ldr	r3, [r7, #4]
20002dc0:	889b      	ldrh	r3, [r3, #4]
20002dc2:	b21b      	sxth	r3, r3
20002dc4:	4618      	mov	r0, r3
20002dc6:	f7ff fdbb 	bl	20002940 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002dca:	687b      	ldr	r3, [r7, #4]
20002dcc:	681b      	ldr	r3, [r3, #0]
20002dce:	689b      	ldr	r3, [r3, #8]
20002dd0:	f003 0304 	and.w	r3, r3, #4
20002dd4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002dd6:	68fb      	ldr	r3, [r7, #12]
20002dd8:	2b00      	cmp	r3, #0
20002dda:	d002      	beq.n	20002de2 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002ddc:	6878      	ldr	r0, [r7, #4]
20002dde:	f7ff fe85 	bl	20002aec <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002de2:	687b      	ldr	r3, [r7, #4]
20002de4:	681b      	ldr	r3, [r3, #0]
20002de6:	687a      	ldr	r2, [r7, #4]
20002de8:	6812      	ldr	r2, [r2, #0]
20002dea:	6812      	ldr	r2, [r2, #0]
20002dec:	f022 0201 	bic.w	r2, r2, #1
20002df0:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002df2:	687b      	ldr	r3, [r7, #4]
20002df4:	681a      	ldr	r2, [r3, #0]
20002df6:	78fb      	ldrb	r3, [r7, #3]
20002df8:	6879      	ldr	r1, [r7, #4]
20002dfa:	f103 0306 	add.w	r3, r3, #6
20002dfe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e02:	440b      	add	r3, r1
20002e04:	685b      	ldr	r3, [r3, #4]
20002e06:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002e08:	687b      	ldr	r3, [r7, #4]
20002e0a:	681a      	ldr	r2, [r3, #0]
20002e0c:	78fb      	ldrb	r3, [r7, #3]
20002e0e:	6879      	ldr	r1, [r7, #4]
20002e10:	f103 0306 	add.w	r3, r3, #6
20002e14:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e18:	440b      	add	r3, r1
20002e1a:	7a5b      	ldrb	r3, [r3, #9]
20002e1c:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002e1e:	687b      	ldr	r3, [r7, #4]
20002e20:	681a      	ldr	r2, [r3, #0]
20002e22:	78fb      	ldrb	r3, [r7, #3]
20002e24:	6879      	ldr	r1, [r7, #4]
20002e26:	f103 0306 	add.w	r3, r3, #6
20002e2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e2e:	440b      	add	r3, r1
20002e30:	7a1b      	ldrb	r3, [r3, #8]
20002e32:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002e34:	687b      	ldr	r3, [r7, #4]
20002e36:	681b      	ldr	r3, [r3, #0]
20002e38:	687a      	ldr	r2, [r7, #4]
20002e3a:	6812      	ldr	r2, [r2, #0]
20002e3c:	6812      	ldr	r2, [r2, #0]
20002e3e:	f042 0201 	orr.w	r2, r2, #1
20002e42:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002e44:	687b      	ldr	r3, [r7, #4]
20002e46:	681b      	ldr	r3, [r3, #0]
20002e48:	687a      	ldr	r2, [r7, #4]
20002e4a:	6812      	ldr	r2, [r2, #0]
20002e4c:	69d1      	ldr	r1, [r2, #28]
20002e4e:	78fa      	ldrb	r2, [r7, #3]
20002e50:	f04f 0001 	mov.w	r0, #1
20002e54:	fa00 f202 	lsl.w	r2, r0, r2
20002e58:	ea41 0202 	orr.w	r2, r1, r2
20002e5c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002e5e:	687b      	ldr	r3, [r7, #4]
20002e60:	889b      	ldrh	r3, [r3, #4]
20002e62:	b21b      	sxth	r3, r3
20002e64:	4618      	mov	r0, r3
20002e66:	f7ff fd4f 	bl	20002908 <NVIC_EnableIRQ>
}
20002e6a:	f107 0710 	add.w	r7, r7, #16
20002e6e:	46bd      	mov	sp, r7
20002e70:	bd80      	pop	{r7, pc}
20002e72:	bf00      	nop

20002e74 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002e74:	b580      	push	{r7, lr}
20002e76:	b084      	sub	sp, #16
20002e78:	af00      	add	r7, sp, #0
20002e7a:	6078      	str	r0, [r7, #4]
20002e7c:	460b      	mov	r3, r1
20002e7e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002e80:	687a      	ldr	r2, [r7, #4]
20002e82:	f64c 7334 	movw	r3, #53044	; 0xcf34
20002e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e8a:	429a      	cmp	r2, r3
20002e8c:	d007      	beq.n	20002e9e <MSS_SPI_clear_slave_select+0x2a>
20002e8e:	687a      	ldr	r2, [r7, #4]
20002e90:	f64c 63b0 	movw	r3, #52912	; 0xceb0
20002e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e98:	429a      	cmp	r2, r3
20002e9a:	d000      	beq.n	20002e9e <MSS_SPI_clear_slave_select+0x2a>
20002e9c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002e9e:	687b      	ldr	r3, [r7, #4]
20002ea0:	681b      	ldr	r3, [r3, #0]
20002ea2:	681b      	ldr	r3, [r3, #0]
20002ea4:	f003 0302 	and.w	r3, r3, #2
20002ea8:	2b00      	cmp	r3, #0
20002eaa:	d100      	bne.n	20002eae <MSS_SPI_clear_slave_select+0x3a>
20002eac:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002eae:	687b      	ldr	r3, [r7, #4]
20002eb0:	889b      	ldrh	r3, [r3, #4]
20002eb2:	b21b      	sxth	r3, r3
20002eb4:	4618      	mov	r0, r3
20002eb6:	f7ff fd43 	bl	20002940 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002eba:	687b      	ldr	r3, [r7, #4]
20002ebc:	681b      	ldr	r3, [r3, #0]
20002ebe:	689b      	ldr	r3, [r3, #8]
20002ec0:	f003 0304 	and.w	r3, r3, #4
20002ec4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002ec6:	68fb      	ldr	r3, [r7, #12]
20002ec8:	2b00      	cmp	r3, #0
20002eca:	d002      	beq.n	20002ed2 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002ecc:	6878      	ldr	r0, [r7, #4]
20002ece:	f7ff fe0d 	bl	20002aec <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002ed2:	687b      	ldr	r3, [r7, #4]
20002ed4:	681b      	ldr	r3, [r3, #0]
20002ed6:	687a      	ldr	r2, [r7, #4]
20002ed8:	6812      	ldr	r2, [r2, #0]
20002eda:	69d1      	ldr	r1, [r2, #28]
20002edc:	78fa      	ldrb	r2, [r7, #3]
20002ede:	f04f 0001 	mov.w	r0, #1
20002ee2:	fa00 f202 	lsl.w	r2, r0, r2
20002ee6:	ea6f 0202 	mvn.w	r2, r2
20002eea:	ea01 0202 	and.w	r2, r1, r2
20002eee:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002ef0:	687b      	ldr	r3, [r7, #4]
20002ef2:	889b      	ldrh	r3, [r3, #4]
20002ef4:	b21b      	sxth	r3, r3
20002ef6:	4618      	mov	r0, r3
20002ef8:	f7ff fd06 	bl	20002908 <NVIC_EnableIRQ>
}
20002efc:	f107 0710 	add.w	r7, r7, #16
20002f00:	46bd      	mov	sp, r7
20002f02:	bd80      	pop	{r7, pc}

20002f04 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002f04:	b480      	push	{r7}
20002f06:	b087      	sub	sp, #28
20002f08:	af00      	add	r7, sp, #0
20002f0a:	6078      	str	r0, [r7, #4]
20002f0c:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002f0e:	687a      	ldr	r2, [r7, #4]
20002f10:	f64c 7334 	movw	r3, #53044	; 0xcf34
20002f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f18:	429a      	cmp	r2, r3
20002f1a:	d007      	beq.n	20002f2c <MSS_SPI_transfer_frame+0x28>
20002f1c:	687a      	ldr	r2, [r7, #4]
20002f1e:	f64c 63b0 	movw	r3, #52912	; 0xceb0
20002f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f26:	429a      	cmp	r2, r3
20002f28:	d000      	beq.n	20002f2c <MSS_SPI_transfer_frame+0x28>
20002f2a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002f2c:	687b      	ldr	r3, [r7, #4]
20002f2e:	681b      	ldr	r3, [r3, #0]
20002f30:	681b      	ldr	r3, [r3, #0]
20002f32:	f003 0302 	and.w	r3, r3, #2
20002f36:	2b00      	cmp	r3, #0
20002f38:	d100      	bne.n	20002f3c <MSS_SPI_transfer_frame+0x38>
20002f3a:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002f3c:	687b      	ldr	r3, [r7, #4]
20002f3e:	681a      	ldr	r2, [r3, #0]
20002f40:	687b      	ldr	r3, [r7, #4]
20002f42:	681b      	ldr	r3, [r3, #0]
20002f44:	6819      	ldr	r1, [r3, #0]
20002f46:	f240 03ff 	movw	r3, #255	; 0xff
20002f4a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002f4e:	ea01 0303 	and.w	r3, r1, r3
20002f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002f56:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002f58:	687b      	ldr	r3, [r7, #4]
20002f5a:	681b      	ldr	r3, [r3, #0]
20002f5c:	687a      	ldr	r2, [r7, #4]
20002f5e:	6812      	ldr	r2, [r2, #0]
20002f60:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002f62:	f042 020c 	orr.w	r2, r2, #12
20002f66:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f68:	687b      	ldr	r3, [r7, #4]
20002f6a:	681b      	ldr	r3, [r3, #0]
20002f6c:	689b      	ldr	r3, [r3, #8]
20002f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f72:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002f74:	e00b      	b.n	20002f8e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002f76:	687b      	ldr	r3, [r7, #4]
20002f78:	681b      	ldr	r3, [r3, #0]
20002f7a:	691b      	ldr	r3, [r3, #16]
20002f7c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002f7e:	68bb      	ldr	r3, [r7, #8]
20002f80:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f82:	687b      	ldr	r3, [r7, #4]
20002f84:	681b      	ldr	r3, [r3, #0]
20002f86:	689b      	ldr	r3, [r3, #8]
20002f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f8c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002f8e:	68fb      	ldr	r3, [r7, #12]
20002f90:	2b00      	cmp	r3, #0
20002f92:	d0f0      	beq.n	20002f76 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002f94:	687b      	ldr	r3, [r7, #4]
20002f96:	681b      	ldr	r3, [r3, #0]
20002f98:	683a      	ldr	r2, [r7, #0]
20002f9a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002f9c:	687b      	ldr	r3, [r7, #4]
20002f9e:	681b      	ldr	r3, [r3, #0]
20002fa0:	689b      	ldr	r3, [r3, #8]
20002fa2:	f003 0301 	and.w	r3, r3, #1
20002fa6:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002fa8:	e005      	b.n	20002fb6 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002faa:	687b      	ldr	r3, [r7, #4]
20002fac:	681b      	ldr	r3, [r3, #0]
20002fae:	689b      	ldr	r3, [r3, #8]
20002fb0:	f003 0301 	and.w	r3, r3, #1
20002fb4:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002fb6:	697b      	ldr	r3, [r7, #20]
20002fb8:	2b00      	cmp	r3, #0
20002fba:	d0f6      	beq.n	20002faa <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002fbc:	687b      	ldr	r3, [r7, #4]
20002fbe:	681b      	ldr	r3, [r3, #0]
20002fc0:	689b      	ldr	r3, [r3, #8]
20002fc2:	f003 0302 	and.w	r3, r3, #2
20002fc6:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002fc8:	e005      	b.n	20002fd6 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002fca:	687b      	ldr	r3, [r7, #4]
20002fcc:	681b      	ldr	r3, [r3, #0]
20002fce:	689b      	ldr	r3, [r3, #8]
20002fd0:	f003 0302 	and.w	r3, r3, #2
20002fd4:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002fd6:	693b      	ldr	r3, [r7, #16]
20002fd8:	2b00      	cmp	r3, #0
20002fda:	d0f6      	beq.n	20002fca <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002fdc:	687b      	ldr	r3, [r7, #4]
20002fde:	681b      	ldr	r3, [r3, #0]
20002fe0:	691b      	ldr	r3, [r3, #16]
}
20002fe2:	4618      	mov	r0, r3
20002fe4:	f107 071c 	add.w	r7, r7, #28
20002fe8:	46bd      	mov	sp, r7
20002fea:	bc80      	pop	{r7}
20002fec:	4770      	bx	lr
20002fee:	bf00      	nop

20002ff0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002ff0:	b480      	push	{r7}
20002ff2:	b085      	sub	sp, #20
20002ff4:	af00      	add	r7, sp, #0
20002ff6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002ff8:	f04f 0300 	mov.w	r3, #0
20002ffc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002ffe:	e00e      	b.n	2000301e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20003000:	687b      	ldr	r3, [r7, #4]
20003002:	681b      	ldr	r3, [r3, #0]
20003004:	687a      	ldr	r2, [r7, #4]
20003006:	6891      	ldr	r1, [r2, #8]
20003008:	687a      	ldr	r2, [r7, #4]
2000300a:	6912      	ldr	r2, [r2, #16]
2000300c:	440a      	add	r2, r1
2000300e:	7812      	ldrb	r2, [r2, #0]
20003010:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20003012:	687b      	ldr	r3, [r7, #4]
20003014:	691b      	ldr	r3, [r3, #16]
20003016:	f103 0201 	add.w	r2, r3, #1
2000301a:	687b      	ldr	r3, [r7, #4]
2000301c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000301e:	687b      	ldr	r3, [r7, #4]
20003020:	681b      	ldr	r3, [r3, #0]
20003022:	689b      	ldr	r3, [r3, #8]
20003024:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003028:	2b00      	cmp	r3, #0
2000302a:	d105      	bne.n	20003038 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
2000302c:	687b      	ldr	r3, [r7, #4]
2000302e:	691a      	ldr	r2, [r3, #16]
20003030:	687b      	ldr	r3, [r7, #4]
20003032:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003034:	429a      	cmp	r2, r3
20003036:	d3e3      	bcc.n	20003000 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20003038:	687b      	ldr	r3, [r7, #4]
2000303a:	691a      	ldr	r2, [r3, #16]
2000303c:	687b      	ldr	r3, [r7, #4]
2000303e:	68db      	ldr	r3, [r3, #12]
20003040:	429a      	cmp	r2, r3
20003042:	d31c      	bcc.n	2000307e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003044:	e00e      	b.n	20003064 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20003046:	687b      	ldr	r3, [r7, #4]
20003048:	681b      	ldr	r3, [r3, #0]
2000304a:	687a      	ldr	r2, [r7, #4]
2000304c:	6951      	ldr	r1, [r2, #20]
2000304e:	687a      	ldr	r2, [r7, #4]
20003050:	69d2      	ldr	r2, [r2, #28]
20003052:	440a      	add	r2, r1
20003054:	7812      	ldrb	r2, [r2, #0]
20003056:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20003058:	687b      	ldr	r3, [r7, #4]
2000305a:	69db      	ldr	r3, [r3, #28]
2000305c:	f103 0201 	add.w	r2, r3, #1
20003060:	687b      	ldr	r3, [r7, #4]
20003062:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003064:	687b      	ldr	r3, [r7, #4]
20003066:	681b      	ldr	r3, [r3, #0]
20003068:	689b      	ldr	r3, [r3, #8]
2000306a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000306e:	2b00      	cmp	r3, #0
20003070:	d105      	bne.n	2000307e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20003072:	687b      	ldr	r3, [r7, #4]
20003074:	69da      	ldr	r2, [r3, #28]
20003076:	687b      	ldr	r3, [r7, #4]
20003078:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000307a:	429a      	cmp	r2, r3
2000307c:	d3e3      	bcc.n	20003046 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000307e:	687b      	ldr	r3, [r7, #4]
20003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20003082:	2b00      	cmp	r3, #0
20003084:	d01f      	beq.n	200030c6 <fill_slave_tx_fifo+0xd6>
20003086:	687b      	ldr	r3, [r7, #4]
20003088:	691a      	ldr	r2, [r3, #16]
2000308a:	687b      	ldr	r3, [r7, #4]
2000308c:	68db      	ldr	r3, [r3, #12]
2000308e:	429a      	cmp	r2, r3
20003090:	d319      	bcc.n	200030c6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20003092:	687b      	ldr	r3, [r7, #4]
20003094:	69da      	ldr	r2, [r3, #28]
20003096:	687b      	ldr	r3, [r7, #4]
20003098:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000309a:	429a      	cmp	r2, r3
2000309c:	d313      	bcc.n	200030c6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000309e:	e008      	b.n	200030b2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200030a0:	687b      	ldr	r3, [r7, #4]
200030a2:	681b      	ldr	r3, [r3, #0]
200030a4:	f04f 0200 	mov.w	r2, #0
200030a8:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200030aa:	68fb      	ldr	r3, [r7, #12]
200030ac:	f103 0301 	add.w	r3, r3, #1
200030b0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200030b2:	687b      	ldr	r3, [r7, #4]
200030b4:	681b      	ldr	r3, [r3, #0]
200030b6:	689b      	ldr	r3, [r3, #8]
200030b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
200030bc:	2b00      	cmp	r3, #0
200030be:	d102      	bne.n	200030c6 <fill_slave_tx_fifo+0xd6>
200030c0:	68fb      	ldr	r3, [r7, #12]
200030c2:	2b1f      	cmp	r3, #31
200030c4:	d9ec      	bls.n	200030a0 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200030c6:	f107 0714 	add.w	r7, r7, #20
200030ca:	46bd      	mov	sp, r7
200030cc:	bc80      	pop	{r7}
200030ce:	4770      	bx	lr

200030d0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200030d0:	b580      	push	{r7, lr}
200030d2:	b084      	sub	sp, #16
200030d4:	af00      	add	r7, sp, #0
200030d6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200030d8:	687b      	ldr	r3, [r7, #4]
200030da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200030de:	2b02      	cmp	r3, #2
200030e0:	d115      	bne.n	2000310e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200030e2:	e00c      	b.n	200030fe <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200030e4:	687b      	ldr	r3, [r7, #4]
200030e6:	681b      	ldr	r3, [r3, #0]
200030e8:	691b      	ldr	r3, [r3, #16]
200030ea:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200030ec:	687b      	ldr	r3, [r7, #4]
200030ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200030f0:	2b00      	cmp	r3, #0
200030f2:	d004      	beq.n	200030fe <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200030f4:	687b      	ldr	r3, [r7, #4]
200030f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200030f8:	68fa      	ldr	r2, [r7, #12]
200030fa:	4610      	mov	r0, r2
200030fc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200030fe:	687b      	ldr	r3, [r7, #4]
20003100:	681b      	ldr	r3, [r3, #0]
20003102:	689b      	ldr	r3, [r3, #8]
20003104:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003108:	2b00      	cmp	r3, #0
2000310a:	d0eb      	beq.n	200030e4 <read_slave_rx_fifo+0x14>
2000310c:	e032      	b.n	20003174 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000310e:	687b      	ldr	r3, [r7, #4]
20003110:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003114:	2b01      	cmp	r3, #1
20003116:	d125      	bne.n	20003164 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003118:	e017      	b.n	2000314a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000311a:	687b      	ldr	r3, [r7, #4]
2000311c:	681b      	ldr	r3, [r3, #0]
2000311e:	691b      	ldr	r3, [r3, #16]
20003120:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20003122:	687b      	ldr	r3, [r7, #4]
20003124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003126:	687b      	ldr	r3, [r7, #4]
20003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000312a:	429a      	cmp	r2, r3
2000312c:	d207      	bcs.n	2000313e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000312e:	687b      	ldr	r3, [r7, #4]
20003130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003132:	687b      	ldr	r3, [r7, #4]
20003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003136:	4413      	add	r3, r2
20003138:	68fa      	ldr	r2, [r7, #12]
2000313a:	b2d2      	uxtb	r2, r2
2000313c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
2000313e:	687b      	ldr	r3, [r7, #4]
20003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003142:	f103 0201 	add.w	r2, r3, #1
20003146:	687b      	ldr	r3, [r7, #4]
20003148:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000314a:	687b      	ldr	r3, [r7, #4]
2000314c:	681b      	ldr	r3, [r3, #0]
2000314e:	689b      	ldr	r3, [r3, #8]
20003150:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003154:	2b00      	cmp	r3, #0
20003156:	d0e0      	beq.n	2000311a <read_slave_rx_fifo+0x4a>
20003158:	e00c      	b.n	20003174 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000315a:	687b      	ldr	r3, [r7, #4]
2000315c:	681b      	ldr	r3, [r3, #0]
2000315e:	691b      	ldr	r3, [r3, #16]
20003160:	60fb      	str	r3, [r7, #12]
20003162:	e000      	b.n	20003166 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003164:	bf00      	nop
20003166:	687b      	ldr	r3, [r7, #4]
20003168:	681b      	ldr	r3, [r3, #0]
2000316a:	689b      	ldr	r3, [r3, #8]
2000316c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003170:	2b00      	cmp	r3, #0
20003172:	d0f2      	beq.n	2000315a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003174:	f107 0710 	add.w	r7, r7, #16
20003178:	46bd      	mov	sp, r7
2000317a:	bd80      	pop	{r7, pc}

2000317c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
2000317c:	b580      	push	{r7, lr}
2000317e:	b086      	sub	sp, #24
20003180:	af00      	add	r7, sp, #0
20003182:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20003184:	687b      	ldr	r3, [r7, #4]
20003186:	681b      	ldr	r3, [r3, #0]
20003188:	f103 0320 	add.w	r3, r3, #32
2000318c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000318e:	687a      	ldr	r2, [r7, #4]
20003190:	f64c 7334 	movw	r3, #53044	; 0xcf34
20003194:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003198:	429a      	cmp	r2, r3
2000319a:	d007      	beq.n	200031ac <mss_spi_isr+0x30>
2000319c:	687a      	ldr	r2, [r7, #4]
2000319e:	f64c 63b0 	movw	r3, #52912	; 0xceb0
200031a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031a6:	429a      	cmp	r2, r3
200031a8:	d000      	beq.n	200031ac <mss_spi_isr+0x30>
200031aa:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200031ac:	693b      	ldr	r3, [r7, #16]
200031ae:	681b      	ldr	r3, [r3, #0]
200031b0:	f003 0302 	and.w	r3, r3, #2
200031b4:	2b00      	cmp	r3, #0
200031b6:	d052      	beq.n	2000325e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200031b8:	687b      	ldr	r3, [r7, #4]
200031ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200031be:	2b02      	cmp	r3, #2
200031c0:	d115      	bne.n	200031ee <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031c2:	e00c      	b.n	200031de <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200031c4:	687b      	ldr	r3, [r7, #4]
200031c6:	681b      	ldr	r3, [r3, #0]
200031c8:	691b      	ldr	r3, [r3, #16]
200031ca:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200031cc:	687b      	ldr	r3, [r7, #4]
200031ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031d0:	2b00      	cmp	r3, #0
200031d2:	d004      	beq.n	200031de <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200031d4:	687b      	ldr	r3, [r7, #4]
200031d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031d8:	68fa      	ldr	r2, [r7, #12]
200031da:	4610      	mov	r0, r2
200031dc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031de:	687b      	ldr	r3, [r7, #4]
200031e0:	681b      	ldr	r3, [r3, #0]
200031e2:	689b      	ldr	r3, [r3, #8]
200031e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031e8:	2b00      	cmp	r3, #0
200031ea:	d0eb      	beq.n	200031c4 <mss_spi_isr+0x48>
200031ec:	e032      	b.n	20003254 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200031ee:	687b      	ldr	r3, [r7, #4]
200031f0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200031f4:	2b01      	cmp	r3, #1
200031f6:	d125      	bne.n	20003244 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200031f8:	e017      	b.n	2000322a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200031fa:	687b      	ldr	r3, [r7, #4]
200031fc:	681b      	ldr	r3, [r3, #0]
200031fe:	691b      	ldr	r3, [r3, #16]
20003200:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20003202:	687b      	ldr	r3, [r7, #4]
20003204:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003206:	687b      	ldr	r3, [r7, #4]
20003208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000320a:	429a      	cmp	r2, r3
2000320c:	d207      	bcs.n	2000321e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000320e:	687b      	ldr	r3, [r7, #4]
20003210:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003212:	687b      	ldr	r3, [r7, #4]
20003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003216:	4413      	add	r3, r2
20003218:	68fa      	ldr	r2, [r7, #12]
2000321a:	b2d2      	uxtb	r2, r2
2000321c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
2000321e:	687b      	ldr	r3, [r7, #4]
20003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003222:	f103 0201 	add.w	r2, r3, #1
20003226:	687b      	ldr	r3, [r7, #4]
20003228:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000322a:	687b      	ldr	r3, [r7, #4]
2000322c:	681b      	ldr	r3, [r3, #0]
2000322e:	689b      	ldr	r3, [r3, #8]
20003230:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003234:	2b00      	cmp	r3, #0
20003236:	d0e0      	beq.n	200031fa <mss_spi_isr+0x7e>
20003238:	e00c      	b.n	20003254 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000323a:	687b      	ldr	r3, [r7, #4]
2000323c:	681b      	ldr	r3, [r3, #0]
2000323e:	691b      	ldr	r3, [r3, #16]
20003240:	60fb      	str	r3, [r7, #12]
20003242:	e000      	b.n	20003246 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003244:	bf00      	nop
20003246:	687b      	ldr	r3, [r7, #4]
20003248:	681b      	ldr	r3, [r3, #0]
2000324a:	689b      	ldr	r3, [r3, #8]
2000324c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003250:	2b00      	cmp	r3, #0
20003252:	d0f2      	beq.n	2000323a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003254:	687b      	ldr	r3, [r7, #4]
20003256:	681b      	ldr	r3, [r3, #0]
20003258:	f04f 0202 	mov.w	r2, #2
2000325c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000325e:	693b      	ldr	r3, [r7, #16]
20003260:	681b      	ldr	r3, [r3, #0]
20003262:	f003 0301 	and.w	r3, r3, #1
20003266:	b2db      	uxtb	r3, r3
20003268:	2b00      	cmp	r3, #0
2000326a:	d012      	beq.n	20003292 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000326c:	687b      	ldr	r3, [r7, #4]
2000326e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003272:	2b02      	cmp	r3, #2
20003274:	d105      	bne.n	20003282 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003276:	687b      	ldr	r3, [r7, #4]
20003278:	681b      	ldr	r3, [r3, #0]
2000327a:	687a      	ldr	r2, [r7, #4]
2000327c:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000327e:	615a      	str	r2, [r3, #20]
20003280:	e002      	b.n	20003288 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20003282:	6878      	ldr	r0, [r7, #4]
20003284:	f7ff feb4 	bl	20002ff0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20003288:	687b      	ldr	r3, [r7, #4]
2000328a:	681b      	ldr	r3, [r3, #0]
2000328c:	f04f 0201 	mov.w	r2, #1
20003290:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20003292:	693b      	ldr	r3, [r7, #16]
20003294:	681b      	ldr	r3, [r3, #0]
20003296:	f003 0310 	and.w	r3, r3, #16
2000329a:	2b00      	cmp	r3, #0
2000329c:	d023      	beq.n	200032e6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000329e:	6878      	ldr	r0, [r7, #4]
200032a0:	f7ff ff16 	bl	200030d0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200032a4:	687b      	ldr	r3, [r7, #4]
200032a6:	6a1b      	ldr	r3, [r3, #32]
200032a8:	2b00      	cmp	r3, #0
200032aa:	d00b      	beq.n	200032c4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200032ac:	687b      	ldr	r3, [r7, #4]
200032ae:	6a1b      	ldr	r3, [r3, #32]
200032b0:	687a      	ldr	r2, [r7, #4]
200032b2:	6a91      	ldr	r1, [r2, #40]	; 0x28
200032b4:	687a      	ldr	r2, [r7, #4]
200032b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200032b8:	4608      	mov	r0, r1
200032ba:	4611      	mov	r1, r2
200032bc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200032be:	6878      	ldr	r0, [r7, #4]
200032c0:	f7ff fe96 	bl	20002ff0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200032c4:	687b      	ldr	r3, [r7, #4]
200032c6:	f04f 0201 	mov.w	r2, #1
200032ca:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200032cc:	687b      	ldr	r3, [r7, #4]
200032ce:	681b      	ldr	r3, [r3, #0]
200032d0:	687a      	ldr	r2, [r7, #4]
200032d2:	6812      	ldr	r2, [r2, #0]
200032d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200032d6:	f022 0210 	bic.w	r2, r2, #16
200032da:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200032dc:	687b      	ldr	r3, [r7, #4]
200032de:	681b      	ldr	r3, [r3, #0]
200032e0:	f04f 0210 	mov.w	r2, #16
200032e4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200032e6:	693b      	ldr	r3, [r7, #16]
200032e8:	681b      	ldr	r3, [r3, #0]
200032ea:	f003 0304 	and.w	r3, r3, #4
200032ee:	2b00      	cmp	r3, #0
200032f0:	d00f      	beq.n	20003312 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200032f2:	687b      	ldr	r3, [r7, #4]
200032f4:	681b      	ldr	r3, [r3, #0]
200032f6:	687a      	ldr	r2, [r7, #4]
200032f8:	6812      	ldr	r2, [r2, #0]
200032fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200032fc:	f042 0204 	orr.w	r2, r2, #4
20003300:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20003302:	6878      	ldr	r0, [r7, #4]
20003304:	f7ff fbf2 	bl	20002aec <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20003308:	687b      	ldr	r3, [r7, #4]
2000330a:	681b      	ldr	r3, [r3, #0]
2000330c:	f04f 0204 	mov.w	r2, #4
20003310:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20003312:	693b      	ldr	r3, [r7, #16]
20003314:	681b      	ldr	r3, [r3, #0]
20003316:	f003 0308 	and.w	r3, r3, #8
2000331a:	2b00      	cmp	r3, #0
2000331c:	d031      	beq.n	20003382 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
2000331e:	687b      	ldr	r3, [r7, #4]
20003320:	681b      	ldr	r3, [r3, #0]
20003322:	687a      	ldr	r2, [r7, #4]
20003324:	6812      	ldr	r2, [r2, #0]
20003326:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003328:	f042 0208 	orr.w	r2, r2, #8
2000332c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000332e:	687b      	ldr	r3, [r7, #4]
20003330:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003334:	2b02      	cmp	r3, #2
20003336:	d113      	bne.n	20003360 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20003338:	687b      	ldr	r3, [r7, #4]
2000333a:	681a      	ldr	r2, [r3, #0]
2000333c:	687b      	ldr	r3, [r7, #4]
2000333e:	681b      	ldr	r3, [r3, #0]
20003340:	6819      	ldr	r1, [r3, #0]
20003342:	f240 03ff 	movw	r3, #255	; 0xff
20003346:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000334a:	ea01 0303 	and.w	r3, r1, r3
2000334e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003352:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003354:	687b      	ldr	r3, [r7, #4]
20003356:	681b      	ldr	r3, [r3, #0]
20003358:	687a      	ldr	r2, [r7, #4]
2000335a:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000335c:	615a      	str	r2, [r3, #20]
2000335e:	e00b      	b.n	20003378 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003360:	687b      	ldr	r3, [r7, #4]
20003362:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003366:	2b01      	cmp	r3, #1
20003368:	d106      	bne.n	20003378 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000336a:	687b      	ldr	r3, [r7, #4]
2000336c:	f04f 0200 	mov.w	r2, #0
20003370:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003372:	6878      	ldr	r0, [r7, #4]
20003374:	f7ff fe3c 	bl	20002ff0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003378:	687b      	ldr	r3, [r7, #4]
2000337a:	681b      	ldr	r3, [r3, #0]
2000337c:	f04f 0208 	mov.w	r2, #8
20003380:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003382:	693b      	ldr	r3, [r7, #16]
20003384:	681b      	ldr	r3, [r3, #0]
20003386:	f003 0320 	and.w	r3, r3, #32
2000338a:	2b00      	cmp	r3, #0
2000338c:	d049      	beq.n	20003422 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000338e:	6878      	ldr	r0, [r7, #4]
20003390:	f7ff fe9e 	bl	200030d0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003394:	687b      	ldr	r3, [r7, #4]
20003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003398:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000339a:	687b      	ldr	r3, [r7, #4]
2000339c:	6a1b      	ldr	r3, [r3, #32]
2000339e:	2b00      	cmp	r3, #0
200033a0:	d01c      	beq.n	200033dc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200033a2:	687b      	ldr	r3, [r7, #4]
200033a4:	f04f 0200 	mov.w	r2, #0
200033a8:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200033aa:	687b      	ldr	r3, [r7, #4]
200033ac:	f04f 0200 	mov.w	r2, #0
200033b0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200033b2:	687b      	ldr	r3, [r7, #4]
200033b4:	f04f 0200 	mov.w	r2, #0
200033b8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200033ba:	687b      	ldr	r3, [r7, #4]
200033bc:	f04f 0200 	mov.w	r2, #0
200033c0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200033c2:	687b      	ldr	r3, [r7, #4]
200033c4:	681b      	ldr	r3, [r3, #0]
200033c6:	f04f 0210 	mov.w	r2, #16
200033ca:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200033cc:	687b      	ldr	r3, [r7, #4]
200033ce:	681b      	ldr	r3, [r3, #0]
200033d0:	687a      	ldr	r2, [r7, #4]
200033d2:	6812      	ldr	r2, [r2, #0]
200033d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200033d6:	f042 0210 	orr.w	r2, r2, #16
200033da:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200033dc:	687b      	ldr	r3, [r7, #4]
200033de:	f04f 0200 	mov.w	r2, #0
200033e2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200033e4:	687b      	ldr	r3, [r7, #4]
200033e6:	681b      	ldr	r3, [r3, #0]
200033e8:	687a      	ldr	r2, [r7, #4]
200033ea:	6812      	ldr	r2, [r2, #0]
200033ec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200033ee:	f042 020c 	orr.w	r2, r2, #12
200033f2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200033f4:	6878      	ldr	r0, [r7, #4]
200033f6:	f7ff fdfb 	bl	20002ff0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200033fa:	687b      	ldr	r3, [r7, #4]
200033fc:	f04f 0200 	mov.w	r2, #0
20003400:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20003402:	687b      	ldr	r3, [r7, #4]
20003404:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003406:	2b00      	cmp	r3, #0
20003408:	d006      	beq.n	20003418 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000340a:	687b      	ldr	r3, [r7, #4]
2000340c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000340e:	687a      	ldr	r2, [r7, #4]
20003410:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003412:	4610      	mov	r0, r2
20003414:	6979      	ldr	r1, [r7, #20]
20003416:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20003418:	687b      	ldr	r3, [r7, #4]
2000341a:	681b      	ldr	r3, [r3, #0]
2000341c:	f04f 0220 	mov.w	r2, #32
20003420:	60da      	str	r2, [r3, #12]
    }
}
20003422:	f107 0718 	add.w	r7, r7, #24
20003426:	46bd      	mov	sp, r7
20003428:	bd80      	pop	{r7, pc}
2000342a:	bf00      	nop

2000342c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
2000342c:	4668      	mov	r0, sp
2000342e:	f020 0107 	bic.w	r1, r0, #7
20003432:	468d      	mov	sp, r1
20003434:	b589      	push	{r0, r3, r7, lr}
20003436:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20003438:	f64c 7034 	movw	r0, #53044	; 0xcf34
2000343c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003440:	f7ff fe9c 	bl	2000317c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20003444:	f04f 000c 	mov.w	r0, #12
20003448:	f7ff fa98 	bl	2000297c <NVIC_ClearPendingIRQ>
}
2000344c:	46bd      	mov	sp, r7
2000344e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003452:	4685      	mov	sp, r0
20003454:	4770      	bx	lr
20003456:	bf00      	nop

20003458 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003458:	4668      	mov	r0, sp
2000345a:	f020 0107 	bic.w	r1, r0, #7
2000345e:	468d      	mov	sp, r1
20003460:	b589      	push	{r0, r3, r7, lr}
20003462:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003464:	f64c 60b0 	movw	r0, #52912	; 0xceb0
20003468:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000346c:	f7ff fe86 	bl	2000317c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003470:	f04f 000d 	mov.w	r0, #13
20003474:	f7ff fa82 	bl	2000297c <NVIC_ClearPendingIRQ>
}
20003478:	46bd      	mov	sp, r7
2000347a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000347e:	4685      	mov	sp, r0
20003480:	4770      	bx	lr
20003482:	bf00      	nop

20003484 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003484:	b480      	push	{r7}
20003486:	b083      	sub	sp, #12
20003488:	af00      	add	r7, sp, #0
2000348a:	4603      	mov	r3, r0
2000348c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000348e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003492:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003496:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000349a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000349e:	88f9      	ldrh	r1, [r7, #6]
200034a0:	f001 011f 	and.w	r1, r1, #31
200034a4:	f04f 0001 	mov.w	r0, #1
200034a8:	fa00 f101 	lsl.w	r1, r0, r1
200034ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
200034b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200034b4:	f107 070c 	add.w	r7, r7, #12
200034b8:	46bd      	mov	sp, r7
200034ba:	bc80      	pop	{r7}
200034bc:	4770      	bx	lr
200034be:	bf00      	nop

200034c0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200034c0:	b580      	push	{r7, lr}
200034c2:	b082      	sub	sp, #8
200034c4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200034c6:	f242 0300 	movw	r3, #8192	; 0x2000
200034ca:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034ce:	f242 0200 	movw	r2, #8192	; 0x2000
200034d2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200034d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200034d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200034dc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200034de:	f04f 0300 	mov.w	r3, #0
200034e2:	607b      	str	r3, [r7, #4]
200034e4:	e00e      	b.n	20003504 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200034e6:	687a      	ldr	r2, [r7, #4]
200034e8:	f24c 535c 	movw	r3, #50524	; 0xc55c
200034ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034f0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200034f4:	b21b      	sxth	r3, r3
200034f6:	4618      	mov	r0, r3
200034f8:	f7ff ffc4 	bl	20003484 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200034fc:	687b      	ldr	r3, [r7, #4]
200034fe:	f103 0301 	add.w	r3, r3, #1
20003502:	607b      	str	r3, [r7, #4]
20003504:	687b      	ldr	r3, [r7, #4]
20003506:	2b1f      	cmp	r3, #31
20003508:	d9ed      	bls.n	200034e6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000350a:	f242 0300 	movw	r3, #8192	; 0x2000
2000350e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003512:	f242 0200 	movw	r2, #8192	; 0x2000
20003516:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000351a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000351c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20003520:	631a      	str	r2, [r3, #48]	; 0x30
}
20003522:	f107 0708 	add.w	r7, r7, #8
20003526:	46bd      	mov	sp, r7
20003528:	bd80      	pop	{r7, pc}
2000352a:	bf00      	nop

2000352c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
2000352c:	b480      	push	{r7}
2000352e:	b085      	sub	sp, #20
20003530:	af00      	add	r7, sp, #0
20003532:	4603      	mov	r3, r0
20003534:	6039      	str	r1, [r7, #0]
20003536:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20003538:	79fb      	ldrb	r3, [r7, #7]
2000353a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000353c:	68fb      	ldr	r3, [r7, #12]
2000353e:	2b1f      	cmp	r3, #31
20003540:	d900      	bls.n	20003544 <MSS_GPIO_config+0x18>
20003542:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20003544:	68fb      	ldr	r3, [r7, #12]
20003546:	2b1f      	cmp	r3, #31
20003548:	d808      	bhi.n	2000355c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000354a:	68fa      	ldr	r2, [r7, #12]
2000354c:	f24c 43dc 	movw	r3, #50396	; 0xc4dc
20003550:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003558:	683a      	ldr	r2, [r7, #0]
2000355a:	601a      	str	r2, [r3, #0]
    }
}
2000355c:	f107 0714 	add.w	r7, r7, #20
20003560:	46bd      	mov	sp, r7
20003562:	bc80      	pop	{r7}
20003564:	4770      	bx	lr
20003566:	bf00      	nop

20003568 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20003568:	b480      	push	{r7}
2000356a:	b085      	sub	sp, #20
2000356c:	af00      	add	r7, sp, #0
2000356e:	4602      	mov	r2, r0
20003570:	460b      	mov	r3, r1
20003572:	71fa      	strb	r2, [r7, #7]
20003574:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20003576:	79fb      	ldrb	r3, [r7, #7]
20003578:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000357a:	68fb      	ldr	r3, [r7, #12]
2000357c:	2b1f      	cmp	r3, #31
2000357e:	d900      	bls.n	20003582 <MSS_GPIO_set_output+0x1a>
20003580:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20003582:	68fb      	ldr	r3, [r7, #12]
20003584:	2b1f      	cmp	r3, #31
20003586:	d809      	bhi.n	2000359c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003588:	f240 0300 	movw	r3, #0
2000358c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20003590:	68fa      	ldr	r2, [r7, #12]
20003592:	79b9      	ldrb	r1, [r7, #6]
20003594:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
2000359c:	f107 0714 	add.w	r7, r7, #20
200035a0:	46bd      	mov	sp, r7
200035a2:	bc80      	pop	{r7}
200035a4:	4770      	bx	lr
200035a6:	bf00      	nop

200035a8 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200035a8:	b480      	push	{r7}
200035aa:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200035ac:	46bd      	mov	sp, r7
200035ae:	bc80      	pop	{r7}
200035b0:	4770      	bx	lr
200035b2:	bf00      	nop

200035b4 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200035b4:	b580      	push	{r7, lr}
200035b6:	b08a      	sub	sp, #40	; 0x28
200035b8:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200035ba:	f24c 539c 	movw	r3, #50588	; 0xc59c
200035be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035c2:	46bc      	mov	ip, r7
200035c4:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200035c6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200035ca:	f242 0300 	movw	r3, #8192	; 0x2000
200035ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035d4:	ea4f 0393 	mov.w	r3, r3, lsr #2
200035d8:	f003 0303 	and.w	r3, r3, #3
200035dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
200035e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200035e4:	4413      	add	r3, r2
200035e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200035ea:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200035ec:	f242 0300 	movw	r3, #8192	; 0x2000
200035f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035f6:	ea4f 1313 	mov.w	r3, r3, lsr #4
200035fa:	f003 0303 	and.w	r3, r3, #3
200035fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003602:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003606:	4413      	add	r3, r2
20003608:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000360c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000360e:	f242 0300 	movw	r3, #8192	; 0x2000
20003612:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003618:	ea4f 1393 	mov.w	r3, r3, lsr #6
2000361c:	f003 0303 	and.w	r3, r3, #3
20003620:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003624:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003628:	4413      	add	r3, r2
2000362a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000362e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003630:	f242 0300 	movw	r3, #8192	; 0x2000
20003634:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000363a:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000363e:	f003 031f 	and.w	r3, r3, #31
20003642:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003644:	f242 0300 	movw	r3, #8192	; 0x2000
20003648:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000364c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000364e:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003652:	f003 0301 	and.w	r3, r3, #1
20003656:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003658:	6a3b      	ldr	r3, [r7, #32]
2000365a:	f103 0301 	add.w	r3, r3, #1
2000365e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003662:	2b00      	cmp	r3, #0
20003664:	d003      	beq.n	2000366e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003666:	69fb      	ldr	r3, [r7, #28]
20003668:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000366c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000366e:	f000 f849 	bl	20003704 <GetSystemClock>
20003672:	4602      	mov	r2, r0
20003674:	f64c 035c 	movw	r3, #51292	; 0xc85c
20003678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000367c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000367e:	f64c 035c 	movw	r3, #51292	; 0xc85c
20003682:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003686:	681a      	ldr	r2, [r3, #0]
20003688:	693b      	ldr	r3, [r7, #16]
2000368a:	fbb2 f2f3 	udiv	r2, r2, r3
2000368e:	f64c 0360 	movw	r3, #51296	; 0xc860
20003692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003696:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003698:	f64c 035c 	movw	r3, #51292	; 0xc85c
2000369c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036a0:	681a      	ldr	r2, [r3, #0]
200036a2:	697b      	ldr	r3, [r7, #20]
200036a4:	fbb2 f2f3 	udiv	r2, r2, r3
200036a8:	f64c 0364 	movw	r3, #51300	; 0xc864
200036ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036b0:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200036b2:	f64c 035c 	movw	r3, #51292	; 0xc85c
200036b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ba:	681a      	ldr	r2, [r3, #0]
200036bc:	69bb      	ldr	r3, [r7, #24]
200036be:	fbb2 f2f3 	udiv	r2, r2, r3
200036c2:	f64c 0368 	movw	r3, #51304	; 0xc868
200036c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ca:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200036cc:	f64c 035c 	movw	r3, #51292	; 0xc85c
200036d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036d4:	681a      	ldr	r2, [r3, #0]
200036d6:	69fb      	ldr	r3, [r7, #28]
200036d8:	fbb2 f2f3 	udiv	r2, r2, r3
200036dc:	f64c 036c 	movw	r3, #51308	; 0xc86c
200036e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036e4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200036e6:	f64c 035c 	movw	r3, #51292	; 0xc85c
200036ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ee:	681a      	ldr	r2, [r3, #0]
200036f0:	f64c 0358 	movw	r3, #51288	; 0xc858
200036f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036f8:	601a      	str	r2, [r3, #0]
}
200036fa:	f107 0728 	add.w	r7, r7, #40	; 0x28
200036fe:	46bd      	mov	sp, r7
20003700:	bd80      	pop	{r7, pc}
20003702:	bf00      	nop

20003704 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003704:	b480      	push	{r7}
20003706:	b08b      	sub	sp, #44	; 0x2c
20003708:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000370a:	f04f 0300 	mov.w	r3, #0
2000370e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003710:	f640 031c 	movw	r3, #2076	; 0x81c
20003714:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003718:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000371a:	f240 2330 	movw	r3, #560	; 0x230
2000371e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003722:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003724:	68fb      	ldr	r3, [r7, #12]
20003726:	681b      	ldr	r3, [r3, #0]
20003728:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000372c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000372e:	693a      	ldr	r2, [r7, #16]
20003730:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003734:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003738:	429a      	cmp	r2, r3
2000373a:	d108      	bne.n	2000374e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
2000373c:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003740:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003744:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003746:	697b      	ldr	r3, [r7, #20]
20003748:	681b      	ldr	r3, [r3, #0]
2000374a:	607b      	str	r3, [r7, #4]
2000374c:	e03d      	b.n	200037ca <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000374e:	68bb      	ldr	r3, [r7, #8]
20003750:	681a      	ldr	r2, [r3, #0]
20003752:	f244 3341 	movw	r3, #17217	; 0x4341
20003756:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000375a:	429a      	cmp	r2, r3
2000375c:	d135      	bne.n	200037ca <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000375e:	f640 0340 	movw	r3, #2112	; 0x840
20003762:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003766:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003768:	69bb      	ldr	r3, [r7, #24]
2000376a:	681b      	ldr	r3, [r3, #0]
2000376c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000376e:	69fb      	ldr	r3, [r7, #28]
20003770:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003774:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003776:	69fa      	ldr	r2, [r7, #28]
20003778:	f240 3300 	movw	r3, #768	; 0x300
2000377c:	f2c0 0301 	movt	r3, #1
20003780:	429a      	cmp	r2, r3
20003782:	d922      	bls.n	200037ca <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003784:	69fa      	ldr	r2, [r7, #28]
20003786:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000378a:	f2c0 0301 	movt	r3, #1
2000378e:	429a      	cmp	r2, r3
20003790:	d808      	bhi.n	200037a4 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003792:	f241 632c 	movw	r3, #5676	; 0x162c
20003796:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000379a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000379c:	6a3b      	ldr	r3, [r7, #32]
2000379e:	681b      	ldr	r3, [r3, #0]
200037a0:	607b      	str	r3, [r7, #4]
200037a2:	e012      	b.n	200037ca <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200037a4:	69fa      	ldr	r2, [r7, #28]
200037a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200037aa:	f2c0 0302 	movt	r3, #2
200037ae:	429a      	cmp	r2, r3
200037b0:	d808      	bhi.n	200037c4 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200037b2:	f641 63ac 	movw	r3, #7852	; 0x1eac
200037b6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200037ba:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200037be:	681b      	ldr	r3, [r3, #0]
200037c0:	607b      	str	r3, [r7, #4]
200037c2:	e002      	b.n	200037ca <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200037c4:	f04f 0300 	mov.w	r3, #0
200037c8:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200037ca:	687b      	ldr	r3, [r7, #4]
200037cc:	2b00      	cmp	r3, #0
200037ce:	d105      	bne.n	200037dc <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200037d0:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200037d2:	f647 0340 	movw	r3, #30784	; 0x7840
200037d6:	f2c0 137d 	movt	r3, #381	; 0x17d
200037da:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200037dc:	687b      	ldr	r3, [r7, #4]
}
200037de:	4618      	mov	r0, r3
200037e0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200037e4:	46bd      	mov	sp, r7
200037e6:	bc80      	pop	{r7}
200037e8:	4770      	bx	lr
200037ea:	bf00      	nop

200037ec <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200037ec:	b480      	push	{r7}
200037ee:	b083      	sub	sp, #12
200037f0:	af00      	add	r7, sp, #0
200037f2:	4603      	mov	r3, r0
200037f4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200037f6:	f24e 1300 	movw	r3, #57600	; 0xe100
200037fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200037fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003802:	ea4f 1252 	mov.w	r2, r2, lsr #5
20003806:	88f9      	ldrh	r1, [r7, #6]
20003808:	f001 011f 	and.w	r1, r1, #31
2000380c:	f04f 0001 	mov.w	r0, #1
20003810:	fa00 f101 	lsl.w	r1, r0, r1
20003814:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000381c:	f107 070c 	add.w	r7, r7, #12
20003820:	46bd      	mov	sp, r7
20003822:	bc80      	pop	{r7}
20003824:	4770      	bx	lr
20003826:	bf00      	nop

20003828 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20003828:	b480      	push	{r7}
2000382a:	b083      	sub	sp, #12
2000382c:	af00      	add	r7, sp, #0
2000382e:	4603      	mov	r3, r0
20003830:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003832:	f107 070c 	add.w	r7, r7, #12
20003836:	46bd      	mov	sp, r7
20003838:	bc80      	pop	{r7}
2000383a:	4770      	bx	lr

2000383c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
2000383c:	4668      	mov	r0, sp
2000383e:	f020 0107 	bic.w	r1, r0, #7
20003842:	468d      	mov	sp, r1
20003844:	b589      	push	{r0, r3, r7, lr}
20003846:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20003848:	f04f 0000 	mov.w	r0, #0
2000384c:	f7ff ffec 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003850:	f04f 0076 	mov.w	r0, #118	; 0x76
20003854:	f7ff ffca 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003858:	46bd      	mov	sp, r7
2000385a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000385e:	4685      	mov	sp, r0
20003860:	4770      	bx	lr
20003862:	bf00      	nop

20003864 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003864:	4668      	mov	r0, sp
20003866:	f020 0107 	bic.w	r1, r0, #7
2000386a:	468d      	mov	sp, r1
2000386c:	b589      	push	{r0, r3, r7, lr}
2000386e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003870:	f04f 0001 	mov.w	r0, #1
20003874:	f7ff ffd8 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003878:	f04f 0077 	mov.w	r0, #119	; 0x77
2000387c:	f7ff ffb6 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003880:	46bd      	mov	sp, r7
20003882:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003886:	4685      	mov	sp, r0
20003888:	4770      	bx	lr
2000388a:	bf00      	nop

2000388c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
2000388c:	4668      	mov	r0, sp
2000388e:	f020 0107 	bic.w	r1, r0, #7
20003892:	468d      	mov	sp, r1
20003894:	b589      	push	{r0, r3, r7, lr}
20003896:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003898:	f04f 0002 	mov.w	r0, #2
2000389c:	f7ff ffc4 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
200038a0:	f04f 0078 	mov.w	r0, #120	; 0x78
200038a4:	f7ff ffa2 	bl	200037ec <NVIC_ClearPendingIRQ>
}
200038a8:	46bd      	mov	sp, r7
200038aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038ae:	4685      	mov	sp, r0
200038b0:	4770      	bx	lr
200038b2:	bf00      	nop

200038b4 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200038b4:	4668      	mov	r0, sp
200038b6:	f020 0107 	bic.w	r1, r0, #7
200038ba:	468d      	mov	sp, r1
200038bc:	b589      	push	{r0, r3, r7, lr}
200038be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
200038c0:	f04f 0003 	mov.w	r0, #3
200038c4:	f7ff ffb0 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
200038c8:	f04f 0079 	mov.w	r0, #121	; 0x79
200038cc:	f7ff ff8e 	bl	200037ec <NVIC_ClearPendingIRQ>
}
200038d0:	46bd      	mov	sp, r7
200038d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038d6:	4685      	mov	sp, r0
200038d8:	4770      	bx	lr
200038da:	bf00      	nop

200038dc <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200038dc:	4668      	mov	r0, sp
200038de:	f020 0107 	bic.w	r1, r0, #7
200038e2:	468d      	mov	sp, r1
200038e4:	b589      	push	{r0, r3, r7, lr}
200038e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200038e8:	f04f 0004 	mov.w	r0, #4
200038ec:	f7ff ff9c 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200038f0:	f04f 007a 	mov.w	r0, #122	; 0x7a
200038f4:	f7ff ff7a 	bl	200037ec <NVIC_ClearPendingIRQ>
}
200038f8:	46bd      	mov	sp, r7
200038fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038fe:	4685      	mov	sp, r0
20003900:	4770      	bx	lr
20003902:	bf00      	nop

20003904 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20003904:	4668      	mov	r0, sp
20003906:	f020 0107 	bic.w	r1, r0, #7
2000390a:	468d      	mov	sp, r1
2000390c:	b589      	push	{r0, r3, r7, lr}
2000390e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20003910:	f04f 0005 	mov.w	r0, #5
20003914:	f7ff ff88 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20003918:	f04f 007b 	mov.w	r0, #123	; 0x7b
2000391c:	f7ff ff66 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003920:	46bd      	mov	sp, r7
20003922:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003926:	4685      	mov	sp, r0
20003928:	4770      	bx	lr
2000392a:	bf00      	nop

2000392c <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
2000392c:	4668      	mov	r0, sp
2000392e:	f020 0107 	bic.w	r1, r0, #7
20003932:	468d      	mov	sp, r1
20003934:	b589      	push	{r0, r3, r7, lr}
20003936:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20003938:	f04f 0006 	mov.w	r0, #6
2000393c:	f7ff ff74 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003940:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003944:	f7ff ff52 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003948:	46bd      	mov	sp, r7
2000394a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000394e:	4685      	mov	sp, r0
20003950:	4770      	bx	lr
20003952:	bf00      	nop

20003954 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003954:	4668      	mov	r0, sp
20003956:	f020 0107 	bic.w	r1, r0, #7
2000395a:	468d      	mov	sp, r1
2000395c:	b589      	push	{r0, r3, r7, lr}
2000395e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003960:	f04f 0007 	mov.w	r0, #7
20003964:	f7ff ff60 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003968:	f04f 007d 	mov.w	r0, #125	; 0x7d
2000396c:	f7ff ff3e 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003970:	46bd      	mov	sp, r7
20003972:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003976:	4685      	mov	sp, r0
20003978:	4770      	bx	lr
2000397a:	bf00      	nop

2000397c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
2000397c:	4668      	mov	r0, sp
2000397e:	f020 0107 	bic.w	r1, r0, #7
20003982:	468d      	mov	sp, r1
20003984:	b589      	push	{r0, r3, r7, lr}
20003986:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003988:	f04f 0008 	mov.w	r0, #8
2000398c:	f7ff ff4c 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003990:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003994:	f7ff ff2a 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003998:	46bd      	mov	sp, r7
2000399a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000399e:	4685      	mov	sp, r0
200039a0:	4770      	bx	lr
200039a2:	bf00      	nop

200039a4 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
200039a4:	4668      	mov	r0, sp
200039a6:	f020 0107 	bic.w	r1, r0, #7
200039aa:	468d      	mov	sp, r1
200039ac:	b589      	push	{r0, r3, r7, lr}
200039ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200039b0:	f04f 0009 	mov.w	r0, #9
200039b4:	f7ff ff38 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200039b8:	f04f 007f 	mov.w	r0, #127	; 0x7f
200039bc:	f7ff ff16 	bl	200037ec <NVIC_ClearPendingIRQ>
}
200039c0:	46bd      	mov	sp, r7
200039c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039c6:	4685      	mov	sp, r0
200039c8:	4770      	bx	lr
200039ca:	bf00      	nop

200039cc <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
200039cc:	4668      	mov	r0, sp
200039ce:	f020 0107 	bic.w	r1, r0, #7
200039d2:	468d      	mov	sp, r1
200039d4:	b589      	push	{r0, r3, r7, lr}
200039d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
200039d8:	f04f 000a 	mov.w	r0, #10
200039dc:	f7ff ff24 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200039e0:	f04f 0080 	mov.w	r0, #128	; 0x80
200039e4:	f7ff ff02 	bl	200037ec <NVIC_ClearPendingIRQ>
}
200039e8:	46bd      	mov	sp, r7
200039ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039ee:	4685      	mov	sp, r0
200039f0:	4770      	bx	lr
200039f2:	bf00      	nop

200039f4 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200039f4:	4668      	mov	r0, sp
200039f6:	f020 0107 	bic.w	r1, r0, #7
200039fa:	468d      	mov	sp, r1
200039fc:	b589      	push	{r0, r3, r7, lr}
200039fe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20003a00:	f04f 000b 	mov.w	r0, #11
20003a04:	f7ff ff10 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20003a08:	f04f 0081 	mov.w	r0, #129	; 0x81
20003a0c:	f7ff feee 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003a10:	46bd      	mov	sp, r7
20003a12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a16:	4685      	mov	sp, r0
20003a18:	4770      	bx	lr
20003a1a:	bf00      	nop

20003a1c <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003a1c:	4668      	mov	r0, sp
20003a1e:	f020 0107 	bic.w	r1, r0, #7
20003a22:	468d      	mov	sp, r1
20003a24:	b589      	push	{r0, r3, r7, lr}
20003a26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20003a28:	f04f 000c 	mov.w	r0, #12
20003a2c:	f7ff fefc 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003a30:	f04f 0082 	mov.w	r0, #130	; 0x82
20003a34:	f7ff feda 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003a38:	46bd      	mov	sp, r7
20003a3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a3e:	4685      	mov	sp, r0
20003a40:	4770      	bx	lr
20003a42:	bf00      	nop

20003a44 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003a44:	4668      	mov	r0, sp
20003a46:	f020 0107 	bic.w	r1, r0, #7
20003a4a:	468d      	mov	sp, r1
20003a4c:	b589      	push	{r0, r3, r7, lr}
20003a4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003a50:	f04f 000d 	mov.w	r0, #13
20003a54:	f7ff fee8 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003a58:	f04f 0083 	mov.w	r0, #131	; 0x83
20003a5c:	f7ff fec6 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003a60:	46bd      	mov	sp, r7
20003a62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a66:	4685      	mov	sp, r0
20003a68:	4770      	bx	lr
20003a6a:	bf00      	nop

20003a6c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003a6c:	4668      	mov	r0, sp
20003a6e:	f020 0107 	bic.w	r1, r0, #7
20003a72:	468d      	mov	sp, r1
20003a74:	b589      	push	{r0, r3, r7, lr}
20003a76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003a78:	f04f 000e 	mov.w	r0, #14
20003a7c:	f7ff fed4 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003a80:	f04f 0084 	mov.w	r0, #132	; 0x84
20003a84:	f7ff feb2 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003a88:	46bd      	mov	sp, r7
20003a8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a8e:	4685      	mov	sp, r0
20003a90:	4770      	bx	lr
20003a92:	bf00      	nop

20003a94 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003a94:	4668      	mov	r0, sp
20003a96:	f020 0107 	bic.w	r1, r0, #7
20003a9a:	468d      	mov	sp, r1
20003a9c:	b589      	push	{r0, r3, r7, lr}
20003a9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003aa0:	f04f 000f 	mov.w	r0, #15
20003aa4:	f7ff fec0 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003aa8:	f04f 0085 	mov.w	r0, #133	; 0x85
20003aac:	f7ff fe9e 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003ab0:	46bd      	mov	sp, r7
20003ab2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ab6:	4685      	mov	sp, r0
20003ab8:	4770      	bx	lr
20003aba:	bf00      	nop

20003abc <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003abc:	4668      	mov	r0, sp
20003abe:	f020 0107 	bic.w	r1, r0, #7
20003ac2:	468d      	mov	sp, r1
20003ac4:	b589      	push	{r0, r3, r7, lr}
20003ac6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003ac8:	f04f 0010 	mov.w	r0, #16
20003acc:	f7ff feac 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003ad0:	f04f 0086 	mov.w	r0, #134	; 0x86
20003ad4:	f7ff fe8a 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003ad8:	46bd      	mov	sp, r7
20003ada:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ade:	4685      	mov	sp, r0
20003ae0:	4770      	bx	lr
20003ae2:	bf00      	nop

20003ae4 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003ae4:	4668      	mov	r0, sp
20003ae6:	f020 0107 	bic.w	r1, r0, #7
20003aea:	468d      	mov	sp, r1
20003aec:	b589      	push	{r0, r3, r7, lr}
20003aee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20003af0:	f04f 0011 	mov.w	r0, #17
20003af4:	f7ff fe98 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20003af8:	f04f 0087 	mov.w	r0, #135	; 0x87
20003afc:	f7ff fe76 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003b00:	46bd      	mov	sp, r7
20003b02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b06:	4685      	mov	sp, r0
20003b08:	4770      	bx	lr
20003b0a:	bf00      	nop

20003b0c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003b0c:	4668      	mov	r0, sp
20003b0e:	f020 0107 	bic.w	r1, r0, #7
20003b12:	468d      	mov	sp, r1
20003b14:	b589      	push	{r0, r3, r7, lr}
20003b16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20003b18:	f04f 0012 	mov.w	r0, #18
20003b1c:	f7ff fe84 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003b20:	f04f 0088 	mov.w	r0, #136	; 0x88
20003b24:	f7ff fe62 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003b28:	46bd      	mov	sp, r7
20003b2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b2e:	4685      	mov	sp, r0
20003b30:	4770      	bx	lr
20003b32:	bf00      	nop

20003b34 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003b34:	4668      	mov	r0, sp
20003b36:	f020 0107 	bic.w	r1, r0, #7
20003b3a:	468d      	mov	sp, r1
20003b3c:	b589      	push	{r0, r3, r7, lr}
20003b3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003b40:	f04f 0013 	mov.w	r0, #19
20003b44:	f7ff fe70 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003b48:	f04f 0089 	mov.w	r0, #137	; 0x89
20003b4c:	f7ff fe4e 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003b50:	46bd      	mov	sp, r7
20003b52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b56:	4685      	mov	sp, r0
20003b58:	4770      	bx	lr
20003b5a:	bf00      	nop

20003b5c <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003b5c:	4668      	mov	r0, sp
20003b5e:	f020 0107 	bic.w	r1, r0, #7
20003b62:	468d      	mov	sp, r1
20003b64:	b589      	push	{r0, r3, r7, lr}
20003b66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003b68:	f04f 0014 	mov.w	r0, #20
20003b6c:	f7ff fe5c 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003b70:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003b74:	f7ff fe3a 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003b78:	46bd      	mov	sp, r7
20003b7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b7e:	4685      	mov	sp, r0
20003b80:	4770      	bx	lr
20003b82:	bf00      	nop

20003b84 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003b84:	4668      	mov	r0, sp
20003b86:	f020 0107 	bic.w	r1, r0, #7
20003b8a:	468d      	mov	sp, r1
20003b8c:	b589      	push	{r0, r3, r7, lr}
20003b8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003b90:	f04f 0015 	mov.w	r0, #21
20003b94:	f7ff fe48 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003b98:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003b9c:	f7ff fe26 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003ba0:	46bd      	mov	sp, r7
20003ba2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ba6:	4685      	mov	sp, r0
20003ba8:	4770      	bx	lr
20003baa:	bf00      	nop

20003bac <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003bac:	4668      	mov	r0, sp
20003bae:	f020 0107 	bic.w	r1, r0, #7
20003bb2:	468d      	mov	sp, r1
20003bb4:	b589      	push	{r0, r3, r7, lr}
20003bb6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003bb8:	f04f 0016 	mov.w	r0, #22
20003bbc:	f7ff fe34 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003bc0:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003bc4:	f7ff fe12 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003bc8:	46bd      	mov	sp, r7
20003bca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bce:	4685      	mov	sp, r0
20003bd0:	4770      	bx	lr
20003bd2:	bf00      	nop

20003bd4 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003bd4:	4668      	mov	r0, sp
20003bd6:	f020 0107 	bic.w	r1, r0, #7
20003bda:	468d      	mov	sp, r1
20003bdc:	b589      	push	{r0, r3, r7, lr}
20003bde:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20003be0:	f04f 0017 	mov.w	r0, #23
20003be4:	f7ff fe20 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20003be8:	f04f 008d 	mov.w	r0, #141	; 0x8d
20003bec:	f7ff fdfe 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003bf0:	46bd      	mov	sp, r7
20003bf2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bf6:	4685      	mov	sp, r0
20003bf8:	4770      	bx	lr
20003bfa:	bf00      	nop

20003bfc <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003bfc:	4668      	mov	r0, sp
20003bfe:	f020 0107 	bic.w	r1, r0, #7
20003c02:	468d      	mov	sp, r1
20003c04:	b589      	push	{r0, r3, r7, lr}
20003c06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20003c08:	f04f 0018 	mov.w	r0, #24
20003c0c:	f7ff fe0c 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003c10:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003c14:	f7ff fdea 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003c18:	46bd      	mov	sp, r7
20003c1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c1e:	4685      	mov	sp, r0
20003c20:	4770      	bx	lr
20003c22:	bf00      	nop

20003c24 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003c24:	4668      	mov	r0, sp
20003c26:	f020 0107 	bic.w	r1, r0, #7
20003c2a:	468d      	mov	sp, r1
20003c2c:	b589      	push	{r0, r3, r7, lr}
20003c2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003c30:	f04f 0019 	mov.w	r0, #25
20003c34:	f7ff fdf8 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20003c38:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003c3c:	f7ff fdd6 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003c40:	46bd      	mov	sp, r7
20003c42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c46:	4685      	mov	sp, r0
20003c48:	4770      	bx	lr
20003c4a:	bf00      	nop

20003c4c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003c4c:	4668      	mov	r0, sp
20003c4e:	f020 0107 	bic.w	r1, r0, #7
20003c52:	468d      	mov	sp, r1
20003c54:	b589      	push	{r0, r3, r7, lr}
20003c56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003c58:	f04f 001a 	mov.w	r0, #26
20003c5c:	f7ff fde4 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003c60:	f04f 0090 	mov.w	r0, #144	; 0x90
20003c64:	f7ff fdc2 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003c68:	46bd      	mov	sp, r7
20003c6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c6e:	4685      	mov	sp, r0
20003c70:	4770      	bx	lr
20003c72:	bf00      	nop

20003c74 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003c74:	4668      	mov	r0, sp
20003c76:	f020 0107 	bic.w	r1, r0, #7
20003c7a:	468d      	mov	sp, r1
20003c7c:	b589      	push	{r0, r3, r7, lr}
20003c7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003c80:	f04f 001b 	mov.w	r0, #27
20003c84:	f7ff fdd0 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003c88:	f04f 0091 	mov.w	r0, #145	; 0x91
20003c8c:	f7ff fdae 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003c90:	46bd      	mov	sp, r7
20003c92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c96:	4685      	mov	sp, r0
20003c98:	4770      	bx	lr
20003c9a:	bf00      	nop

20003c9c <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003c9c:	4668      	mov	r0, sp
20003c9e:	f020 0107 	bic.w	r1, r0, #7
20003ca2:	468d      	mov	sp, r1
20003ca4:	b589      	push	{r0, r3, r7, lr}
20003ca6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003ca8:	f04f 001c 	mov.w	r0, #28
20003cac:	f7ff fdbc 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003cb0:	f04f 0092 	mov.w	r0, #146	; 0x92
20003cb4:	f7ff fd9a 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003cb8:	46bd      	mov	sp, r7
20003cba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cbe:	4685      	mov	sp, r0
20003cc0:	4770      	bx	lr
20003cc2:	bf00      	nop

20003cc4 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003cc4:	4668      	mov	r0, sp
20003cc6:	f020 0107 	bic.w	r1, r0, #7
20003cca:	468d      	mov	sp, r1
20003ccc:	b589      	push	{r0, r3, r7, lr}
20003cce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003cd0:	f04f 001d 	mov.w	r0, #29
20003cd4:	f7ff fda8 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003cd8:	f04f 0093 	mov.w	r0, #147	; 0x93
20003cdc:	f7ff fd86 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003ce0:	46bd      	mov	sp, r7
20003ce2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ce6:	4685      	mov	sp, r0
20003ce8:	4770      	bx	lr
20003cea:	bf00      	nop

20003cec <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003cec:	4668      	mov	r0, sp
20003cee:	f020 0107 	bic.w	r1, r0, #7
20003cf2:	468d      	mov	sp, r1
20003cf4:	b589      	push	{r0, r3, r7, lr}
20003cf6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20003cf8:	f04f 001e 	mov.w	r0, #30
20003cfc:	f7ff fd94 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003d00:	f04f 0094 	mov.w	r0, #148	; 0x94
20003d04:	f7ff fd72 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003d08:	46bd      	mov	sp, r7
20003d0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d0e:	4685      	mov	sp, r0
20003d10:	4770      	bx	lr
20003d12:	bf00      	nop

20003d14 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003d14:	4668      	mov	r0, sp
20003d16:	f020 0107 	bic.w	r1, r0, #7
20003d1a:	468d      	mov	sp, r1
20003d1c:	b589      	push	{r0, r3, r7, lr}
20003d1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003d20:	f04f 001f 	mov.w	r0, #31
20003d24:	f7ff fd80 	bl	20003828 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20003d28:	f04f 0095 	mov.w	r0, #149	; 0x95
20003d2c:	f7ff fd5e 	bl	200037ec <NVIC_ClearPendingIRQ>
}
20003d30:	46bd      	mov	sp, r7
20003d32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d36:	4685      	mov	sp, r0
20003d38:	4770      	bx	lr
20003d3a:	bf00      	nop

20003d3c <__aeabi_drsub>:
20003d3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003d40:	e002      	b.n	20003d48 <__adddf3>
20003d42:	bf00      	nop

20003d44 <__aeabi_dsub>:
20003d44:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003d48 <__adddf3>:
20003d48:	b530      	push	{r4, r5, lr}
20003d4a:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003d4e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003d52:	ea94 0f05 	teq	r4, r5
20003d56:	bf08      	it	eq
20003d58:	ea90 0f02 	teqeq	r0, r2
20003d5c:	bf1f      	itttt	ne
20003d5e:	ea54 0c00 	orrsne.w	ip, r4, r0
20003d62:	ea55 0c02 	orrsne.w	ip, r5, r2
20003d66:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003d6a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003d6e:	f000 80e2 	beq.w	20003f36 <__adddf3+0x1ee>
20003d72:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003d76:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003d7a:	bfb8      	it	lt
20003d7c:	426d      	neglt	r5, r5
20003d7e:	dd0c      	ble.n	20003d9a <__adddf3+0x52>
20003d80:	442c      	add	r4, r5
20003d82:	ea80 0202 	eor.w	r2, r0, r2
20003d86:	ea81 0303 	eor.w	r3, r1, r3
20003d8a:	ea82 0000 	eor.w	r0, r2, r0
20003d8e:	ea83 0101 	eor.w	r1, r3, r1
20003d92:	ea80 0202 	eor.w	r2, r0, r2
20003d96:	ea81 0303 	eor.w	r3, r1, r3
20003d9a:	2d36      	cmp	r5, #54	; 0x36
20003d9c:	bf88      	it	hi
20003d9e:	bd30      	pophi	{r4, r5, pc}
20003da0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003da4:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003da8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003dac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003db0:	d002      	beq.n	20003db8 <__adddf3+0x70>
20003db2:	4240      	negs	r0, r0
20003db4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003db8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003dbc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003dc0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003dc4:	d002      	beq.n	20003dcc <__adddf3+0x84>
20003dc6:	4252      	negs	r2, r2
20003dc8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003dcc:	ea94 0f05 	teq	r4, r5
20003dd0:	f000 80a7 	beq.w	20003f22 <__adddf3+0x1da>
20003dd4:	f1a4 0401 	sub.w	r4, r4, #1
20003dd8:	f1d5 0e20 	rsbs	lr, r5, #32
20003ddc:	db0d      	blt.n	20003dfa <__adddf3+0xb2>
20003dde:	fa02 fc0e 	lsl.w	ip, r2, lr
20003de2:	fa22 f205 	lsr.w	r2, r2, r5
20003de6:	1880      	adds	r0, r0, r2
20003de8:	f141 0100 	adc.w	r1, r1, #0
20003dec:	fa03 f20e 	lsl.w	r2, r3, lr
20003df0:	1880      	adds	r0, r0, r2
20003df2:	fa43 f305 	asr.w	r3, r3, r5
20003df6:	4159      	adcs	r1, r3
20003df8:	e00e      	b.n	20003e18 <__adddf3+0xd0>
20003dfa:	f1a5 0520 	sub.w	r5, r5, #32
20003dfe:	f10e 0e20 	add.w	lr, lr, #32
20003e02:	2a01      	cmp	r2, #1
20003e04:	fa03 fc0e 	lsl.w	ip, r3, lr
20003e08:	bf28      	it	cs
20003e0a:	f04c 0c02 	orrcs.w	ip, ip, #2
20003e0e:	fa43 f305 	asr.w	r3, r3, r5
20003e12:	18c0      	adds	r0, r0, r3
20003e14:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003e18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003e1c:	d507      	bpl.n	20003e2e <__adddf3+0xe6>
20003e1e:	f04f 0e00 	mov.w	lr, #0
20003e22:	f1dc 0c00 	rsbs	ip, ip, #0
20003e26:	eb7e 0000 	sbcs.w	r0, lr, r0
20003e2a:	eb6e 0101 	sbc.w	r1, lr, r1
20003e2e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003e32:	d31b      	bcc.n	20003e6c <__adddf3+0x124>
20003e34:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003e38:	d30c      	bcc.n	20003e54 <__adddf3+0x10c>
20003e3a:	0849      	lsrs	r1, r1, #1
20003e3c:	ea5f 0030 	movs.w	r0, r0, rrx
20003e40:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003e44:	f104 0401 	add.w	r4, r4, #1
20003e48:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003e4c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003e50:	f080 809a 	bcs.w	20003f88 <__adddf3+0x240>
20003e54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003e58:	bf08      	it	eq
20003e5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003e5e:	f150 0000 	adcs.w	r0, r0, #0
20003e62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e66:	ea41 0105 	orr.w	r1, r1, r5
20003e6a:	bd30      	pop	{r4, r5, pc}
20003e6c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003e70:	4140      	adcs	r0, r0
20003e72:	eb41 0101 	adc.w	r1, r1, r1
20003e76:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003e7a:	f1a4 0401 	sub.w	r4, r4, #1
20003e7e:	d1e9      	bne.n	20003e54 <__adddf3+0x10c>
20003e80:	f091 0f00 	teq	r1, #0
20003e84:	bf04      	itt	eq
20003e86:	4601      	moveq	r1, r0
20003e88:	2000      	moveq	r0, #0
20003e8a:	fab1 f381 	clz	r3, r1
20003e8e:	bf08      	it	eq
20003e90:	3320      	addeq	r3, #32
20003e92:	f1a3 030b 	sub.w	r3, r3, #11
20003e96:	f1b3 0220 	subs.w	r2, r3, #32
20003e9a:	da0c      	bge.n	20003eb6 <__adddf3+0x16e>
20003e9c:	320c      	adds	r2, #12
20003e9e:	dd08      	ble.n	20003eb2 <__adddf3+0x16a>
20003ea0:	f102 0c14 	add.w	ip, r2, #20
20003ea4:	f1c2 020c 	rsb	r2, r2, #12
20003ea8:	fa01 f00c 	lsl.w	r0, r1, ip
20003eac:	fa21 f102 	lsr.w	r1, r1, r2
20003eb0:	e00c      	b.n	20003ecc <__adddf3+0x184>
20003eb2:	f102 0214 	add.w	r2, r2, #20
20003eb6:	bfd8      	it	le
20003eb8:	f1c2 0c20 	rsble	ip, r2, #32
20003ebc:	fa01 f102 	lsl.w	r1, r1, r2
20003ec0:	fa20 fc0c 	lsr.w	ip, r0, ip
20003ec4:	bfdc      	itt	le
20003ec6:	ea41 010c 	orrle.w	r1, r1, ip
20003eca:	4090      	lslle	r0, r2
20003ecc:	1ae4      	subs	r4, r4, r3
20003ece:	bfa2      	ittt	ge
20003ed0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003ed4:	4329      	orrge	r1, r5
20003ed6:	bd30      	popge	{r4, r5, pc}
20003ed8:	ea6f 0404 	mvn.w	r4, r4
20003edc:	3c1f      	subs	r4, #31
20003ede:	da1c      	bge.n	20003f1a <__adddf3+0x1d2>
20003ee0:	340c      	adds	r4, #12
20003ee2:	dc0e      	bgt.n	20003f02 <__adddf3+0x1ba>
20003ee4:	f104 0414 	add.w	r4, r4, #20
20003ee8:	f1c4 0220 	rsb	r2, r4, #32
20003eec:	fa20 f004 	lsr.w	r0, r0, r4
20003ef0:	fa01 f302 	lsl.w	r3, r1, r2
20003ef4:	ea40 0003 	orr.w	r0, r0, r3
20003ef8:	fa21 f304 	lsr.w	r3, r1, r4
20003efc:	ea45 0103 	orr.w	r1, r5, r3
20003f00:	bd30      	pop	{r4, r5, pc}
20003f02:	f1c4 040c 	rsb	r4, r4, #12
20003f06:	f1c4 0220 	rsb	r2, r4, #32
20003f0a:	fa20 f002 	lsr.w	r0, r0, r2
20003f0e:	fa01 f304 	lsl.w	r3, r1, r4
20003f12:	ea40 0003 	orr.w	r0, r0, r3
20003f16:	4629      	mov	r1, r5
20003f18:	bd30      	pop	{r4, r5, pc}
20003f1a:	fa21 f004 	lsr.w	r0, r1, r4
20003f1e:	4629      	mov	r1, r5
20003f20:	bd30      	pop	{r4, r5, pc}
20003f22:	f094 0f00 	teq	r4, #0
20003f26:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003f2a:	bf06      	itte	eq
20003f2c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003f30:	3401      	addeq	r4, #1
20003f32:	3d01      	subne	r5, #1
20003f34:	e74e      	b.n	20003dd4 <__adddf3+0x8c>
20003f36:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003f3a:	bf18      	it	ne
20003f3c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003f40:	d029      	beq.n	20003f96 <__adddf3+0x24e>
20003f42:	ea94 0f05 	teq	r4, r5
20003f46:	bf08      	it	eq
20003f48:	ea90 0f02 	teqeq	r0, r2
20003f4c:	d005      	beq.n	20003f5a <__adddf3+0x212>
20003f4e:	ea54 0c00 	orrs.w	ip, r4, r0
20003f52:	bf04      	itt	eq
20003f54:	4619      	moveq	r1, r3
20003f56:	4610      	moveq	r0, r2
20003f58:	bd30      	pop	{r4, r5, pc}
20003f5a:	ea91 0f03 	teq	r1, r3
20003f5e:	bf1e      	ittt	ne
20003f60:	2100      	movne	r1, #0
20003f62:	2000      	movne	r0, #0
20003f64:	bd30      	popne	{r4, r5, pc}
20003f66:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003f6a:	d105      	bne.n	20003f78 <__adddf3+0x230>
20003f6c:	0040      	lsls	r0, r0, #1
20003f6e:	4149      	adcs	r1, r1
20003f70:	bf28      	it	cs
20003f72:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003f76:	bd30      	pop	{r4, r5, pc}
20003f78:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003f7c:	bf3c      	itt	cc
20003f7e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003f82:	bd30      	popcc	{r4, r5, pc}
20003f84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003f88:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003f8c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003f90:	f04f 0000 	mov.w	r0, #0
20003f94:	bd30      	pop	{r4, r5, pc}
20003f96:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003f9a:	bf1a      	itte	ne
20003f9c:	4619      	movne	r1, r3
20003f9e:	4610      	movne	r0, r2
20003fa0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003fa4:	bf1c      	itt	ne
20003fa6:	460b      	movne	r3, r1
20003fa8:	4602      	movne	r2, r0
20003faa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003fae:	bf06      	itte	eq
20003fb0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003fb4:	ea91 0f03 	teqeq	r1, r3
20003fb8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003fbc:	bd30      	pop	{r4, r5, pc}
20003fbe:	bf00      	nop

20003fc0 <__aeabi_ui2d>:
20003fc0:	f090 0f00 	teq	r0, #0
20003fc4:	bf04      	itt	eq
20003fc6:	2100      	moveq	r1, #0
20003fc8:	4770      	bxeq	lr
20003fca:	b530      	push	{r4, r5, lr}
20003fcc:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003fd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003fd4:	f04f 0500 	mov.w	r5, #0
20003fd8:	f04f 0100 	mov.w	r1, #0
20003fdc:	e750      	b.n	20003e80 <__adddf3+0x138>
20003fde:	bf00      	nop

20003fe0 <__aeabi_i2d>:
20003fe0:	f090 0f00 	teq	r0, #0
20003fe4:	bf04      	itt	eq
20003fe6:	2100      	moveq	r1, #0
20003fe8:	4770      	bxeq	lr
20003fea:	b530      	push	{r4, r5, lr}
20003fec:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003ff0:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003ff4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003ff8:	bf48      	it	mi
20003ffa:	4240      	negmi	r0, r0
20003ffc:	f04f 0100 	mov.w	r1, #0
20004000:	e73e      	b.n	20003e80 <__adddf3+0x138>
20004002:	bf00      	nop

20004004 <__aeabi_f2d>:
20004004:	0042      	lsls	r2, r0, #1
20004006:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000400a:	ea4f 0131 	mov.w	r1, r1, rrx
2000400e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20004012:	bf1f      	itttt	ne
20004014:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20004018:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000401c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20004020:	4770      	bxne	lr
20004022:	f092 0f00 	teq	r2, #0
20004026:	bf14      	ite	ne
20004028:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000402c:	4770      	bxeq	lr
2000402e:	b530      	push	{r4, r5, lr}
20004030:	f44f 7460 	mov.w	r4, #896	; 0x380
20004034:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004038:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000403c:	e720      	b.n	20003e80 <__adddf3+0x138>
2000403e:	bf00      	nop

20004040 <__aeabi_ul2d>:
20004040:	ea50 0201 	orrs.w	r2, r0, r1
20004044:	bf08      	it	eq
20004046:	4770      	bxeq	lr
20004048:	b530      	push	{r4, r5, lr}
2000404a:	f04f 0500 	mov.w	r5, #0
2000404e:	e00a      	b.n	20004066 <__aeabi_l2d+0x16>

20004050 <__aeabi_l2d>:
20004050:	ea50 0201 	orrs.w	r2, r0, r1
20004054:	bf08      	it	eq
20004056:	4770      	bxeq	lr
20004058:	b530      	push	{r4, r5, lr}
2000405a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000405e:	d502      	bpl.n	20004066 <__aeabi_l2d+0x16>
20004060:	4240      	negs	r0, r0
20004062:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004066:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000406a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000406e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20004072:	f43f aedc 	beq.w	20003e2e <__adddf3+0xe6>
20004076:	f04f 0203 	mov.w	r2, #3
2000407a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000407e:	bf18      	it	ne
20004080:	3203      	addne	r2, #3
20004082:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004086:	bf18      	it	ne
20004088:	3203      	addne	r2, #3
2000408a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000408e:	f1c2 0320 	rsb	r3, r2, #32
20004092:	fa00 fc03 	lsl.w	ip, r0, r3
20004096:	fa20 f002 	lsr.w	r0, r0, r2
2000409a:	fa01 fe03 	lsl.w	lr, r1, r3
2000409e:	ea40 000e 	orr.w	r0, r0, lr
200040a2:	fa21 f102 	lsr.w	r1, r1, r2
200040a6:	4414      	add	r4, r2
200040a8:	e6c1      	b.n	20003e2e <__adddf3+0xe6>
200040aa:	bf00      	nop

200040ac <__aeabi_dmul>:
200040ac:	b570      	push	{r4, r5, r6, lr}
200040ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
200040b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200040b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200040ba:	bf1d      	ittte	ne
200040bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200040c0:	ea94 0f0c 	teqne	r4, ip
200040c4:	ea95 0f0c 	teqne	r5, ip
200040c8:	f000 f8de 	bleq	20004288 <__aeabi_dmul+0x1dc>
200040cc:	442c      	add	r4, r5
200040ce:	ea81 0603 	eor.w	r6, r1, r3
200040d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200040d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200040da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200040de:	bf18      	it	ne
200040e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200040e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200040e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200040ec:	d038      	beq.n	20004160 <__aeabi_dmul+0xb4>
200040ee:	fba0 ce02 	umull	ip, lr, r0, r2
200040f2:	f04f 0500 	mov.w	r5, #0
200040f6:	fbe1 e502 	umlal	lr, r5, r1, r2
200040fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200040fe:	fbe0 e503 	umlal	lr, r5, r0, r3
20004102:	f04f 0600 	mov.w	r6, #0
20004106:	fbe1 5603 	umlal	r5, r6, r1, r3
2000410a:	f09c 0f00 	teq	ip, #0
2000410e:	bf18      	it	ne
20004110:	f04e 0e01 	orrne.w	lr, lr, #1
20004114:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20004118:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
2000411c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20004120:	d204      	bcs.n	2000412c <__aeabi_dmul+0x80>
20004122:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20004126:	416d      	adcs	r5, r5
20004128:	eb46 0606 	adc.w	r6, r6, r6
2000412c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20004130:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20004134:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20004138:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000413c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20004140:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004144:	bf88      	it	hi
20004146:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000414a:	d81e      	bhi.n	2000418a <__aeabi_dmul+0xde>
2000414c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20004150:	bf08      	it	eq
20004152:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20004156:	f150 0000 	adcs.w	r0, r0, #0
2000415a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000415e:	bd70      	pop	{r4, r5, r6, pc}
20004160:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20004164:	ea46 0101 	orr.w	r1, r6, r1
20004168:	ea40 0002 	orr.w	r0, r0, r2
2000416c:	ea81 0103 	eor.w	r1, r1, r3
20004170:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20004174:	bfc2      	ittt	gt
20004176:	ebd4 050c 	rsbsgt	r5, r4, ip
2000417a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000417e:	bd70      	popgt	{r4, r5, r6, pc}
20004180:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004184:	f04f 0e00 	mov.w	lr, #0
20004188:	3c01      	subs	r4, #1
2000418a:	f300 80ab 	bgt.w	200042e4 <__aeabi_dmul+0x238>
2000418e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20004192:	bfde      	ittt	le
20004194:	2000      	movle	r0, #0
20004196:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000419a:	bd70      	pople	{r4, r5, r6, pc}
2000419c:	f1c4 0400 	rsb	r4, r4, #0
200041a0:	3c20      	subs	r4, #32
200041a2:	da35      	bge.n	20004210 <__aeabi_dmul+0x164>
200041a4:	340c      	adds	r4, #12
200041a6:	dc1b      	bgt.n	200041e0 <__aeabi_dmul+0x134>
200041a8:	f104 0414 	add.w	r4, r4, #20
200041ac:	f1c4 0520 	rsb	r5, r4, #32
200041b0:	fa00 f305 	lsl.w	r3, r0, r5
200041b4:	fa20 f004 	lsr.w	r0, r0, r4
200041b8:	fa01 f205 	lsl.w	r2, r1, r5
200041bc:	ea40 0002 	orr.w	r0, r0, r2
200041c0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200041c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200041c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200041cc:	fa21 f604 	lsr.w	r6, r1, r4
200041d0:	eb42 0106 	adc.w	r1, r2, r6
200041d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200041d8:	bf08      	it	eq
200041da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200041de:	bd70      	pop	{r4, r5, r6, pc}
200041e0:	f1c4 040c 	rsb	r4, r4, #12
200041e4:	f1c4 0520 	rsb	r5, r4, #32
200041e8:	fa00 f304 	lsl.w	r3, r0, r4
200041ec:	fa20 f005 	lsr.w	r0, r0, r5
200041f0:	fa01 f204 	lsl.w	r2, r1, r4
200041f4:	ea40 0002 	orr.w	r0, r0, r2
200041f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200041fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004200:	f141 0100 	adc.w	r1, r1, #0
20004204:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004208:	bf08      	it	eq
2000420a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000420e:	bd70      	pop	{r4, r5, r6, pc}
20004210:	f1c4 0520 	rsb	r5, r4, #32
20004214:	fa00 f205 	lsl.w	r2, r0, r5
20004218:	ea4e 0e02 	orr.w	lr, lr, r2
2000421c:	fa20 f304 	lsr.w	r3, r0, r4
20004220:	fa01 f205 	lsl.w	r2, r1, r5
20004224:	ea43 0302 	orr.w	r3, r3, r2
20004228:	fa21 f004 	lsr.w	r0, r1, r4
2000422c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004230:	fa21 f204 	lsr.w	r2, r1, r4
20004234:	ea20 0002 	bic.w	r0, r0, r2
20004238:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000423c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004240:	bf08      	it	eq
20004242:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004246:	bd70      	pop	{r4, r5, r6, pc}
20004248:	f094 0f00 	teq	r4, #0
2000424c:	d10f      	bne.n	2000426e <__aeabi_dmul+0x1c2>
2000424e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20004252:	0040      	lsls	r0, r0, #1
20004254:	eb41 0101 	adc.w	r1, r1, r1
20004258:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000425c:	bf08      	it	eq
2000425e:	3c01      	subeq	r4, #1
20004260:	d0f7      	beq.n	20004252 <__aeabi_dmul+0x1a6>
20004262:	ea41 0106 	orr.w	r1, r1, r6
20004266:	f095 0f00 	teq	r5, #0
2000426a:	bf18      	it	ne
2000426c:	4770      	bxne	lr
2000426e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20004272:	0052      	lsls	r2, r2, #1
20004274:	eb43 0303 	adc.w	r3, r3, r3
20004278:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000427c:	bf08      	it	eq
2000427e:	3d01      	subeq	r5, #1
20004280:	d0f7      	beq.n	20004272 <__aeabi_dmul+0x1c6>
20004282:	ea43 0306 	orr.w	r3, r3, r6
20004286:	4770      	bx	lr
20004288:	ea94 0f0c 	teq	r4, ip
2000428c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004290:	bf18      	it	ne
20004292:	ea95 0f0c 	teqne	r5, ip
20004296:	d00c      	beq.n	200042b2 <__aeabi_dmul+0x206>
20004298:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000429c:	bf18      	it	ne
2000429e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200042a2:	d1d1      	bne.n	20004248 <__aeabi_dmul+0x19c>
200042a4:	ea81 0103 	eor.w	r1, r1, r3
200042a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042ac:	f04f 0000 	mov.w	r0, #0
200042b0:	bd70      	pop	{r4, r5, r6, pc}
200042b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200042b6:	bf06      	itte	eq
200042b8:	4610      	moveq	r0, r2
200042ba:	4619      	moveq	r1, r3
200042bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200042c0:	d019      	beq.n	200042f6 <__aeabi_dmul+0x24a>
200042c2:	ea94 0f0c 	teq	r4, ip
200042c6:	d102      	bne.n	200042ce <__aeabi_dmul+0x222>
200042c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200042cc:	d113      	bne.n	200042f6 <__aeabi_dmul+0x24a>
200042ce:	ea95 0f0c 	teq	r5, ip
200042d2:	d105      	bne.n	200042e0 <__aeabi_dmul+0x234>
200042d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200042d8:	bf1c      	itt	ne
200042da:	4610      	movne	r0, r2
200042dc:	4619      	movne	r1, r3
200042de:	d10a      	bne.n	200042f6 <__aeabi_dmul+0x24a>
200042e0:	ea81 0103 	eor.w	r1, r1, r3
200042e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200042ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200042f0:	f04f 0000 	mov.w	r0, #0
200042f4:	bd70      	pop	{r4, r5, r6, pc}
200042f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200042fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200042fe:	bd70      	pop	{r4, r5, r6, pc}

20004300 <__aeabi_ddiv>:
20004300:	b570      	push	{r4, r5, r6, lr}
20004302:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004306:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000430a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000430e:	bf1d      	ittte	ne
20004310:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004314:	ea94 0f0c 	teqne	r4, ip
20004318:	ea95 0f0c 	teqne	r5, ip
2000431c:	f000 f8a7 	bleq	2000446e <__aeabi_ddiv+0x16e>
20004320:	eba4 0405 	sub.w	r4, r4, r5
20004324:	ea81 0e03 	eor.w	lr, r1, r3
20004328:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000432c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004330:	f000 8088 	beq.w	20004444 <__aeabi_ddiv+0x144>
20004334:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004338:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000433c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004340:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004344:	ea4f 2202 	mov.w	r2, r2, lsl #8
20004348:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000434c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004350:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004354:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20004358:	429d      	cmp	r5, r3
2000435a:	bf08      	it	eq
2000435c:	4296      	cmpeq	r6, r2
2000435e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004362:	f504 7440 	add.w	r4, r4, #768	; 0x300
20004366:	d202      	bcs.n	2000436e <__aeabi_ddiv+0x6e>
20004368:	085b      	lsrs	r3, r3, #1
2000436a:	ea4f 0232 	mov.w	r2, r2, rrx
2000436e:	1ab6      	subs	r6, r6, r2
20004370:	eb65 0503 	sbc.w	r5, r5, r3
20004374:	085b      	lsrs	r3, r3, #1
20004376:	ea4f 0232 	mov.w	r2, r2, rrx
2000437a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000437e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004382:	ebb6 0e02 	subs.w	lr, r6, r2
20004386:	eb75 0e03 	sbcs.w	lr, r5, r3
2000438a:	bf22      	ittt	cs
2000438c:	1ab6      	subcs	r6, r6, r2
2000438e:	4675      	movcs	r5, lr
20004390:	ea40 000c 	orrcs.w	r0, r0, ip
20004394:	085b      	lsrs	r3, r3, #1
20004396:	ea4f 0232 	mov.w	r2, r2, rrx
2000439a:	ebb6 0e02 	subs.w	lr, r6, r2
2000439e:	eb75 0e03 	sbcs.w	lr, r5, r3
200043a2:	bf22      	ittt	cs
200043a4:	1ab6      	subcs	r6, r6, r2
200043a6:	4675      	movcs	r5, lr
200043a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200043ac:	085b      	lsrs	r3, r3, #1
200043ae:	ea4f 0232 	mov.w	r2, r2, rrx
200043b2:	ebb6 0e02 	subs.w	lr, r6, r2
200043b6:	eb75 0e03 	sbcs.w	lr, r5, r3
200043ba:	bf22      	ittt	cs
200043bc:	1ab6      	subcs	r6, r6, r2
200043be:	4675      	movcs	r5, lr
200043c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200043c4:	085b      	lsrs	r3, r3, #1
200043c6:	ea4f 0232 	mov.w	r2, r2, rrx
200043ca:	ebb6 0e02 	subs.w	lr, r6, r2
200043ce:	eb75 0e03 	sbcs.w	lr, r5, r3
200043d2:	bf22      	ittt	cs
200043d4:	1ab6      	subcs	r6, r6, r2
200043d6:	4675      	movcs	r5, lr
200043d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200043dc:	ea55 0e06 	orrs.w	lr, r5, r6
200043e0:	d018      	beq.n	20004414 <__aeabi_ddiv+0x114>
200043e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
200043e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200043ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
200043ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200043f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200043f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200043fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200043fe:	d1c0      	bne.n	20004382 <__aeabi_ddiv+0x82>
20004400:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004404:	d10b      	bne.n	2000441e <__aeabi_ddiv+0x11e>
20004406:	ea41 0100 	orr.w	r1, r1, r0
2000440a:	f04f 0000 	mov.w	r0, #0
2000440e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20004412:	e7b6      	b.n	20004382 <__aeabi_ddiv+0x82>
20004414:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004418:	bf04      	itt	eq
2000441a:	4301      	orreq	r1, r0
2000441c:	2000      	moveq	r0, #0
2000441e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004422:	bf88      	it	hi
20004424:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20004428:	f63f aeaf 	bhi.w	2000418a <__aeabi_dmul+0xde>
2000442c:	ebb5 0c03 	subs.w	ip, r5, r3
20004430:	bf04      	itt	eq
20004432:	ebb6 0c02 	subseq.w	ip, r6, r2
20004436:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000443a:	f150 0000 	adcs.w	r0, r0, #0
2000443e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004442:	bd70      	pop	{r4, r5, r6, pc}
20004444:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20004448:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
2000444c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004450:	bfc2      	ittt	gt
20004452:	ebd4 050c 	rsbsgt	r5, r4, ip
20004456:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000445a:	bd70      	popgt	{r4, r5, r6, pc}
2000445c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004460:	f04f 0e00 	mov.w	lr, #0
20004464:	3c01      	subs	r4, #1
20004466:	e690      	b.n	2000418a <__aeabi_dmul+0xde>
20004468:	ea45 0e06 	orr.w	lr, r5, r6
2000446c:	e68d      	b.n	2000418a <__aeabi_dmul+0xde>
2000446e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004472:	ea94 0f0c 	teq	r4, ip
20004476:	bf08      	it	eq
20004478:	ea95 0f0c 	teqeq	r5, ip
2000447c:	f43f af3b 	beq.w	200042f6 <__aeabi_dmul+0x24a>
20004480:	ea94 0f0c 	teq	r4, ip
20004484:	d10a      	bne.n	2000449c <__aeabi_ddiv+0x19c>
20004486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000448a:	f47f af34 	bne.w	200042f6 <__aeabi_dmul+0x24a>
2000448e:	ea95 0f0c 	teq	r5, ip
20004492:	f47f af25 	bne.w	200042e0 <__aeabi_dmul+0x234>
20004496:	4610      	mov	r0, r2
20004498:	4619      	mov	r1, r3
2000449a:	e72c      	b.n	200042f6 <__aeabi_dmul+0x24a>
2000449c:	ea95 0f0c 	teq	r5, ip
200044a0:	d106      	bne.n	200044b0 <__aeabi_ddiv+0x1b0>
200044a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200044a6:	f43f aefd 	beq.w	200042a4 <__aeabi_dmul+0x1f8>
200044aa:	4610      	mov	r0, r2
200044ac:	4619      	mov	r1, r3
200044ae:	e722      	b.n	200042f6 <__aeabi_dmul+0x24a>
200044b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200044b4:	bf18      	it	ne
200044b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200044ba:	f47f aec5 	bne.w	20004248 <__aeabi_dmul+0x19c>
200044be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200044c2:	f47f af0d 	bne.w	200042e0 <__aeabi_dmul+0x234>
200044c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200044ca:	f47f aeeb 	bne.w	200042a4 <__aeabi_dmul+0x1f8>
200044ce:	e712      	b.n	200042f6 <__aeabi_dmul+0x24a>

200044d0 <__aeabi_d2uiz>:
200044d0:	004a      	lsls	r2, r1, #1
200044d2:	d211      	bcs.n	200044f8 <__aeabi_d2uiz+0x28>
200044d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200044d8:	d211      	bcs.n	200044fe <__aeabi_d2uiz+0x2e>
200044da:	d50d      	bpl.n	200044f8 <__aeabi_d2uiz+0x28>
200044dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200044e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200044e4:	d40e      	bmi.n	20004504 <__aeabi_d2uiz+0x34>
200044e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200044ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200044ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200044f2:	fa23 f002 	lsr.w	r0, r3, r2
200044f6:	4770      	bx	lr
200044f8:	f04f 0000 	mov.w	r0, #0
200044fc:	4770      	bx	lr
200044fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20004502:	d102      	bne.n	2000450a <__aeabi_d2uiz+0x3a>
20004504:	f04f 30ff 	mov.w	r0, #4294967295
20004508:	4770      	bx	lr
2000450a:	f04f 0000 	mov.w	r0, #0
2000450e:	4770      	bx	lr

20004510 <__aeabi_d2f>:
20004510:	ea4f 0241 	mov.w	r2, r1, lsl #1
20004514:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
20004518:	bf24      	itt	cs
2000451a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
2000451e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
20004522:	d90d      	bls.n	20004540 <__aeabi_d2f+0x30>
20004524:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20004528:	ea4f 02c0 	mov.w	r2, r0, lsl #3
2000452c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
20004530:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
20004534:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
20004538:	bf08      	it	eq
2000453a:	f020 0001 	biceq.w	r0, r0, #1
2000453e:	4770      	bx	lr
20004540:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
20004544:	d121      	bne.n	2000458a <__aeabi_d2f+0x7a>
20004546:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
2000454a:	bfbc      	itt	lt
2000454c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
20004550:	4770      	bxlt	lr
20004552:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004556:	ea4f 5252 	mov.w	r2, r2, lsr #21
2000455a:	f1c2 0218 	rsb	r2, r2, #24
2000455e:	f1c2 0c20 	rsb	ip, r2, #32
20004562:	fa10 f30c 	lsls.w	r3, r0, ip
20004566:	fa20 f002 	lsr.w	r0, r0, r2
2000456a:	bf18      	it	ne
2000456c:	f040 0001 	orrne.w	r0, r0, #1
20004570:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20004574:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20004578:	fa03 fc0c 	lsl.w	ip, r3, ip
2000457c:	ea40 000c 	orr.w	r0, r0, ip
20004580:	fa23 f302 	lsr.w	r3, r3, r2
20004584:	ea4f 0343 	mov.w	r3, r3, lsl #1
20004588:	e7cc      	b.n	20004524 <__aeabi_d2f+0x14>
2000458a:	ea7f 5362 	mvns.w	r3, r2, asr #21
2000458e:	d107      	bne.n	200045a0 <__aeabi_d2f+0x90>
20004590:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
20004594:	bf1e      	ittt	ne
20004596:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
2000459a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
2000459e:	4770      	bxne	lr
200045a0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
200045a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200045a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200045ac:	4770      	bx	lr
200045ae:	bf00      	nop

200045b0 <__aeabi_frsub>:
200045b0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
200045b4:	e002      	b.n	200045bc <__addsf3>
200045b6:	bf00      	nop

200045b8 <__aeabi_fsub>:
200045b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

200045bc <__addsf3>:
200045bc:	0042      	lsls	r2, r0, #1
200045be:	bf1f      	itttt	ne
200045c0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
200045c4:	ea92 0f03 	teqne	r2, r3
200045c8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
200045cc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200045d0:	d06a      	beq.n	200046a8 <__addsf3+0xec>
200045d2:	ea4f 6212 	mov.w	r2, r2, lsr #24
200045d6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
200045da:	bfc1      	itttt	gt
200045dc:	18d2      	addgt	r2, r2, r3
200045de:	4041      	eorgt	r1, r0
200045e0:	4048      	eorgt	r0, r1
200045e2:	4041      	eorgt	r1, r0
200045e4:	bfb8      	it	lt
200045e6:	425b      	neglt	r3, r3
200045e8:	2b19      	cmp	r3, #25
200045ea:	bf88      	it	hi
200045ec:	4770      	bxhi	lr
200045ee:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
200045f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200045f6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
200045fa:	bf18      	it	ne
200045fc:	4240      	negne	r0, r0
200045fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20004602:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
20004606:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
2000460a:	bf18      	it	ne
2000460c:	4249      	negne	r1, r1
2000460e:	ea92 0f03 	teq	r2, r3
20004612:	d03f      	beq.n	20004694 <__addsf3+0xd8>
20004614:	f1a2 0201 	sub.w	r2, r2, #1
20004618:	fa41 fc03 	asr.w	ip, r1, r3
2000461c:	eb10 000c 	adds.w	r0, r0, ip
20004620:	f1c3 0320 	rsb	r3, r3, #32
20004624:	fa01 f103 	lsl.w	r1, r1, r3
20004628:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
2000462c:	d502      	bpl.n	20004634 <__addsf3+0x78>
2000462e:	4249      	negs	r1, r1
20004630:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
20004634:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
20004638:	d313      	bcc.n	20004662 <__addsf3+0xa6>
2000463a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
2000463e:	d306      	bcc.n	2000464e <__addsf3+0x92>
20004640:	0840      	lsrs	r0, r0, #1
20004642:	ea4f 0131 	mov.w	r1, r1, rrx
20004646:	f102 0201 	add.w	r2, r2, #1
2000464a:	2afe      	cmp	r2, #254	; 0xfe
2000464c:	d251      	bcs.n	200046f2 <__addsf3+0x136>
2000464e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
20004652:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20004656:	bf08      	it	eq
20004658:	f020 0001 	biceq.w	r0, r0, #1
2000465c:	ea40 0003 	orr.w	r0, r0, r3
20004660:	4770      	bx	lr
20004662:	0049      	lsls	r1, r1, #1
20004664:	eb40 0000 	adc.w	r0, r0, r0
20004668:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
2000466c:	f1a2 0201 	sub.w	r2, r2, #1
20004670:	d1ed      	bne.n	2000464e <__addsf3+0x92>
20004672:	fab0 fc80 	clz	ip, r0
20004676:	f1ac 0c08 	sub.w	ip, ip, #8
2000467a:	ebb2 020c 	subs.w	r2, r2, ip
2000467e:	fa00 f00c 	lsl.w	r0, r0, ip
20004682:	bfaa      	itet	ge
20004684:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20004688:	4252      	neglt	r2, r2
2000468a:	4318      	orrge	r0, r3
2000468c:	bfbc      	itt	lt
2000468e:	40d0      	lsrlt	r0, r2
20004690:	4318      	orrlt	r0, r3
20004692:	4770      	bx	lr
20004694:	f092 0f00 	teq	r2, #0
20004698:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
2000469c:	bf06      	itte	eq
2000469e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200046a2:	3201      	addeq	r2, #1
200046a4:	3b01      	subne	r3, #1
200046a6:	e7b5      	b.n	20004614 <__addsf3+0x58>
200046a8:	ea4f 0341 	mov.w	r3, r1, lsl #1
200046ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
200046b0:	bf18      	it	ne
200046b2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200046b6:	d021      	beq.n	200046fc <__addsf3+0x140>
200046b8:	ea92 0f03 	teq	r2, r3
200046bc:	d004      	beq.n	200046c8 <__addsf3+0x10c>
200046be:	f092 0f00 	teq	r2, #0
200046c2:	bf08      	it	eq
200046c4:	4608      	moveq	r0, r1
200046c6:	4770      	bx	lr
200046c8:	ea90 0f01 	teq	r0, r1
200046cc:	bf1c      	itt	ne
200046ce:	2000      	movne	r0, #0
200046d0:	4770      	bxne	lr
200046d2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
200046d6:	d104      	bne.n	200046e2 <__addsf3+0x126>
200046d8:	0040      	lsls	r0, r0, #1
200046da:	bf28      	it	cs
200046dc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
200046e0:	4770      	bx	lr
200046e2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
200046e6:	bf3c      	itt	cc
200046e8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
200046ec:	4770      	bxcc	lr
200046ee:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200046f2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
200046f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200046fa:	4770      	bx	lr
200046fc:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004700:	bf16      	itet	ne
20004702:	4608      	movne	r0, r1
20004704:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20004708:	4601      	movne	r1, r0
2000470a:	0242      	lsls	r2, r0, #9
2000470c:	bf06      	itte	eq
2000470e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
20004712:	ea90 0f01 	teqeq	r0, r1
20004716:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
2000471a:	4770      	bx	lr

2000471c <__aeabi_ui2f>:
2000471c:	f04f 0300 	mov.w	r3, #0
20004720:	e004      	b.n	2000472c <__aeabi_i2f+0x8>
20004722:	bf00      	nop

20004724 <__aeabi_i2f>:
20004724:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20004728:	bf48      	it	mi
2000472a:	4240      	negmi	r0, r0
2000472c:	ea5f 0c00 	movs.w	ip, r0
20004730:	bf08      	it	eq
20004732:	4770      	bxeq	lr
20004734:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
20004738:	4601      	mov	r1, r0
2000473a:	f04f 0000 	mov.w	r0, #0
2000473e:	e01c      	b.n	2000477a <__aeabi_l2f+0x2a>

20004740 <__aeabi_ul2f>:
20004740:	ea50 0201 	orrs.w	r2, r0, r1
20004744:	bf08      	it	eq
20004746:	4770      	bxeq	lr
20004748:	f04f 0300 	mov.w	r3, #0
2000474c:	e00a      	b.n	20004764 <__aeabi_l2f+0x14>
2000474e:	bf00      	nop

20004750 <__aeabi_l2f>:
20004750:	ea50 0201 	orrs.w	r2, r0, r1
20004754:	bf08      	it	eq
20004756:	4770      	bxeq	lr
20004758:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
2000475c:	d502      	bpl.n	20004764 <__aeabi_l2f+0x14>
2000475e:	4240      	negs	r0, r0
20004760:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004764:	ea5f 0c01 	movs.w	ip, r1
20004768:	bf02      	ittt	eq
2000476a:	4684      	moveq	ip, r0
2000476c:	4601      	moveq	r1, r0
2000476e:	2000      	moveq	r0, #0
20004770:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
20004774:	bf08      	it	eq
20004776:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
2000477a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
2000477e:	fabc f28c 	clz	r2, ip
20004782:	3a08      	subs	r2, #8
20004784:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20004788:	db10      	blt.n	200047ac <__aeabi_l2f+0x5c>
2000478a:	fa01 fc02 	lsl.w	ip, r1, r2
2000478e:	4463      	add	r3, ip
20004790:	fa00 fc02 	lsl.w	ip, r0, r2
20004794:	f1c2 0220 	rsb	r2, r2, #32
20004798:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
2000479c:	fa20 f202 	lsr.w	r2, r0, r2
200047a0:	eb43 0002 	adc.w	r0, r3, r2
200047a4:	bf08      	it	eq
200047a6:	f020 0001 	biceq.w	r0, r0, #1
200047aa:	4770      	bx	lr
200047ac:	f102 0220 	add.w	r2, r2, #32
200047b0:	fa01 fc02 	lsl.w	ip, r1, r2
200047b4:	f1c2 0220 	rsb	r2, r2, #32
200047b8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
200047bc:	fa21 f202 	lsr.w	r2, r1, r2
200047c0:	eb43 0002 	adc.w	r0, r3, r2
200047c4:	bf08      	it	eq
200047c6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
200047ca:	4770      	bx	lr

200047cc <__aeabi_fmul>:
200047cc:	f04f 0cff 	mov.w	ip, #255	; 0xff
200047d0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200047d4:	bf1e      	ittt	ne
200047d6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200047da:	ea92 0f0c 	teqne	r2, ip
200047de:	ea93 0f0c 	teqne	r3, ip
200047e2:	d06f      	beq.n	200048c4 <__aeabi_fmul+0xf8>
200047e4:	441a      	add	r2, r3
200047e6:	ea80 0c01 	eor.w	ip, r0, r1
200047ea:	0240      	lsls	r0, r0, #9
200047ec:	bf18      	it	ne
200047ee:	ea5f 2141 	movsne.w	r1, r1, lsl #9
200047f2:	d01e      	beq.n	20004832 <__aeabi_fmul+0x66>
200047f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
200047f8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
200047fc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
20004800:	fba0 3101 	umull	r3, r1, r0, r1
20004804:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20004808:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
2000480c:	bf3e      	ittt	cc
2000480e:	0049      	lslcc	r1, r1, #1
20004810:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
20004814:	005b      	lslcc	r3, r3, #1
20004816:	ea40 0001 	orr.w	r0, r0, r1
2000481a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
2000481e:	2afd      	cmp	r2, #253	; 0xfd
20004820:	d81d      	bhi.n	2000485e <__aeabi_fmul+0x92>
20004822:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
20004826:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000482a:	bf08      	it	eq
2000482c:	f020 0001 	biceq.w	r0, r0, #1
20004830:	4770      	bx	lr
20004832:	f090 0f00 	teq	r0, #0
20004836:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
2000483a:	bf08      	it	eq
2000483c:	0249      	lsleq	r1, r1, #9
2000483e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20004842:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
20004846:	3a7f      	subs	r2, #127	; 0x7f
20004848:	bfc2      	ittt	gt
2000484a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
2000484e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20004852:	4770      	bxgt	lr
20004854:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004858:	f04f 0300 	mov.w	r3, #0
2000485c:	3a01      	subs	r2, #1
2000485e:	dc5d      	bgt.n	2000491c <__aeabi_fmul+0x150>
20004860:	f112 0f19 	cmn.w	r2, #25
20004864:	bfdc      	itt	le
20004866:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
2000486a:	4770      	bxle	lr
2000486c:	f1c2 0200 	rsb	r2, r2, #0
20004870:	0041      	lsls	r1, r0, #1
20004872:	fa21 f102 	lsr.w	r1, r1, r2
20004876:	f1c2 0220 	rsb	r2, r2, #32
2000487a:	fa00 fc02 	lsl.w	ip, r0, r2
2000487e:	ea5f 0031 	movs.w	r0, r1, rrx
20004882:	f140 0000 	adc.w	r0, r0, #0
20004886:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
2000488a:	bf08      	it	eq
2000488c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004890:	4770      	bx	lr
20004892:	f092 0f00 	teq	r2, #0
20004896:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
2000489a:	bf02      	ittt	eq
2000489c:	0040      	lsleq	r0, r0, #1
2000489e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200048a2:	3a01      	subeq	r2, #1
200048a4:	d0f9      	beq.n	2000489a <__aeabi_fmul+0xce>
200048a6:	ea40 000c 	orr.w	r0, r0, ip
200048aa:	f093 0f00 	teq	r3, #0
200048ae:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200048b2:	bf02      	ittt	eq
200048b4:	0049      	lsleq	r1, r1, #1
200048b6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200048ba:	3b01      	subeq	r3, #1
200048bc:	d0f9      	beq.n	200048b2 <__aeabi_fmul+0xe6>
200048be:	ea41 010c 	orr.w	r1, r1, ip
200048c2:	e78f      	b.n	200047e4 <__aeabi_fmul+0x18>
200048c4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200048c8:	ea92 0f0c 	teq	r2, ip
200048cc:	bf18      	it	ne
200048ce:	ea93 0f0c 	teqne	r3, ip
200048d2:	d00a      	beq.n	200048ea <__aeabi_fmul+0x11e>
200048d4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
200048d8:	bf18      	it	ne
200048da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
200048de:	d1d8      	bne.n	20004892 <__aeabi_fmul+0xc6>
200048e0:	ea80 0001 	eor.w	r0, r0, r1
200048e4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200048e8:	4770      	bx	lr
200048ea:	f090 0f00 	teq	r0, #0
200048ee:	bf17      	itett	ne
200048f0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
200048f4:	4608      	moveq	r0, r1
200048f6:	f091 0f00 	teqne	r1, #0
200048fa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
200048fe:	d014      	beq.n	2000492a <__aeabi_fmul+0x15e>
20004900:	ea92 0f0c 	teq	r2, ip
20004904:	d101      	bne.n	2000490a <__aeabi_fmul+0x13e>
20004906:	0242      	lsls	r2, r0, #9
20004908:	d10f      	bne.n	2000492a <__aeabi_fmul+0x15e>
2000490a:	ea93 0f0c 	teq	r3, ip
2000490e:	d103      	bne.n	20004918 <__aeabi_fmul+0x14c>
20004910:	024b      	lsls	r3, r1, #9
20004912:	bf18      	it	ne
20004914:	4608      	movne	r0, r1
20004916:	d108      	bne.n	2000492a <__aeabi_fmul+0x15e>
20004918:	ea80 0001 	eor.w	r0, r0, r1
2000491c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20004920:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004924:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004928:	4770      	bx	lr
2000492a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
2000492e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
20004932:	4770      	bx	lr

20004934 <__aeabi_fdiv>:
20004934:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004938:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
2000493c:	bf1e      	ittt	ne
2000493e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20004942:	ea92 0f0c 	teqne	r2, ip
20004946:	ea93 0f0c 	teqne	r3, ip
2000494a:	d069      	beq.n	20004a20 <__aeabi_fdiv+0xec>
2000494c:	eba2 0203 	sub.w	r2, r2, r3
20004950:	ea80 0c01 	eor.w	ip, r0, r1
20004954:	0249      	lsls	r1, r1, #9
20004956:	ea4f 2040 	mov.w	r0, r0, lsl #9
2000495a:	d037      	beq.n	200049cc <__aeabi_fdiv+0x98>
2000495c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20004960:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
20004964:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20004968:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
2000496c:	428b      	cmp	r3, r1
2000496e:	bf38      	it	cc
20004970:	005b      	lslcc	r3, r3, #1
20004972:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
20004976:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
2000497a:	428b      	cmp	r3, r1
2000497c:	bf24      	itt	cs
2000497e:	1a5b      	subcs	r3, r3, r1
20004980:	ea40 000c 	orrcs.w	r0, r0, ip
20004984:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20004988:	bf24      	itt	cs
2000498a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
2000498e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004992:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
20004996:	bf24      	itt	cs
20004998:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
2000499c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200049a0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
200049a4:	bf24      	itt	cs
200049a6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
200049aa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200049ae:	011b      	lsls	r3, r3, #4
200049b0:	bf18      	it	ne
200049b2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
200049b6:	d1e0      	bne.n	2000497a <__aeabi_fdiv+0x46>
200049b8:	2afd      	cmp	r2, #253	; 0xfd
200049ba:	f63f af50 	bhi.w	2000485e <__aeabi_fmul+0x92>
200049be:	428b      	cmp	r3, r1
200049c0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200049c4:	bf08      	it	eq
200049c6:	f020 0001 	biceq.w	r0, r0, #1
200049ca:	4770      	bx	lr
200049cc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
200049d0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
200049d4:	327f      	adds	r2, #127	; 0x7f
200049d6:	bfc2      	ittt	gt
200049d8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
200049dc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
200049e0:	4770      	bxgt	lr
200049e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200049e6:	f04f 0300 	mov.w	r3, #0
200049ea:	3a01      	subs	r2, #1
200049ec:	e737      	b.n	2000485e <__aeabi_fmul+0x92>
200049ee:	f092 0f00 	teq	r2, #0
200049f2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200049f6:	bf02      	ittt	eq
200049f8:	0040      	lsleq	r0, r0, #1
200049fa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200049fe:	3a01      	subeq	r2, #1
20004a00:	d0f9      	beq.n	200049f6 <__aeabi_fdiv+0xc2>
20004a02:	ea40 000c 	orr.w	r0, r0, ip
20004a06:	f093 0f00 	teq	r3, #0
20004a0a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20004a0e:	bf02      	ittt	eq
20004a10:	0049      	lsleq	r1, r1, #1
20004a12:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20004a16:	3b01      	subeq	r3, #1
20004a18:	d0f9      	beq.n	20004a0e <__aeabi_fdiv+0xda>
20004a1a:	ea41 010c 	orr.w	r1, r1, ip
20004a1e:	e795      	b.n	2000494c <__aeabi_fdiv+0x18>
20004a20:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20004a24:	ea92 0f0c 	teq	r2, ip
20004a28:	d108      	bne.n	20004a3c <__aeabi_fdiv+0x108>
20004a2a:	0242      	lsls	r2, r0, #9
20004a2c:	f47f af7d 	bne.w	2000492a <__aeabi_fmul+0x15e>
20004a30:	ea93 0f0c 	teq	r3, ip
20004a34:	f47f af70 	bne.w	20004918 <__aeabi_fmul+0x14c>
20004a38:	4608      	mov	r0, r1
20004a3a:	e776      	b.n	2000492a <__aeabi_fmul+0x15e>
20004a3c:	ea93 0f0c 	teq	r3, ip
20004a40:	d104      	bne.n	20004a4c <__aeabi_fdiv+0x118>
20004a42:	024b      	lsls	r3, r1, #9
20004a44:	f43f af4c 	beq.w	200048e0 <__aeabi_fmul+0x114>
20004a48:	4608      	mov	r0, r1
20004a4a:	e76e      	b.n	2000492a <__aeabi_fmul+0x15e>
20004a4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20004a50:	bf18      	it	ne
20004a52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20004a56:	d1ca      	bne.n	200049ee <__aeabi_fdiv+0xba>
20004a58:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20004a5c:	f47f af5c 	bne.w	20004918 <__aeabi_fmul+0x14c>
20004a60:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20004a64:	f47f af3c 	bne.w	200048e0 <__aeabi_fmul+0x114>
20004a68:	e75f      	b.n	2000492a <__aeabi_fmul+0x15e>
20004a6a:	bf00      	nop

20004a6c <__aeabi_f2uiz>:
20004a6c:	0042      	lsls	r2, r0, #1
20004a6e:	d20e      	bcs.n	20004a8e <__aeabi_f2uiz+0x22>
20004a70:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20004a74:	d30b      	bcc.n	20004a8e <__aeabi_f2uiz+0x22>
20004a76:	f04f 039e 	mov.w	r3, #158	; 0x9e
20004a7a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
20004a7e:	d409      	bmi.n	20004a94 <__aeabi_f2uiz+0x28>
20004a80:	ea4f 2300 	mov.w	r3, r0, lsl #8
20004a84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20004a88:	fa23 f002 	lsr.w	r0, r3, r2
20004a8c:	4770      	bx	lr
20004a8e:	f04f 0000 	mov.w	r0, #0
20004a92:	4770      	bx	lr
20004a94:	f112 0f61 	cmn.w	r2, #97	; 0x61
20004a98:	d101      	bne.n	20004a9e <__aeabi_f2uiz+0x32>
20004a9a:	0242      	lsls	r2, r0, #9
20004a9c:	d102      	bne.n	20004aa4 <__aeabi_f2uiz+0x38>
20004a9e:	f04f 30ff 	mov.w	r0, #4294967295
20004aa2:	4770      	bx	lr
20004aa4:	f04f 0000 	mov.w	r0, #0
20004aa8:	4770      	bx	lr
20004aaa:	bf00      	nop

20004aac <__libc_init_array>:
20004aac:	b570      	push	{r4, r5, r6, lr}
20004aae:	f64c 0630 	movw	r6, #51248	; 0xc830
20004ab2:	f64c 0530 	movw	r5, #51248	; 0xc830
20004ab6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004aba:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004abe:	1b76      	subs	r6, r6, r5
20004ac0:	10b6      	asrs	r6, r6, #2
20004ac2:	d006      	beq.n	20004ad2 <__libc_init_array+0x26>
20004ac4:	2400      	movs	r4, #0
20004ac6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004aca:	3401      	adds	r4, #1
20004acc:	4798      	blx	r3
20004ace:	42a6      	cmp	r6, r4
20004ad0:	d8f9      	bhi.n	20004ac6 <__libc_init_array+0x1a>
20004ad2:	f64c 0530 	movw	r5, #51248	; 0xc830
20004ad6:	f64c 0634 	movw	r6, #51252	; 0xc834
20004ada:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004ade:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004ae2:	1b76      	subs	r6, r6, r5
20004ae4:	f007 fe98 	bl	2000c818 <_init>
20004ae8:	10b6      	asrs	r6, r6, #2
20004aea:	d006      	beq.n	20004afa <__libc_init_array+0x4e>
20004aec:	2400      	movs	r4, #0
20004aee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004af2:	3401      	adds	r4, #1
20004af4:	4798      	blx	r3
20004af6:	42a6      	cmp	r6, r4
20004af8:	d8f9      	bhi.n	20004aee <__libc_init_array+0x42>
20004afa:	bd70      	pop	{r4, r5, r6, pc}

20004afc <free>:
20004afc:	f64c 0370 	movw	r3, #51312	; 0xc870
20004b00:	4601      	mov	r1, r0
20004b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b06:	6818      	ldr	r0, [r3, #0]
20004b08:	f004 bf02 	b.w	20009910 <_free_r>

20004b0c <malloc>:
20004b0c:	f64c 0370 	movw	r3, #51312	; 0xc870
20004b10:	4601      	mov	r1, r0
20004b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b16:	6818      	ldr	r0, [r3, #0]
20004b18:	f000 b800 	b.w	20004b1c <_malloc_r>

20004b1c <_malloc_r>:
20004b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004b20:	f101 040b 	add.w	r4, r1, #11
20004b24:	2c16      	cmp	r4, #22
20004b26:	b083      	sub	sp, #12
20004b28:	4606      	mov	r6, r0
20004b2a:	d82f      	bhi.n	20004b8c <_malloc_r+0x70>
20004b2c:	2300      	movs	r3, #0
20004b2e:	2410      	movs	r4, #16
20004b30:	428c      	cmp	r4, r1
20004b32:	bf2c      	ite	cs
20004b34:	4619      	movcs	r1, r3
20004b36:	f043 0101 	orrcc.w	r1, r3, #1
20004b3a:	2900      	cmp	r1, #0
20004b3c:	d130      	bne.n	20004ba0 <_malloc_r+0x84>
20004b3e:	4630      	mov	r0, r6
20004b40:	f000 fbf0 	bl	20005324 <__malloc_lock>
20004b44:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20004b48:	d22e      	bcs.n	20004ba8 <_malloc_r+0x8c>
20004b4a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004b4e:	f64c 1564 	movw	r5, #51556	; 0xc964
20004b52:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004b56:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20004b5a:	68d3      	ldr	r3, [r2, #12]
20004b5c:	4293      	cmp	r3, r2
20004b5e:	f000 8206 	beq.w	20004f6e <_malloc_r+0x452>
20004b62:	685a      	ldr	r2, [r3, #4]
20004b64:	f103 0508 	add.w	r5, r3, #8
20004b68:	68d9      	ldr	r1, [r3, #12]
20004b6a:	4630      	mov	r0, r6
20004b6c:	f022 0c03 	bic.w	ip, r2, #3
20004b70:	689a      	ldr	r2, [r3, #8]
20004b72:	4463      	add	r3, ip
20004b74:	685c      	ldr	r4, [r3, #4]
20004b76:	608a      	str	r2, [r1, #8]
20004b78:	f044 0401 	orr.w	r4, r4, #1
20004b7c:	60d1      	str	r1, [r2, #12]
20004b7e:	605c      	str	r4, [r3, #4]
20004b80:	f000 fbd2 	bl	20005328 <__malloc_unlock>
20004b84:	4628      	mov	r0, r5
20004b86:	b003      	add	sp, #12
20004b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004b8c:	f024 0407 	bic.w	r4, r4, #7
20004b90:	0fe3      	lsrs	r3, r4, #31
20004b92:	428c      	cmp	r4, r1
20004b94:	bf2c      	ite	cs
20004b96:	4619      	movcs	r1, r3
20004b98:	f043 0101 	orrcc.w	r1, r3, #1
20004b9c:	2900      	cmp	r1, #0
20004b9e:	d0ce      	beq.n	20004b3e <_malloc_r+0x22>
20004ba0:	230c      	movs	r3, #12
20004ba2:	2500      	movs	r5, #0
20004ba4:	6033      	str	r3, [r6, #0]
20004ba6:	e7ed      	b.n	20004b84 <_malloc_r+0x68>
20004ba8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004bac:	bf04      	itt	eq
20004bae:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004bb2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004bb6:	f040 8090 	bne.w	20004cda <_malloc_r+0x1be>
20004bba:	f64c 1564 	movw	r5, #51556	; 0xc964
20004bbe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004bc2:	1828      	adds	r0, r5, r0
20004bc4:	68c3      	ldr	r3, [r0, #12]
20004bc6:	4298      	cmp	r0, r3
20004bc8:	d106      	bne.n	20004bd8 <_malloc_r+0xbc>
20004bca:	e00d      	b.n	20004be8 <_malloc_r+0xcc>
20004bcc:	2a00      	cmp	r2, #0
20004bce:	f280 816f 	bge.w	20004eb0 <_malloc_r+0x394>
20004bd2:	68db      	ldr	r3, [r3, #12]
20004bd4:	4298      	cmp	r0, r3
20004bd6:	d007      	beq.n	20004be8 <_malloc_r+0xcc>
20004bd8:	6859      	ldr	r1, [r3, #4]
20004bda:	f021 0103 	bic.w	r1, r1, #3
20004bde:	1b0a      	subs	r2, r1, r4
20004be0:	2a0f      	cmp	r2, #15
20004be2:	ddf3      	ble.n	20004bcc <_malloc_r+0xb0>
20004be4:	f10e 3eff 	add.w	lr, lr, #4294967295
20004be8:	f10e 0e01 	add.w	lr, lr, #1
20004bec:	f64c 1764 	movw	r7, #51556	; 0xc964
20004bf0:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004bf4:	f107 0108 	add.w	r1, r7, #8
20004bf8:	688b      	ldr	r3, [r1, #8]
20004bfa:	4299      	cmp	r1, r3
20004bfc:	bf08      	it	eq
20004bfe:	687a      	ldreq	r2, [r7, #4]
20004c00:	d026      	beq.n	20004c50 <_malloc_r+0x134>
20004c02:	685a      	ldr	r2, [r3, #4]
20004c04:	f022 0c03 	bic.w	ip, r2, #3
20004c08:	ebc4 020c 	rsb	r2, r4, ip
20004c0c:	2a0f      	cmp	r2, #15
20004c0e:	f300 8194 	bgt.w	20004f3a <_malloc_r+0x41e>
20004c12:	2a00      	cmp	r2, #0
20004c14:	60c9      	str	r1, [r1, #12]
20004c16:	6089      	str	r1, [r1, #8]
20004c18:	f280 8099 	bge.w	20004d4e <_malloc_r+0x232>
20004c1c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004c20:	f080 8165 	bcs.w	20004eee <_malloc_r+0x3d2>
20004c24:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004c28:	f04f 0a01 	mov.w	sl, #1
20004c2c:	687a      	ldr	r2, [r7, #4]
20004c2e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004c32:	ea4f 0cac 	mov.w	ip, ip, asr #2
20004c36:	fa0a fc0c 	lsl.w	ip, sl, ip
20004c3a:	60d8      	str	r0, [r3, #12]
20004c3c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004c40:	ea4c 0202 	orr.w	r2, ip, r2
20004c44:	607a      	str	r2, [r7, #4]
20004c46:	f8c3 8008 	str.w	r8, [r3, #8]
20004c4a:	f8c8 300c 	str.w	r3, [r8, #12]
20004c4e:	6083      	str	r3, [r0, #8]
20004c50:	f04f 0c01 	mov.w	ip, #1
20004c54:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004c58:	fa0c fc03 	lsl.w	ip, ip, r3
20004c5c:	4594      	cmp	ip, r2
20004c5e:	f200 8082 	bhi.w	20004d66 <_malloc_r+0x24a>
20004c62:	ea12 0f0c 	tst.w	r2, ip
20004c66:	d108      	bne.n	20004c7a <_malloc_r+0x15e>
20004c68:	f02e 0e03 	bic.w	lr, lr, #3
20004c6c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004c70:	f10e 0e04 	add.w	lr, lr, #4
20004c74:	ea12 0f0c 	tst.w	r2, ip
20004c78:	d0f8      	beq.n	20004c6c <_malloc_r+0x150>
20004c7a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20004c7e:	46f2      	mov	sl, lr
20004c80:	46c8      	mov	r8, r9
20004c82:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004c86:	4598      	cmp	r8, r3
20004c88:	d107      	bne.n	20004c9a <_malloc_r+0x17e>
20004c8a:	e168      	b.n	20004f5e <_malloc_r+0x442>
20004c8c:	2a00      	cmp	r2, #0
20004c8e:	f280 8178 	bge.w	20004f82 <_malloc_r+0x466>
20004c92:	68db      	ldr	r3, [r3, #12]
20004c94:	4598      	cmp	r8, r3
20004c96:	f000 8162 	beq.w	20004f5e <_malloc_r+0x442>
20004c9a:	6858      	ldr	r0, [r3, #4]
20004c9c:	f020 0003 	bic.w	r0, r0, #3
20004ca0:	1b02      	subs	r2, r0, r4
20004ca2:	2a0f      	cmp	r2, #15
20004ca4:	ddf2      	ble.n	20004c8c <_malloc_r+0x170>
20004ca6:	461d      	mov	r5, r3
20004ca8:	191f      	adds	r7, r3, r4
20004caa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004cae:	f044 0e01 	orr.w	lr, r4, #1
20004cb2:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004cb6:	4630      	mov	r0, r6
20004cb8:	50ba      	str	r2, [r7, r2]
20004cba:	f042 0201 	orr.w	r2, r2, #1
20004cbe:	f8c3 e004 	str.w	lr, [r3, #4]
20004cc2:	f8cc 4008 	str.w	r4, [ip, #8]
20004cc6:	f8c4 c00c 	str.w	ip, [r4, #12]
20004cca:	608f      	str	r7, [r1, #8]
20004ccc:	60cf      	str	r7, [r1, #12]
20004cce:	607a      	str	r2, [r7, #4]
20004cd0:	60b9      	str	r1, [r7, #8]
20004cd2:	60f9      	str	r1, [r7, #12]
20004cd4:	f000 fb28 	bl	20005328 <__malloc_unlock>
20004cd8:	e754      	b.n	20004b84 <_malloc_r+0x68>
20004cda:	f1be 0f04 	cmp.w	lr, #4
20004cde:	bf9e      	ittt	ls
20004ce0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004ce4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004ce8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004cec:	f67f af65 	bls.w	20004bba <_malloc_r+0x9e>
20004cf0:	f1be 0f14 	cmp.w	lr, #20
20004cf4:	bf9c      	itt	ls
20004cf6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20004cfa:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004cfe:	f67f af5c 	bls.w	20004bba <_malloc_r+0x9e>
20004d02:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20004d06:	bf9e      	ittt	ls
20004d08:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004d0c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004d10:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004d14:	f67f af51 	bls.w	20004bba <_malloc_r+0x9e>
20004d18:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004d1c:	bf9e      	ittt	ls
20004d1e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004d22:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20004d26:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004d2a:	f67f af46 	bls.w	20004bba <_malloc_r+0x9e>
20004d2e:	f240 5354 	movw	r3, #1364	; 0x554
20004d32:	459e      	cmp	lr, r3
20004d34:	bf95      	itete	ls
20004d36:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20004d3a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004d3e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004d42:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20004d46:	bf98      	it	ls
20004d48:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004d4c:	e735      	b.n	20004bba <_malloc_r+0x9e>
20004d4e:	eb03 020c 	add.w	r2, r3, ip
20004d52:	f103 0508 	add.w	r5, r3, #8
20004d56:	4630      	mov	r0, r6
20004d58:	6853      	ldr	r3, [r2, #4]
20004d5a:	f043 0301 	orr.w	r3, r3, #1
20004d5e:	6053      	str	r3, [r2, #4]
20004d60:	f000 fae2 	bl	20005328 <__malloc_unlock>
20004d64:	e70e      	b.n	20004b84 <_malloc_r+0x68>
20004d66:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004d6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004d6e:	f023 0903 	bic.w	r9, r3, #3
20004d72:	ebc4 0209 	rsb	r2, r4, r9
20004d76:	454c      	cmp	r4, r9
20004d78:	bf94      	ite	ls
20004d7a:	2300      	movls	r3, #0
20004d7c:	2301      	movhi	r3, #1
20004d7e:	2a0f      	cmp	r2, #15
20004d80:	bfd8      	it	le
20004d82:	f043 0301 	orrle.w	r3, r3, #1
20004d86:	2b00      	cmp	r3, #0
20004d88:	f000 80a1 	beq.w	20004ece <_malloc_r+0x3b2>
20004d8c:	f64c 6b18 	movw	fp, #52760	; 0xce18
20004d90:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004d94:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004d98:	f8db 3000 	ldr.w	r3, [fp]
20004d9c:	3310      	adds	r3, #16
20004d9e:	191b      	adds	r3, r3, r4
20004da0:	f1b2 3fff 	cmp.w	r2, #4294967295
20004da4:	d006      	beq.n	20004db4 <_malloc_r+0x298>
20004da6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004daa:	331f      	adds	r3, #31
20004dac:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004db0:	f023 031f 	bic.w	r3, r3, #31
20004db4:	4619      	mov	r1, r3
20004db6:	4630      	mov	r0, r6
20004db8:	9301      	str	r3, [sp, #4]
20004dba:	f000 fb53 	bl	20005464 <_sbrk_r>
20004dbe:	9b01      	ldr	r3, [sp, #4]
20004dc0:	f1b0 3fff 	cmp.w	r0, #4294967295
20004dc4:	4682      	mov	sl, r0
20004dc6:	f000 80f4 	beq.w	20004fb2 <_malloc_r+0x496>
20004dca:	eb08 0109 	add.w	r1, r8, r9
20004dce:	4281      	cmp	r1, r0
20004dd0:	f200 80ec 	bhi.w	20004fac <_malloc_r+0x490>
20004dd4:	f8db 2004 	ldr.w	r2, [fp, #4]
20004dd8:	189a      	adds	r2, r3, r2
20004dda:	4551      	cmp	r1, sl
20004ddc:	f8cb 2004 	str.w	r2, [fp, #4]
20004de0:	f000 8145 	beq.w	2000506e <_malloc_r+0x552>
20004de4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004de8:	f64c 1064 	movw	r0, #51556	; 0xc964
20004dec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004df0:	f1b5 3fff 	cmp.w	r5, #4294967295
20004df4:	bf08      	it	eq
20004df6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20004dfa:	d003      	beq.n	20004e04 <_malloc_r+0x2e8>
20004dfc:	4452      	add	r2, sl
20004dfe:	1a51      	subs	r1, r2, r1
20004e00:	f8cb 1004 	str.w	r1, [fp, #4]
20004e04:	f01a 0507 	ands.w	r5, sl, #7
20004e08:	4630      	mov	r0, r6
20004e0a:	bf17      	itett	ne
20004e0c:	f1c5 0508 	rsbne	r5, r5, #8
20004e10:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20004e14:	44aa      	addne	sl, r5
20004e16:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20004e1a:	4453      	add	r3, sl
20004e1c:	051b      	lsls	r3, r3, #20
20004e1e:	0d1b      	lsrs	r3, r3, #20
20004e20:	1aed      	subs	r5, r5, r3
20004e22:	4629      	mov	r1, r5
20004e24:	f000 fb1e 	bl	20005464 <_sbrk_r>
20004e28:	f1b0 3fff 	cmp.w	r0, #4294967295
20004e2c:	f000 812c 	beq.w	20005088 <_malloc_r+0x56c>
20004e30:	ebca 0100 	rsb	r1, sl, r0
20004e34:	1949      	adds	r1, r1, r5
20004e36:	f041 0101 	orr.w	r1, r1, #1
20004e3a:	f8db 2004 	ldr.w	r2, [fp, #4]
20004e3e:	f64c 6318 	movw	r3, #52760	; 0xce18
20004e42:	f8c7 a008 	str.w	sl, [r7, #8]
20004e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e4a:	18aa      	adds	r2, r5, r2
20004e4c:	45b8      	cmp	r8, r7
20004e4e:	f8cb 2004 	str.w	r2, [fp, #4]
20004e52:	f8ca 1004 	str.w	r1, [sl, #4]
20004e56:	d017      	beq.n	20004e88 <_malloc_r+0x36c>
20004e58:	f1b9 0f0f 	cmp.w	r9, #15
20004e5c:	f240 80df 	bls.w	2000501e <_malloc_r+0x502>
20004e60:	f1a9 010c 	sub.w	r1, r9, #12
20004e64:	2505      	movs	r5, #5
20004e66:	f021 0107 	bic.w	r1, r1, #7
20004e6a:	eb08 0001 	add.w	r0, r8, r1
20004e6e:	290f      	cmp	r1, #15
20004e70:	6085      	str	r5, [r0, #8]
20004e72:	6045      	str	r5, [r0, #4]
20004e74:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004e78:	f000 0001 	and.w	r0, r0, #1
20004e7c:	ea41 0000 	orr.w	r0, r1, r0
20004e80:	f8c8 0004 	str.w	r0, [r8, #4]
20004e84:	f200 80ac 	bhi.w	20004fe0 <_malloc_r+0x4c4>
20004e88:	46d0      	mov	r8, sl
20004e8a:	f64c 6318 	movw	r3, #52760	; 0xce18
20004e8e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e96:	428a      	cmp	r2, r1
20004e98:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004e9c:	bf88      	it	hi
20004e9e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004ea0:	f64c 6318 	movw	r3, #52760	; 0xce18
20004ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ea8:	428a      	cmp	r2, r1
20004eaa:	bf88      	it	hi
20004eac:	631a      	strhi	r2, [r3, #48]	; 0x30
20004eae:	e082      	b.n	20004fb6 <_malloc_r+0x49a>
20004eb0:	185c      	adds	r4, r3, r1
20004eb2:	689a      	ldr	r2, [r3, #8]
20004eb4:	68d9      	ldr	r1, [r3, #12]
20004eb6:	4630      	mov	r0, r6
20004eb8:	6866      	ldr	r6, [r4, #4]
20004eba:	f103 0508 	add.w	r5, r3, #8
20004ebe:	608a      	str	r2, [r1, #8]
20004ec0:	f046 0301 	orr.w	r3, r6, #1
20004ec4:	60d1      	str	r1, [r2, #12]
20004ec6:	6063      	str	r3, [r4, #4]
20004ec8:	f000 fa2e 	bl	20005328 <__malloc_unlock>
20004ecc:	e65a      	b.n	20004b84 <_malloc_r+0x68>
20004ece:	eb08 0304 	add.w	r3, r8, r4
20004ed2:	f042 0201 	orr.w	r2, r2, #1
20004ed6:	f044 0401 	orr.w	r4, r4, #1
20004eda:	4630      	mov	r0, r6
20004edc:	f8c8 4004 	str.w	r4, [r8, #4]
20004ee0:	f108 0508 	add.w	r5, r8, #8
20004ee4:	605a      	str	r2, [r3, #4]
20004ee6:	60bb      	str	r3, [r7, #8]
20004ee8:	f000 fa1e 	bl	20005328 <__malloc_unlock>
20004eec:	e64a      	b.n	20004b84 <_malloc_r+0x68>
20004eee:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004ef2:	2a04      	cmp	r2, #4
20004ef4:	d954      	bls.n	20004fa0 <_malloc_r+0x484>
20004ef6:	2a14      	cmp	r2, #20
20004ef8:	f200 8089 	bhi.w	2000500e <_malloc_r+0x4f2>
20004efc:	325b      	adds	r2, #91	; 0x5b
20004efe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004f02:	44a8      	add	r8, r5
20004f04:	f64c 1764 	movw	r7, #51556	; 0xc964
20004f08:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004f0c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004f10:	4540      	cmp	r0, r8
20004f12:	d103      	bne.n	20004f1c <_malloc_r+0x400>
20004f14:	e06f      	b.n	20004ff6 <_malloc_r+0x4da>
20004f16:	6880      	ldr	r0, [r0, #8]
20004f18:	4580      	cmp	r8, r0
20004f1a:	d004      	beq.n	20004f26 <_malloc_r+0x40a>
20004f1c:	6842      	ldr	r2, [r0, #4]
20004f1e:	f022 0203 	bic.w	r2, r2, #3
20004f22:	4594      	cmp	ip, r2
20004f24:	d3f7      	bcc.n	20004f16 <_malloc_r+0x3fa>
20004f26:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004f2a:	f8c3 c00c 	str.w	ip, [r3, #12]
20004f2e:	6098      	str	r0, [r3, #8]
20004f30:	687a      	ldr	r2, [r7, #4]
20004f32:	60c3      	str	r3, [r0, #12]
20004f34:	f8cc 3008 	str.w	r3, [ip, #8]
20004f38:	e68a      	b.n	20004c50 <_malloc_r+0x134>
20004f3a:	191f      	adds	r7, r3, r4
20004f3c:	4630      	mov	r0, r6
20004f3e:	f044 0401 	orr.w	r4, r4, #1
20004f42:	60cf      	str	r7, [r1, #12]
20004f44:	605c      	str	r4, [r3, #4]
20004f46:	f103 0508 	add.w	r5, r3, #8
20004f4a:	50ba      	str	r2, [r7, r2]
20004f4c:	f042 0201 	orr.w	r2, r2, #1
20004f50:	608f      	str	r7, [r1, #8]
20004f52:	607a      	str	r2, [r7, #4]
20004f54:	60b9      	str	r1, [r7, #8]
20004f56:	60f9      	str	r1, [r7, #12]
20004f58:	f000 f9e6 	bl	20005328 <__malloc_unlock>
20004f5c:	e612      	b.n	20004b84 <_malloc_r+0x68>
20004f5e:	f10a 0a01 	add.w	sl, sl, #1
20004f62:	f01a 0f03 	tst.w	sl, #3
20004f66:	d05f      	beq.n	20005028 <_malloc_r+0x50c>
20004f68:	f103 0808 	add.w	r8, r3, #8
20004f6c:	e689      	b.n	20004c82 <_malloc_r+0x166>
20004f6e:	f103 0208 	add.w	r2, r3, #8
20004f72:	68d3      	ldr	r3, [r2, #12]
20004f74:	429a      	cmp	r2, r3
20004f76:	bf08      	it	eq
20004f78:	f10e 0e02 	addeq.w	lr, lr, #2
20004f7c:	f43f ae36 	beq.w	20004bec <_malloc_r+0xd0>
20004f80:	e5ef      	b.n	20004b62 <_malloc_r+0x46>
20004f82:	461d      	mov	r5, r3
20004f84:	1819      	adds	r1, r3, r0
20004f86:	68da      	ldr	r2, [r3, #12]
20004f88:	4630      	mov	r0, r6
20004f8a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004f8e:	684c      	ldr	r4, [r1, #4]
20004f90:	6093      	str	r3, [r2, #8]
20004f92:	f044 0401 	orr.w	r4, r4, #1
20004f96:	60da      	str	r2, [r3, #12]
20004f98:	604c      	str	r4, [r1, #4]
20004f9a:	f000 f9c5 	bl	20005328 <__malloc_unlock>
20004f9e:	e5f1      	b.n	20004b84 <_malloc_r+0x68>
20004fa0:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004fa4:	3238      	adds	r2, #56	; 0x38
20004fa6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004faa:	e7aa      	b.n	20004f02 <_malloc_r+0x3e6>
20004fac:	45b8      	cmp	r8, r7
20004fae:	f43f af11 	beq.w	20004dd4 <_malloc_r+0x2b8>
20004fb2:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004fb6:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004fba:	f022 0203 	bic.w	r2, r2, #3
20004fbe:	4294      	cmp	r4, r2
20004fc0:	bf94      	ite	ls
20004fc2:	2300      	movls	r3, #0
20004fc4:	2301      	movhi	r3, #1
20004fc6:	1b12      	subs	r2, r2, r4
20004fc8:	2a0f      	cmp	r2, #15
20004fca:	bfd8      	it	le
20004fcc:	f043 0301 	orrle.w	r3, r3, #1
20004fd0:	2b00      	cmp	r3, #0
20004fd2:	f43f af7c 	beq.w	20004ece <_malloc_r+0x3b2>
20004fd6:	4630      	mov	r0, r6
20004fd8:	2500      	movs	r5, #0
20004fda:	f000 f9a5 	bl	20005328 <__malloc_unlock>
20004fde:	e5d1      	b.n	20004b84 <_malloc_r+0x68>
20004fe0:	f108 0108 	add.w	r1, r8, #8
20004fe4:	4630      	mov	r0, r6
20004fe6:	9301      	str	r3, [sp, #4]
20004fe8:	f004 fc92 	bl	20009910 <_free_r>
20004fec:	9b01      	ldr	r3, [sp, #4]
20004fee:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004ff2:	685a      	ldr	r2, [r3, #4]
20004ff4:	e749      	b.n	20004e8a <_malloc_r+0x36e>
20004ff6:	f04f 0a01 	mov.w	sl, #1
20004ffa:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004ffe:	1092      	asrs	r2, r2, #2
20005000:	4684      	mov	ip, r0
20005002:	fa0a f202 	lsl.w	r2, sl, r2
20005006:	ea48 0202 	orr.w	r2, r8, r2
2000500a:	607a      	str	r2, [r7, #4]
2000500c:	e78d      	b.n	20004f2a <_malloc_r+0x40e>
2000500e:	2a54      	cmp	r2, #84	; 0x54
20005010:	d824      	bhi.n	2000505c <_malloc_r+0x540>
20005012:	ea4f 321c 	mov.w	r2, ip, lsr #12
20005016:	326e      	adds	r2, #110	; 0x6e
20005018:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000501c:	e771      	b.n	20004f02 <_malloc_r+0x3e6>
2000501e:	2301      	movs	r3, #1
20005020:	46d0      	mov	r8, sl
20005022:	f8ca 3004 	str.w	r3, [sl, #4]
20005026:	e7c6      	b.n	20004fb6 <_malloc_r+0x49a>
20005028:	464a      	mov	r2, r9
2000502a:	f01e 0f03 	tst.w	lr, #3
2000502e:	4613      	mov	r3, r2
20005030:	f10e 3eff 	add.w	lr, lr, #4294967295
20005034:	d033      	beq.n	2000509e <_malloc_r+0x582>
20005036:	f853 2908 	ldr.w	r2, [r3], #-8
2000503a:	429a      	cmp	r2, r3
2000503c:	d0f5      	beq.n	2000502a <_malloc_r+0x50e>
2000503e:	687b      	ldr	r3, [r7, #4]
20005040:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005044:	459c      	cmp	ip, r3
20005046:	f63f ae8e 	bhi.w	20004d66 <_malloc_r+0x24a>
2000504a:	f1bc 0f00 	cmp.w	ip, #0
2000504e:	f43f ae8a 	beq.w	20004d66 <_malloc_r+0x24a>
20005052:	ea1c 0f03 	tst.w	ip, r3
20005056:	d027      	beq.n	200050a8 <_malloc_r+0x58c>
20005058:	46d6      	mov	lr, sl
2000505a:	e60e      	b.n	20004c7a <_malloc_r+0x15e>
2000505c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20005060:	d815      	bhi.n	2000508e <_malloc_r+0x572>
20005062:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20005066:	3277      	adds	r2, #119	; 0x77
20005068:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000506c:	e749      	b.n	20004f02 <_malloc_r+0x3e6>
2000506e:	0508      	lsls	r0, r1, #20
20005070:	0d00      	lsrs	r0, r0, #20
20005072:	2800      	cmp	r0, #0
20005074:	f47f aeb6 	bne.w	20004de4 <_malloc_r+0x2c8>
20005078:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000507c:	444b      	add	r3, r9
2000507e:	f043 0301 	orr.w	r3, r3, #1
20005082:	f8c8 3004 	str.w	r3, [r8, #4]
20005086:	e700      	b.n	20004e8a <_malloc_r+0x36e>
20005088:	2101      	movs	r1, #1
2000508a:	2500      	movs	r5, #0
2000508c:	e6d5      	b.n	20004e3a <_malloc_r+0x31e>
2000508e:	f240 5054 	movw	r0, #1364	; 0x554
20005092:	4282      	cmp	r2, r0
20005094:	d90d      	bls.n	200050b2 <_malloc_r+0x596>
20005096:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000509a:	227e      	movs	r2, #126	; 0x7e
2000509c:	e731      	b.n	20004f02 <_malloc_r+0x3e6>
2000509e:	687b      	ldr	r3, [r7, #4]
200050a0:	ea23 030c 	bic.w	r3, r3, ip
200050a4:	607b      	str	r3, [r7, #4]
200050a6:	e7cb      	b.n	20005040 <_malloc_r+0x524>
200050a8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200050ac:	f10a 0a04 	add.w	sl, sl, #4
200050b0:	e7cf      	b.n	20005052 <_malloc_r+0x536>
200050b2:	ea4f 429c 	mov.w	r2, ip, lsr #18
200050b6:	327c      	adds	r2, #124	; 0x7c
200050b8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200050bc:	e721      	b.n	20004f02 <_malloc_r+0x3e6>
200050be:	bf00      	nop

200050c0 <memcpy>:
200050c0:	2a03      	cmp	r2, #3
200050c2:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200050c6:	d80b      	bhi.n	200050e0 <memcpy+0x20>
200050c8:	b13a      	cbz	r2, 200050da <memcpy+0x1a>
200050ca:	2300      	movs	r3, #0
200050cc:	f811 c003 	ldrb.w	ip, [r1, r3]
200050d0:	f800 c003 	strb.w	ip, [r0, r3]
200050d4:	3301      	adds	r3, #1
200050d6:	4293      	cmp	r3, r2
200050d8:	d1f8      	bne.n	200050cc <memcpy+0xc>
200050da:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200050de:	4770      	bx	lr
200050e0:	1882      	adds	r2, r0, r2
200050e2:	460c      	mov	r4, r1
200050e4:	4603      	mov	r3, r0
200050e6:	e003      	b.n	200050f0 <memcpy+0x30>
200050e8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200050ec:	f803 1c01 	strb.w	r1, [r3, #-1]
200050f0:	f003 0603 	and.w	r6, r3, #3
200050f4:	4619      	mov	r1, r3
200050f6:	46a4      	mov	ip, r4
200050f8:	3301      	adds	r3, #1
200050fa:	3401      	adds	r4, #1
200050fc:	2e00      	cmp	r6, #0
200050fe:	d1f3      	bne.n	200050e8 <memcpy+0x28>
20005100:	f01c 0403 	ands.w	r4, ip, #3
20005104:	4663      	mov	r3, ip
20005106:	bf08      	it	eq
20005108:	ebc1 0c02 	rsbeq	ip, r1, r2
2000510c:	d068      	beq.n	200051e0 <memcpy+0x120>
2000510e:	4265      	negs	r5, r4
20005110:	f1c4 0a04 	rsb	sl, r4, #4
20005114:	eb0c 0705 	add.w	r7, ip, r5
20005118:	4633      	mov	r3, r6
2000511a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
2000511e:	f85c 6005 	ldr.w	r6, [ip, r5]
20005122:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20005126:	1a55      	subs	r5, r2, r1
20005128:	e008      	b.n	2000513c <memcpy+0x7c>
2000512a:	f857 4f04 	ldr.w	r4, [r7, #4]!
2000512e:	4626      	mov	r6, r4
20005130:	fa04 f40a 	lsl.w	r4, r4, sl
20005134:	ea49 0404 	orr.w	r4, r9, r4
20005138:	50cc      	str	r4, [r1, r3]
2000513a:	3304      	adds	r3, #4
2000513c:	185c      	adds	r4, r3, r1
2000513e:	2d03      	cmp	r5, #3
20005140:	fa26 f908 	lsr.w	r9, r6, r8
20005144:	f1a5 0504 	sub.w	r5, r5, #4
20005148:	eb0c 0603 	add.w	r6, ip, r3
2000514c:	dced      	bgt.n	2000512a <memcpy+0x6a>
2000514e:	2300      	movs	r3, #0
20005150:	e002      	b.n	20005158 <memcpy+0x98>
20005152:	5cf1      	ldrb	r1, [r6, r3]
20005154:	54e1      	strb	r1, [r4, r3]
20005156:	3301      	adds	r3, #1
20005158:	1919      	adds	r1, r3, r4
2000515a:	4291      	cmp	r1, r2
2000515c:	d3f9      	bcc.n	20005152 <memcpy+0x92>
2000515e:	e7bc      	b.n	200050da <memcpy+0x1a>
20005160:	f853 4c40 	ldr.w	r4, [r3, #-64]
20005164:	f841 4c40 	str.w	r4, [r1, #-64]
20005168:	f853 4c3c 	ldr.w	r4, [r3, #-60]
2000516c:	f841 4c3c 	str.w	r4, [r1, #-60]
20005170:	f853 4c38 	ldr.w	r4, [r3, #-56]
20005174:	f841 4c38 	str.w	r4, [r1, #-56]
20005178:	f853 4c34 	ldr.w	r4, [r3, #-52]
2000517c:	f841 4c34 	str.w	r4, [r1, #-52]
20005180:	f853 4c30 	ldr.w	r4, [r3, #-48]
20005184:	f841 4c30 	str.w	r4, [r1, #-48]
20005188:	f853 4c2c 	ldr.w	r4, [r3, #-44]
2000518c:	f841 4c2c 	str.w	r4, [r1, #-44]
20005190:	f853 4c28 	ldr.w	r4, [r3, #-40]
20005194:	f841 4c28 	str.w	r4, [r1, #-40]
20005198:	f853 4c24 	ldr.w	r4, [r3, #-36]
2000519c:	f841 4c24 	str.w	r4, [r1, #-36]
200051a0:	f853 4c20 	ldr.w	r4, [r3, #-32]
200051a4:	f841 4c20 	str.w	r4, [r1, #-32]
200051a8:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200051ac:	f841 4c1c 	str.w	r4, [r1, #-28]
200051b0:	f853 4c18 	ldr.w	r4, [r3, #-24]
200051b4:	f841 4c18 	str.w	r4, [r1, #-24]
200051b8:	f853 4c14 	ldr.w	r4, [r3, #-20]
200051bc:	f841 4c14 	str.w	r4, [r1, #-20]
200051c0:	f853 4c10 	ldr.w	r4, [r3, #-16]
200051c4:	f841 4c10 	str.w	r4, [r1, #-16]
200051c8:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200051cc:	f841 4c0c 	str.w	r4, [r1, #-12]
200051d0:	f853 4c08 	ldr.w	r4, [r3, #-8]
200051d4:	f841 4c08 	str.w	r4, [r1, #-8]
200051d8:	f853 4c04 	ldr.w	r4, [r3, #-4]
200051dc:	f841 4c04 	str.w	r4, [r1, #-4]
200051e0:	461c      	mov	r4, r3
200051e2:	460d      	mov	r5, r1
200051e4:	3340      	adds	r3, #64	; 0x40
200051e6:	3140      	adds	r1, #64	; 0x40
200051e8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200051ec:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200051f0:	dcb6      	bgt.n	20005160 <memcpy+0xa0>
200051f2:	4621      	mov	r1, r4
200051f4:	462b      	mov	r3, r5
200051f6:	1b54      	subs	r4, r2, r5
200051f8:	e00f      	b.n	2000521a <memcpy+0x15a>
200051fa:	f851 5c10 	ldr.w	r5, [r1, #-16]
200051fe:	f843 5c10 	str.w	r5, [r3, #-16]
20005202:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20005206:	f843 5c0c 	str.w	r5, [r3, #-12]
2000520a:	f851 5c08 	ldr.w	r5, [r1, #-8]
2000520e:	f843 5c08 	str.w	r5, [r3, #-8]
20005212:	f851 5c04 	ldr.w	r5, [r1, #-4]
20005216:	f843 5c04 	str.w	r5, [r3, #-4]
2000521a:	2c0f      	cmp	r4, #15
2000521c:	460d      	mov	r5, r1
2000521e:	469c      	mov	ip, r3
20005220:	f101 0110 	add.w	r1, r1, #16
20005224:	f103 0310 	add.w	r3, r3, #16
20005228:	f1a4 0410 	sub.w	r4, r4, #16
2000522c:	dce5      	bgt.n	200051fa <memcpy+0x13a>
2000522e:	ebcc 0102 	rsb	r1, ip, r2
20005232:	2300      	movs	r3, #0
20005234:	e003      	b.n	2000523e <memcpy+0x17e>
20005236:	58ec      	ldr	r4, [r5, r3]
20005238:	f84c 4003 	str.w	r4, [ip, r3]
2000523c:	3304      	adds	r3, #4
2000523e:	195e      	adds	r6, r3, r5
20005240:	2903      	cmp	r1, #3
20005242:	eb03 040c 	add.w	r4, r3, ip
20005246:	f1a1 0104 	sub.w	r1, r1, #4
2000524a:	dcf4      	bgt.n	20005236 <memcpy+0x176>
2000524c:	e77f      	b.n	2000514e <memcpy+0x8e>
2000524e:	bf00      	nop

20005250 <memset>:
20005250:	2a03      	cmp	r2, #3
20005252:	b2c9      	uxtb	r1, r1
20005254:	b430      	push	{r4, r5}
20005256:	d807      	bhi.n	20005268 <memset+0x18>
20005258:	b122      	cbz	r2, 20005264 <memset+0x14>
2000525a:	2300      	movs	r3, #0
2000525c:	54c1      	strb	r1, [r0, r3]
2000525e:	3301      	adds	r3, #1
20005260:	4293      	cmp	r3, r2
20005262:	d1fb      	bne.n	2000525c <memset+0xc>
20005264:	bc30      	pop	{r4, r5}
20005266:	4770      	bx	lr
20005268:	eb00 0c02 	add.w	ip, r0, r2
2000526c:	4603      	mov	r3, r0
2000526e:	e001      	b.n	20005274 <memset+0x24>
20005270:	f803 1c01 	strb.w	r1, [r3, #-1]
20005274:	f003 0403 	and.w	r4, r3, #3
20005278:	461a      	mov	r2, r3
2000527a:	3301      	adds	r3, #1
2000527c:	2c00      	cmp	r4, #0
2000527e:	d1f7      	bne.n	20005270 <memset+0x20>
20005280:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20005284:	ebc2 040c 	rsb	r4, r2, ip
20005288:	fb03 f301 	mul.w	r3, r3, r1
2000528c:	e01f      	b.n	200052ce <memset+0x7e>
2000528e:	f842 3c40 	str.w	r3, [r2, #-64]
20005292:	f842 3c3c 	str.w	r3, [r2, #-60]
20005296:	f842 3c38 	str.w	r3, [r2, #-56]
2000529a:	f842 3c34 	str.w	r3, [r2, #-52]
2000529e:	f842 3c30 	str.w	r3, [r2, #-48]
200052a2:	f842 3c2c 	str.w	r3, [r2, #-44]
200052a6:	f842 3c28 	str.w	r3, [r2, #-40]
200052aa:	f842 3c24 	str.w	r3, [r2, #-36]
200052ae:	f842 3c20 	str.w	r3, [r2, #-32]
200052b2:	f842 3c1c 	str.w	r3, [r2, #-28]
200052b6:	f842 3c18 	str.w	r3, [r2, #-24]
200052ba:	f842 3c14 	str.w	r3, [r2, #-20]
200052be:	f842 3c10 	str.w	r3, [r2, #-16]
200052c2:	f842 3c0c 	str.w	r3, [r2, #-12]
200052c6:	f842 3c08 	str.w	r3, [r2, #-8]
200052ca:	f842 3c04 	str.w	r3, [r2, #-4]
200052ce:	4615      	mov	r5, r2
200052d0:	3240      	adds	r2, #64	; 0x40
200052d2:	2c3f      	cmp	r4, #63	; 0x3f
200052d4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
200052d8:	dcd9      	bgt.n	2000528e <memset+0x3e>
200052da:	462a      	mov	r2, r5
200052dc:	ebc5 040c 	rsb	r4, r5, ip
200052e0:	e007      	b.n	200052f2 <memset+0xa2>
200052e2:	f842 3c10 	str.w	r3, [r2, #-16]
200052e6:	f842 3c0c 	str.w	r3, [r2, #-12]
200052ea:	f842 3c08 	str.w	r3, [r2, #-8]
200052ee:	f842 3c04 	str.w	r3, [r2, #-4]
200052f2:	4615      	mov	r5, r2
200052f4:	3210      	adds	r2, #16
200052f6:	2c0f      	cmp	r4, #15
200052f8:	f1a4 0410 	sub.w	r4, r4, #16
200052fc:	dcf1      	bgt.n	200052e2 <memset+0x92>
200052fe:	462a      	mov	r2, r5
20005300:	ebc5 050c 	rsb	r5, r5, ip
20005304:	e001      	b.n	2000530a <memset+0xba>
20005306:	f842 3c04 	str.w	r3, [r2, #-4]
2000530a:	4614      	mov	r4, r2
2000530c:	3204      	adds	r2, #4
2000530e:	2d03      	cmp	r5, #3
20005310:	f1a5 0504 	sub.w	r5, r5, #4
20005314:	dcf7      	bgt.n	20005306 <memset+0xb6>
20005316:	e001      	b.n	2000531c <memset+0xcc>
20005318:	f804 1b01 	strb.w	r1, [r4], #1
2000531c:	4564      	cmp	r4, ip
2000531e:	d3fb      	bcc.n	20005318 <memset+0xc8>
20005320:	e7a0      	b.n	20005264 <memset+0x14>
20005322:	bf00      	nop

20005324 <__malloc_lock>:
20005324:	4770      	bx	lr
20005326:	bf00      	nop

20005328 <__malloc_unlock>:
20005328:	4770      	bx	lr
2000532a:	bf00      	nop

2000532c <printf>:
2000532c:	b40f      	push	{r0, r1, r2, r3}
2000532e:	f64c 0370 	movw	r3, #51312	; 0xc870
20005332:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005336:	b510      	push	{r4, lr}
20005338:	681c      	ldr	r4, [r3, #0]
2000533a:	b082      	sub	sp, #8
2000533c:	b124      	cbz	r4, 20005348 <printf+0x1c>
2000533e:	69a3      	ldr	r3, [r4, #24]
20005340:	b913      	cbnz	r3, 20005348 <printf+0x1c>
20005342:	4620      	mov	r0, r4
20005344:	f004 fa60 	bl	20009808 <__sinit>
20005348:	4620      	mov	r0, r4
2000534a:	ac05      	add	r4, sp, #20
2000534c:	9a04      	ldr	r2, [sp, #16]
2000534e:	4623      	mov	r3, r4
20005350:	6881      	ldr	r1, [r0, #8]
20005352:	9401      	str	r4, [sp, #4]
20005354:	f001 fbf6 	bl	20006b44 <_vfprintf_r>
20005358:	b002      	add	sp, #8
2000535a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000535e:	b004      	add	sp, #16
20005360:	4770      	bx	lr
20005362:	bf00      	nop

20005364 <_printf_r>:
20005364:	b40e      	push	{r1, r2, r3}
20005366:	b510      	push	{r4, lr}
20005368:	4604      	mov	r4, r0
2000536a:	b083      	sub	sp, #12
2000536c:	b118      	cbz	r0, 20005376 <_printf_r+0x12>
2000536e:	6983      	ldr	r3, [r0, #24]
20005370:	b90b      	cbnz	r3, 20005376 <_printf_r+0x12>
20005372:	f004 fa49 	bl	20009808 <__sinit>
20005376:	4620      	mov	r0, r4
20005378:	ac06      	add	r4, sp, #24
2000537a:	9a05      	ldr	r2, [sp, #20]
2000537c:	4623      	mov	r3, r4
2000537e:	6881      	ldr	r1, [r0, #8]
20005380:	9401      	str	r4, [sp, #4]
20005382:	f001 fbdf 	bl	20006b44 <_vfprintf_r>
20005386:	b003      	add	sp, #12
20005388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000538c:	b003      	add	sp, #12
2000538e:	4770      	bx	lr

20005390 <putchar>:
20005390:	b570      	push	{r4, r5, r6, lr}
20005392:	f64c 0470 	movw	r4, #51312	; 0xc870
20005396:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000539a:	4605      	mov	r5, r0
2000539c:	6820      	ldr	r0, [r4, #0]
2000539e:	b120      	cbz	r0, 200053aa <putchar+0x1a>
200053a0:	6983      	ldr	r3, [r0, #24]
200053a2:	b913      	cbnz	r3, 200053aa <putchar+0x1a>
200053a4:	f004 fa30 	bl	20009808 <__sinit>
200053a8:	6820      	ldr	r0, [r4, #0]
200053aa:	4629      	mov	r1, r5
200053ac:	6882      	ldr	r2, [r0, #8]
200053ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200053b2:	f005 bbb5 	b.w	2000ab20 <_putc_r>
200053b6:	bf00      	nop

200053b8 <_putchar_r>:
200053b8:	b510      	push	{r4, lr}
200053ba:	4604      	mov	r4, r0
200053bc:	b082      	sub	sp, #8
200053be:	b128      	cbz	r0, 200053cc <_putchar_r+0x14>
200053c0:	6983      	ldr	r3, [r0, #24]
200053c2:	b91b      	cbnz	r3, 200053cc <_putchar_r+0x14>
200053c4:	9101      	str	r1, [sp, #4]
200053c6:	f004 fa1f 	bl	20009808 <__sinit>
200053ca:	9901      	ldr	r1, [sp, #4]
200053cc:	4620      	mov	r0, r4
200053ce:	68a2      	ldr	r2, [r4, #8]
200053d0:	b002      	add	sp, #8
200053d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200053d6:	f005 bba3 	b.w	2000ab20 <_putc_r>
200053da:	bf00      	nop

200053dc <_puts_r>:
200053dc:	b530      	push	{r4, r5, lr}
200053de:	4604      	mov	r4, r0
200053e0:	b089      	sub	sp, #36	; 0x24
200053e2:	4608      	mov	r0, r1
200053e4:	460d      	mov	r5, r1
200053e6:	f000 f89b 	bl	20005520 <strlen>
200053ea:	f24c 2300 	movw	r3, #49664	; 0xc200
200053ee:	9501      	str	r5, [sp, #4]
200053f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053f4:	9303      	str	r3, [sp, #12]
200053f6:	9002      	str	r0, [sp, #8]
200053f8:	1c43      	adds	r3, r0, #1
200053fa:	9307      	str	r3, [sp, #28]
200053fc:	2301      	movs	r3, #1
200053fe:	9304      	str	r3, [sp, #16]
20005400:	ab01      	add	r3, sp, #4
20005402:	9305      	str	r3, [sp, #20]
20005404:	2302      	movs	r3, #2
20005406:	9306      	str	r3, [sp, #24]
20005408:	b10c      	cbz	r4, 2000540e <_puts_r+0x32>
2000540a:	69a3      	ldr	r3, [r4, #24]
2000540c:	b1eb      	cbz	r3, 2000544a <_puts_r+0x6e>
2000540e:	f64c 0370 	movw	r3, #51312	; 0xc870
20005412:	4620      	mov	r0, r4
20005414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005418:	681b      	ldr	r3, [r3, #0]
2000541a:	689b      	ldr	r3, [r3, #8]
2000541c:	899a      	ldrh	r2, [r3, #12]
2000541e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20005422:	bf01      	itttt	eq
20005424:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20005428:	819a      	strheq	r2, [r3, #12]
2000542a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
2000542c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20005430:	68a1      	ldr	r1, [r4, #8]
20005432:	bf08      	it	eq
20005434:	665a      	streq	r2, [r3, #100]	; 0x64
20005436:	aa05      	add	r2, sp, #20
20005438:	f004 fb4a 	bl	20009ad0 <__sfvwrite_r>
2000543c:	2800      	cmp	r0, #0
2000543e:	bf14      	ite	ne
20005440:	f04f 30ff 	movne.w	r0, #4294967295
20005444:	200a      	moveq	r0, #10
20005446:	b009      	add	sp, #36	; 0x24
20005448:	bd30      	pop	{r4, r5, pc}
2000544a:	4620      	mov	r0, r4
2000544c:	f004 f9dc 	bl	20009808 <__sinit>
20005450:	e7dd      	b.n	2000540e <_puts_r+0x32>
20005452:	bf00      	nop

20005454 <puts>:
20005454:	f64c 0370 	movw	r3, #51312	; 0xc870
20005458:	4601      	mov	r1, r0
2000545a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000545e:	6818      	ldr	r0, [r3, #0]
20005460:	e7bc      	b.n	200053dc <_puts_r>
20005462:	bf00      	nop

20005464 <_sbrk_r>:
20005464:	b538      	push	{r3, r4, r5, lr}
20005466:	f64c 74b8 	movw	r4, #53176	; 0xcfb8
2000546a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000546e:	4605      	mov	r5, r0
20005470:	4608      	mov	r0, r1
20005472:	2300      	movs	r3, #0
20005474:	6023      	str	r3, [r4, #0]
20005476:	f7fc fec5 	bl	20002204 <_sbrk>
2000547a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000547e:	d000      	beq.n	20005482 <_sbrk_r+0x1e>
20005480:	bd38      	pop	{r3, r4, r5, pc}
20005482:	6823      	ldr	r3, [r4, #0]
20005484:	2b00      	cmp	r3, #0
20005486:	d0fb      	beq.n	20005480 <_sbrk_r+0x1c>
20005488:	602b      	str	r3, [r5, #0]
2000548a:	bd38      	pop	{r3, r4, r5, pc}

2000548c <sprintf>:
2000548c:	b40e      	push	{r1, r2, r3}
2000548e:	f64c 0370 	movw	r3, #51312	; 0xc870
20005492:	b530      	push	{r4, r5, lr}
20005494:	b09c      	sub	sp, #112	; 0x70
20005496:	ac1f      	add	r4, sp, #124	; 0x7c
20005498:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000549c:	4605      	mov	r5, r0
2000549e:	a901      	add	r1, sp, #4
200054a0:	f854 2b04 	ldr.w	r2, [r4], #4
200054a4:	f04f 3cff 	mov.w	ip, #4294967295
200054a8:	6818      	ldr	r0, [r3, #0]
200054aa:	f44f 7302 	mov.w	r3, #520	; 0x208
200054ae:	f8ad 3010 	strh.w	r3, [sp, #16]
200054b2:	4623      	mov	r3, r4
200054b4:	9505      	str	r5, [sp, #20]
200054b6:	9501      	str	r5, [sp, #4]
200054b8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
200054bc:	f8ad c012 	strh.w	ip, [sp, #18]
200054c0:	9506      	str	r5, [sp, #24]
200054c2:	9503      	str	r5, [sp, #12]
200054c4:	941b      	str	r4, [sp, #108]	; 0x6c
200054c6:	f000 f8e9 	bl	2000569c <_svfprintf_r>
200054ca:	9b01      	ldr	r3, [sp, #4]
200054cc:	2200      	movs	r2, #0
200054ce:	701a      	strb	r2, [r3, #0]
200054d0:	b01c      	add	sp, #112	; 0x70
200054d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
200054d6:	b003      	add	sp, #12
200054d8:	4770      	bx	lr
200054da:	bf00      	nop

200054dc <_sprintf_r>:
200054dc:	b40c      	push	{r2, r3}
200054de:	460b      	mov	r3, r1
200054e0:	b510      	push	{r4, lr}
200054e2:	b09c      	sub	sp, #112	; 0x70
200054e4:	ac1e      	add	r4, sp, #120	; 0x78
200054e6:	a901      	add	r1, sp, #4
200054e8:	9305      	str	r3, [sp, #20]
200054ea:	f44f 7c02 	mov.w	ip, #520	; 0x208
200054ee:	f854 2b04 	ldr.w	r2, [r4], #4
200054f2:	9301      	str	r3, [sp, #4]
200054f4:	f04f 33ff 	mov.w	r3, #4294967295
200054f8:	f8ad 3012 	strh.w	r3, [sp, #18]
200054fc:	4623      	mov	r3, r4
200054fe:	941b      	str	r4, [sp, #108]	; 0x6c
20005500:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
20005504:	f8ad c010 	strh.w	ip, [sp, #16]
20005508:	9406      	str	r4, [sp, #24]
2000550a:	9403      	str	r4, [sp, #12]
2000550c:	f000 f8c6 	bl	2000569c <_svfprintf_r>
20005510:	9b01      	ldr	r3, [sp, #4]
20005512:	2200      	movs	r2, #0
20005514:	701a      	strb	r2, [r3, #0]
20005516:	b01c      	add	sp, #112	; 0x70
20005518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000551c:	b002      	add	sp, #8
2000551e:	4770      	bx	lr

20005520 <strlen>:
20005520:	f020 0103 	bic.w	r1, r0, #3
20005524:	f010 0003 	ands.w	r0, r0, #3
20005528:	f1c0 0000 	rsb	r0, r0, #0
2000552c:	f851 3b04 	ldr.w	r3, [r1], #4
20005530:	f100 0c04 	add.w	ip, r0, #4
20005534:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20005538:	f06f 0200 	mvn.w	r2, #0
2000553c:	bf1c      	itt	ne
2000553e:	fa22 f20c 	lsrne.w	r2, r2, ip
20005542:	4313      	orrne	r3, r2
20005544:	f04f 0c01 	mov.w	ip, #1
20005548:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
2000554c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20005550:	eba3 020c 	sub.w	r2, r3, ip
20005554:	ea22 0203 	bic.w	r2, r2, r3
20005558:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
2000555c:	bf04      	itt	eq
2000555e:	f851 3b04 	ldreq.w	r3, [r1], #4
20005562:	3004      	addeq	r0, #4
20005564:	d0f4      	beq.n	20005550 <strlen+0x30>
20005566:	f013 0fff 	tst.w	r3, #255	; 0xff
2000556a:	bf1f      	itttt	ne
2000556c:	3001      	addne	r0, #1
2000556e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20005572:	3001      	addne	r0, #1
20005574:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20005578:	bf18      	it	ne
2000557a:	3001      	addne	r0, #1
2000557c:	4770      	bx	lr
2000557e:	bf00      	nop

20005580 <__sprint_r>:
20005580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005584:	b085      	sub	sp, #20
20005586:	4692      	mov	sl, r2
20005588:	460c      	mov	r4, r1
2000558a:	9003      	str	r0, [sp, #12]
2000558c:	6890      	ldr	r0, [r2, #8]
2000558e:	6817      	ldr	r7, [r2, #0]
20005590:	2800      	cmp	r0, #0
20005592:	f000 8081 	beq.w	20005698 <__sprint_r+0x118>
20005596:	f04f 0900 	mov.w	r9, #0
2000559a:	680b      	ldr	r3, [r1, #0]
2000559c:	464d      	mov	r5, r9
2000559e:	2d00      	cmp	r5, #0
200055a0:	d054      	beq.n	2000564c <__sprint_r+0xcc>
200055a2:	68a6      	ldr	r6, [r4, #8]
200055a4:	42b5      	cmp	r5, r6
200055a6:	46b0      	mov	r8, r6
200055a8:	bf3e      	ittt	cc
200055aa:	4618      	movcc	r0, r3
200055ac:	462e      	movcc	r6, r5
200055ae:	46a8      	movcc	r8, r5
200055b0:	d33c      	bcc.n	2000562c <__sprint_r+0xac>
200055b2:	89a0      	ldrh	r0, [r4, #12]
200055b4:	f410 6f90 	tst.w	r0, #1152	; 0x480
200055b8:	bf08      	it	eq
200055ba:	4618      	moveq	r0, r3
200055bc:	d036      	beq.n	2000562c <__sprint_r+0xac>
200055be:	6962      	ldr	r2, [r4, #20]
200055c0:	6921      	ldr	r1, [r4, #16]
200055c2:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
200055c6:	1a5b      	subs	r3, r3, r1
200055c8:	f103 0c01 	add.w	ip, r3, #1
200055cc:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
200055d0:	44ac      	add	ip, r5
200055d2:	ea4f 0b6b 	mov.w	fp, fp, asr #1
200055d6:	45e3      	cmp	fp, ip
200055d8:	465a      	mov	r2, fp
200055da:	bf3c      	itt	cc
200055dc:	46e3      	movcc	fp, ip
200055de:	465a      	movcc	r2, fp
200055e0:	f410 6f80 	tst.w	r0, #1024	; 0x400
200055e4:	d037      	beq.n	20005656 <__sprint_r+0xd6>
200055e6:	4611      	mov	r1, r2
200055e8:	9803      	ldr	r0, [sp, #12]
200055ea:	9301      	str	r3, [sp, #4]
200055ec:	f7ff fa96 	bl	20004b1c <_malloc_r>
200055f0:	9b01      	ldr	r3, [sp, #4]
200055f2:	2800      	cmp	r0, #0
200055f4:	d03b      	beq.n	2000566e <__sprint_r+0xee>
200055f6:	461a      	mov	r2, r3
200055f8:	6921      	ldr	r1, [r4, #16]
200055fa:	9301      	str	r3, [sp, #4]
200055fc:	9002      	str	r0, [sp, #8]
200055fe:	f7ff fd5f 	bl	200050c0 <memcpy>
20005602:	89a2      	ldrh	r2, [r4, #12]
20005604:	9b01      	ldr	r3, [sp, #4]
20005606:	f8dd c008 	ldr.w	ip, [sp, #8]
2000560a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
2000560e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005612:	81a2      	strh	r2, [r4, #12]
20005614:	462e      	mov	r6, r5
20005616:	46a8      	mov	r8, r5
20005618:	ebc3 020b 	rsb	r2, r3, fp
2000561c:	eb0c 0003 	add.w	r0, ip, r3
20005620:	60a2      	str	r2, [r4, #8]
20005622:	f8c4 c010 	str.w	ip, [r4, #16]
20005626:	6020      	str	r0, [r4, #0]
20005628:	f8c4 b014 	str.w	fp, [r4, #20]
2000562c:	4642      	mov	r2, r8
2000562e:	4649      	mov	r1, r9
20005630:	f004 fd1a 	bl	2000a068 <memmove>
20005634:	68a2      	ldr	r2, [r4, #8]
20005636:	6823      	ldr	r3, [r4, #0]
20005638:	1b96      	subs	r6, r2, r6
2000563a:	60a6      	str	r6, [r4, #8]
2000563c:	f8da 2008 	ldr.w	r2, [sl, #8]
20005640:	4443      	add	r3, r8
20005642:	6023      	str	r3, [r4, #0]
20005644:	1b55      	subs	r5, r2, r5
20005646:	f8ca 5008 	str.w	r5, [sl, #8]
2000564a:	b1fd      	cbz	r5, 2000568c <__sprint_r+0x10c>
2000564c:	f8d7 9000 	ldr.w	r9, [r7]
20005650:	687d      	ldr	r5, [r7, #4]
20005652:	3708      	adds	r7, #8
20005654:	e7a3      	b.n	2000559e <__sprint_r+0x1e>
20005656:	9803      	ldr	r0, [sp, #12]
20005658:	9301      	str	r3, [sp, #4]
2000565a:	f005 faa9 	bl	2000abb0 <_realloc_r>
2000565e:	9b01      	ldr	r3, [sp, #4]
20005660:	4684      	mov	ip, r0
20005662:	2800      	cmp	r0, #0
20005664:	d1d6      	bne.n	20005614 <__sprint_r+0x94>
20005666:	9803      	ldr	r0, [sp, #12]
20005668:	6921      	ldr	r1, [r4, #16]
2000566a:	f004 f951 	bl	20009910 <_free_r>
2000566e:	9a03      	ldr	r2, [sp, #12]
20005670:	230c      	movs	r3, #12
20005672:	f04f 30ff 	mov.w	r0, #4294967295
20005676:	6013      	str	r3, [r2, #0]
20005678:	2300      	movs	r3, #0
2000567a:	89a2      	ldrh	r2, [r4, #12]
2000567c:	f8ca 3004 	str.w	r3, [sl, #4]
20005680:	f042 0240 	orr.w	r2, r2, #64	; 0x40
20005684:	f8ca 3008 	str.w	r3, [sl, #8]
20005688:	81a2      	strh	r2, [r4, #12]
2000568a:	e002      	b.n	20005692 <__sprint_r+0x112>
2000568c:	4628      	mov	r0, r5
2000568e:	f8ca 5004 	str.w	r5, [sl, #4]
20005692:	b005      	add	sp, #20
20005694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005698:	6050      	str	r0, [r2, #4]
2000569a:	e7fa      	b.n	20005692 <__sprint_r+0x112>

2000569c <_svfprintf_r>:
2000569c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200056a0:	b0c5      	sub	sp, #276	; 0x114
200056a2:	460e      	mov	r6, r1
200056a4:	469a      	mov	sl, r3
200056a6:	4615      	mov	r5, r2
200056a8:	9009      	str	r0, [sp, #36]	; 0x24
200056aa:	f004 fc01 	bl	20009eb0 <_localeconv_r>
200056ae:	89b3      	ldrh	r3, [r6, #12]
200056b0:	f013 0f80 	tst.w	r3, #128	; 0x80
200056b4:	6800      	ldr	r0, [r0, #0]
200056b6:	901b      	str	r0, [sp, #108]	; 0x6c
200056b8:	d003      	beq.n	200056c2 <_svfprintf_r+0x26>
200056ba:	6933      	ldr	r3, [r6, #16]
200056bc:	2b00      	cmp	r3, #0
200056be:	f001 808c 	beq.w	200067da <_svfprintf_r+0x113e>
200056c2:	f10d 0974 	add.w	r9, sp, #116	; 0x74
200056c6:	46b3      	mov	fp, r6
200056c8:	464c      	mov	r4, r9
200056ca:	2200      	movs	r2, #0
200056cc:	9210      	str	r2, [sp, #64]	; 0x40
200056ce:	2300      	movs	r3, #0
200056d0:	9218      	str	r2, [sp, #96]	; 0x60
200056d2:	9217      	str	r2, [sp, #92]	; 0x5c
200056d4:	921a      	str	r2, [sp, #104]	; 0x68
200056d6:	920d      	str	r2, [sp, #52]	; 0x34
200056d8:	aa2d      	add	r2, sp, #180	; 0xb4
200056da:	9319      	str	r3, [sp, #100]	; 0x64
200056dc:	3228      	adds	r2, #40	; 0x28
200056de:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
200056e2:	9216      	str	r2, [sp, #88]	; 0x58
200056e4:	9307      	str	r3, [sp, #28]
200056e6:	2300      	movs	r3, #0
200056e8:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
200056ec:	9338      	str	r3, [sp, #224]	; 0xe0
200056ee:	9339      	str	r3, [sp, #228]	; 0xe4
200056f0:	782b      	ldrb	r3, [r5, #0]
200056f2:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
200056f6:	bf18      	it	ne
200056f8:	2201      	movne	r2, #1
200056fa:	2b00      	cmp	r3, #0
200056fc:	bf0c      	ite	eq
200056fe:	2200      	moveq	r2, #0
20005700:	f002 0201 	andne.w	r2, r2, #1
20005704:	b302      	cbz	r2, 20005748 <_svfprintf_r+0xac>
20005706:	462e      	mov	r6, r5
20005708:	f816 3f01 	ldrb.w	r3, [r6, #1]!
2000570c:	1e1a      	subs	r2, r3, #0
2000570e:	bf18      	it	ne
20005710:	2201      	movne	r2, #1
20005712:	2b25      	cmp	r3, #37	; 0x25
20005714:	bf0c      	ite	eq
20005716:	2200      	moveq	r2, #0
20005718:	f002 0201 	andne.w	r2, r2, #1
2000571c:	2a00      	cmp	r2, #0
2000571e:	d1f3      	bne.n	20005708 <_svfprintf_r+0x6c>
20005720:	1b77      	subs	r7, r6, r5
20005722:	bf08      	it	eq
20005724:	4635      	moveq	r5, r6
20005726:	d00f      	beq.n	20005748 <_svfprintf_r+0xac>
20005728:	6067      	str	r7, [r4, #4]
2000572a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000572c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000572e:	3301      	adds	r3, #1
20005730:	6025      	str	r5, [r4, #0]
20005732:	19d2      	adds	r2, r2, r7
20005734:	2b07      	cmp	r3, #7
20005736:	9239      	str	r2, [sp, #228]	; 0xe4
20005738:	9338      	str	r3, [sp, #224]	; 0xe0
2000573a:	dc79      	bgt.n	20005830 <_svfprintf_r+0x194>
2000573c:	3408      	adds	r4, #8
2000573e:	980d      	ldr	r0, [sp, #52]	; 0x34
20005740:	4635      	mov	r5, r6
20005742:	19c0      	adds	r0, r0, r7
20005744:	900d      	str	r0, [sp, #52]	; 0x34
20005746:	7833      	ldrb	r3, [r6, #0]
20005748:	2b00      	cmp	r3, #0
2000574a:	f000 8737 	beq.w	200065bc <_svfprintf_r+0xf20>
2000574e:	2100      	movs	r1, #0
20005750:	f04f 0200 	mov.w	r2, #0
20005754:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20005758:	1c6b      	adds	r3, r5, #1
2000575a:	910c      	str	r1, [sp, #48]	; 0x30
2000575c:	f04f 38ff 	mov.w	r8, #4294967295
20005760:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005764:	468a      	mov	sl, r1
20005766:	786a      	ldrb	r2, [r5, #1]
20005768:	202b      	movs	r0, #43	; 0x2b
2000576a:	f04f 0c20 	mov.w	ip, #32
2000576e:	1c5d      	adds	r5, r3, #1
20005770:	f1a2 0320 	sub.w	r3, r2, #32
20005774:	2b58      	cmp	r3, #88	; 0x58
20005776:	f200 8219 	bhi.w	20005bac <_svfprintf_r+0x510>
2000577a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000577e:	0229      	.short	0x0229
20005780:	02170217 	.word	0x02170217
20005784:	02170235 	.word	0x02170235
20005788:	02170217 	.word	0x02170217
2000578c:	02170217 	.word	0x02170217
20005790:	023c0217 	.word	0x023c0217
20005794:	02170248 	.word	0x02170248
20005798:	02cf02c8 	.word	0x02cf02c8
2000579c:	02ef0217 	.word	0x02ef0217
200057a0:	02f602f6 	.word	0x02f602f6
200057a4:	02f602f6 	.word	0x02f602f6
200057a8:	02f602f6 	.word	0x02f602f6
200057ac:	02f602f6 	.word	0x02f602f6
200057b0:	021702f6 	.word	0x021702f6
200057b4:	02170217 	.word	0x02170217
200057b8:	02170217 	.word	0x02170217
200057bc:	02170217 	.word	0x02170217
200057c0:	02170217 	.word	0x02170217
200057c4:	024f0217 	.word	0x024f0217
200057c8:	02170288 	.word	0x02170288
200057cc:	02170288 	.word	0x02170288
200057d0:	02170217 	.word	0x02170217
200057d4:	02c10217 	.word	0x02c10217
200057d8:	02170217 	.word	0x02170217
200057dc:	021703ee 	.word	0x021703ee
200057e0:	02170217 	.word	0x02170217
200057e4:	02170217 	.word	0x02170217
200057e8:	02170393 	.word	0x02170393
200057ec:	03ad0217 	.word	0x03ad0217
200057f0:	02170217 	.word	0x02170217
200057f4:	02170217 	.word	0x02170217
200057f8:	02170217 	.word	0x02170217
200057fc:	02170217 	.word	0x02170217
20005800:	02170217 	.word	0x02170217
20005804:	03d803c7 	.word	0x03d803c7
20005808:	02880288 	.word	0x02880288
2000580c:	030b0288 	.word	0x030b0288
20005810:	021703d8 	.word	0x021703d8
20005814:	030f0217 	.word	0x030f0217
20005818:	03190217 	.word	0x03190217
2000581c:	033e0329 	.word	0x033e0329
20005820:	0217038c 	.word	0x0217038c
20005824:	02170359 	.word	0x02170359
20005828:	02170384 	.word	0x02170384
2000582c:	00ea0217 	.word	0x00ea0217
20005830:	9809      	ldr	r0, [sp, #36]	; 0x24
20005832:	4659      	mov	r1, fp
20005834:	aa37      	add	r2, sp, #220	; 0xdc
20005836:	f7ff fea3 	bl	20005580 <__sprint_r>
2000583a:	2800      	cmp	r0, #0
2000583c:	d17c      	bne.n	20005938 <_svfprintf_r+0x29c>
2000583e:	464c      	mov	r4, r9
20005840:	e77d      	b.n	2000573e <_svfprintf_r+0xa2>
20005842:	9918      	ldr	r1, [sp, #96]	; 0x60
20005844:	2901      	cmp	r1, #1
20005846:	f340 8452 	ble.w	200060ee <_svfprintf_r+0xa52>
2000584a:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000584c:	2301      	movs	r3, #1
2000584e:	6063      	str	r3, [r4, #4]
20005850:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005852:	6022      	str	r2, [r4, #0]
20005854:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005856:	3301      	adds	r3, #1
20005858:	9338      	str	r3, [sp, #224]	; 0xe0
2000585a:	3201      	adds	r2, #1
2000585c:	2b07      	cmp	r3, #7
2000585e:	9239      	str	r2, [sp, #228]	; 0xe4
20005860:	f300 8596 	bgt.w	20006390 <_svfprintf_r+0xcf4>
20005864:	3408      	adds	r4, #8
20005866:	2301      	movs	r3, #1
20005868:	6063      	str	r3, [r4, #4]
2000586a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000586c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000586e:	3301      	adds	r3, #1
20005870:	981b      	ldr	r0, [sp, #108]	; 0x6c
20005872:	3201      	adds	r2, #1
20005874:	2b07      	cmp	r3, #7
20005876:	9239      	str	r2, [sp, #228]	; 0xe4
20005878:	6020      	str	r0, [r4, #0]
2000587a:	9338      	str	r3, [sp, #224]	; 0xe0
2000587c:	f300 857d 	bgt.w	2000637a <_svfprintf_r+0xcde>
20005880:	3408      	adds	r4, #8
20005882:	9810      	ldr	r0, [sp, #64]	; 0x40
20005884:	2200      	movs	r2, #0
20005886:	2300      	movs	r3, #0
20005888:	9919      	ldr	r1, [sp, #100]	; 0x64
2000588a:	f005 ffd1 	bl	2000b830 <__aeabi_dcmpeq>
2000588e:	2800      	cmp	r0, #0
20005890:	f040 8503 	bne.w	2000629a <_svfprintf_r+0xbfe>
20005894:	9918      	ldr	r1, [sp, #96]	; 0x60
20005896:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005898:	1e4a      	subs	r2, r1, #1
2000589a:	6062      	str	r2, [r4, #4]
2000589c:	1c59      	adds	r1, r3, #1
2000589e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200058a0:	6021      	str	r1, [r4, #0]
200058a2:	9939      	ldr	r1, [sp, #228]	; 0xe4
200058a4:	3301      	adds	r3, #1
200058a6:	9338      	str	r3, [sp, #224]	; 0xe0
200058a8:	188a      	adds	r2, r1, r2
200058aa:	2b07      	cmp	r3, #7
200058ac:	9239      	str	r2, [sp, #228]	; 0xe4
200058ae:	f300 842f 	bgt.w	20006110 <_svfprintf_r+0xa74>
200058b2:	3408      	adds	r4, #8
200058b4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200058b6:	981a      	ldr	r0, [sp, #104]	; 0x68
200058b8:	6062      	str	r2, [r4, #4]
200058ba:	aa3e      	add	r2, sp, #248	; 0xf8
200058bc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200058be:	6022      	str	r2, [r4, #0]
200058c0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200058c2:	3301      	adds	r3, #1
200058c4:	9338      	str	r3, [sp, #224]	; 0xe0
200058c6:	1812      	adds	r2, r2, r0
200058c8:	2b07      	cmp	r3, #7
200058ca:	9239      	str	r2, [sp, #228]	; 0xe4
200058cc:	f300 814f 	bgt.w	20005b6e <_svfprintf_r+0x4d2>
200058d0:	f104 0308 	add.w	r3, r4, #8
200058d4:	f01a 0f04 	tst.w	sl, #4
200058d8:	f000 8156 	beq.w	20005b88 <_svfprintf_r+0x4ec>
200058dc:	990c      	ldr	r1, [sp, #48]	; 0x30
200058de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200058e0:	1a8e      	subs	r6, r1, r2
200058e2:	2e00      	cmp	r6, #0
200058e4:	f340 8150 	ble.w	20005b88 <_svfprintf_r+0x4ec>
200058e8:	2e10      	cmp	r6, #16
200058ea:	f24c 57b4 	movw	r7, #50612	; 0xc5b4
200058ee:	bfd8      	it	le
200058f0:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200058f4:	f340 83de 	ble.w	200060b4 <_svfprintf_r+0xa18>
200058f8:	2410      	movs	r4, #16
200058fa:	f2c2 0700 	movt	r7, #8192	; 0x2000
200058fe:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005902:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
20005906:	e003      	b.n	20005910 <_svfprintf_r+0x274>
20005908:	3e10      	subs	r6, #16
2000590a:	2e10      	cmp	r6, #16
2000590c:	f340 83d2 	ble.w	200060b4 <_svfprintf_r+0xa18>
20005910:	605c      	str	r4, [r3, #4]
20005912:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005914:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005916:	3201      	adds	r2, #1
20005918:	601f      	str	r7, [r3, #0]
2000591a:	3110      	adds	r1, #16
2000591c:	2a07      	cmp	r2, #7
2000591e:	9139      	str	r1, [sp, #228]	; 0xe4
20005920:	f103 0308 	add.w	r3, r3, #8
20005924:	9238      	str	r2, [sp, #224]	; 0xe0
20005926:	ddef      	ble.n	20005908 <_svfprintf_r+0x26c>
20005928:	4650      	mov	r0, sl
2000592a:	4659      	mov	r1, fp
2000592c:	4642      	mov	r2, r8
2000592e:	f7ff fe27 	bl	20005580 <__sprint_r>
20005932:	464b      	mov	r3, r9
20005934:	2800      	cmp	r0, #0
20005936:	d0e7      	beq.n	20005908 <_svfprintf_r+0x26c>
20005938:	465e      	mov	r6, fp
2000593a:	89b3      	ldrh	r3, [r6, #12]
2000593c:	980d      	ldr	r0, [sp, #52]	; 0x34
2000593e:	f013 0f40 	tst.w	r3, #64	; 0x40
20005942:	bf18      	it	ne
20005944:	f04f 30ff 	movne.w	r0, #4294967295
20005948:	900d      	str	r0, [sp, #52]	; 0x34
2000594a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000594c:	b045      	add	sp, #276	; 0x114
2000594e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005952:	f01a 0f20 	tst.w	sl, #32
20005956:	f24c 50f8 	movw	r0, #50680	; 0xc5f8
2000595a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000595e:	9214      	str	r2, [sp, #80]	; 0x50
20005960:	9017      	str	r0, [sp, #92]	; 0x5c
20005962:	f000 82c3 	beq.w	20005eec <_svfprintf_r+0x850>
20005966:	990a      	ldr	r1, [sp, #40]	; 0x28
20005968:	1dcb      	adds	r3, r1, #7
2000596a:	f023 0307 	bic.w	r3, r3, #7
2000596e:	f103 0208 	add.w	r2, r3, #8
20005972:	920a      	str	r2, [sp, #40]	; 0x28
20005974:	e9d3 6700 	ldrd	r6, r7, [r3]
20005978:	ea56 0107 	orrs.w	r1, r6, r7
2000597c:	bf0c      	ite	eq
2000597e:	2200      	moveq	r2, #0
20005980:	2201      	movne	r2, #1
20005982:	ea1a 0f02 	tst.w	sl, r2
20005986:	f040 84bc 	bne.w	20006302 <_svfprintf_r+0xc66>
2000598a:	2302      	movs	r3, #2
2000598c:	f04f 0100 	mov.w	r1, #0
20005990:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005994:	f1b8 0f00 	cmp.w	r8, #0
20005998:	bfa8      	it	ge
2000599a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000599e:	f1b8 0f00 	cmp.w	r8, #0
200059a2:	bf18      	it	ne
200059a4:	f042 0201 	orrne.w	r2, r2, #1
200059a8:	2a00      	cmp	r2, #0
200059aa:	f000 8160 	beq.w	20005c6e <_svfprintf_r+0x5d2>
200059ae:	2b01      	cmp	r3, #1
200059b0:	f000 8434 	beq.w	2000621c <_svfprintf_r+0xb80>
200059b4:	2b02      	cmp	r3, #2
200059b6:	f000 8417 	beq.w	200061e8 <_svfprintf_r+0xb4c>
200059ba:	9916      	ldr	r1, [sp, #88]	; 0x58
200059bc:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200059c0:	9111      	str	r1, [sp, #68]	; 0x44
200059c2:	ea4f 08d6 	mov.w	r8, r6, lsr #3
200059c6:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
200059ca:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
200059ce:	f006 0007 	and.w	r0, r6, #7
200059d2:	4667      	mov	r7, ip
200059d4:	4646      	mov	r6, r8
200059d6:	3030      	adds	r0, #48	; 0x30
200059d8:	ea56 0207 	orrs.w	r2, r6, r7
200059dc:	f801 0d01 	strb.w	r0, [r1, #-1]!
200059e0:	d1ef      	bne.n	200059c2 <_svfprintf_r+0x326>
200059e2:	f01a 0f01 	tst.w	sl, #1
200059e6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200059ea:	9111      	str	r1, [sp, #68]	; 0x44
200059ec:	f040 84db 	bne.w	200063a6 <_svfprintf_r+0xd0a>
200059f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
200059f2:	1a5b      	subs	r3, r3, r1
200059f4:	930e      	str	r3, [sp, #56]	; 0x38
200059f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200059f8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
200059fc:	4543      	cmp	r3, r8
200059fe:	bfb8      	it	lt
20005a00:	4643      	movlt	r3, r8
20005a02:	930b      	str	r3, [sp, #44]	; 0x2c
20005a04:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005a08:	b113      	cbz	r3, 20005a10 <_svfprintf_r+0x374>
20005a0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005a0c:	3101      	adds	r1, #1
20005a0e:	910b      	str	r1, [sp, #44]	; 0x2c
20005a10:	f01a 0202 	ands.w	r2, sl, #2
20005a14:	9213      	str	r2, [sp, #76]	; 0x4c
20005a16:	d002      	beq.n	20005a1e <_svfprintf_r+0x382>
20005a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005a1a:	3302      	adds	r3, #2
20005a1c:	930b      	str	r3, [sp, #44]	; 0x2c
20005a1e:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
20005a22:	9012      	str	r0, [sp, #72]	; 0x48
20005a24:	d138      	bne.n	20005a98 <_svfprintf_r+0x3fc>
20005a26:	990c      	ldr	r1, [sp, #48]	; 0x30
20005a28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005a2a:	1a8e      	subs	r6, r1, r2
20005a2c:	2e00      	cmp	r6, #0
20005a2e:	dd33      	ble.n	20005a98 <_svfprintf_r+0x3fc>
20005a30:	2e10      	cmp	r6, #16
20005a32:	f24c 57b4 	movw	r7, #50612	; 0xc5b4
20005a36:	bfd8      	it	le
20005a38:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005a3c:	dd20      	ble.n	20005a80 <_svfprintf_r+0x3e4>
20005a3e:	f04f 0810 	mov.w	r8, #16
20005a42:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005a46:	e002      	b.n	20005a4e <_svfprintf_r+0x3b2>
20005a48:	3e10      	subs	r6, #16
20005a4a:	2e10      	cmp	r6, #16
20005a4c:	dd18      	ble.n	20005a80 <_svfprintf_r+0x3e4>
20005a4e:	f8c4 8004 	str.w	r8, [r4, #4]
20005a52:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a54:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a56:	3301      	adds	r3, #1
20005a58:	6027      	str	r7, [r4, #0]
20005a5a:	3210      	adds	r2, #16
20005a5c:	2b07      	cmp	r3, #7
20005a5e:	9239      	str	r2, [sp, #228]	; 0xe4
20005a60:	f104 0408 	add.w	r4, r4, #8
20005a64:	9338      	str	r3, [sp, #224]	; 0xe0
20005a66:	ddef      	ble.n	20005a48 <_svfprintf_r+0x3ac>
20005a68:	9809      	ldr	r0, [sp, #36]	; 0x24
20005a6a:	4659      	mov	r1, fp
20005a6c:	aa37      	add	r2, sp, #220	; 0xdc
20005a6e:	464c      	mov	r4, r9
20005a70:	f7ff fd86 	bl	20005580 <__sprint_r>
20005a74:	2800      	cmp	r0, #0
20005a76:	f47f af5f 	bne.w	20005938 <_svfprintf_r+0x29c>
20005a7a:	3e10      	subs	r6, #16
20005a7c:	2e10      	cmp	r6, #16
20005a7e:	dce6      	bgt.n	20005a4e <_svfprintf_r+0x3b2>
20005a80:	6066      	str	r6, [r4, #4]
20005a82:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a84:	6027      	str	r7, [r4, #0]
20005a86:	1c5a      	adds	r2, r3, #1
20005a88:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005a8a:	9238      	str	r2, [sp, #224]	; 0xe0
20005a8c:	199b      	adds	r3, r3, r6
20005a8e:	2a07      	cmp	r2, #7
20005a90:	9339      	str	r3, [sp, #228]	; 0xe4
20005a92:	f300 83f7 	bgt.w	20006284 <_svfprintf_r+0xbe8>
20005a96:	3408      	adds	r4, #8
20005a98:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005a9c:	b173      	cbz	r3, 20005abc <_svfprintf_r+0x420>
20005a9e:	2301      	movs	r3, #1
20005aa0:	6063      	str	r3, [r4, #4]
20005aa2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005aa4:	aa43      	add	r2, sp, #268	; 0x10c
20005aa6:	3203      	adds	r2, #3
20005aa8:	6022      	str	r2, [r4, #0]
20005aaa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005aac:	3301      	adds	r3, #1
20005aae:	9338      	str	r3, [sp, #224]	; 0xe0
20005ab0:	3201      	adds	r2, #1
20005ab2:	2b07      	cmp	r3, #7
20005ab4:	9239      	str	r2, [sp, #228]	; 0xe4
20005ab6:	f300 8340 	bgt.w	2000613a <_svfprintf_r+0xa9e>
20005aba:	3408      	adds	r4, #8
20005abc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
20005abe:	b16b      	cbz	r3, 20005adc <_svfprintf_r+0x440>
20005ac0:	2302      	movs	r3, #2
20005ac2:	6063      	str	r3, [r4, #4]
20005ac4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005ac6:	aa43      	add	r2, sp, #268	; 0x10c
20005ac8:	6022      	str	r2, [r4, #0]
20005aca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005acc:	3301      	adds	r3, #1
20005ace:	9338      	str	r3, [sp, #224]	; 0xe0
20005ad0:	3202      	adds	r2, #2
20005ad2:	2b07      	cmp	r3, #7
20005ad4:	9239      	str	r2, [sp, #228]	; 0xe4
20005ad6:	f300 833a 	bgt.w	2000614e <_svfprintf_r+0xab2>
20005ada:	3408      	adds	r4, #8
20005adc:	9812      	ldr	r0, [sp, #72]	; 0x48
20005ade:	2880      	cmp	r0, #128	; 0x80
20005ae0:	f000 82b2 	beq.w	20006048 <_svfprintf_r+0x9ac>
20005ae4:	9815      	ldr	r0, [sp, #84]	; 0x54
20005ae6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20005ae8:	1ac6      	subs	r6, r0, r3
20005aea:	2e00      	cmp	r6, #0
20005aec:	dd2e      	ble.n	20005b4c <_svfprintf_r+0x4b0>
20005aee:	2e10      	cmp	r6, #16
20005af0:	4fa7      	ldr	r7, [pc, #668]	; (20005d90 <_svfprintf_r+0x6f4>)
20005af2:	bfc8      	it	gt
20005af4:	f04f 0810 	movgt.w	r8, #16
20005af8:	dc03      	bgt.n	20005b02 <_svfprintf_r+0x466>
20005afa:	e01b      	b.n	20005b34 <_svfprintf_r+0x498>
20005afc:	3e10      	subs	r6, #16
20005afe:	2e10      	cmp	r6, #16
20005b00:	dd18      	ble.n	20005b34 <_svfprintf_r+0x498>
20005b02:	f8c4 8004 	str.w	r8, [r4, #4]
20005b06:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b08:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005b0a:	3301      	adds	r3, #1
20005b0c:	6027      	str	r7, [r4, #0]
20005b0e:	3210      	adds	r2, #16
20005b10:	2b07      	cmp	r3, #7
20005b12:	9239      	str	r2, [sp, #228]	; 0xe4
20005b14:	f104 0408 	add.w	r4, r4, #8
20005b18:	9338      	str	r3, [sp, #224]	; 0xe0
20005b1a:	ddef      	ble.n	20005afc <_svfprintf_r+0x460>
20005b1c:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b1e:	4659      	mov	r1, fp
20005b20:	aa37      	add	r2, sp, #220	; 0xdc
20005b22:	464c      	mov	r4, r9
20005b24:	f7ff fd2c 	bl	20005580 <__sprint_r>
20005b28:	2800      	cmp	r0, #0
20005b2a:	f47f af05 	bne.w	20005938 <_svfprintf_r+0x29c>
20005b2e:	3e10      	subs	r6, #16
20005b30:	2e10      	cmp	r6, #16
20005b32:	dce6      	bgt.n	20005b02 <_svfprintf_r+0x466>
20005b34:	6066      	str	r6, [r4, #4]
20005b36:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b38:	6027      	str	r7, [r4, #0]
20005b3a:	1c5a      	adds	r2, r3, #1
20005b3c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005b3e:	9238      	str	r2, [sp, #224]	; 0xe0
20005b40:	199b      	adds	r3, r3, r6
20005b42:	2a07      	cmp	r2, #7
20005b44:	9339      	str	r3, [sp, #228]	; 0xe4
20005b46:	f300 82ee 	bgt.w	20006126 <_svfprintf_r+0xa8a>
20005b4a:	3408      	adds	r4, #8
20005b4c:	f41a 7f80 	tst.w	sl, #256	; 0x100
20005b50:	f040 8219 	bne.w	20005f86 <_svfprintf_r+0x8ea>
20005b54:	990e      	ldr	r1, [sp, #56]	; 0x38
20005b56:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005b58:	6061      	str	r1, [r4, #4]
20005b5a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b5c:	6022      	str	r2, [r4, #0]
20005b5e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005b60:	3301      	adds	r3, #1
20005b62:	9338      	str	r3, [sp, #224]	; 0xe0
20005b64:	1852      	adds	r2, r2, r1
20005b66:	2b07      	cmp	r3, #7
20005b68:	9239      	str	r2, [sp, #228]	; 0xe4
20005b6a:	f77f aeb1 	ble.w	200058d0 <_svfprintf_r+0x234>
20005b6e:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b70:	4659      	mov	r1, fp
20005b72:	aa37      	add	r2, sp, #220	; 0xdc
20005b74:	f7ff fd04 	bl	20005580 <__sprint_r>
20005b78:	2800      	cmp	r0, #0
20005b7a:	f47f aedd 	bne.w	20005938 <_svfprintf_r+0x29c>
20005b7e:	f01a 0f04 	tst.w	sl, #4
20005b82:	464b      	mov	r3, r9
20005b84:	f47f aeaa 	bne.w	200058dc <_svfprintf_r+0x240>
20005b88:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005b8a:	980d      	ldr	r0, [sp, #52]	; 0x34
20005b8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005b8e:	990c      	ldr	r1, [sp, #48]	; 0x30
20005b90:	428a      	cmp	r2, r1
20005b92:	bfac      	ite	ge
20005b94:	1880      	addge	r0, r0, r2
20005b96:	1840      	addlt	r0, r0, r1
20005b98:	900d      	str	r0, [sp, #52]	; 0x34
20005b9a:	2b00      	cmp	r3, #0
20005b9c:	f040 829e 	bne.w	200060dc <_svfprintf_r+0xa40>
20005ba0:	2300      	movs	r3, #0
20005ba2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20005ba6:	9338      	str	r3, [sp, #224]	; 0xe0
20005ba8:	464c      	mov	r4, r9
20005baa:	e5a1      	b.n	200056f0 <_svfprintf_r+0x54>
20005bac:	9214      	str	r2, [sp, #80]	; 0x50
20005bae:	2a00      	cmp	r2, #0
20005bb0:	f000 8504 	beq.w	200065bc <_svfprintf_r+0xf20>
20005bb4:	2001      	movs	r0, #1
20005bb6:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
20005bba:	f04f 0100 	mov.w	r1, #0
20005bbe:	aa2d      	add	r2, sp, #180	; 0xb4
20005bc0:	900b      	str	r0, [sp, #44]	; 0x2c
20005bc2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005bc6:	9211      	str	r2, [sp, #68]	; 0x44
20005bc8:	900e      	str	r0, [sp, #56]	; 0x38
20005bca:	2100      	movs	r1, #0
20005bcc:	9115      	str	r1, [sp, #84]	; 0x54
20005bce:	e71f      	b.n	20005a10 <_svfprintf_r+0x374>
20005bd0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005bd4:	2b00      	cmp	r3, #0
20005bd6:	f040 840c 	bne.w	200063f2 <_svfprintf_r+0xd56>
20005bda:	990a      	ldr	r1, [sp, #40]	; 0x28
20005bdc:	462b      	mov	r3, r5
20005bde:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
20005be2:	782a      	ldrb	r2, [r5, #0]
20005be4:	910a      	str	r1, [sp, #40]	; 0x28
20005be6:	e5c2      	b.n	2000576e <_svfprintf_r+0xd2>
20005be8:	990a      	ldr	r1, [sp, #40]	; 0x28
20005bea:	f04a 0a01 	orr.w	sl, sl, #1
20005bee:	782a      	ldrb	r2, [r5, #0]
20005bf0:	462b      	mov	r3, r5
20005bf2:	910a      	str	r1, [sp, #40]	; 0x28
20005bf4:	e5bb      	b.n	2000576e <_svfprintf_r+0xd2>
20005bf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005bfa:	681b      	ldr	r3, [r3, #0]
20005bfc:	1d11      	adds	r1, r2, #4
20005bfe:	2b00      	cmp	r3, #0
20005c00:	930c      	str	r3, [sp, #48]	; 0x30
20005c02:	f2c0 85b2 	blt.w	2000676a <_svfprintf_r+0x10ce>
20005c06:	782a      	ldrb	r2, [r5, #0]
20005c08:	462b      	mov	r3, r5
20005c0a:	910a      	str	r1, [sp, #40]	; 0x28
20005c0c:	e5af      	b.n	2000576e <_svfprintf_r+0xd2>
20005c0e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c10:	462b      	mov	r3, r5
20005c12:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
20005c16:	782a      	ldrb	r2, [r5, #0]
20005c18:	910a      	str	r1, [sp, #40]	; 0x28
20005c1a:	e5a8      	b.n	2000576e <_svfprintf_r+0xd2>
20005c1c:	f04a 0a10 	orr.w	sl, sl, #16
20005c20:	9214      	str	r2, [sp, #80]	; 0x50
20005c22:	f01a 0f20 	tst.w	sl, #32
20005c26:	f000 8187 	beq.w	20005f38 <_svfprintf_r+0x89c>
20005c2a:	980a      	ldr	r0, [sp, #40]	; 0x28
20005c2c:	1dc3      	adds	r3, r0, #7
20005c2e:	f023 0307 	bic.w	r3, r3, #7
20005c32:	f103 0108 	add.w	r1, r3, #8
20005c36:	910a      	str	r1, [sp, #40]	; 0x28
20005c38:	e9d3 6700 	ldrd	r6, r7, [r3]
20005c3c:	2e00      	cmp	r6, #0
20005c3e:	f177 0000 	sbcs.w	r0, r7, #0
20005c42:	f2c0 8376 	blt.w	20006332 <_svfprintf_r+0xc96>
20005c46:	ea56 0107 	orrs.w	r1, r6, r7
20005c4a:	f04f 0301 	mov.w	r3, #1
20005c4e:	bf0c      	ite	eq
20005c50:	2200      	moveq	r2, #0
20005c52:	2201      	movne	r2, #1
20005c54:	f1b8 0f00 	cmp.w	r8, #0
20005c58:	bfa8      	it	ge
20005c5a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005c5e:	f1b8 0f00 	cmp.w	r8, #0
20005c62:	bf18      	it	ne
20005c64:	f042 0201 	orrne.w	r2, r2, #1
20005c68:	2a00      	cmp	r2, #0
20005c6a:	f47f aea0 	bne.w	200059ae <_svfprintf_r+0x312>
20005c6e:	2b00      	cmp	r3, #0
20005c70:	f040 81e5 	bne.w	2000603e <_svfprintf_r+0x9a2>
20005c74:	f01a 0f01 	tst.w	sl, #1
20005c78:	f000 81e1 	beq.w	2000603e <_svfprintf_r+0x9a2>
20005c7c:	2330      	movs	r3, #48	; 0x30
20005c7e:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
20005c82:	ab2d      	add	r3, sp, #180	; 0xb4
20005c84:	2001      	movs	r0, #1
20005c86:	3327      	adds	r3, #39	; 0x27
20005c88:	900e      	str	r0, [sp, #56]	; 0x38
20005c8a:	9311      	str	r3, [sp, #68]	; 0x44
20005c8c:	e6b3      	b.n	200059f6 <_svfprintf_r+0x35a>
20005c8e:	f01a 0f08 	tst.w	sl, #8
20005c92:	9214      	str	r2, [sp, #80]	; 0x50
20005c94:	f000 83bf 	beq.w	20006416 <_svfprintf_r+0xd7a>
20005c98:	980a      	ldr	r0, [sp, #40]	; 0x28
20005c9a:	1dc3      	adds	r3, r0, #7
20005c9c:	f023 0307 	bic.w	r3, r3, #7
20005ca0:	f103 0108 	add.w	r1, r3, #8
20005ca4:	910a      	str	r1, [sp, #40]	; 0x28
20005ca6:	685e      	ldr	r6, [r3, #4]
20005ca8:	681f      	ldr	r7, [r3, #0]
20005caa:	9619      	str	r6, [sp, #100]	; 0x64
20005cac:	9710      	str	r7, [sp, #64]	; 0x40
20005cae:	4638      	mov	r0, r7
20005cb0:	4631      	mov	r1, r6
20005cb2:	f005 f957 	bl	2000af64 <__isinfd>
20005cb6:	4603      	mov	r3, r0
20005cb8:	2800      	cmp	r0, #0
20005cba:	f000 8493 	beq.w	200065e4 <_svfprintf_r+0xf48>
20005cbe:	4638      	mov	r0, r7
20005cc0:	2200      	movs	r2, #0
20005cc2:	2300      	movs	r3, #0
20005cc4:	4631      	mov	r1, r6
20005cc6:	f005 fdbd 	bl	2000b844 <__aeabi_dcmplt>
20005cca:	2800      	cmp	r0, #0
20005ccc:	f040 8415 	bne.w	200064fa <_svfprintf_r+0xe5e>
20005cd0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005cd4:	2003      	movs	r0, #3
20005cd6:	f24c 52ec 	movw	r2, #50668	; 0xc5ec
20005cda:	f24c 51e8 	movw	r1, #50664	; 0xc5e8
20005cde:	900b      	str	r0, [sp, #44]	; 0x2c
20005ce0:	9814      	ldr	r0, [sp, #80]	; 0x50
20005ce2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005ce6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005cea:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20005cee:	2847      	cmp	r0, #71	; 0x47
20005cf0:	bfd8      	it	le
20005cf2:	460a      	movle	r2, r1
20005cf4:	2103      	movs	r1, #3
20005cf6:	9211      	str	r2, [sp, #68]	; 0x44
20005cf8:	2200      	movs	r2, #0
20005cfa:	910e      	str	r1, [sp, #56]	; 0x38
20005cfc:	9215      	str	r2, [sp, #84]	; 0x54
20005cfe:	e683      	b.n	20005a08 <_svfprintf_r+0x36c>
20005d00:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d02:	f04a 0a08 	orr.w	sl, sl, #8
20005d06:	782a      	ldrb	r2, [r5, #0]
20005d08:	462b      	mov	r3, r5
20005d0a:	910a      	str	r1, [sp, #40]	; 0x28
20005d0c:	e52f      	b.n	2000576e <_svfprintf_r+0xd2>
20005d0e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d10:	782a      	ldrb	r2, [r5, #0]
20005d12:	f04a 0a04 	orr.w	sl, sl, #4
20005d16:	462b      	mov	r3, r5
20005d18:	910a      	str	r1, [sp, #40]	; 0x28
20005d1a:	e528      	b.n	2000576e <_svfprintf_r+0xd2>
20005d1c:	462b      	mov	r3, r5
20005d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
20005d22:	2a2a      	cmp	r2, #42	; 0x2a
20005d24:	f000 86cf 	beq.w	20006ac6 <_svfprintf_r+0x142a>
20005d28:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005d2c:	2909      	cmp	r1, #9
20005d2e:	bf88      	it	hi
20005d30:	f04f 0800 	movhi.w	r8, #0
20005d34:	d810      	bhi.n	20005d58 <_svfprintf_r+0x6bc>
20005d36:	3502      	adds	r5, #2
20005d38:	f04f 0800 	mov.w	r8, #0
20005d3c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005d40:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005d44:	462b      	mov	r3, r5
20005d46:	3501      	adds	r5, #1
20005d48:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005d4c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005d50:	2909      	cmp	r1, #9
20005d52:	d9f3      	bls.n	20005d3c <_svfprintf_r+0x6a0>
20005d54:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005d58:	461d      	mov	r5, r3
20005d5a:	e509      	b.n	20005770 <_svfprintf_r+0xd4>
20005d5c:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d5e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
20005d62:	782a      	ldrb	r2, [r5, #0]
20005d64:	462b      	mov	r3, r5
20005d66:	910a      	str	r1, [sp, #40]	; 0x28
20005d68:	e501      	b.n	2000576e <_svfprintf_r+0xd2>
20005d6a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005d6e:	2600      	movs	r6, #0
20005d70:	462b      	mov	r3, r5
20005d72:	eb06 0686 	add.w	r6, r6, r6, lsl #2
20005d76:	f813 2b01 	ldrb.w	r2, [r3], #1
20005d7a:	eb01 0646 	add.w	r6, r1, r6, lsl #1
20005d7e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005d82:	461d      	mov	r5, r3
20005d84:	2909      	cmp	r1, #9
20005d86:	d9f3      	bls.n	20005d70 <_svfprintf_r+0x6d4>
20005d88:	960c      	str	r6, [sp, #48]	; 0x30
20005d8a:	461d      	mov	r5, r3
20005d8c:	e4f0      	b.n	20005770 <_svfprintf_r+0xd4>
20005d8e:	bf00      	nop
20005d90:	2000c5c4 	.word	0x2000c5c4
20005d94:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20005d98:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d9a:	e734      	b.n	20005c06 <_svfprintf_r+0x56a>
20005d9c:	782a      	ldrb	r2, [r5, #0]
20005d9e:	2a6c      	cmp	r2, #108	; 0x6c
20005da0:	f000 8418 	beq.w	200065d4 <_svfprintf_r+0xf38>
20005da4:	990a      	ldr	r1, [sp, #40]	; 0x28
20005da6:	f04a 0a10 	orr.w	sl, sl, #16
20005daa:	462b      	mov	r3, r5
20005dac:	910a      	str	r1, [sp, #40]	; 0x28
20005dae:	e4de      	b.n	2000576e <_svfprintf_r+0xd2>
20005db0:	f01a 0f20 	tst.w	sl, #32
20005db4:	f000 8323 	beq.w	200063fe <_svfprintf_r+0xd62>
20005db8:	990a      	ldr	r1, [sp, #40]	; 0x28
20005dba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20005dbc:	680b      	ldr	r3, [r1, #0]
20005dbe:	4610      	mov	r0, r2
20005dc0:	ea4f 71e0 	mov.w	r1, r0, asr #31
20005dc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005dc6:	e9c3 0100 	strd	r0, r1, [r3]
20005dca:	f102 0a04 	add.w	sl, r2, #4
20005dce:	e48f      	b.n	200056f0 <_svfprintf_r+0x54>
20005dd0:	f01a 0320 	ands.w	r3, sl, #32
20005dd4:	9214      	str	r2, [sp, #80]	; 0x50
20005dd6:	f000 80c7 	beq.w	20005f68 <_svfprintf_r+0x8cc>
20005dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005ddc:	1dda      	adds	r2, r3, #7
20005dde:	2300      	movs	r3, #0
20005de0:	f022 0207 	bic.w	r2, r2, #7
20005de4:	f102 0008 	add.w	r0, r2, #8
20005de8:	900a      	str	r0, [sp, #40]	; 0x28
20005dea:	e9d2 6700 	ldrd	r6, r7, [r2]
20005dee:	ea56 0107 	orrs.w	r1, r6, r7
20005df2:	bf0c      	ite	eq
20005df4:	2200      	moveq	r2, #0
20005df6:	2201      	movne	r2, #1
20005df8:	e5c8      	b.n	2000598c <_svfprintf_r+0x2f0>
20005dfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005dfc:	f24c 50f8 	movw	r0, #50680	; 0xc5f8
20005e00:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e02:	2378      	movs	r3, #120	; 0x78
20005e04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005e08:	9314      	str	r3, [sp, #80]	; 0x50
20005e0a:	6816      	ldr	r6, [r2, #0]
20005e0c:	3104      	adds	r1, #4
20005e0e:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
20005e12:	f04a 0a02 	orr.w	sl, sl, #2
20005e16:	2330      	movs	r3, #48	; 0x30
20005e18:	1e32      	subs	r2, r6, #0
20005e1a:	bf18      	it	ne
20005e1c:	2201      	movne	r2, #1
20005e1e:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
20005e22:	4636      	mov	r6, r6
20005e24:	f04f 0700 	mov.w	r7, #0
20005e28:	9017      	str	r0, [sp, #92]	; 0x5c
20005e2a:	2302      	movs	r3, #2
20005e2c:	910a      	str	r1, [sp, #40]	; 0x28
20005e2e:	e5ad      	b.n	2000598c <_svfprintf_r+0x2f0>
20005e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e32:	9214      	str	r2, [sp, #80]	; 0x50
20005e34:	f04f 0200 	mov.w	r2, #0
20005e38:	1d18      	adds	r0, r3, #4
20005e3a:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005e3e:	681b      	ldr	r3, [r3, #0]
20005e40:	900a      	str	r0, [sp, #40]	; 0x28
20005e42:	9311      	str	r3, [sp, #68]	; 0x44
20005e44:	2b00      	cmp	r3, #0
20005e46:	f000 854d 	beq.w	200068e4 <_svfprintf_r+0x1248>
20005e4a:	f1b8 0f00 	cmp.w	r8, #0
20005e4e:	9811      	ldr	r0, [sp, #68]	; 0x44
20005e50:	f2c0 852a 	blt.w	200068a8 <_svfprintf_r+0x120c>
20005e54:	2100      	movs	r1, #0
20005e56:	4642      	mov	r2, r8
20005e58:	f004 f8cc 	bl	20009ff4 <memchr>
20005e5c:	4603      	mov	r3, r0
20005e5e:	2800      	cmp	r0, #0
20005e60:	f000 856e 	beq.w	20006940 <_svfprintf_r+0x12a4>
20005e64:	9811      	ldr	r0, [sp, #68]	; 0x44
20005e66:	1a1b      	subs	r3, r3, r0
20005e68:	930e      	str	r3, [sp, #56]	; 0x38
20005e6a:	4543      	cmp	r3, r8
20005e6c:	f340 8482 	ble.w	20006774 <_svfprintf_r+0x10d8>
20005e70:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20005e74:	2100      	movs	r1, #0
20005e76:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20005e7a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005e7e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005e82:	9115      	str	r1, [sp, #84]	; 0x54
20005e84:	e5c0      	b.n	20005a08 <_svfprintf_r+0x36c>
20005e86:	f01a 0f20 	tst.w	sl, #32
20005e8a:	9214      	str	r2, [sp, #80]	; 0x50
20005e8c:	d010      	beq.n	20005eb0 <_svfprintf_r+0x814>
20005e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e90:	1dda      	adds	r2, r3, #7
20005e92:	2301      	movs	r3, #1
20005e94:	e7a4      	b.n	20005de0 <_svfprintf_r+0x744>
20005e96:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e98:	f04a 0a20 	orr.w	sl, sl, #32
20005e9c:	782a      	ldrb	r2, [r5, #0]
20005e9e:	462b      	mov	r3, r5
20005ea0:	910a      	str	r1, [sp, #40]	; 0x28
20005ea2:	e464      	b.n	2000576e <_svfprintf_r+0xd2>
20005ea4:	f04a 0a10 	orr.w	sl, sl, #16
20005ea8:	9214      	str	r2, [sp, #80]	; 0x50
20005eaa:	f01a 0f20 	tst.w	sl, #32
20005eae:	d1ee      	bne.n	20005e8e <_svfprintf_r+0x7f2>
20005eb0:	f01a 0f10 	tst.w	sl, #16
20005eb4:	f040 8254 	bne.w	20006360 <_svfprintf_r+0xcc4>
20005eb8:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005ebc:	f000 8250 	beq.w	20006360 <_svfprintf_r+0xcc4>
20005ec0:	980a      	ldr	r0, [sp, #40]	; 0x28
20005ec2:	2301      	movs	r3, #1
20005ec4:	1d01      	adds	r1, r0, #4
20005ec6:	910a      	str	r1, [sp, #40]	; 0x28
20005ec8:	8806      	ldrh	r6, [r0, #0]
20005eca:	1e32      	subs	r2, r6, #0
20005ecc:	bf18      	it	ne
20005ece:	2201      	movne	r2, #1
20005ed0:	4636      	mov	r6, r6
20005ed2:	f04f 0700 	mov.w	r7, #0
20005ed6:	e559      	b.n	2000598c <_svfprintf_r+0x2f0>
20005ed8:	f01a 0f20 	tst.w	sl, #32
20005edc:	9214      	str	r2, [sp, #80]	; 0x50
20005ede:	f24c 52d4 	movw	r2, #50644	; 0xc5d4
20005ee2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005ee6:	9217      	str	r2, [sp, #92]	; 0x5c
20005ee8:	f47f ad3d 	bne.w	20005966 <_svfprintf_r+0x2ca>
20005eec:	f01a 0f10 	tst.w	sl, #16
20005ef0:	f040 822d 	bne.w	2000634e <_svfprintf_r+0xcb2>
20005ef4:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005ef8:	f000 8229 	beq.w	2000634e <_svfprintf_r+0xcb2>
20005efc:	990a      	ldr	r1, [sp, #40]	; 0x28
20005efe:	1d0a      	adds	r2, r1, #4
20005f00:	920a      	str	r2, [sp, #40]	; 0x28
20005f02:	880e      	ldrh	r6, [r1, #0]
20005f04:	4636      	mov	r6, r6
20005f06:	f04f 0700 	mov.w	r7, #0
20005f0a:	e535      	b.n	20005978 <_svfprintf_r+0x2dc>
20005f0c:	9214      	str	r2, [sp, #80]	; 0x50
20005f0e:	2001      	movs	r0, #1
20005f10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005f12:	f04f 0100 	mov.w	r1, #0
20005f16:	900b      	str	r0, [sp, #44]	; 0x2c
20005f18:	900e      	str	r0, [sp, #56]	; 0x38
20005f1a:	6813      	ldr	r3, [r2, #0]
20005f1c:	3204      	adds	r2, #4
20005f1e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005f22:	920a      	str	r2, [sp, #40]	; 0x28
20005f24:	aa2d      	add	r2, sp, #180	; 0xb4
20005f26:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20005f2a:	9211      	str	r2, [sp, #68]	; 0x44
20005f2c:	e64d      	b.n	20005bca <_svfprintf_r+0x52e>
20005f2e:	f01a 0f20 	tst.w	sl, #32
20005f32:	9214      	str	r2, [sp, #80]	; 0x50
20005f34:	f47f ae79 	bne.w	20005c2a <_svfprintf_r+0x58e>
20005f38:	f01a 0f10 	tst.w	sl, #16
20005f3c:	f040 81ed 	bne.w	2000631a <_svfprintf_r+0xc7e>
20005f40:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005f44:	f000 81e9 	beq.w	2000631a <_svfprintf_r+0xc7e>
20005f48:	980a      	ldr	r0, [sp, #40]	; 0x28
20005f4a:	1d01      	adds	r1, r0, #4
20005f4c:	910a      	str	r1, [sp, #40]	; 0x28
20005f4e:	f9b0 6000 	ldrsh.w	r6, [r0]
20005f52:	4636      	mov	r6, r6
20005f54:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005f58:	e670      	b.n	20005c3c <_svfprintf_r+0x5a0>
20005f5a:	f04a 0a10 	orr.w	sl, sl, #16
20005f5e:	9214      	str	r2, [sp, #80]	; 0x50
20005f60:	f01a 0320 	ands.w	r3, sl, #32
20005f64:	f47f af39 	bne.w	20005dda <_svfprintf_r+0x73e>
20005f68:	f01a 0210 	ands.w	r2, sl, #16
20005f6c:	f000 825f 	beq.w	2000642e <_svfprintf_r+0xd92>
20005f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005f72:	1d10      	adds	r0, r2, #4
20005f74:	900a      	str	r0, [sp, #40]	; 0x28
20005f76:	6816      	ldr	r6, [r2, #0]
20005f78:	1e32      	subs	r2, r6, #0
20005f7a:	bf18      	it	ne
20005f7c:	2201      	movne	r2, #1
20005f7e:	4636      	mov	r6, r6
20005f80:	f04f 0700 	mov.w	r7, #0
20005f84:	e502      	b.n	2000598c <_svfprintf_r+0x2f0>
20005f86:	9b14      	ldr	r3, [sp, #80]	; 0x50
20005f88:	2b65      	cmp	r3, #101	; 0x65
20005f8a:	f77f ac5a 	ble.w	20005842 <_svfprintf_r+0x1a6>
20005f8e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f90:	2200      	movs	r2, #0
20005f92:	2300      	movs	r3, #0
20005f94:	9919      	ldr	r1, [sp, #100]	; 0x64
20005f96:	f005 fc4b 	bl	2000b830 <__aeabi_dcmpeq>
20005f9a:	2800      	cmp	r0, #0
20005f9c:	f000 80e1 	beq.w	20006162 <_svfprintf_r+0xac6>
20005fa0:	2301      	movs	r3, #1
20005fa2:	6063      	str	r3, [r4, #4]
20005fa4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005fa6:	f24c 6314 	movw	r3, #50708	; 0xc614
20005faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fae:	6023      	str	r3, [r4, #0]
20005fb0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005fb2:	3201      	adds	r2, #1
20005fb4:	9238      	str	r2, [sp, #224]	; 0xe0
20005fb6:	3301      	adds	r3, #1
20005fb8:	2a07      	cmp	r2, #7
20005fba:	9339      	str	r3, [sp, #228]	; 0xe4
20005fbc:	bfd8      	it	le
20005fbe:	f104 0308 	addle.w	r3, r4, #8
20005fc2:	f300 829f 	bgt.w	20006504 <_svfprintf_r+0xe68>
20005fc6:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005fc8:	9818      	ldr	r0, [sp, #96]	; 0x60
20005fca:	4282      	cmp	r2, r0
20005fcc:	db03      	blt.n	20005fd6 <_svfprintf_r+0x93a>
20005fce:	f01a 0f01 	tst.w	sl, #1
20005fd2:	f43f ac7f 	beq.w	200058d4 <_svfprintf_r+0x238>
20005fd6:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005fd8:	2201      	movs	r2, #1
20005fda:	605a      	str	r2, [r3, #4]
20005fdc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005fde:	6019      	str	r1, [r3, #0]
20005fe0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005fe2:	3201      	adds	r2, #1
20005fe4:	9238      	str	r2, [sp, #224]	; 0xe0
20005fe6:	3101      	adds	r1, #1
20005fe8:	2a07      	cmp	r2, #7
20005fea:	9139      	str	r1, [sp, #228]	; 0xe4
20005fec:	f300 83eb 	bgt.w	200067c6 <_svfprintf_r+0x112a>
20005ff0:	3308      	adds	r3, #8
20005ff2:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005ff4:	1e56      	subs	r6, r2, #1
20005ff6:	2e00      	cmp	r6, #0
20005ff8:	f77f ac6c 	ble.w	200058d4 <_svfprintf_r+0x238>
20005ffc:	2e10      	cmp	r6, #16
20005ffe:	4fa0      	ldr	r7, [pc, #640]	; (20006280 <_svfprintf_r+0xbe4>)
20006000:	f340 81e9 	ble.w	200063d6 <_svfprintf_r+0xd3a>
20006004:	2410      	movs	r4, #16
20006006:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
2000600a:	e003      	b.n	20006014 <_svfprintf_r+0x978>
2000600c:	3e10      	subs	r6, #16
2000600e:	2e10      	cmp	r6, #16
20006010:	f340 81e1 	ble.w	200063d6 <_svfprintf_r+0xd3a>
20006014:	605c      	str	r4, [r3, #4]
20006016:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006018:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000601a:	3201      	adds	r2, #1
2000601c:	601f      	str	r7, [r3, #0]
2000601e:	3110      	adds	r1, #16
20006020:	2a07      	cmp	r2, #7
20006022:	9139      	str	r1, [sp, #228]	; 0xe4
20006024:	f103 0308 	add.w	r3, r3, #8
20006028:	9238      	str	r2, [sp, #224]	; 0xe0
2000602a:	ddef      	ble.n	2000600c <_svfprintf_r+0x970>
2000602c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000602e:	4659      	mov	r1, fp
20006030:	4642      	mov	r2, r8
20006032:	f7ff faa5 	bl	20005580 <__sprint_r>
20006036:	464b      	mov	r3, r9
20006038:	2800      	cmp	r0, #0
2000603a:	d0e7      	beq.n	2000600c <_svfprintf_r+0x970>
2000603c:	e47c      	b.n	20005938 <_svfprintf_r+0x29c>
2000603e:	9916      	ldr	r1, [sp, #88]	; 0x58
20006040:	2200      	movs	r2, #0
20006042:	920e      	str	r2, [sp, #56]	; 0x38
20006044:	9111      	str	r1, [sp, #68]	; 0x44
20006046:	e4d6      	b.n	200059f6 <_svfprintf_r+0x35a>
20006048:	990c      	ldr	r1, [sp, #48]	; 0x30
2000604a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000604c:	1a8e      	subs	r6, r1, r2
2000604e:	2e00      	cmp	r6, #0
20006050:	f77f ad48 	ble.w	20005ae4 <_svfprintf_r+0x448>
20006054:	2e10      	cmp	r6, #16
20006056:	4f8a      	ldr	r7, [pc, #552]	; (20006280 <_svfprintf_r+0xbe4>)
20006058:	bfc8      	it	gt
2000605a:	f04f 0810 	movgt.w	r8, #16
2000605e:	dc03      	bgt.n	20006068 <_svfprintf_r+0x9cc>
20006060:	e01b      	b.n	2000609a <_svfprintf_r+0x9fe>
20006062:	3e10      	subs	r6, #16
20006064:	2e10      	cmp	r6, #16
20006066:	dd18      	ble.n	2000609a <_svfprintf_r+0x9fe>
20006068:	f8c4 8004 	str.w	r8, [r4, #4]
2000606c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000606e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006070:	3301      	adds	r3, #1
20006072:	6027      	str	r7, [r4, #0]
20006074:	3210      	adds	r2, #16
20006076:	2b07      	cmp	r3, #7
20006078:	9239      	str	r2, [sp, #228]	; 0xe4
2000607a:	f104 0408 	add.w	r4, r4, #8
2000607e:	9338      	str	r3, [sp, #224]	; 0xe0
20006080:	ddef      	ble.n	20006062 <_svfprintf_r+0x9c6>
20006082:	9809      	ldr	r0, [sp, #36]	; 0x24
20006084:	4659      	mov	r1, fp
20006086:	aa37      	add	r2, sp, #220	; 0xdc
20006088:	464c      	mov	r4, r9
2000608a:	f7ff fa79 	bl	20005580 <__sprint_r>
2000608e:	2800      	cmp	r0, #0
20006090:	f47f ac52 	bne.w	20005938 <_svfprintf_r+0x29c>
20006094:	3e10      	subs	r6, #16
20006096:	2e10      	cmp	r6, #16
20006098:	dce6      	bgt.n	20006068 <_svfprintf_r+0x9cc>
2000609a:	6066      	str	r6, [r4, #4]
2000609c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000609e:	6027      	str	r7, [r4, #0]
200060a0:	1c5a      	adds	r2, r3, #1
200060a2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200060a4:	9238      	str	r2, [sp, #224]	; 0xe0
200060a6:	199b      	adds	r3, r3, r6
200060a8:	2a07      	cmp	r2, #7
200060aa:	9339      	str	r3, [sp, #228]	; 0xe4
200060ac:	f300 8188 	bgt.w	200063c0 <_svfprintf_r+0xd24>
200060b0:	3408      	adds	r4, #8
200060b2:	e517      	b.n	20005ae4 <_svfprintf_r+0x448>
200060b4:	605e      	str	r6, [r3, #4]
200060b6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200060b8:	601f      	str	r7, [r3, #0]
200060ba:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200060bc:	3201      	adds	r2, #1
200060be:	9238      	str	r2, [sp, #224]	; 0xe0
200060c0:	18f3      	adds	r3, r6, r3
200060c2:	2a07      	cmp	r2, #7
200060c4:	9339      	str	r3, [sp, #228]	; 0xe4
200060c6:	f77f ad60 	ble.w	20005b8a <_svfprintf_r+0x4ee>
200060ca:	9809      	ldr	r0, [sp, #36]	; 0x24
200060cc:	4659      	mov	r1, fp
200060ce:	aa37      	add	r2, sp, #220	; 0xdc
200060d0:	f7ff fa56 	bl	20005580 <__sprint_r>
200060d4:	2800      	cmp	r0, #0
200060d6:	f43f ad57 	beq.w	20005b88 <_svfprintf_r+0x4ec>
200060da:	e42d      	b.n	20005938 <_svfprintf_r+0x29c>
200060dc:	9809      	ldr	r0, [sp, #36]	; 0x24
200060de:	4659      	mov	r1, fp
200060e0:	aa37      	add	r2, sp, #220	; 0xdc
200060e2:	f7ff fa4d 	bl	20005580 <__sprint_r>
200060e6:	2800      	cmp	r0, #0
200060e8:	f43f ad5a 	beq.w	20005ba0 <_svfprintf_r+0x504>
200060ec:	e424      	b.n	20005938 <_svfprintf_r+0x29c>
200060ee:	f01a 0f01 	tst.w	sl, #1
200060f2:	f47f abaa 	bne.w	2000584a <_svfprintf_r+0x1ae>
200060f6:	2301      	movs	r3, #1
200060f8:	6063      	str	r3, [r4, #4]
200060fa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200060fc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200060fe:	3301      	adds	r3, #1
20006100:	9911      	ldr	r1, [sp, #68]	; 0x44
20006102:	3201      	adds	r2, #1
20006104:	2b07      	cmp	r3, #7
20006106:	9239      	str	r2, [sp, #228]	; 0xe4
20006108:	6021      	str	r1, [r4, #0]
2000610a:	9338      	str	r3, [sp, #224]	; 0xe0
2000610c:	f77f abd1 	ble.w	200058b2 <_svfprintf_r+0x216>
20006110:	9809      	ldr	r0, [sp, #36]	; 0x24
20006112:	4659      	mov	r1, fp
20006114:	aa37      	add	r2, sp, #220	; 0xdc
20006116:	f7ff fa33 	bl	20005580 <__sprint_r>
2000611a:	2800      	cmp	r0, #0
2000611c:	f47f ac0c 	bne.w	20005938 <_svfprintf_r+0x29c>
20006120:	464c      	mov	r4, r9
20006122:	f7ff bbc7 	b.w	200058b4 <_svfprintf_r+0x218>
20006126:	9809      	ldr	r0, [sp, #36]	; 0x24
20006128:	4659      	mov	r1, fp
2000612a:	aa37      	add	r2, sp, #220	; 0xdc
2000612c:	f7ff fa28 	bl	20005580 <__sprint_r>
20006130:	2800      	cmp	r0, #0
20006132:	f47f ac01 	bne.w	20005938 <_svfprintf_r+0x29c>
20006136:	464c      	mov	r4, r9
20006138:	e508      	b.n	20005b4c <_svfprintf_r+0x4b0>
2000613a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000613c:	4659      	mov	r1, fp
2000613e:	aa37      	add	r2, sp, #220	; 0xdc
20006140:	f7ff fa1e 	bl	20005580 <__sprint_r>
20006144:	2800      	cmp	r0, #0
20006146:	f47f abf7 	bne.w	20005938 <_svfprintf_r+0x29c>
2000614a:	464c      	mov	r4, r9
2000614c:	e4b6      	b.n	20005abc <_svfprintf_r+0x420>
2000614e:	9809      	ldr	r0, [sp, #36]	; 0x24
20006150:	4659      	mov	r1, fp
20006152:	aa37      	add	r2, sp, #220	; 0xdc
20006154:	f7ff fa14 	bl	20005580 <__sprint_r>
20006158:	2800      	cmp	r0, #0
2000615a:	f47f abed 	bne.w	20005938 <_svfprintf_r+0x29c>
2000615e:	464c      	mov	r4, r9
20006160:	e4bc      	b.n	20005adc <_svfprintf_r+0x440>
20006162:	9b42      	ldr	r3, [sp, #264]	; 0x108
20006164:	2b00      	cmp	r3, #0
20006166:	f340 81d9 	ble.w	2000651c <_svfprintf_r+0xe80>
2000616a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000616c:	428b      	cmp	r3, r1
2000616e:	f2c0 816f 	blt.w	20006450 <_svfprintf_r+0xdb4>
20006172:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006174:	6061      	str	r1, [r4, #4]
20006176:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006178:	6022      	str	r2, [r4, #0]
2000617a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000617c:	3301      	adds	r3, #1
2000617e:	9338      	str	r3, [sp, #224]	; 0xe0
20006180:	1852      	adds	r2, r2, r1
20006182:	2b07      	cmp	r3, #7
20006184:	9239      	str	r2, [sp, #228]	; 0xe4
20006186:	bfd8      	it	le
20006188:	f104 0308 	addle.w	r3, r4, #8
2000618c:	f300 83ba 	bgt.w	20006904 <_svfprintf_r+0x1268>
20006190:	9c42      	ldr	r4, [sp, #264]	; 0x108
20006192:	9818      	ldr	r0, [sp, #96]	; 0x60
20006194:	1a24      	subs	r4, r4, r0
20006196:	2c00      	cmp	r4, #0
20006198:	f340 819b 	ble.w	200064d2 <_svfprintf_r+0xe36>
2000619c:	2c10      	cmp	r4, #16
2000619e:	4f38      	ldr	r7, [pc, #224]	; (20006280 <_svfprintf_r+0xbe4>)
200061a0:	f340 818b 	ble.w	200064ba <_svfprintf_r+0xe1e>
200061a4:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
200061a8:	2610      	movs	r6, #16
200061aa:	46aa      	mov	sl, r5
200061ac:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200061b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
200061b2:	e003      	b.n	200061bc <_svfprintf_r+0xb20>
200061b4:	3c10      	subs	r4, #16
200061b6:	2c10      	cmp	r4, #16
200061b8:	f340 817c 	ble.w	200064b4 <_svfprintf_r+0xe18>
200061bc:	605e      	str	r6, [r3, #4]
200061be:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200061c0:	9939      	ldr	r1, [sp, #228]	; 0xe4
200061c2:	3201      	adds	r2, #1
200061c4:	601f      	str	r7, [r3, #0]
200061c6:	3110      	adds	r1, #16
200061c8:	2a07      	cmp	r2, #7
200061ca:	9139      	str	r1, [sp, #228]	; 0xe4
200061cc:	f103 0308 	add.w	r3, r3, #8
200061d0:	9238      	str	r2, [sp, #224]	; 0xe0
200061d2:	ddef      	ble.n	200061b4 <_svfprintf_r+0xb18>
200061d4:	4628      	mov	r0, r5
200061d6:	4659      	mov	r1, fp
200061d8:	4642      	mov	r2, r8
200061da:	f7ff f9d1 	bl	20005580 <__sprint_r>
200061de:	464b      	mov	r3, r9
200061e0:	2800      	cmp	r0, #0
200061e2:	d0e7      	beq.n	200061b4 <_svfprintf_r+0xb18>
200061e4:	f7ff bba8 	b.w	20005938 <_svfprintf_r+0x29c>
200061e8:	9816      	ldr	r0, [sp, #88]	; 0x58
200061ea:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
200061ee:	4603      	mov	r3, r0
200061f0:	9011      	str	r0, [sp, #68]	; 0x44
200061f2:	0931      	lsrs	r1, r6, #4
200061f4:	f006 020f 	and.w	r2, r6, #15
200061f8:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
200061fc:	0938      	lsrs	r0, r7, #4
200061fe:	f81c 2002 	ldrb.w	r2, [ip, r2]
20006202:	460e      	mov	r6, r1
20006204:	4607      	mov	r7, r0
20006206:	ea56 0107 	orrs.w	r1, r6, r7
2000620a:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000620e:	d1f0      	bne.n	200061f2 <_svfprintf_r+0xb56>
20006210:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006212:	9311      	str	r3, [sp, #68]	; 0x44
20006214:	1ad2      	subs	r2, r2, r3
20006216:	920e      	str	r2, [sp, #56]	; 0x38
20006218:	f7ff bbed 	b.w	200059f6 <_svfprintf_r+0x35a>
2000621c:	2300      	movs	r3, #0
2000621e:	2209      	movs	r2, #9
20006220:	42b2      	cmp	r2, r6
20006222:	eb73 0007 	sbcs.w	r0, r3, r7
20006226:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006228:	bf3e      	ittt	cc
2000622a:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
2000622e:	46a0      	movcc	r8, r4
20006230:	461c      	movcc	r4, r3
20006232:	d21a      	bcs.n	2000626a <_svfprintf_r+0xbce>
20006234:	4630      	mov	r0, r6
20006236:	4639      	mov	r1, r7
20006238:	220a      	movs	r2, #10
2000623a:	2300      	movs	r3, #0
2000623c:	f005 fb52 	bl	2000b8e4 <__aeabi_uldivmod>
20006240:	4630      	mov	r0, r6
20006242:	4639      	mov	r1, r7
20006244:	2300      	movs	r3, #0
20006246:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000624a:	220a      	movs	r2, #10
2000624c:	f804 cd01 	strb.w	ip, [r4, #-1]!
20006250:	f005 fb48 	bl	2000b8e4 <__aeabi_uldivmod>
20006254:	4606      	mov	r6, r0
20006256:	460f      	mov	r7, r1
20006258:	2009      	movs	r0, #9
2000625a:	2100      	movs	r1, #0
2000625c:	42b0      	cmp	r0, r6
2000625e:	41b9      	sbcs	r1, r7
20006260:	d3e8      	bcc.n	20006234 <_svfprintf_r+0xb98>
20006262:	4623      	mov	r3, r4
20006264:	4644      	mov	r4, r8
20006266:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
2000626a:	1e5a      	subs	r2, r3, #1
2000626c:	3630      	adds	r6, #48	; 0x30
2000626e:	9211      	str	r2, [sp, #68]	; 0x44
20006270:	f803 6c01 	strb.w	r6, [r3, #-1]
20006274:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006276:	1a9b      	subs	r3, r3, r2
20006278:	930e      	str	r3, [sp, #56]	; 0x38
2000627a:	f7ff bbbc 	b.w	200059f6 <_svfprintf_r+0x35a>
2000627e:	bf00      	nop
20006280:	2000c5c4 	.word	0x2000c5c4
20006284:	9809      	ldr	r0, [sp, #36]	; 0x24
20006286:	4659      	mov	r1, fp
20006288:	aa37      	add	r2, sp, #220	; 0xdc
2000628a:	f7ff f979 	bl	20005580 <__sprint_r>
2000628e:	2800      	cmp	r0, #0
20006290:	f47f ab52 	bne.w	20005938 <_svfprintf_r+0x29c>
20006294:	464c      	mov	r4, r9
20006296:	f7ff bbff 	b.w	20005a98 <_svfprintf_r+0x3fc>
2000629a:	9818      	ldr	r0, [sp, #96]	; 0x60
2000629c:	1e46      	subs	r6, r0, #1
2000629e:	2e00      	cmp	r6, #0
200062a0:	f77f ab08 	ble.w	200058b4 <_svfprintf_r+0x218>
200062a4:	2e10      	cmp	r6, #16
200062a6:	4f9c      	ldr	r7, [pc, #624]	; (20006518 <_svfprintf_r+0xe7c>)
200062a8:	bfc8      	it	gt
200062aa:	f04f 0810 	movgt.w	r8, #16
200062ae:	dc03      	bgt.n	200062b8 <_svfprintf_r+0xc1c>
200062b0:	e01b      	b.n	200062ea <_svfprintf_r+0xc4e>
200062b2:	3e10      	subs	r6, #16
200062b4:	2e10      	cmp	r6, #16
200062b6:	dd18      	ble.n	200062ea <_svfprintf_r+0xc4e>
200062b8:	f8c4 8004 	str.w	r8, [r4, #4]
200062bc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200062be:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200062c0:	3301      	adds	r3, #1
200062c2:	6027      	str	r7, [r4, #0]
200062c4:	3210      	adds	r2, #16
200062c6:	2b07      	cmp	r3, #7
200062c8:	9239      	str	r2, [sp, #228]	; 0xe4
200062ca:	f104 0408 	add.w	r4, r4, #8
200062ce:	9338      	str	r3, [sp, #224]	; 0xe0
200062d0:	ddef      	ble.n	200062b2 <_svfprintf_r+0xc16>
200062d2:	9809      	ldr	r0, [sp, #36]	; 0x24
200062d4:	4659      	mov	r1, fp
200062d6:	aa37      	add	r2, sp, #220	; 0xdc
200062d8:	464c      	mov	r4, r9
200062da:	f7ff f951 	bl	20005580 <__sprint_r>
200062de:	2800      	cmp	r0, #0
200062e0:	f47f ab2a 	bne.w	20005938 <_svfprintf_r+0x29c>
200062e4:	3e10      	subs	r6, #16
200062e6:	2e10      	cmp	r6, #16
200062e8:	dce6      	bgt.n	200062b8 <_svfprintf_r+0xc1c>
200062ea:	6066      	str	r6, [r4, #4]
200062ec:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200062ee:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200062f0:	3301      	adds	r3, #1
200062f2:	6027      	str	r7, [r4, #0]
200062f4:	1992      	adds	r2, r2, r6
200062f6:	2b07      	cmp	r3, #7
200062f8:	9239      	str	r2, [sp, #228]	; 0xe4
200062fa:	9338      	str	r3, [sp, #224]	; 0xe0
200062fc:	f77f aad9 	ble.w	200058b2 <_svfprintf_r+0x216>
20006300:	e706      	b.n	20006110 <_svfprintf_r+0xa74>
20006302:	9814      	ldr	r0, [sp, #80]	; 0x50
20006304:	2130      	movs	r1, #48	; 0x30
20006306:	f04a 0a02 	orr.w	sl, sl, #2
2000630a:	2201      	movs	r2, #1
2000630c:	2302      	movs	r3, #2
2000630e:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20006312:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20006316:	f7ff bb39 	b.w	2000598c <_svfprintf_r+0x2f0>
2000631a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000631c:	1d13      	adds	r3, r2, #4
2000631e:	6816      	ldr	r6, [r2, #0]
20006320:	930a      	str	r3, [sp, #40]	; 0x28
20006322:	4636      	mov	r6, r6
20006324:	ea4f 77e6 	mov.w	r7, r6, asr #31
20006328:	2e00      	cmp	r6, #0
2000632a:	f177 0000 	sbcs.w	r0, r7, #0
2000632e:	f6bf ac8a 	bge.w	20005c46 <_svfprintf_r+0x5aa>
20006332:	4276      	negs	r6, r6
20006334:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20006338:	232d      	movs	r3, #45	; 0x2d
2000633a:	ea56 0207 	orrs.w	r2, r6, r7
2000633e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006342:	bf0c      	ite	eq
20006344:	2200      	moveq	r2, #0
20006346:	2201      	movne	r2, #1
20006348:	2301      	movs	r3, #1
2000634a:	f7ff bb23 	b.w	20005994 <_svfprintf_r+0x2f8>
2000634e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006350:	1d18      	adds	r0, r3, #4
20006352:	681e      	ldr	r6, [r3, #0]
20006354:	900a      	str	r0, [sp, #40]	; 0x28
20006356:	4636      	mov	r6, r6
20006358:	f04f 0700 	mov.w	r7, #0
2000635c:	f7ff bb0c 	b.w	20005978 <_svfprintf_r+0x2dc>
20006360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006362:	1d13      	adds	r3, r2, #4
20006364:	6816      	ldr	r6, [r2, #0]
20006366:	930a      	str	r3, [sp, #40]	; 0x28
20006368:	2301      	movs	r3, #1
2000636a:	1e32      	subs	r2, r6, #0
2000636c:	bf18      	it	ne
2000636e:	2201      	movne	r2, #1
20006370:	4636      	mov	r6, r6
20006372:	f04f 0700 	mov.w	r7, #0
20006376:	f7ff bb09 	b.w	2000598c <_svfprintf_r+0x2f0>
2000637a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000637c:	4659      	mov	r1, fp
2000637e:	aa37      	add	r2, sp, #220	; 0xdc
20006380:	f7ff f8fe 	bl	20005580 <__sprint_r>
20006384:	2800      	cmp	r0, #0
20006386:	f47f aad7 	bne.w	20005938 <_svfprintf_r+0x29c>
2000638a:	464c      	mov	r4, r9
2000638c:	f7ff ba79 	b.w	20005882 <_svfprintf_r+0x1e6>
20006390:	9809      	ldr	r0, [sp, #36]	; 0x24
20006392:	4659      	mov	r1, fp
20006394:	aa37      	add	r2, sp, #220	; 0xdc
20006396:	f7ff f8f3 	bl	20005580 <__sprint_r>
2000639a:	2800      	cmp	r0, #0
2000639c:	f47f aacc 	bne.w	20005938 <_svfprintf_r+0x29c>
200063a0:	464c      	mov	r4, r9
200063a2:	f7ff ba60 	b.w	20005866 <_svfprintf_r+0x1ca>
200063a6:	2830      	cmp	r0, #48	; 0x30
200063a8:	f000 8296 	beq.w	200068d8 <_svfprintf_r+0x123c>
200063ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
200063ae:	2330      	movs	r3, #48	; 0x30
200063b0:	f802 3d01 	strb.w	r3, [r2, #-1]!
200063b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
200063b6:	9211      	str	r2, [sp, #68]	; 0x44
200063b8:	1a9b      	subs	r3, r3, r2
200063ba:	930e      	str	r3, [sp, #56]	; 0x38
200063bc:	f7ff bb1b 	b.w	200059f6 <_svfprintf_r+0x35a>
200063c0:	9809      	ldr	r0, [sp, #36]	; 0x24
200063c2:	4659      	mov	r1, fp
200063c4:	aa37      	add	r2, sp, #220	; 0xdc
200063c6:	f7ff f8db 	bl	20005580 <__sprint_r>
200063ca:	2800      	cmp	r0, #0
200063cc:	f47f aab4 	bne.w	20005938 <_svfprintf_r+0x29c>
200063d0:	464c      	mov	r4, r9
200063d2:	f7ff bb87 	b.w	20005ae4 <_svfprintf_r+0x448>
200063d6:	605e      	str	r6, [r3, #4]
200063d8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200063da:	9939      	ldr	r1, [sp, #228]	; 0xe4
200063dc:	3201      	adds	r2, #1
200063de:	601f      	str	r7, [r3, #0]
200063e0:	1989      	adds	r1, r1, r6
200063e2:	2a07      	cmp	r2, #7
200063e4:	9139      	str	r1, [sp, #228]	; 0xe4
200063e6:	9238      	str	r2, [sp, #224]	; 0xe0
200063e8:	f73f abc1 	bgt.w	20005b6e <_svfprintf_r+0x4d2>
200063ec:	3308      	adds	r3, #8
200063ee:	f7ff ba71 	b.w	200058d4 <_svfprintf_r+0x238>
200063f2:	990a      	ldr	r1, [sp, #40]	; 0x28
200063f4:	462b      	mov	r3, r5
200063f6:	782a      	ldrb	r2, [r5, #0]
200063f8:	910a      	str	r1, [sp, #40]	; 0x28
200063fa:	f7ff b9b8 	b.w	2000576e <_svfprintf_r+0xd2>
200063fe:	f01a 0f10 	tst.w	sl, #16
20006402:	f000 81cd 	beq.w	200067a0 <_svfprintf_r+0x1104>
20006406:	980a      	ldr	r0, [sp, #40]	; 0x28
20006408:	990d      	ldr	r1, [sp, #52]	; 0x34
2000640a:	f100 0a04 	add.w	sl, r0, #4
2000640e:	6803      	ldr	r3, [r0, #0]
20006410:	6019      	str	r1, [r3, #0]
20006412:	f7ff b96d 	b.w	200056f0 <_svfprintf_r+0x54>
20006416:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006418:	1dd3      	adds	r3, r2, #7
2000641a:	f023 0307 	bic.w	r3, r3, #7
2000641e:	f103 0008 	add.w	r0, r3, #8
20006422:	900a      	str	r0, [sp, #40]	; 0x28
20006424:	685e      	ldr	r6, [r3, #4]
20006426:	681f      	ldr	r7, [r3, #0]
20006428:	9619      	str	r6, [sp, #100]	; 0x64
2000642a:	9710      	str	r7, [sp, #64]	; 0x40
2000642c:	e43f      	b.n	20005cae <_svfprintf_r+0x612>
2000642e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
20006432:	f000 81a9 	beq.w	20006788 <_svfprintf_r+0x10ec>
20006436:	990a      	ldr	r1, [sp, #40]	; 0x28
20006438:	4613      	mov	r3, r2
2000643a:	1d0a      	adds	r2, r1, #4
2000643c:	920a      	str	r2, [sp, #40]	; 0x28
2000643e:	880e      	ldrh	r6, [r1, #0]
20006440:	1e32      	subs	r2, r6, #0
20006442:	bf18      	it	ne
20006444:	2201      	movne	r2, #1
20006446:	4636      	mov	r6, r6
20006448:	f04f 0700 	mov.w	r7, #0
2000644c:	f7ff ba9e 	b.w	2000598c <_svfprintf_r+0x2f0>
20006450:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006452:	6063      	str	r3, [r4, #4]
20006454:	9938      	ldr	r1, [sp, #224]	; 0xe0
20006456:	6022      	str	r2, [r4, #0]
20006458:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000645a:	3101      	adds	r1, #1
2000645c:	9138      	str	r1, [sp, #224]	; 0xe0
2000645e:	18d3      	adds	r3, r2, r3
20006460:	2907      	cmp	r1, #7
20006462:	9339      	str	r3, [sp, #228]	; 0xe4
20006464:	f300 8262 	bgt.w	2000692c <_svfprintf_r+0x1290>
20006468:	3408      	adds	r4, #8
2000646a:	2301      	movs	r3, #1
2000646c:	9e42      	ldr	r6, [sp, #264]	; 0x108
2000646e:	6063      	str	r3, [r4, #4]
20006470:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006472:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006474:	3301      	adds	r3, #1
20006476:	981b      	ldr	r0, [sp, #108]	; 0x6c
20006478:	3201      	adds	r2, #1
2000647a:	2b07      	cmp	r3, #7
2000647c:	9338      	str	r3, [sp, #224]	; 0xe0
2000647e:	bfd8      	it	le
20006480:	f104 0308 	addle.w	r3, r4, #8
20006484:	6020      	str	r0, [r4, #0]
20006486:	9239      	str	r2, [sp, #228]	; 0xe4
20006488:	f300 8246 	bgt.w	20006918 <_svfprintf_r+0x127c>
2000648c:	9a42      	ldr	r2, [sp, #264]	; 0x108
2000648e:	9911      	ldr	r1, [sp, #68]	; 0x44
20006490:	9818      	ldr	r0, [sp, #96]	; 0x60
20006492:	198e      	adds	r6, r1, r6
20006494:	601e      	str	r6, [r3, #0]
20006496:	1a81      	subs	r1, r0, r2
20006498:	6059      	str	r1, [r3, #4]
2000649a:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000649c:	1a8a      	subs	r2, r1, r2
2000649e:	9938      	ldr	r1, [sp, #224]	; 0xe0
200064a0:	1812      	adds	r2, r2, r0
200064a2:	9239      	str	r2, [sp, #228]	; 0xe4
200064a4:	3101      	adds	r1, #1
200064a6:	9138      	str	r1, [sp, #224]	; 0xe0
200064a8:	2907      	cmp	r1, #7
200064aa:	f73f ab60 	bgt.w	20005b6e <_svfprintf_r+0x4d2>
200064ae:	3308      	adds	r3, #8
200064b0:	f7ff ba10 	b.w	200058d4 <_svfprintf_r+0x238>
200064b4:	4655      	mov	r5, sl
200064b6:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
200064ba:	605c      	str	r4, [r3, #4]
200064bc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200064be:	9939      	ldr	r1, [sp, #228]	; 0xe4
200064c0:	3201      	adds	r2, #1
200064c2:	601f      	str	r7, [r3, #0]
200064c4:	1909      	adds	r1, r1, r4
200064c6:	2a07      	cmp	r2, #7
200064c8:	9139      	str	r1, [sp, #228]	; 0xe4
200064ca:	9238      	str	r2, [sp, #224]	; 0xe0
200064cc:	f300 827f 	bgt.w	200069ce <_svfprintf_r+0x1332>
200064d0:	3308      	adds	r3, #8
200064d2:	f01a 0f01 	tst.w	sl, #1
200064d6:	f43f a9fd 	beq.w	200058d4 <_svfprintf_r+0x238>
200064da:	991b      	ldr	r1, [sp, #108]	; 0x6c
200064dc:	2201      	movs	r2, #1
200064de:	605a      	str	r2, [r3, #4]
200064e0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200064e2:	6019      	str	r1, [r3, #0]
200064e4:	9939      	ldr	r1, [sp, #228]	; 0xe4
200064e6:	3201      	adds	r2, #1
200064e8:	9238      	str	r2, [sp, #224]	; 0xe0
200064ea:	3101      	adds	r1, #1
200064ec:	2a07      	cmp	r2, #7
200064ee:	9139      	str	r1, [sp, #228]	; 0xe4
200064f0:	f73f ab3d 	bgt.w	20005b6e <_svfprintf_r+0x4d2>
200064f4:	3308      	adds	r3, #8
200064f6:	f7ff b9ed 	b.w	200058d4 <_svfprintf_r+0x238>
200064fa:	232d      	movs	r3, #45	; 0x2d
200064fc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006500:	f7ff bbe8 	b.w	20005cd4 <_svfprintf_r+0x638>
20006504:	9809      	ldr	r0, [sp, #36]	; 0x24
20006506:	4659      	mov	r1, fp
20006508:	aa37      	add	r2, sp, #220	; 0xdc
2000650a:	f7ff f839 	bl	20005580 <__sprint_r>
2000650e:	2800      	cmp	r0, #0
20006510:	f47f aa12 	bne.w	20005938 <_svfprintf_r+0x29c>
20006514:	464b      	mov	r3, r9
20006516:	e556      	b.n	20005fc6 <_svfprintf_r+0x92a>
20006518:	2000c5c4 	.word	0x2000c5c4
2000651c:	2301      	movs	r3, #1
2000651e:	6063      	str	r3, [r4, #4]
20006520:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006522:	f24c 6314 	movw	r3, #50708	; 0xc614
20006526:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000652a:	6023      	str	r3, [r4, #0]
2000652c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000652e:	3201      	adds	r2, #1
20006530:	9238      	str	r2, [sp, #224]	; 0xe0
20006532:	3301      	adds	r3, #1
20006534:	2a07      	cmp	r2, #7
20006536:	9339      	str	r3, [sp, #228]	; 0xe4
20006538:	bfd8      	it	le
2000653a:	f104 0308 	addle.w	r3, r4, #8
2000653e:	f300 8173 	bgt.w	20006828 <_svfprintf_r+0x118c>
20006542:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006544:	b92a      	cbnz	r2, 20006552 <_svfprintf_r+0xeb6>
20006546:	9818      	ldr	r0, [sp, #96]	; 0x60
20006548:	b918      	cbnz	r0, 20006552 <_svfprintf_r+0xeb6>
2000654a:	f01a 0f01 	tst.w	sl, #1
2000654e:	f43f a9c1 	beq.w	200058d4 <_svfprintf_r+0x238>
20006552:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006554:	2201      	movs	r2, #1
20006556:	605a      	str	r2, [r3, #4]
20006558:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000655a:	6019      	str	r1, [r3, #0]
2000655c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000655e:	3201      	adds	r2, #1
20006560:	9238      	str	r2, [sp, #224]	; 0xe0
20006562:	3101      	adds	r1, #1
20006564:	2a07      	cmp	r2, #7
20006566:	9139      	str	r1, [sp, #228]	; 0xe4
20006568:	f300 8168 	bgt.w	2000683c <_svfprintf_r+0x11a0>
2000656c:	3308      	adds	r3, #8
2000656e:	9c42      	ldr	r4, [sp, #264]	; 0x108
20006570:	4264      	negs	r4, r4
20006572:	2c00      	cmp	r4, #0
20006574:	f340 8187 	ble.w	20006886 <_svfprintf_r+0x11ea>
20006578:	2c10      	cmp	r4, #16
2000657a:	4f9e      	ldr	r7, [pc, #632]	; (200067f4 <_svfprintf_r+0x1158>)
2000657c:	f340 81a0 	ble.w	200068c0 <_svfprintf_r+0x1224>
20006580:	2610      	movs	r6, #16
20006582:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20006586:	e003      	b.n	20006590 <_svfprintf_r+0xef4>
20006588:	3c10      	subs	r4, #16
2000658a:	2c10      	cmp	r4, #16
2000658c:	f340 8198 	ble.w	200068c0 <_svfprintf_r+0x1224>
20006590:	605e      	str	r6, [r3, #4]
20006592:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006594:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006596:	3201      	adds	r2, #1
20006598:	601f      	str	r7, [r3, #0]
2000659a:	3110      	adds	r1, #16
2000659c:	2a07      	cmp	r2, #7
2000659e:	9139      	str	r1, [sp, #228]	; 0xe4
200065a0:	f103 0308 	add.w	r3, r3, #8
200065a4:	9238      	str	r2, [sp, #224]	; 0xe0
200065a6:	ddef      	ble.n	20006588 <_svfprintf_r+0xeec>
200065a8:	9809      	ldr	r0, [sp, #36]	; 0x24
200065aa:	4659      	mov	r1, fp
200065ac:	4642      	mov	r2, r8
200065ae:	f7fe ffe7 	bl	20005580 <__sprint_r>
200065b2:	464b      	mov	r3, r9
200065b4:	2800      	cmp	r0, #0
200065b6:	d0e7      	beq.n	20006588 <_svfprintf_r+0xeec>
200065b8:	f7ff b9be 	b.w	20005938 <_svfprintf_r+0x29c>
200065bc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200065be:	465e      	mov	r6, fp
200065c0:	2b00      	cmp	r3, #0
200065c2:	f43f a9ba 	beq.w	2000593a <_svfprintf_r+0x29e>
200065c6:	9809      	ldr	r0, [sp, #36]	; 0x24
200065c8:	4659      	mov	r1, fp
200065ca:	aa37      	add	r2, sp, #220	; 0xdc
200065cc:	f7fe ffd8 	bl	20005580 <__sprint_r>
200065d0:	f7ff b9b3 	b.w	2000593a <_svfprintf_r+0x29e>
200065d4:	990a      	ldr	r1, [sp, #40]	; 0x28
200065d6:	f04a 0a20 	orr.w	sl, sl, #32
200065da:	786a      	ldrb	r2, [r5, #1]
200065dc:	1c6b      	adds	r3, r5, #1
200065de:	910a      	str	r1, [sp, #40]	; 0x28
200065e0:	f7ff b8c5 	b.w	2000576e <_svfprintf_r+0xd2>
200065e4:	4638      	mov	r0, r7
200065e6:	4631      	mov	r1, r6
200065e8:	9308      	str	r3, [sp, #32]
200065ea:	f004 fccd 	bl	2000af88 <__isnand>
200065ee:	9b08      	ldr	r3, [sp, #32]
200065f0:	2800      	cmp	r0, #0
200065f2:	f040 8101 	bne.w	200067f8 <_svfprintf_r+0x115c>
200065f6:	f1b8 3fff 	cmp.w	r8, #4294967295
200065fa:	bf08      	it	eq
200065fc:	f108 0807 	addeq.w	r8, r8, #7
20006600:	d00e      	beq.n	20006620 <_svfprintf_r+0xf84>
20006602:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006604:	2a67      	cmp	r2, #103	; 0x67
20006606:	bf14      	ite	ne
20006608:	2300      	movne	r3, #0
2000660a:	2301      	moveq	r3, #1
2000660c:	2a47      	cmp	r2, #71	; 0x47
2000660e:	bf08      	it	eq
20006610:	f043 0301 	orreq.w	r3, r3, #1
20006614:	b123      	cbz	r3, 20006620 <_svfprintf_r+0xf84>
20006616:	f1b8 0f00 	cmp.w	r8, #0
2000661a:	bf08      	it	eq
2000661c:	f04f 0801 	moveq.w	r8, #1
20006620:	4633      	mov	r3, r6
20006622:	463a      	mov	r2, r7
20006624:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20006628:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
2000662c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
2000662e:	2b00      	cmp	r3, #0
20006630:	f2c0 820a 	blt.w	20006a48 <_svfprintf_r+0x13ac>
20006634:	2300      	movs	r3, #0
20006636:	9315      	str	r3, [sp, #84]	; 0x54
20006638:	9914      	ldr	r1, [sp, #80]	; 0x50
2000663a:	2966      	cmp	r1, #102	; 0x66
2000663c:	bf14      	ite	ne
2000663e:	2300      	movne	r3, #0
20006640:	2301      	moveq	r3, #1
20006642:	2946      	cmp	r1, #70	; 0x46
20006644:	bf08      	it	eq
20006646:	f043 0301 	orreq.w	r3, r3, #1
2000664a:	9312      	str	r3, [sp, #72]	; 0x48
2000664c:	2b00      	cmp	r3, #0
2000664e:	f000 818a 	beq.w	20006966 <_svfprintf_r+0x12ca>
20006652:	2303      	movs	r3, #3
20006654:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006658:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000665a:	970e      	str	r7, [sp, #56]	; 0x38
2000665c:	960f      	str	r6, [sp, #60]	; 0x3c
2000665e:	9300      	str	r3, [sp, #0]
20006660:	9809      	ldr	r0, [sp, #36]	; 0x24
20006662:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
20006666:	9101      	str	r1, [sp, #4]
20006668:	a942      	add	r1, sp, #264	; 0x108
2000666a:	9102      	str	r1, [sp, #8]
2000666c:	a941      	add	r1, sp, #260	; 0x104
2000666e:	9103      	str	r1, [sp, #12]
20006670:	a940      	add	r1, sp, #256	; 0x100
20006672:	9104      	str	r1, [sp, #16]
20006674:	f002 f80c 	bl	20008690 <_dtoa_r>
20006678:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000667a:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
2000667e:	bf18      	it	ne
20006680:	2301      	movne	r3, #1
20006682:	2a47      	cmp	r2, #71	; 0x47
20006684:	bf0c      	ite	eq
20006686:	2300      	moveq	r3, #0
20006688:	f003 0301 	andne.w	r3, r3, #1
2000668c:	9011      	str	r0, [sp, #68]	; 0x44
2000668e:	b92b      	cbnz	r3, 2000669c <_svfprintf_r+0x1000>
20006690:	f01a 0f01 	tst.w	sl, #1
20006694:	bf08      	it	eq
20006696:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
2000669a:	d01a      	beq.n	200066d2 <_svfprintf_r+0x1036>
2000669c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000669e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200066a0:	9912      	ldr	r1, [sp, #72]	; 0x48
200066a2:	eb03 0c00 	add.w	ip, r3, r0
200066a6:	b129      	cbz	r1, 200066b4 <_svfprintf_r+0x1018>
200066a8:	781b      	ldrb	r3, [r3, #0]
200066aa:	2b30      	cmp	r3, #48	; 0x30
200066ac:	f000 80d0 	beq.w	20006850 <_svfprintf_r+0x11b4>
200066b0:	9b42      	ldr	r3, [sp, #264]	; 0x108
200066b2:	449c      	add	ip, r3
200066b4:	4638      	mov	r0, r7
200066b6:	2200      	movs	r2, #0
200066b8:	2300      	movs	r3, #0
200066ba:	4631      	mov	r1, r6
200066bc:	f8cd c020 	str.w	ip, [sp, #32]
200066c0:	f005 f8b6 	bl	2000b830 <__aeabi_dcmpeq>
200066c4:	f8dd c020 	ldr.w	ip, [sp, #32]
200066c8:	2800      	cmp	r0, #0
200066ca:	f000 8173 	beq.w	200069b4 <_svfprintf_r+0x1318>
200066ce:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200066d2:	9814      	ldr	r0, [sp, #80]	; 0x50
200066d4:	9911      	ldr	r1, [sp, #68]	; 0x44
200066d6:	2867      	cmp	r0, #103	; 0x67
200066d8:	bf14      	ite	ne
200066da:	2300      	movne	r3, #0
200066dc:	2301      	moveq	r3, #1
200066de:	2847      	cmp	r0, #71	; 0x47
200066e0:	bf08      	it	eq
200066e2:	f043 0301 	orreq.w	r3, r3, #1
200066e6:	ebc1 010c 	rsb	r1, r1, ip
200066ea:	9118      	str	r1, [sp, #96]	; 0x60
200066ec:	2b00      	cmp	r3, #0
200066ee:	f000 814a 	beq.w	20006986 <_svfprintf_r+0x12ea>
200066f2:	9a42      	ldr	r2, [sp, #264]	; 0x108
200066f4:	f112 0f03 	cmn.w	r2, #3
200066f8:	920e      	str	r2, [sp, #56]	; 0x38
200066fa:	db02      	blt.n	20006702 <_svfprintf_r+0x1066>
200066fc:	4590      	cmp	r8, r2
200066fe:	f280 814b 	bge.w	20006998 <_svfprintf_r+0x12fc>
20006702:	9b14      	ldr	r3, [sp, #80]	; 0x50
20006704:	3b02      	subs	r3, #2
20006706:	9314      	str	r3, [sp, #80]	; 0x50
20006708:	9a0e      	ldr	r2, [sp, #56]	; 0x38
2000670a:	9814      	ldr	r0, [sp, #80]	; 0x50
2000670c:	1e53      	subs	r3, r2, #1
2000670e:	9342      	str	r3, [sp, #264]	; 0x108
20006710:	2b00      	cmp	r3, #0
20006712:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
20006716:	f2c0 81d1 	blt.w	20006abc <_svfprintf_r+0x1420>
2000671a:	222b      	movs	r2, #43	; 0x2b
2000671c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006720:	2b09      	cmp	r3, #9
20006722:	f300 8162 	bgt.w	200069ea <_svfprintf_r+0x134e>
20006726:	a93f      	add	r1, sp, #252	; 0xfc
20006728:	3330      	adds	r3, #48	; 0x30
2000672a:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
2000672e:	2330      	movs	r3, #48	; 0x30
20006730:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
20006734:	ab3e      	add	r3, sp, #248	; 0xf8
20006736:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006738:	1acb      	subs	r3, r1, r3
2000673a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000673c:	931a      	str	r3, [sp, #104]	; 0x68
2000673e:	1859      	adds	r1, r3, r1
20006740:	2a01      	cmp	r2, #1
20006742:	910e      	str	r1, [sp, #56]	; 0x38
20006744:	f340 81cc 	ble.w	20006ae0 <_svfprintf_r+0x1444>
20006748:	980e      	ldr	r0, [sp, #56]	; 0x38
2000674a:	3001      	adds	r0, #1
2000674c:	900e      	str	r0, [sp, #56]	; 0x38
2000674e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20006752:	910b      	str	r1, [sp, #44]	; 0x2c
20006754:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006756:	2b00      	cmp	r3, #0
20006758:	f000 80fd 	beq.w	20006956 <_svfprintf_r+0x12ba>
2000675c:	232d      	movs	r3, #45	; 0x2d
2000675e:	2000      	movs	r0, #0
20006760:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006764:	9015      	str	r0, [sp, #84]	; 0x54
20006766:	f7ff b950 	b.w	20005a0a <_svfprintf_r+0x36e>
2000676a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000676c:	425b      	negs	r3, r3
2000676e:	930c      	str	r3, [sp, #48]	; 0x30
20006770:	f7ff bace 	b.w	20005d10 <_svfprintf_r+0x674>
20006774:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006776:	2000      	movs	r0, #0
20006778:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000677c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20006780:	9015      	str	r0, [sp, #84]	; 0x54
20006782:	920b      	str	r2, [sp, #44]	; 0x2c
20006784:	f7ff b940 	b.w	20005a08 <_svfprintf_r+0x36c>
20006788:	980a      	ldr	r0, [sp, #40]	; 0x28
2000678a:	1d01      	adds	r1, r0, #4
2000678c:	910a      	str	r1, [sp, #40]	; 0x28
2000678e:	6806      	ldr	r6, [r0, #0]
20006790:	1e32      	subs	r2, r6, #0
20006792:	bf18      	it	ne
20006794:	2201      	movne	r2, #1
20006796:	4636      	mov	r6, r6
20006798:	f04f 0700 	mov.w	r7, #0
2000679c:	f7ff b8f6 	b.w	2000598c <_svfprintf_r+0x2f0>
200067a0:	f01a 0f40 	tst.w	sl, #64	; 0x40
200067a4:	bf17      	itett	ne
200067a6:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
200067a8:	990a      	ldreq	r1, [sp, #40]	; 0x28
200067aa:	980d      	ldrne	r0, [sp, #52]	; 0x34
200067ac:	f102 0a04 	addne.w	sl, r2, #4
200067b0:	bf11      	iteee	ne
200067b2:	6813      	ldrne	r3, [r2, #0]
200067b4:	f101 0a04 	addeq.w	sl, r1, #4
200067b8:	680b      	ldreq	r3, [r1, #0]
200067ba:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
200067bc:	bf14      	ite	ne
200067be:	8018      	strhne	r0, [r3, #0]
200067c0:	601a      	streq	r2, [r3, #0]
200067c2:	f7fe bf95 	b.w	200056f0 <_svfprintf_r+0x54>
200067c6:	9809      	ldr	r0, [sp, #36]	; 0x24
200067c8:	4659      	mov	r1, fp
200067ca:	aa37      	add	r2, sp, #220	; 0xdc
200067cc:	f7fe fed8 	bl	20005580 <__sprint_r>
200067d0:	2800      	cmp	r0, #0
200067d2:	f47f a8b1 	bne.w	20005938 <_svfprintf_r+0x29c>
200067d6:	464b      	mov	r3, r9
200067d8:	e40b      	b.n	20005ff2 <_svfprintf_r+0x956>
200067da:	9809      	ldr	r0, [sp, #36]	; 0x24
200067dc:	2140      	movs	r1, #64	; 0x40
200067de:	f7fe f99d 	bl	20004b1c <_malloc_r>
200067e2:	6030      	str	r0, [r6, #0]
200067e4:	6130      	str	r0, [r6, #16]
200067e6:	2800      	cmp	r0, #0
200067e8:	f000 818d 	beq.w	20006b06 <_svfprintf_r+0x146a>
200067ec:	2340      	movs	r3, #64	; 0x40
200067ee:	6173      	str	r3, [r6, #20]
200067f0:	f7fe bf67 	b.w	200056c2 <_svfprintf_r+0x26>
200067f4:	2000c5c4 	.word	0x2000c5c4
200067f8:	2003      	movs	r0, #3
200067fa:	f24c 52f4 	movw	r2, #50676	; 0xc5f4
200067fe:	f24c 51f0 	movw	r1, #50672	; 0xc5f0
20006802:	900b      	str	r0, [sp, #44]	; 0x2c
20006804:	9814      	ldr	r0, [sp, #80]	; 0x50
20006806:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000680a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000680e:	9315      	str	r3, [sp, #84]	; 0x54
20006810:	2847      	cmp	r0, #71	; 0x47
20006812:	bfd8      	it	le
20006814:	460a      	movle	r2, r1
20006816:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
2000681a:	2103      	movs	r1, #3
2000681c:	9211      	str	r2, [sp, #68]	; 0x44
2000681e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006822:	910e      	str	r1, [sp, #56]	; 0x38
20006824:	f7ff b8f0 	b.w	20005a08 <_svfprintf_r+0x36c>
20006828:	9809      	ldr	r0, [sp, #36]	; 0x24
2000682a:	4659      	mov	r1, fp
2000682c:	aa37      	add	r2, sp, #220	; 0xdc
2000682e:	f7fe fea7 	bl	20005580 <__sprint_r>
20006832:	2800      	cmp	r0, #0
20006834:	f47f a880 	bne.w	20005938 <_svfprintf_r+0x29c>
20006838:	464b      	mov	r3, r9
2000683a:	e682      	b.n	20006542 <_svfprintf_r+0xea6>
2000683c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000683e:	4659      	mov	r1, fp
20006840:	aa37      	add	r2, sp, #220	; 0xdc
20006842:	f7fe fe9d 	bl	20005580 <__sprint_r>
20006846:	2800      	cmp	r0, #0
20006848:	f47f a876 	bne.w	20005938 <_svfprintf_r+0x29c>
2000684c:	464b      	mov	r3, r9
2000684e:	e68e      	b.n	2000656e <_svfprintf_r+0xed2>
20006850:	4638      	mov	r0, r7
20006852:	2200      	movs	r2, #0
20006854:	2300      	movs	r3, #0
20006856:	4631      	mov	r1, r6
20006858:	f8cd c020 	str.w	ip, [sp, #32]
2000685c:	f004 ffe8 	bl	2000b830 <__aeabi_dcmpeq>
20006860:	f8dd c020 	ldr.w	ip, [sp, #32]
20006864:	2800      	cmp	r0, #0
20006866:	f47f af23 	bne.w	200066b0 <_svfprintf_r+0x1014>
2000686a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000686c:	f1c2 0301 	rsb	r3, r2, #1
20006870:	9342      	str	r3, [sp, #264]	; 0x108
20006872:	e71e      	b.n	200066b2 <_svfprintf_r+0x1016>
20006874:	9809      	ldr	r0, [sp, #36]	; 0x24
20006876:	4659      	mov	r1, fp
20006878:	aa37      	add	r2, sp, #220	; 0xdc
2000687a:	f7fe fe81 	bl	20005580 <__sprint_r>
2000687e:	2800      	cmp	r0, #0
20006880:	f47f a85a 	bne.w	20005938 <_svfprintf_r+0x29c>
20006884:	464b      	mov	r3, r9
20006886:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006888:	9811      	ldr	r0, [sp, #68]	; 0x44
2000688a:	605a      	str	r2, [r3, #4]
2000688c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000688e:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006890:	6018      	str	r0, [r3, #0]
20006892:	3201      	adds	r2, #1
20006894:	9818      	ldr	r0, [sp, #96]	; 0x60
20006896:	9238      	str	r2, [sp, #224]	; 0xe0
20006898:	1809      	adds	r1, r1, r0
2000689a:	2a07      	cmp	r2, #7
2000689c:	9139      	str	r1, [sp, #228]	; 0xe4
2000689e:	f73f a966 	bgt.w	20005b6e <_svfprintf_r+0x4d2>
200068a2:	3308      	adds	r3, #8
200068a4:	f7ff b816 	b.w	200058d4 <_svfprintf_r+0x238>
200068a8:	2100      	movs	r1, #0
200068aa:	9115      	str	r1, [sp, #84]	; 0x54
200068ac:	f7fe fe38 	bl	20005520 <strlen>
200068b0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200068b4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200068b8:	900e      	str	r0, [sp, #56]	; 0x38
200068ba:	920b      	str	r2, [sp, #44]	; 0x2c
200068bc:	f7ff b8a4 	b.w	20005a08 <_svfprintf_r+0x36c>
200068c0:	605c      	str	r4, [r3, #4]
200068c2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200068c4:	601f      	str	r7, [r3, #0]
200068c6:	1c51      	adds	r1, r2, #1
200068c8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200068ca:	9138      	str	r1, [sp, #224]	; 0xe0
200068cc:	1912      	adds	r2, r2, r4
200068ce:	2907      	cmp	r1, #7
200068d0:	9239      	str	r2, [sp, #228]	; 0xe4
200068d2:	dccf      	bgt.n	20006874 <_svfprintf_r+0x11d8>
200068d4:	3308      	adds	r3, #8
200068d6:	e7d6      	b.n	20006886 <_svfprintf_r+0x11ea>
200068d8:	9916      	ldr	r1, [sp, #88]	; 0x58
200068da:	9811      	ldr	r0, [sp, #68]	; 0x44
200068dc:	1a08      	subs	r0, r1, r0
200068de:	900e      	str	r0, [sp, #56]	; 0x38
200068e0:	f7ff b889 	b.w	200059f6 <_svfprintf_r+0x35a>
200068e4:	f1b8 0f06 	cmp.w	r8, #6
200068e8:	bf34      	ite	cc
200068ea:	4641      	movcc	r1, r8
200068ec:	2106      	movcs	r1, #6
200068ee:	f24c 620c 	movw	r2, #50700	; 0xc60c
200068f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200068f6:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
200068fa:	910e      	str	r1, [sp, #56]	; 0x38
200068fc:	9211      	str	r2, [sp, #68]	; 0x44
200068fe:	930b      	str	r3, [sp, #44]	; 0x2c
20006900:	f7ff b963 	b.w	20005bca <_svfprintf_r+0x52e>
20006904:	9809      	ldr	r0, [sp, #36]	; 0x24
20006906:	4659      	mov	r1, fp
20006908:	aa37      	add	r2, sp, #220	; 0xdc
2000690a:	f7fe fe39 	bl	20005580 <__sprint_r>
2000690e:	2800      	cmp	r0, #0
20006910:	f47f a812 	bne.w	20005938 <_svfprintf_r+0x29c>
20006914:	464b      	mov	r3, r9
20006916:	e43b      	b.n	20006190 <_svfprintf_r+0xaf4>
20006918:	9809      	ldr	r0, [sp, #36]	; 0x24
2000691a:	4659      	mov	r1, fp
2000691c:	aa37      	add	r2, sp, #220	; 0xdc
2000691e:	f7fe fe2f 	bl	20005580 <__sprint_r>
20006922:	2800      	cmp	r0, #0
20006924:	f47f a808 	bne.w	20005938 <_svfprintf_r+0x29c>
20006928:	464b      	mov	r3, r9
2000692a:	e5af      	b.n	2000648c <_svfprintf_r+0xdf0>
2000692c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000692e:	4659      	mov	r1, fp
20006930:	aa37      	add	r2, sp, #220	; 0xdc
20006932:	f7fe fe25 	bl	20005580 <__sprint_r>
20006936:	2800      	cmp	r0, #0
20006938:	f47e affe 	bne.w	20005938 <_svfprintf_r+0x29c>
2000693c:	464c      	mov	r4, r9
2000693e:	e594      	b.n	2000646a <_svfprintf_r+0xdce>
20006940:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20006944:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006948:	9015      	str	r0, [sp, #84]	; 0x54
2000694a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000694e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006952:	f7ff b859 	b.w	20005a08 <_svfprintf_r+0x36c>
20006956:	980e      	ldr	r0, [sp, #56]	; 0x38
20006958:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000695c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
20006960:	900b      	str	r0, [sp, #44]	; 0x2c
20006962:	f7ff b851 	b.w	20005a08 <_svfprintf_r+0x36c>
20006966:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006968:	2a65      	cmp	r2, #101	; 0x65
2000696a:	bf14      	ite	ne
2000696c:	2300      	movne	r3, #0
2000696e:	2301      	moveq	r3, #1
20006970:	2a45      	cmp	r2, #69	; 0x45
20006972:	bf08      	it	eq
20006974:	f043 0301 	orreq.w	r3, r3, #1
20006978:	2b00      	cmp	r3, #0
2000697a:	d032      	beq.n	200069e2 <_svfprintf_r+0x1346>
2000697c:	f108 0301 	add.w	r3, r8, #1
20006980:	930b      	str	r3, [sp, #44]	; 0x2c
20006982:	2302      	movs	r3, #2
20006984:	e668      	b.n	20006658 <_svfprintf_r+0xfbc>
20006986:	9814      	ldr	r0, [sp, #80]	; 0x50
20006988:	2865      	cmp	r0, #101	; 0x65
2000698a:	dd62      	ble.n	20006a52 <_svfprintf_r+0x13b6>
2000698c:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000698e:	2a66      	cmp	r2, #102	; 0x66
20006990:	bf1c      	itt	ne
20006992:	9b42      	ldrne	r3, [sp, #264]	; 0x108
20006994:	930e      	strne	r3, [sp, #56]	; 0x38
20006996:	d06f      	beq.n	20006a78 <_svfprintf_r+0x13dc>
20006998:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000699a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
2000699c:	429a      	cmp	r2, r3
2000699e:	dc5b      	bgt.n	20006a58 <_svfprintf_r+0x13bc>
200069a0:	f01a 0f01 	tst.w	sl, #1
200069a4:	f040 8081 	bne.w	20006aaa <_svfprintf_r+0x140e>
200069a8:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
200069ac:	2167      	movs	r1, #103	; 0x67
200069ae:	900b      	str	r0, [sp, #44]	; 0x2c
200069b0:	9114      	str	r1, [sp, #80]	; 0x50
200069b2:	e6cf      	b.n	20006754 <_svfprintf_r+0x10b8>
200069b4:	9b40      	ldr	r3, [sp, #256]	; 0x100
200069b6:	459c      	cmp	ip, r3
200069b8:	bf98      	it	ls
200069ba:	469c      	movls	ip, r3
200069bc:	f67f ae89 	bls.w	200066d2 <_svfprintf_r+0x1036>
200069c0:	2230      	movs	r2, #48	; 0x30
200069c2:	f803 2b01 	strb.w	r2, [r3], #1
200069c6:	459c      	cmp	ip, r3
200069c8:	9340      	str	r3, [sp, #256]	; 0x100
200069ca:	d8fa      	bhi.n	200069c2 <_svfprintf_r+0x1326>
200069cc:	e681      	b.n	200066d2 <_svfprintf_r+0x1036>
200069ce:	9809      	ldr	r0, [sp, #36]	; 0x24
200069d0:	4659      	mov	r1, fp
200069d2:	aa37      	add	r2, sp, #220	; 0xdc
200069d4:	f7fe fdd4 	bl	20005580 <__sprint_r>
200069d8:	2800      	cmp	r0, #0
200069da:	f47e afad 	bne.w	20005938 <_svfprintf_r+0x29c>
200069de:	464b      	mov	r3, r9
200069e0:	e577      	b.n	200064d2 <_svfprintf_r+0xe36>
200069e2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200069e6:	3302      	adds	r3, #2
200069e8:	e636      	b.n	20006658 <_svfprintf_r+0xfbc>
200069ea:	f246 6c67 	movw	ip, #26215	; 0x6667
200069ee:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
200069f2:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200069f6:	fb8c 2103 	smull	r2, r1, ip, r3
200069fa:	17da      	asrs	r2, r3, #31
200069fc:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
20006a00:	eb02 0182 	add.w	r1, r2, r2, lsl #2
20006a04:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
20006a08:	4613      	mov	r3, r2
20006a0a:	3130      	adds	r1, #48	; 0x30
20006a0c:	2a09      	cmp	r2, #9
20006a0e:	f800 1d01 	strb.w	r1, [r0, #-1]!
20006a12:	dcf0      	bgt.n	200069f6 <_svfprintf_r+0x135a>
20006a14:	3330      	adds	r3, #48	; 0x30
20006a16:	1e42      	subs	r2, r0, #1
20006a18:	b2d9      	uxtb	r1, r3
20006a1a:	f800 1c01 	strb.w	r1, [r0, #-1]
20006a1e:	9b07      	ldr	r3, [sp, #28]
20006a20:	4293      	cmp	r3, r2
20006a22:	bf98      	it	ls
20006a24:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20006a28:	f67f ae84 	bls.w	20006734 <_svfprintf_r+0x1098>
20006a2c:	4602      	mov	r2, r0
20006a2e:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
20006a32:	e001      	b.n	20006a38 <_svfprintf_r+0x139c>
20006a34:	f812 1b01 	ldrb.w	r1, [r2], #1
20006a38:	f803 1c01 	strb.w	r1, [r3, #-1]
20006a3c:	4619      	mov	r1, r3
20006a3e:	9807      	ldr	r0, [sp, #28]
20006a40:	3301      	adds	r3, #1
20006a42:	4290      	cmp	r0, r2
20006a44:	d8f6      	bhi.n	20006a34 <_svfprintf_r+0x1398>
20006a46:	e675      	b.n	20006734 <_svfprintf_r+0x1098>
20006a48:	202d      	movs	r0, #45	; 0x2d
20006a4a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
20006a4e:	9015      	str	r0, [sp, #84]	; 0x54
20006a50:	e5f2      	b.n	20006638 <_svfprintf_r+0xf9c>
20006a52:	9942      	ldr	r1, [sp, #264]	; 0x108
20006a54:	910e      	str	r1, [sp, #56]	; 0x38
20006a56:	e657      	b.n	20006708 <_svfprintf_r+0x106c>
20006a58:	990e      	ldr	r1, [sp, #56]	; 0x38
20006a5a:	9818      	ldr	r0, [sp, #96]	; 0x60
20006a5c:	2900      	cmp	r1, #0
20006a5e:	bfda      	itte	le
20006a60:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
20006a62:	f1c2 0302 	rsble	r3, r2, #2
20006a66:	2301      	movgt	r3, #1
20006a68:	181b      	adds	r3, r3, r0
20006a6a:	2167      	movs	r1, #103	; 0x67
20006a6c:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006a70:	930e      	str	r3, [sp, #56]	; 0x38
20006a72:	9114      	str	r1, [sp, #80]	; 0x50
20006a74:	920b      	str	r2, [sp, #44]	; 0x2c
20006a76:	e66d      	b.n	20006754 <_svfprintf_r+0x10b8>
20006a78:	9842      	ldr	r0, [sp, #264]	; 0x108
20006a7a:	2800      	cmp	r0, #0
20006a7c:	900e      	str	r0, [sp, #56]	; 0x38
20006a7e:	dd38      	ble.n	20006af2 <_svfprintf_r+0x1456>
20006a80:	f1b8 0f00 	cmp.w	r8, #0
20006a84:	d107      	bne.n	20006a96 <_svfprintf_r+0x13fa>
20006a86:	f01a 0f01 	tst.w	sl, #1
20006a8a:	bf04      	itt	eq
20006a8c:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
20006a90:	910b      	streq	r1, [sp, #44]	; 0x2c
20006a92:	f43f ae5f 	beq.w	20006754 <_svfprintf_r+0x10b8>
20006a96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006a98:	2066      	movs	r0, #102	; 0x66
20006a9a:	9014      	str	r0, [sp, #80]	; 0x50
20006a9c:	1c53      	adds	r3, r2, #1
20006a9e:	4443      	add	r3, r8
20006aa0:	930e      	str	r3, [sp, #56]	; 0x38
20006aa2:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006aa6:	910b      	str	r1, [sp, #44]	; 0x2c
20006aa8:	e654      	b.n	20006754 <_svfprintf_r+0x10b8>
20006aaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006aac:	2367      	movs	r3, #103	; 0x67
20006aae:	9314      	str	r3, [sp, #80]	; 0x50
20006ab0:	3201      	adds	r2, #1
20006ab2:	920e      	str	r2, [sp, #56]	; 0x38
20006ab4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20006ab8:	900b      	str	r0, [sp, #44]	; 0x2c
20006aba:	e64b      	b.n	20006754 <_svfprintf_r+0x10b8>
20006abc:	222d      	movs	r2, #45	; 0x2d
20006abe:	425b      	negs	r3, r3
20006ac0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006ac4:	e62c      	b.n	20006720 <_svfprintf_r+0x1084>
20006ac6:	990a      	ldr	r1, [sp, #40]	; 0x28
20006ac8:	781a      	ldrb	r2, [r3, #0]
20006aca:	f8d1 8000 	ldr.w	r8, [r1]
20006ace:	3104      	adds	r1, #4
20006ad0:	910a      	str	r1, [sp, #40]	; 0x28
20006ad2:	f1b8 0f00 	cmp.w	r8, #0
20006ad6:	bfb8      	it	lt
20006ad8:	f04f 38ff 	movlt.w	r8, #4294967295
20006adc:	f7fe be47 	b.w	2000576e <_svfprintf_r+0xd2>
20006ae0:	f01a 0f01 	tst.w	sl, #1
20006ae4:	bf04      	itt	eq
20006ae6:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
20006aea:	930b      	streq	r3, [sp, #44]	; 0x2c
20006aec:	f43f ae32 	beq.w	20006754 <_svfprintf_r+0x10b8>
20006af0:	e62a      	b.n	20006748 <_svfprintf_r+0x10ac>
20006af2:	f1b8 0f00 	cmp.w	r8, #0
20006af6:	d10e      	bne.n	20006b16 <_svfprintf_r+0x147a>
20006af8:	f01a 0f01 	tst.w	sl, #1
20006afc:	d10b      	bne.n	20006b16 <_svfprintf_r+0x147a>
20006afe:	2201      	movs	r2, #1
20006b00:	920b      	str	r2, [sp, #44]	; 0x2c
20006b02:	920e      	str	r2, [sp, #56]	; 0x38
20006b04:	e626      	b.n	20006754 <_svfprintf_r+0x10b8>
20006b06:	9809      	ldr	r0, [sp, #36]	; 0x24
20006b08:	230c      	movs	r3, #12
20006b0a:	f04f 31ff 	mov.w	r1, #4294967295
20006b0e:	910d      	str	r1, [sp, #52]	; 0x34
20006b10:	6003      	str	r3, [r0, #0]
20006b12:	f7fe bf1a 	b.w	2000594a <_svfprintf_r+0x2ae>
20006b16:	f108 0302 	add.w	r3, r8, #2
20006b1a:	2066      	movs	r0, #102	; 0x66
20006b1c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006b20:	930e      	str	r3, [sp, #56]	; 0x38
20006b22:	9014      	str	r0, [sp, #80]	; 0x50
20006b24:	910b      	str	r1, [sp, #44]	; 0x2c
20006b26:	e615      	b.n	20006754 <_svfprintf_r+0x10b8>

20006b28 <__sprint_r>:
20006b28:	6893      	ldr	r3, [r2, #8]
20006b2a:	b510      	push	{r4, lr}
20006b2c:	4614      	mov	r4, r2
20006b2e:	b913      	cbnz	r3, 20006b36 <__sprint_r+0xe>
20006b30:	6053      	str	r3, [r2, #4]
20006b32:	4618      	mov	r0, r3
20006b34:	bd10      	pop	{r4, pc}
20006b36:	f002 ffcb 	bl	20009ad0 <__sfvwrite_r>
20006b3a:	2300      	movs	r3, #0
20006b3c:	6063      	str	r3, [r4, #4]
20006b3e:	60a3      	str	r3, [r4, #8]
20006b40:	bd10      	pop	{r4, pc}
20006b42:	bf00      	nop

20006b44 <_vfprintf_r>:
20006b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006b48:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20006b4c:	b083      	sub	sp, #12
20006b4e:	460e      	mov	r6, r1
20006b50:	4615      	mov	r5, r2
20006b52:	469a      	mov	sl, r3
20006b54:	4681      	mov	r9, r0
20006b56:	f003 f9ab 	bl	20009eb0 <_localeconv_r>
20006b5a:	6800      	ldr	r0, [r0, #0]
20006b5c:	901d      	str	r0, [sp, #116]	; 0x74
20006b5e:	f1b9 0f00 	cmp.w	r9, #0
20006b62:	d004      	beq.n	20006b6e <_vfprintf_r+0x2a>
20006b64:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006b68:	2b00      	cmp	r3, #0
20006b6a:	f000 815a 	beq.w	20006e22 <_vfprintf_r+0x2de>
20006b6e:	f24c 6348 	movw	r3, #50760	; 0xc648
20006b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b76:	429e      	cmp	r6, r3
20006b78:	bf08      	it	eq
20006b7a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20006b7e:	d010      	beq.n	20006ba2 <_vfprintf_r+0x5e>
20006b80:	f24c 6368 	movw	r3, #50792	; 0xc668
20006b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b88:	429e      	cmp	r6, r3
20006b8a:	bf08      	it	eq
20006b8c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20006b90:	d007      	beq.n	20006ba2 <_vfprintf_r+0x5e>
20006b92:	f24c 6388 	movw	r3, #50824	; 0xc688
20006b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b9a:	429e      	cmp	r6, r3
20006b9c:	bf08      	it	eq
20006b9e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20006ba2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20006ba6:	fa1f f38c 	uxth.w	r3, ip
20006baa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20006bae:	d109      	bne.n	20006bc4 <_vfprintf_r+0x80>
20006bb0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20006bb4:	6e72      	ldr	r2, [r6, #100]	; 0x64
20006bb6:	f8a6 c00c 	strh.w	ip, [r6, #12]
20006bba:	fa1f f38c 	uxth.w	r3, ip
20006bbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20006bc2:	6672      	str	r2, [r6, #100]	; 0x64
20006bc4:	f013 0f08 	tst.w	r3, #8
20006bc8:	f001 8301 	beq.w	200081ce <_vfprintf_r+0x168a>
20006bcc:	6932      	ldr	r2, [r6, #16]
20006bce:	2a00      	cmp	r2, #0
20006bd0:	f001 82fd 	beq.w	200081ce <_vfprintf_r+0x168a>
20006bd4:	f003 031a 	and.w	r3, r3, #26
20006bd8:	2b0a      	cmp	r3, #10
20006bda:	f000 80e0 	beq.w	20006d9e <_vfprintf_r+0x25a>
20006bde:	2200      	movs	r2, #0
20006be0:	9212      	str	r2, [sp, #72]	; 0x48
20006be2:	921a      	str	r2, [sp, #104]	; 0x68
20006be4:	2300      	movs	r3, #0
20006be6:	921c      	str	r2, [sp, #112]	; 0x70
20006be8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006bec:	9211      	str	r2, [sp, #68]	; 0x44
20006bee:	3404      	adds	r4, #4
20006bf0:	9219      	str	r2, [sp, #100]	; 0x64
20006bf2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20006bf6:	931b      	str	r3, [sp, #108]	; 0x6c
20006bf8:	3204      	adds	r2, #4
20006bfa:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20006bfe:	3228      	adds	r2, #40	; 0x28
20006c00:	3303      	adds	r3, #3
20006c02:	9218      	str	r2, [sp, #96]	; 0x60
20006c04:	9307      	str	r3, [sp, #28]
20006c06:	2300      	movs	r3, #0
20006c08:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20006c0c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006c10:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006c14:	782b      	ldrb	r3, [r5, #0]
20006c16:	1e1a      	subs	r2, r3, #0
20006c18:	bf18      	it	ne
20006c1a:	2201      	movne	r2, #1
20006c1c:	2b25      	cmp	r3, #37	; 0x25
20006c1e:	bf0c      	ite	eq
20006c20:	2200      	moveq	r2, #0
20006c22:	f002 0201 	andne.w	r2, r2, #1
20006c26:	b332      	cbz	r2, 20006c76 <_vfprintf_r+0x132>
20006c28:	462f      	mov	r7, r5
20006c2a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20006c2e:	1e1a      	subs	r2, r3, #0
20006c30:	bf18      	it	ne
20006c32:	2201      	movne	r2, #1
20006c34:	2b25      	cmp	r3, #37	; 0x25
20006c36:	bf0c      	ite	eq
20006c38:	2200      	moveq	r2, #0
20006c3a:	f002 0201 	andne.w	r2, r2, #1
20006c3e:	2a00      	cmp	r2, #0
20006c40:	d1f3      	bne.n	20006c2a <_vfprintf_r+0xe6>
20006c42:	ebb7 0805 	subs.w	r8, r7, r5
20006c46:	bf08      	it	eq
20006c48:	463d      	moveq	r5, r7
20006c4a:	d014      	beq.n	20006c76 <_vfprintf_r+0x132>
20006c4c:	f8c4 8004 	str.w	r8, [r4, #4]
20006c50:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006c54:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006c58:	3301      	adds	r3, #1
20006c5a:	6025      	str	r5, [r4, #0]
20006c5c:	2b07      	cmp	r3, #7
20006c5e:	4442      	add	r2, r8
20006c60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006c64:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006c68:	dc78      	bgt.n	20006d5c <_vfprintf_r+0x218>
20006c6a:	3408      	adds	r4, #8
20006c6c:	9811      	ldr	r0, [sp, #68]	; 0x44
20006c6e:	463d      	mov	r5, r7
20006c70:	4440      	add	r0, r8
20006c72:	9011      	str	r0, [sp, #68]	; 0x44
20006c74:	783b      	ldrb	r3, [r7, #0]
20006c76:	2b00      	cmp	r3, #0
20006c78:	d07c      	beq.n	20006d74 <_vfprintf_r+0x230>
20006c7a:	1c6b      	adds	r3, r5, #1
20006c7c:	f04f 37ff 	mov.w	r7, #4294967295
20006c80:	202b      	movs	r0, #43	; 0x2b
20006c82:	f04f 0c20 	mov.w	ip, #32
20006c86:	2100      	movs	r1, #0
20006c88:	f04f 0200 	mov.w	r2, #0
20006c8c:	910f      	str	r1, [sp, #60]	; 0x3c
20006c8e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006c92:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20006c96:	786a      	ldrb	r2, [r5, #1]
20006c98:	910a      	str	r1, [sp, #40]	; 0x28
20006c9a:	1c5d      	adds	r5, r3, #1
20006c9c:	f1a2 0320 	sub.w	r3, r2, #32
20006ca0:	2b58      	cmp	r3, #88	; 0x58
20006ca2:	f200 8286 	bhi.w	200071b2 <_vfprintf_r+0x66e>
20006ca6:	e8df f013 	tbh	[pc, r3, lsl #1]
20006caa:	0298      	.short	0x0298
20006cac:	02840284 	.word	0x02840284
20006cb0:	028402a4 	.word	0x028402a4
20006cb4:	02840284 	.word	0x02840284
20006cb8:	02840284 	.word	0x02840284
20006cbc:	02ad0284 	.word	0x02ad0284
20006cc0:	028402ba 	.word	0x028402ba
20006cc4:	02ca02c1 	.word	0x02ca02c1
20006cc8:	02e70284 	.word	0x02e70284
20006ccc:	02f002f0 	.word	0x02f002f0
20006cd0:	02f002f0 	.word	0x02f002f0
20006cd4:	02f002f0 	.word	0x02f002f0
20006cd8:	02f002f0 	.word	0x02f002f0
20006cdc:	028402f0 	.word	0x028402f0
20006ce0:	02840284 	.word	0x02840284
20006ce4:	02840284 	.word	0x02840284
20006ce8:	02840284 	.word	0x02840284
20006cec:	02840284 	.word	0x02840284
20006cf0:	03040284 	.word	0x03040284
20006cf4:	02840326 	.word	0x02840326
20006cf8:	02840326 	.word	0x02840326
20006cfc:	02840284 	.word	0x02840284
20006d00:	036a0284 	.word	0x036a0284
20006d04:	02840284 	.word	0x02840284
20006d08:	02840481 	.word	0x02840481
20006d0c:	02840284 	.word	0x02840284
20006d10:	02840284 	.word	0x02840284
20006d14:	02840414 	.word	0x02840414
20006d18:	042f0284 	.word	0x042f0284
20006d1c:	02840284 	.word	0x02840284
20006d20:	02840284 	.word	0x02840284
20006d24:	02840284 	.word	0x02840284
20006d28:	02840284 	.word	0x02840284
20006d2c:	02840284 	.word	0x02840284
20006d30:	0465044f 	.word	0x0465044f
20006d34:	03260326 	.word	0x03260326
20006d38:	03730326 	.word	0x03730326
20006d3c:	02840465 	.word	0x02840465
20006d40:	03790284 	.word	0x03790284
20006d44:	03850284 	.word	0x03850284
20006d48:	03ad0396 	.word	0x03ad0396
20006d4c:	0284040a 	.word	0x0284040a
20006d50:	028403cc 	.word	0x028403cc
20006d54:	028403f4 	.word	0x028403f4
20006d58:	00c00284 	.word	0x00c00284
20006d5c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006d60:	4648      	mov	r0, r9
20006d62:	4631      	mov	r1, r6
20006d64:	320c      	adds	r2, #12
20006d66:	f7ff fedf 	bl	20006b28 <__sprint_r>
20006d6a:	b958      	cbnz	r0, 20006d84 <_vfprintf_r+0x240>
20006d6c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006d70:	3404      	adds	r4, #4
20006d72:	e77b      	b.n	20006c6c <_vfprintf_r+0x128>
20006d74:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006d78:	2b00      	cmp	r3, #0
20006d7a:	f041 8192 	bne.w	200080a2 <_vfprintf_r+0x155e>
20006d7e:	2300      	movs	r3, #0
20006d80:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006d84:	89b3      	ldrh	r3, [r6, #12]
20006d86:	f013 0f40 	tst.w	r3, #64	; 0x40
20006d8a:	d002      	beq.n	20006d92 <_vfprintf_r+0x24e>
20006d8c:	f04f 30ff 	mov.w	r0, #4294967295
20006d90:	9011      	str	r0, [sp, #68]	; 0x44
20006d92:	9811      	ldr	r0, [sp, #68]	; 0x44
20006d94:	b05f      	add	sp, #380	; 0x17c
20006d96:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20006d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006d9e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20006da2:	2b00      	cmp	r3, #0
20006da4:	f6ff af1b 	blt.w	20006bde <_vfprintf_r+0x9a>
20006da8:	6a37      	ldr	r7, [r6, #32]
20006daa:	f02c 0c02 	bic.w	ip, ip, #2
20006dae:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20006db2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20006db6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20006dba:	340c      	adds	r4, #12
20006dbc:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20006dc0:	462a      	mov	r2, r5
20006dc2:	4653      	mov	r3, sl
20006dc4:	4648      	mov	r0, r9
20006dc6:	4621      	mov	r1, r4
20006dc8:	ad1f      	add	r5, sp, #124	; 0x7c
20006dca:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20006dce:	2700      	movs	r7, #0
20006dd0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20006dd4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20006dd8:	f44f 6580 	mov.w	r5, #1024	; 0x400
20006ddc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20006de0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20006de4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20006de8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20006dec:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20006df0:	f7ff fea8 	bl	20006b44 <_vfprintf_r>
20006df4:	2800      	cmp	r0, #0
20006df6:	9011      	str	r0, [sp, #68]	; 0x44
20006df8:	db09      	blt.n	20006e0e <_vfprintf_r+0x2ca>
20006dfa:	4621      	mov	r1, r4
20006dfc:	4648      	mov	r0, r9
20006dfe:	f002 fb93 	bl	20009528 <_fflush_r>
20006e02:	9911      	ldr	r1, [sp, #68]	; 0x44
20006e04:	42b8      	cmp	r0, r7
20006e06:	bf18      	it	ne
20006e08:	f04f 31ff 	movne.w	r1, #4294967295
20006e0c:	9111      	str	r1, [sp, #68]	; 0x44
20006e0e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20006e12:	f013 0f40 	tst.w	r3, #64	; 0x40
20006e16:	d0bc      	beq.n	20006d92 <_vfprintf_r+0x24e>
20006e18:	89b3      	ldrh	r3, [r6, #12]
20006e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006e1e:	81b3      	strh	r3, [r6, #12]
20006e20:	e7b7      	b.n	20006d92 <_vfprintf_r+0x24e>
20006e22:	4648      	mov	r0, r9
20006e24:	f002 fcf0 	bl	20009808 <__sinit>
20006e28:	e6a1      	b.n	20006b6e <_vfprintf_r+0x2a>
20006e2a:	980a      	ldr	r0, [sp, #40]	; 0x28
20006e2c:	f24c 5cf8 	movw	ip, #50680	; 0xc5f8
20006e30:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006e34:	9216      	str	r2, [sp, #88]	; 0x58
20006e36:	f010 0f20 	tst.w	r0, #32
20006e3a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20006e3e:	f000 836e 	beq.w	2000751e <_vfprintf_r+0x9da>
20006e42:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e44:	1dcb      	adds	r3, r1, #7
20006e46:	f023 0307 	bic.w	r3, r3, #7
20006e4a:	f103 0208 	add.w	r2, r3, #8
20006e4e:	920b      	str	r2, [sp, #44]	; 0x2c
20006e50:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006e54:	ea5a 020b 	orrs.w	r2, sl, fp
20006e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006e5a:	bf0c      	ite	eq
20006e5c:	2200      	moveq	r2, #0
20006e5e:	2201      	movne	r2, #1
20006e60:	4213      	tst	r3, r2
20006e62:	f040 866b 	bne.w	20007b3c <_vfprintf_r+0xff8>
20006e66:	2302      	movs	r3, #2
20006e68:	f04f 0100 	mov.w	r1, #0
20006e6c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20006e70:	2f00      	cmp	r7, #0
20006e72:	bfa2      	ittt	ge
20006e74:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20006e78:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20006e7c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20006e80:	2f00      	cmp	r7, #0
20006e82:	bf18      	it	ne
20006e84:	f042 0201 	orrne.w	r2, r2, #1
20006e88:	2a00      	cmp	r2, #0
20006e8a:	f000 841e 	beq.w	200076ca <_vfprintf_r+0xb86>
20006e8e:	2b01      	cmp	r3, #1
20006e90:	f000 85de 	beq.w	20007a50 <_vfprintf_r+0xf0c>
20006e94:	2b02      	cmp	r3, #2
20006e96:	f000 85c1 	beq.w	20007a1c <_vfprintf_r+0xed8>
20006e9a:	9918      	ldr	r1, [sp, #96]	; 0x60
20006e9c:	9113      	str	r1, [sp, #76]	; 0x4c
20006e9e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20006ea2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20006ea6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20006eaa:	f00a 0007 	and.w	r0, sl, #7
20006eae:	46e3      	mov	fp, ip
20006eb0:	46c2      	mov	sl, r8
20006eb2:	3030      	adds	r0, #48	; 0x30
20006eb4:	ea5a 020b 	orrs.w	r2, sl, fp
20006eb8:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006ebc:	d1ef      	bne.n	20006e9e <_vfprintf_r+0x35a>
20006ebe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006ec2:	9113      	str	r1, [sp, #76]	; 0x4c
20006ec4:	f01c 0f01 	tst.w	ip, #1
20006ec8:	f040 868c 	bne.w	20007be4 <_vfprintf_r+0x10a0>
20006ecc:	9818      	ldr	r0, [sp, #96]	; 0x60
20006ece:	1a40      	subs	r0, r0, r1
20006ed0:	9010      	str	r0, [sp, #64]	; 0x40
20006ed2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006ed6:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006ed8:	9717      	str	r7, [sp, #92]	; 0x5c
20006eda:	42ba      	cmp	r2, r7
20006edc:	bfb8      	it	lt
20006ede:	463a      	movlt	r2, r7
20006ee0:	920c      	str	r2, [sp, #48]	; 0x30
20006ee2:	b113      	cbz	r3, 20006eea <_vfprintf_r+0x3a6>
20006ee4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006ee6:	3201      	adds	r2, #1
20006ee8:	920c      	str	r2, [sp, #48]	; 0x30
20006eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006eec:	980a      	ldr	r0, [sp, #40]	; 0x28
20006eee:	f013 0302 	ands.w	r3, r3, #2
20006ef2:	9315      	str	r3, [sp, #84]	; 0x54
20006ef4:	bf1e      	ittt	ne
20006ef6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20006efa:	f10c 0c02 	addne.w	ip, ip, #2
20006efe:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20006f02:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20006f06:	9014      	str	r0, [sp, #80]	; 0x50
20006f08:	d14d      	bne.n	20006fa6 <_vfprintf_r+0x462>
20006f0a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006f0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006f0e:	1a8f      	subs	r7, r1, r2
20006f10:	2f00      	cmp	r7, #0
20006f12:	dd48      	ble.n	20006fa6 <_vfprintf_r+0x462>
20006f14:	2f10      	cmp	r7, #16
20006f16:	f24c 6818 	movw	r8, #50712	; 0xc618
20006f1a:	bfd8      	it	le
20006f1c:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006f20:	dd30      	ble.n	20006f84 <_vfprintf_r+0x440>
20006f22:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006f26:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006f2a:	4643      	mov	r3, r8
20006f2c:	f04f 0a10 	mov.w	sl, #16
20006f30:	46a8      	mov	r8, r5
20006f32:	f10b 0b0c 	add.w	fp, fp, #12
20006f36:	461d      	mov	r5, r3
20006f38:	e002      	b.n	20006f40 <_vfprintf_r+0x3fc>
20006f3a:	3f10      	subs	r7, #16
20006f3c:	2f10      	cmp	r7, #16
20006f3e:	dd1e      	ble.n	20006f7e <_vfprintf_r+0x43a>
20006f40:	f8c4 a004 	str.w	sl, [r4, #4]
20006f44:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006f48:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006f4c:	3301      	adds	r3, #1
20006f4e:	6025      	str	r5, [r4, #0]
20006f50:	3210      	adds	r2, #16
20006f52:	2b07      	cmp	r3, #7
20006f54:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006f58:	f104 0408 	add.w	r4, r4, #8
20006f5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006f60:	ddeb      	ble.n	20006f3a <_vfprintf_r+0x3f6>
20006f62:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006f66:	4648      	mov	r0, r9
20006f68:	4631      	mov	r1, r6
20006f6a:	465a      	mov	r2, fp
20006f6c:	3404      	adds	r4, #4
20006f6e:	f7ff fddb 	bl	20006b28 <__sprint_r>
20006f72:	2800      	cmp	r0, #0
20006f74:	f47f af06 	bne.w	20006d84 <_vfprintf_r+0x240>
20006f78:	3f10      	subs	r7, #16
20006f7a:	2f10      	cmp	r7, #16
20006f7c:	dce0      	bgt.n	20006f40 <_vfprintf_r+0x3fc>
20006f7e:	462b      	mov	r3, r5
20006f80:	4645      	mov	r5, r8
20006f82:	4698      	mov	r8, r3
20006f84:	6067      	str	r7, [r4, #4]
20006f86:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006f8a:	f8c4 8000 	str.w	r8, [r4]
20006f8e:	1c5a      	adds	r2, r3, #1
20006f90:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006f94:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006f98:	19db      	adds	r3, r3, r7
20006f9a:	2a07      	cmp	r2, #7
20006f9c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006fa0:	f300 858a 	bgt.w	20007ab8 <_vfprintf_r+0xf74>
20006fa4:	3408      	adds	r4, #8
20006fa6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006faa:	b19b      	cbz	r3, 20006fd4 <_vfprintf_r+0x490>
20006fac:	2301      	movs	r3, #1
20006fae:	6063      	str	r3, [r4, #4]
20006fb0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006fb4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006fb8:	3207      	adds	r2, #7
20006fba:	6022      	str	r2, [r4, #0]
20006fbc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006fc0:	3301      	adds	r3, #1
20006fc2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006fc6:	3201      	adds	r2, #1
20006fc8:	2b07      	cmp	r3, #7
20006fca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006fce:	f300 84b6 	bgt.w	2000793e <_vfprintf_r+0xdfa>
20006fd2:	3408      	adds	r4, #8
20006fd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006fd6:	b19b      	cbz	r3, 20007000 <_vfprintf_r+0x4bc>
20006fd8:	2302      	movs	r3, #2
20006fda:	6063      	str	r3, [r4, #4]
20006fdc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006fe0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006fe4:	3204      	adds	r2, #4
20006fe6:	6022      	str	r2, [r4, #0]
20006fe8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006fec:	3301      	adds	r3, #1
20006fee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006ff2:	3202      	adds	r2, #2
20006ff4:	2b07      	cmp	r3, #7
20006ff6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006ffa:	f300 84af 	bgt.w	2000795c <_vfprintf_r+0xe18>
20006ffe:	3408      	adds	r4, #8
20007000:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20007004:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20007008:	f000 8376 	beq.w	200076f8 <_vfprintf_r+0xbb4>
2000700c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000700e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007010:	1a9f      	subs	r7, r3, r2
20007012:	2f00      	cmp	r7, #0
20007014:	dd43      	ble.n	2000709e <_vfprintf_r+0x55a>
20007016:	2f10      	cmp	r7, #16
20007018:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20007ba8 <_vfprintf_r+0x1064>
2000701c:	dd2e      	ble.n	2000707c <_vfprintf_r+0x538>
2000701e:	4643      	mov	r3, r8
20007020:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007024:	46a8      	mov	r8, r5
20007026:	f04f 0a10 	mov.w	sl, #16
2000702a:	f10b 0b0c 	add.w	fp, fp, #12
2000702e:	461d      	mov	r5, r3
20007030:	e002      	b.n	20007038 <_vfprintf_r+0x4f4>
20007032:	3f10      	subs	r7, #16
20007034:	2f10      	cmp	r7, #16
20007036:	dd1e      	ble.n	20007076 <_vfprintf_r+0x532>
20007038:	f8c4 a004 	str.w	sl, [r4, #4]
2000703c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007040:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007044:	3301      	adds	r3, #1
20007046:	6025      	str	r5, [r4, #0]
20007048:	3210      	adds	r2, #16
2000704a:	2b07      	cmp	r3, #7
2000704c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007050:	f104 0408 	add.w	r4, r4, #8
20007054:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007058:	ddeb      	ble.n	20007032 <_vfprintf_r+0x4ee>
2000705a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000705e:	4648      	mov	r0, r9
20007060:	4631      	mov	r1, r6
20007062:	465a      	mov	r2, fp
20007064:	3404      	adds	r4, #4
20007066:	f7ff fd5f 	bl	20006b28 <__sprint_r>
2000706a:	2800      	cmp	r0, #0
2000706c:	f47f ae8a 	bne.w	20006d84 <_vfprintf_r+0x240>
20007070:	3f10      	subs	r7, #16
20007072:	2f10      	cmp	r7, #16
20007074:	dce0      	bgt.n	20007038 <_vfprintf_r+0x4f4>
20007076:	462b      	mov	r3, r5
20007078:	4645      	mov	r5, r8
2000707a:	4698      	mov	r8, r3
2000707c:	6067      	str	r7, [r4, #4]
2000707e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007082:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007086:	3301      	adds	r3, #1
20007088:	f8c4 8000 	str.w	r8, [r4]
2000708c:	19d2      	adds	r2, r2, r7
2000708e:	2b07      	cmp	r3, #7
20007090:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007094:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007098:	f300 8442 	bgt.w	20007920 <_vfprintf_r+0xddc>
2000709c:	3408      	adds	r4, #8
2000709e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200070a2:	f41c 7f80 	tst.w	ip, #256	; 0x100
200070a6:	f040 829d 	bne.w	200075e4 <_vfprintf_r+0xaa0>
200070aa:	9810      	ldr	r0, [sp, #64]	; 0x40
200070ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
200070ae:	6060      	str	r0, [r4, #4]
200070b0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200070b4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200070b8:	3301      	adds	r3, #1
200070ba:	6021      	str	r1, [r4, #0]
200070bc:	1812      	adds	r2, r2, r0
200070be:	2b07      	cmp	r3, #7
200070c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200070c4:	bfd8      	it	le
200070c6:	f104 0308 	addle.w	r3, r4, #8
200070ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200070ce:	f300 839b 	bgt.w	20007808 <_vfprintf_r+0xcc4>
200070d2:	990a      	ldr	r1, [sp, #40]	; 0x28
200070d4:	f011 0f04 	tst.w	r1, #4
200070d8:	d055      	beq.n	20007186 <_vfprintf_r+0x642>
200070da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200070dc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200070e0:	ebcc 0702 	rsb	r7, ip, r2
200070e4:	2f00      	cmp	r7, #0
200070e6:	dd4e      	ble.n	20007186 <_vfprintf_r+0x642>
200070e8:	2f10      	cmp	r7, #16
200070ea:	f24c 6818 	movw	r8, #50712	; 0xc618
200070ee:	bfd8      	it	le
200070f0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200070f4:	dd2e      	ble.n	20007154 <_vfprintf_r+0x610>
200070f6:	f2c2 0800 	movt	r8, #8192	; 0x2000
200070fa:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200070fe:	4642      	mov	r2, r8
20007100:	2410      	movs	r4, #16
20007102:	46a8      	mov	r8, r5
20007104:	f10a 0a0c 	add.w	sl, sl, #12
20007108:	4615      	mov	r5, r2
2000710a:	e002      	b.n	20007112 <_vfprintf_r+0x5ce>
2000710c:	3f10      	subs	r7, #16
2000710e:	2f10      	cmp	r7, #16
20007110:	dd1d      	ble.n	2000714e <_vfprintf_r+0x60a>
20007112:	605c      	str	r4, [r3, #4]
20007114:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007118:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000711c:	3201      	adds	r2, #1
2000711e:	601d      	str	r5, [r3, #0]
20007120:	3110      	adds	r1, #16
20007122:	2a07      	cmp	r2, #7
20007124:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007128:	f103 0308 	add.w	r3, r3, #8
2000712c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007130:	ddec      	ble.n	2000710c <_vfprintf_r+0x5c8>
20007132:	4648      	mov	r0, r9
20007134:	4631      	mov	r1, r6
20007136:	4652      	mov	r2, sl
20007138:	f7ff fcf6 	bl	20006b28 <__sprint_r>
2000713c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007140:	3304      	adds	r3, #4
20007142:	2800      	cmp	r0, #0
20007144:	f47f ae1e 	bne.w	20006d84 <_vfprintf_r+0x240>
20007148:	3f10      	subs	r7, #16
2000714a:	2f10      	cmp	r7, #16
2000714c:	dce1      	bgt.n	20007112 <_vfprintf_r+0x5ce>
2000714e:	462a      	mov	r2, r5
20007150:	4645      	mov	r5, r8
20007152:	4690      	mov	r8, r2
20007154:	605f      	str	r7, [r3, #4]
20007156:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000715a:	f8c3 8000 	str.w	r8, [r3]
2000715e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007162:	3201      	adds	r2, #1
20007164:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007168:	18fb      	adds	r3, r7, r3
2000716a:	2a07      	cmp	r2, #7
2000716c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007170:	dd0b      	ble.n	2000718a <_vfprintf_r+0x646>
20007172:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007176:	4648      	mov	r0, r9
20007178:	4631      	mov	r1, r6
2000717a:	320c      	adds	r2, #12
2000717c:	f7ff fcd4 	bl	20006b28 <__sprint_r>
20007180:	2800      	cmp	r0, #0
20007182:	f47f adff 	bne.w	20006d84 <_vfprintf_r+0x240>
20007186:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000718a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000718c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000718e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20007190:	428a      	cmp	r2, r1
20007192:	bfac      	ite	ge
20007194:	1880      	addge	r0, r0, r2
20007196:	1840      	addlt	r0, r0, r1
20007198:	9011      	str	r0, [sp, #68]	; 0x44
2000719a:	2b00      	cmp	r3, #0
2000719c:	f040 8342 	bne.w	20007824 <_vfprintf_r+0xce0>
200071a0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200071a4:	2300      	movs	r3, #0
200071a6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200071aa:	3404      	adds	r4, #4
200071ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200071b0:	e530      	b.n	20006c14 <_vfprintf_r+0xd0>
200071b2:	9216      	str	r2, [sp, #88]	; 0x58
200071b4:	2a00      	cmp	r2, #0
200071b6:	f43f addd 	beq.w	20006d74 <_vfprintf_r+0x230>
200071ba:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200071be:	2301      	movs	r3, #1
200071c0:	f04f 0c00 	mov.w	ip, #0
200071c4:	3004      	adds	r0, #4
200071c6:	930c      	str	r3, [sp, #48]	; 0x30
200071c8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200071cc:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200071d0:	9013      	str	r0, [sp, #76]	; 0x4c
200071d2:	9310      	str	r3, [sp, #64]	; 0x40
200071d4:	2100      	movs	r1, #0
200071d6:	9117      	str	r1, [sp, #92]	; 0x5c
200071d8:	e687      	b.n	20006eea <_vfprintf_r+0x3a6>
200071da:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200071de:	2b00      	cmp	r3, #0
200071e0:	f040 852b 	bne.w	20007c3a <_vfprintf_r+0x10f6>
200071e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200071e6:	462b      	mov	r3, r5
200071e8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200071ec:	782a      	ldrb	r2, [r5, #0]
200071ee:	910b      	str	r1, [sp, #44]	; 0x2c
200071f0:	e553      	b.n	20006c9a <_vfprintf_r+0x156>
200071f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200071f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200071f6:	f043 0301 	orr.w	r3, r3, #1
200071fa:	930a      	str	r3, [sp, #40]	; 0x28
200071fc:	462b      	mov	r3, r5
200071fe:	782a      	ldrb	r2, [r5, #0]
20007200:	910b      	str	r1, [sp, #44]	; 0x2c
20007202:	e54a      	b.n	20006c9a <_vfprintf_r+0x156>
20007204:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007206:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007208:	6809      	ldr	r1, [r1, #0]
2000720a:	910f      	str	r1, [sp, #60]	; 0x3c
2000720c:	1d11      	adds	r1, r2, #4
2000720e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20007210:	2b00      	cmp	r3, #0
20007212:	f2c0 8780 	blt.w	20008116 <_vfprintf_r+0x15d2>
20007216:	782a      	ldrb	r2, [r5, #0]
20007218:	462b      	mov	r3, r5
2000721a:	910b      	str	r1, [sp, #44]	; 0x2c
2000721c:	e53d      	b.n	20006c9a <_vfprintf_r+0x156>
2000721e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007220:	462b      	mov	r3, r5
20007222:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20007226:	782a      	ldrb	r2, [r5, #0]
20007228:	910b      	str	r1, [sp, #44]	; 0x2c
2000722a:	e536      	b.n	20006c9a <_vfprintf_r+0x156>
2000722c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000722e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007230:	f043 0304 	orr.w	r3, r3, #4
20007234:	930a      	str	r3, [sp, #40]	; 0x28
20007236:	462b      	mov	r3, r5
20007238:	782a      	ldrb	r2, [r5, #0]
2000723a:	910b      	str	r1, [sp, #44]	; 0x2c
2000723c:	e52d      	b.n	20006c9a <_vfprintf_r+0x156>
2000723e:	462b      	mov	r3, r5
20007240:	f813 2b01 	ldrb.w	r2, [r3], #1
20007244:	2a2a      	cmp	r2, #42	; 0x2a
20007246:	f001 80cd 	beq.w	200083e4 <_vfprintf_r+0x18a0>
2000724a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000724e:	2909      	cmp	r1, #9
20007250:	f201 8037 	bhi.w	200082c2 <_vfprintf_r+0x177e>
20007254:	3502      	adds	r5, #2
20007256:	2700      	movs	r7, #0
20007258:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000725c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20007260:	462b      	mov	r3, r5
20007262:	3501      	adds	r5, #1
20007264:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20007268:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000726c:	2909      	cmp	r1, #9
2000726e:	d9f3      	bls.n	20007258 <_vfprintf_r+0x714>
20007270:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20007274:	461d      	mov	r5, r3
20007276:	e511      	b.n	20006c9c <_vfprintf_r+0x158>
20007278:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000727a:	462b      	mov	r3, r5
2000727c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000727e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007282:	920a      	str	r2, [sp, #40]	; 0x28
20007284:	782a      	ldrb	r2, [r5, #0]
20007286:	910b      	str	r1, [sp, #44]	; 0x2c
20007288:	e507      	b.n	20006c9a <_vfprintf_r+0x156>
2000728a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000728e:	f04f 0800 	mov.w	r8, #0
20007292:	462b      	mov	r3, r5
20007294:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20007298:	f813 2b01 	ldrb.w	r2, [r3], #1
2000729c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200072a0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200072a4:	461d      	mov	r5, r3
200072a6:	2909      	cmp	r1, #9
200072a8:	d9f3      	bls.n	20007292 <_vfprintf_r+0x74e>
200072aa:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200072ae:	461d      	mov	r5, r3
200072b0:	e4f4      	b.n	20006c9c <_vfprintf_r+0x158>
200072b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200072b4:	9216      	str	r2, [sp, #88]	; 0x58
200072b6:	f043 0310 	orr.w	r3, r3, #16
200072ba:	930a      	str	r3, [sp, #40]	; 0x28
200072bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200072c0:	f01c 0f20 	tst.w	ip, #32
200072c4:	f000 815d 	beq.w	20007582 <_vfprintf_r+0xa3e>
200072c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200072ca:	1dc3      	adds	r3, r0, #7
200072cc:	f023 0307 	bic.w	r3, r3, #7
200072d0:	f103 0108 	add.w	r1, r3, #8
200072d4:	910b      	str	r1, [sp, #44]	; 0x2c
200072d6:	e9d3 ab00 	ldrd	sl, fp, [r3]
200072da:	f1ba 0f00 	cmp.w	sl, #0
200072de:	f17b 0200 	sbcs.w	r2, fp, #0
200072e2:	f2c0 849b 	blt.w	20007c1c <_vfprintf_r+0x10d8>
200072e6:	ea5a 030b 	orrs.w	r3, sl, fp
200072ea:	f04f 0301 	mov.w	r3, #1
200072ee:	bf0c      	ite	eq
200072f0:	2200      	moveq	r2, #0
200072f2:	2201      	movne	r2, #1
200072f4:	e5bc      	b.n	20006e70 <_vfprintf_r+0x32c>
200072f6:	980a      	ldr	r0, [sp, #40]	; 0x28
200072f8:	9216      	str	r2, [sp, #88]	; 0x58
200072fa:	f010 0f08 	tst.w	r0, #8
200072fe:	f000 84ed 	beq.w	20007cdc <_vfprintf_r+0x1198>
20007302:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007304:	1dcb      	adds	r3, r1, #7
20007306:	f023 0307 	bic.w	r3, r3, #7
2000730a:	f103 0208 	add.w	r2, r3, #8
2000730e:	920b      	str	r2, [sp, #44]	; 0x2c
20007310:	f8d3 8004 	ldr.w	r8, [r3, #4]
20007314:	f8d3 a000 	ldr.w	sl, [r3]
20007318:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000731c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20007320:	4650      	mov	r0, sl
20007322:	4641      	mov	r1, r8
20007324:	f003 fe1e 	bl	2000af64 <__isinfd>
20007328:	4683      	mov	fp, r0
2000732a:	2800      	cmp	r0, #0
2000732c:	f000 8599 	beq.w	20007e62 <_vfprintf_r+0x131e>
20007330:	4650      	mov	r0, sl
20007332:	2200      	movs	r2, #0
20007334:	2300      	movs	r3, #0
20007336:	4641      	mov	r1, r8
20007338:	f004 fa84 	bl	2000b844 <__aeabi_dcmplt>
2000733c:	2800      	cmp	r0, #0
2000733e:	f040 850b 	bne.w	20007d58 <_vfprintf_r+0x1214>
20007342:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007346:	f24c 51ec 	movw	r1, #50668	; 0xc5ec
2000734a:	f24c 52e8 	movw	r2, #50664	; 0xc5e8
2000734e:	9816      	ldr	r0, [sp, #88]	; 0x58
20007350:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007354:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007358:	f04f 0c03 	mov.w	ip, #3
2000735c:	2847      	cmp	r0, #71	; 0x47
2000735e:	bfd8      	it	le
20007360:	4611      	movle	r1, r2
20007362:	9113      	str	r1, [sp, #76]	; 0x4c
20007364:	990a      	ldr	r1, [sp, #40]	; 0x28
20007366:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000736a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000736e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20007372:	910a      	str	r1, [sp, #40]	; 0x28
20007374:	f04f 0c00 	mov.w	ip, #0
20007378:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000737c:	e5b1      	b.n	20006ee2 <_vfprintf_r+0x39e>
2000737e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007382:	f043 0308 	orr.w	r3, r3, #8
20007386:	930a      	str	r3, [sp, #40]	; 0x28
20007388:	462b      	mov	r3, r5
2000738a:	782a      	ldrb	r2, [r5, #0]
2000738c:	910b      	str	r1, [sp, #44]	; 0x2c
2000738e:	e484      	b.n	20006c9a <_vfprintf_r+0x156>
20007390:	990a      	ldr	r1, [sp, #40]	; 0x28
20007392:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20007396:	910a      	str	r1, [sp, #40]	; 0x28
20007398:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000739a:	e73c      	b.n	20007216 <_vfprintf_r+0x6d2>
2000739c:	782a      	ldrb	r2, [r5, #0]
2000739e:	2a6c      	cmp	r2, #108	; 0x6c
200073a0:	f000 8555 	beq.w	20007e4e <_vfprintf_r+0x130a>
200073a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200073a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200073a8:	910b      	str	r1, [sp, #44]	; 0x2c
200073aa:	f043 0310 	orr.w	r3, r3, #16
200073ae:	930a      	str	r3, [sp, #40]	; 0x28
200073b0:	462b      	mov	r3, r5
200073b2:	e472      	b.n	20006c9a <_vfprintf_r+0x156>
200073b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200073b6:	f012 0f20 	tst.w	r2, #32
200073ba:	f000 8482 	beq.w	20007cc2 <_vfprintf_r+0x117e>
200073be:	980b      	ldr	r0, [sp, #44]	; 0x2c
200073c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200073c2:	6803      	ldr	r3, [r0, #0]
200073c4:	4610      	mov	r0, r2
200073c6:	ea4f 71e0 	mov.w	r1, r0, asr #31
200073ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200073cc:	e9c3 0100 	strd	r0, r1, [r3]
200073d0:	f102 0a04 	add.w	sl, r2, #4
200073d4:	e41e      	b.n	20006c14 <_vfprintf_r+0xd0>
200073d6:	9216      	str	r2, [sp, #88]	; 0x58
200073d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200073da:	f012 0320 	ands.w	r3, r2, #32
200073de:	f000 80ef 	beq.w	200075c0 <_vfprintf_r+0xa7c>
200073e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200073e4:	1dda      	adds	r2, r3, #7
200073e6:	2300      	movs	r3, #0
200073e8:	f022 0207 	bic.w	r2, r2, #7
200073ec:	f102 0c08 	add.w	ip, r2, #8
200073f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200073f4:	e9d2 ab00 	ldrd	sl, fp, [r2]
200073f8:	ea5a 000b 	orrs.w	r0, sl, fp
200073fc:	bf0c      	ite	eq
200073fe:	2200      	moveq	r2, #0
20007400:	2201      	movne	r2, #1
20007402:	e531      	b.n	20006e68 <_vfprintf_r+0x324>
20007404:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007406:	2178      	movs	r1, #120	; 0x78
20007408:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000740c:	9116      	str	r1, [sp, #88]	; 0x58
2000740e:	6803      	ldr	r3, [r0, #0]
20007410:	f24c 50f8 	movw	r0, #50680	; 0xc5f8
20007414:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20007418:	2130      	movs	r1, #48	; 0x30
2000741a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000741e:	f04c 0c02 	orr.w	ip, ip, #2
20007422:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007424:	1e1a      	subs	r2, r3, #0
20007426:	bf18      	it	ne
20007428:	2201      	movne	r2, #1
2000742a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000742e:	469a      	mov	sl, r3
20007430:	f04f 0b00 	mov.w	fp, #0
20007434:	3104      	adds	r1, #4
20007436:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000743a:	9019      	str	r0, [sp, #100]	; 0x64
2000743c:	2302      	movs	r3, #2
2000743e:	910b      	str	r1, [sp, #44]	; 0x2c
20007440:	e512      	b.n	20006e68 <_vfprintf_r+0x324>
20007442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007444:	9216      	str	r2, [sp, #88]	; 0x58
20007446:	f04f 0200 	mov.w	r2, #0
2000744a:	1d18      	adds	r0, r3, #4
2000744c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20007450:	681b      	ldr	r3, [r3, #0]
20007452:	900b      	str	r0, [sp, #44]	; 0x2c
20007454:	9313      	str	r3, [sp, #76]	; 0x4c
20007456:	2b00      	cmp	r3, #0
20007458:	f000 86c6 	beq.w	200081e8 <_vfprintf_r+0x16a4>
2000745c:	2f00      	cmp	r7, #0
2000745e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007460:	f2c0 868f 	blt.w	20008182 <_vfprintf_r+0x163e>
20007464:	2100      	movs	r1, #0
20007466:	463a      	mov	r2, r7
20007468:	f002 fdc4 	bl	20009ff4 <memchr>
2000746c:	4603      	mov	r3, r0
2000746e:	2800      	cmp	r0, #0
20007470:	f000 86f5 	beq.w	2000825e <_vfprintf_r+0x171a>
20007474:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007476:	1a1b      	subs	r3, r3, r0
20007478:	9310      	str	r3, [sp, #64]	; 0x40
2000747a:	42bb      	cmp	r3, r7
2000747c:	f340 85be 	ble.w	20007ffc <_vfprintf_r+0x14b8>
20007480:	9710      	str	r7, [sp, #64]	; 0x40
20007482:	2100      	movs	r1, #0
20007484:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20007488:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000748c:	970c      	str	r7, [sp, #48]	; 0x30
2000748e:	9117      	str	r1, [sp, #92]	; 0x5c
20007490:	e527      	b.n	20006ee2 <_vfprintf_r+0x39e>
20007492:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007496:	9216      	str	r2, [sp, #88]	; 0x58
20007498:	f01c 0f20 	tst.w	ip, #32
2000749c:	d023      	beq.n	200074e6 <_vfprintf_r+0x9a2>
2000749e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200074a0:	2301      	movs	r3, #1
200074a2:	1dc2      	adds	r2, r0, #7
200074a4:	f022 0207 	bic.w	r2, r2, #7
200074a8:	f102 0108 	add.w	r1, r2, #8
200074ac:	910b      	str	r1, [sp, #44]	; 0x2c
200074ae:	e9d2 ab00 	ldrd	sl, fp, [r2]
200074b2:	ea5a 020b 	orrs.w	r2, sl, fp
200074b6:	bf0c      	ite	eq
200074b8:	2200      	moveq	r2, #0
200074ba:	2201      	movne	r2, #1
200074bc:	e4d4      	b.n	20006e68 <_vfprintf_r+0x324>
200074be:	990a      	ldr	r1, [sp, #40]	; 0x28
200074c0:	462b      	mov	r3, r5
200074c2:	f041 0120 	orr.w	r1, r1, #32
200074c6:	910a      	str	r1, [sp, #40]	; 0x28
200074c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200074ca:	782a      	ldrb	r2, [r5, #0]
200074cc:	910b      	str	r1, [sp, #44]	; 0x2c
200074ce:	f7ff bbe4 	b.w	20006c9a <_vfprintf_r+0x156>
200074d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200074d4:	9216      	str	r2, [sp, #88]	; 0x58
200074d6:	f043 0310 	orr.w	r3, r3, #16
200074da:	930a      	str	r3, [sp, #40]	; 0x28
200074dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200074e0:	f01c 0f20 	tst.w	ip, #32
200074e4:	d1db      	bne.n	2000749e <_vfprintf_r+0x95a>
200074e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200074e8:	f013 0f10 	tst.w	r3, #16
200074ec:	f000 83d5 	beq.w	20007c9a <_vfprintf_r+0x1156>
200074f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200074f2:	2301      	movs	r3, #1
200074f4:	1d02      	adds	r2, r0, #4
200074f6:	920b      	str	r2, [sp, #44]	; 0x2c
200074f8:	6801      	ldr	r1, [r0, #0]
200074fa:	1e0a      	subs	r2, r1, #0
200074fc:	bf18      	it	ne
200074fe:	2201      	movne	r2, #1
20007500:	468a      	mov	sl, r1
20007502:	f04f 0b00 	mov.w	fp, #0
20007506:	e4af      	b.n	20006e68 <_vfprintf_r+0x324>
20007508:	980a      	ldr	r0, [sp, #40]	; 0x28
2000750a:	9216      	str	r2, [sp, #88]	; 0x58
2000750c:	f24c 52d4 	movw	r2, #50644	; 0xc5d4
20007510:	f010 0f20 	tst.w	r0, #32
20007514:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007518:	9219      	str	r2, [sp, #100]	; 0x64
2000751a:	f47f ac92 	bne.w	20006e42 <_vfprintf_r+0x2fe>
2000751e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007520:	f013 0f10 	tst.w	r3, #16
20007524:	f040 831a 	bne.w	20007b5c <_vfprintf_r+0x1018>
20007528:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000752a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000752e:	f000 8315 	beq.w	20007b5c <_vfprintf_r+0x1018>
20007532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007534:	f103 0c04 	add.w	ip, r3, #4
20007538:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000753c:	f8b3 a000 	ldrh.w	sl, [r3]
20007540:	46d2      	mov	sl, sl
20007542:	f04f 0b00 	mov.w	fp, #0
20007546:	e485      	b.n	20006e54 <_vfprintf_r+0x310>
20007548:	9216      	str	r2, [sp, #88]	; 0x58
2000754a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000754e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007550:	f04f 0c01 	mov.w	ip, #1
20007554:	f04f 0000 	mov.w	r0, #0
20007558:	3104      	adds	r1, #4
2000755a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000755e:	6813      	ldr	r3, [r2, #0]
20007560:	3204      	adds	r2, #4
20007562:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20007566:	920b      	str	r2, [sp, #44]	; 0x2c
20007568:	9113      	str	r1, [sp, #76]	; 0x4c
2000756a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000756e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20007572:	e62f      	b.n	200071d4 <_vfprintf_r+0x690>
20007574:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007578:	9216      	str	r2, [sp, #88]	; 0x58
2000757a:	f01c 0f20 	tst.w	ip, #32
2000757e:	f47f aea3 	bne.w	200072c8 <_vfprintf_r+0x784>
20007582:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007584:	f012 0f10 	tst.w	r2, #16
20007588:	f040 82f1 	bne.w	20007b6e <_vfprintf_r+0x102a>
2000758c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000758e:	f012 0f40 	tst.w	r2, #64	; 0x40
20007592:	f000 82ec 	beq.w	20007b6e <_vfprintf_r+0x102a>
20007596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007598:	f103 0c04 	add.w	ip, r3, #4
2000759c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200075a0:	f9b3 a000 	ldrsh.w	sl, [r3]
200075a4:	46d2      	mov	sl, sl
200075a6:	ea4f 7bea 	mov.w	fp, sl, asr #31
200075aa:	e696      	b.n	200072da <_vfprintf_r+0x796>
200075ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200075ae:	9216      	str	r2, [sp, #88]	; 0x58
200075b0:	f041 0110 	orr.w	r1, r1, #16
200075b4:	910a      	str	r1, [sp, #40]	; 0x28
200075b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200075b8:	f012 0320 	ands.w	r3, r2, #32
200075bc:	f47f af11 	bne.w	200073e2 <_vfprintf_r+0x89e>
200075c0:	990a      	ldr	r1, [sp, #40]	; 0x28
200075c2:	f011 0210 	ands.w	r2, r1, #16
200075c6:	f000 8354 	beq.w	20007c72 <_vfprintf_r+0x112e>
200075ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200075cc:	f102 0c04 	add.w	ip, r2, #4
200075d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200075d4:	6811      	ldr	r1, [r2, #0]
200075d6:	1e0a      	subs	r2, r1, #0
200075d8:	bf18      	it	ne
200075da:	2201      	movne	r2, #1
200075dc:	468a      	mov	sl, r1
200075de:	f04f 0b00 	mov.w	fp, #0
200075e2:	e441      	b.n	20006e68 <_vfprintf_r+0x324>
200075e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200075e6:	2a65      	cmp	r2, #101	; 0x65
200075e8:	f340 8128 	ble.w	2000783c <_vfprintf_r+0xcf8>
200075ec:	9812      	ldr	r0, [sp, #72]	; 0x48
200075ee:	2200      	movs	r2, #0
200075f0:	2300      	movs	r3, #0
200075f2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200075f4:	f004 f91c 	bl	2000b830 <__aeabi_dcmpeq>
200075f8:	2800      	cmp	r0, #0
200075fa:	f000 81be 	beq.w	2000797a <_vfprintf_r+0xe36>
200075fe:	2301      	movs	r3, #1
20007600:	6063      	str	r3, [r4, #4]
20007602:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007606:	f24c 6314 	movw	r3, #50708	; 0xc614
2000760a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000760e:	6023      	str	r3, [r4, #0]
20007610:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007614:	3201      	adds	r2, #1
20007616:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000761a:	3301      	adds	r3, #1
2000761c:	2a07      	cmp	r2, #7
2000761e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007622:	bfd8      	it	le
20007624:	f104 0308 	addle.w	r3, r4, #8
20007628:	f300 839b 	bgt.w	20007d62 <_vfprintf_r+0x121e>
2000762c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007630:	981a      	ldr	r0, [sp, #104]	; 0x68
20007632:	4282      	cmp	r2, r0
20007634:	db04      	blt.n	20007640 <_vfprintf_r+0xafc>
20007636:	990a      	ldr	r1, [sp, #40]	; 0x28
20007638:	f011 0f01 	tst.w	r1, #1
2000763c:	f43f ad49 	beq.w	200070d2 <_vfprintf_r+0x58e>
20007640:	2201      	movs	r2, #1
20007642:	605a      	str	r2, [r3, #4]
20007644:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007648:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000764c:	3201      	adds	r2, #1
2000764e:	981d      	ldr	r0, [sp, #116]	; 0x74
20007650:	3101      	adds	r1, #1
20007652:	2a07      	cmp	r2, #7
20007654:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007658:	6018      	str	r0, [r3, #0]
2000765a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000765e:	f300 855f 	bgt.w	20008120 <_vfprintf_r+0x15dc>
20007662:	3308      	adds	r3, #8
20007664:	991a      	ldr	r1, [sp, #104]	; 0x68
20007666:	1e4f      	subs	r7, r1, #1
20007668:	2f00      	cmp	r7, #0
2000766a:	f77f ad32 	ble.w	200070d2 <_vfprintf_r+0x58e>
2000766e:	2f10      	cmp	r7, #16
20007670:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20007ba8 <_vfprintf_r+0x1064>
20007674:	f340 82ea 	ble.w	20007c4c <_vfprintf_r+0x1108>
20007678:	4642      	mov	r2, r8
2000767a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000767e:	46a8      	mov	r8, r5
20007680:	2410      	movs	r4, #16
20007682:	f10a 0a0c 	add.w	sl, sl, #12
20007686:	4615      	mov	r5, r2
20007688:	e003      	b.n	20007692 <_vfprintf_r+0xb4e>
2000768a:	3f10      	subs	r7, #16
2000768c:	2f10      	cmp	r7, #16
2000768e:	f340 82da 	ble.w	20007c46 <_vfprintf_r+0x1102>
20007692:	605c      	str	r4, [r3, #4]
20007694:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007698:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000769c:	3201      	adds	r2, #1
2000769e:	601d      	str	r5, [r3, #0]
200076a0:	3110      	adds	r1, #16
200076a2:	2a07      	cmp	r2, #7
200076a4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200076a8:	f103 0308 	add.w	r3, r3, #8
200076ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200076b0:	ddeb      	ble.n	2000768a <_vfprintf_r+0xb46>
200076b2:	4648      	mov	r0, r9
200076b4:	4631      	mov	r1, r6
200076b6:	4652      	mov	r2, sl
200076b8:	f7ff fa36 	bl	20006b28 <__sprint_r>
200076bc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200076c0:	3304      	adds	r3, #4
200076c2:	2800      	cmp	r0, #0
200076c4:	d0e1      	beq.n	2000768a <_vfprintf_r+0xb46>
200076c6:	f7ff bb5d 	b.w	20006d84 <_vfprintf_r+0x240>
200076ca:	b97b      	cbnz	r3, 200076ec <_vfprintf_r+0xba8>
200076cc:	990a      	ldr	r1, [sp, #40]	; 0x28
200076ce:	f011 0f01 	tst.w	r1, #1
200076d2:	d00b      	beq.n	200076ec <_vfprintf_r+0xba8>
200076d4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200076d8:	2330      	movs	r3, #48	; 0x30
200076da:	3204      	adds	r2, #4
200076dc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200076e0:	3227      	adds	r2, #39	; 0x27
200076e2:	2301      	movs	r3, #1
200076e4:	9213      	str	r2, [sp, #76]	; 0x4c
200076e6:	9310      	str	r3, [sp, #64]	; 0x40
200076e8:	f7ff bbf3 	b.w	20006ed2 <_vfprintf_r+0x38e>
200076ec:	9818      	ldr	r0, [sp, #96]	; 0x60
200076ee:	2100      	movs	r1, #0
200076f0:	9110      	str	r1, [sp, #64]	; 0x40
200076f2:	9013      	str	r0, [sp, #76]	; 0x4c
200076f4:	f7ff bbed 	b.w	20006ed2 <_vfprintf_r+0x38e>
200076f8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200076fa:	990c      	ldr	r1, [sp, #48]	; 0x30
200076fc:	1a47      	subs	r7, r0, r1
200076fe:	2f00      	cmp	r7, #0
20007700:	f77f ac84 	ble.w	2000700c <_vfprintf_r+0x4c8>
20007704:	2f10      	cmp	r7, #16
20007706:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20007ba8 <_vfprintf_r+0x1064>
2000770a:	dd2e      	ble.n	2000776a <_vfprintf_r+0xc26>
2000770c:	4643      	mov	r3, r8
2000770e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007712:	46a8      	mov	r8, r5
20007714:	f04f 0a10 	mov.w	sl, #16
20007718:	f10b 0b0c 	add.w	fp, fp, #12
2000771c:	461d      	mov	r5, r3
2000771e:	e002      	b.n	20007726 <_vfprintf_r+0xbe2>
20007720:	3f10      	subs	r7, #16
20007722:	2f10      	cmp	r7, #16
20007724:	dd1e      	ble.n	20007764 <_vfprintf_r+0xc20>
20007726:	f8c4 a004 	str.w	sl, [r4, #4]
2000772a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000772e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007732:	3301      	adds	r3, #1
20007734:	6025      	str	r5, [r4, #0]
20007736:	3210      	adds	r2, #16
20007738:	2b07      	cmp	r3, #7
2000773a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000773e:	f104 0408 	add.w	r4, r4, #8
20007742:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007746:	ddeb      	ble.n	20007720 <_vfprintf_r+0xbdc>
20007748:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000774c:	4648      	mov	r0, r9
2000774e:	4631      	mov	r1, r6
20007750:	465a      	mov	r2, fp
20007752:	3404      	adds	r4, #4
20007754:	f7ff f9e8 	bl	20006b28 <__sprint_r>
20007758:	2800      	cmp	r0, #0
2000775a:	f47f ab13 	bne.w	20006d84 <_vfprintf_r+0x240>
2000775e:	3f10      	subs	r7, #16
20007760:	2f10      	cmp	r7, #16
20007762:	dce0      	bgt.n	20007726 <_vfprintf_r+0xbe2>
20007764:	462b      	mov	r3, r5
20007766:	4645      	mov	r5, r8
20007768:	4698      	mov	r8, r3
2000776a:	6067      	str	r7, [r4, #4]
2000776c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007770:	f8c4 8000 	str.w	r8, [r4]
20007774:	1c5a      	adds	r2, r3, #1
20007776:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000777a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000777e:	19db      	adds	r3, r3, r7
20007780:	2a07      	cmp	r2, #7
20007782:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007786:	f300 823a 	bgt.w	20007bfe <_vfprintf_r+0x10ba>
2000778a:	3408      	adds	r4, #8
2000778c:	e43e      	b.n	2000700c <_vfprintf_r+0x4c8>
2000778e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007790:	6063      	str	r3, [r4, #4]
20007792:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007796:	6021      	str	r1, [r4, #0]
20007798:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000779c:	3201      	adds	r2, #1
2000779e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200077a2:	18cb      	adds	r3, r1, r3
200077a4:	2a07      	cmp	r2, #7
200077a6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200077aa:	f300 8549 	bgt.w	20008240 <_vfprintf_r+0x16fc>
200077ae:	3408      	adds	r4, #8
200077b0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200077b2:	2301      	movs	r3, #1
200077b4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200077b8:	6063      	str	r3, [r4, #4]
200077ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200077be:	6022      	str	r2, [r4, #0]
200077c0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200077c4:	3301      	adds	r3, #1
200077c6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200077ca:	3201      	adds	r2, #1
200077cc:	2b07      	cmp	r3, #7
200077ce:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200077d2:	bfd8      	it	le
200077d4:	f104 0308 	addle.w	r3, r4, #8
200077d8:	f300 8523 	bgt.w	20008222 <_vfprintf_r+0x16de>
200077dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200077de:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200077e2:	19c7      	adds	r7, r0, r7
200077e4:	981a      	ldr	r0, [sp, #104]	; 0x68
200077e6:	601f      	str	r7, [r3, #0]
200077e8:	1a81      	subs	r1, r0, r2
200077ea:	6059      	str	r1, [r3, #4]
200077ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200077f0:	1a8a      	subs	r2, r1, r2
200077f2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200077f6:	1812      	adds	r2, r2, r0
200077f8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200077fc:	3101      	adds	r1, #1
200077fe:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20007802:	2907      	cmp	r1, #7
20007804:	f340 8232 	ble.w	20007c6c <_vfprintf_r+0x1128>
20007808:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000780c:	4648      	mov	r0, r9
2000780e:	4631      	mov	r1, r6
20007810:	320c      	adds	r2, #12
20007812:	f7ff f989 	bl	20006b28 <__sprint_r>
20007816:	2800      	cmp	r0, #0
20007818:	f47f aab4 	bne.w	20006d84 <_vfprintf_r+0x240>
2000781c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007820:	3304      	adds	r3, #4
20007822:	e456      	b.n	200070d2 <_vfprintf_r+0x58e>
20007824:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007828:	4648      	mov	r0, r9
2000782a:	4631      	mov	r1, r6
2000782c:	320c      	adds	r2, #12
2000782e:	f7ff f97b 	bl	20006b28 <__sprint_r>
20007832:	2800      	cmp	r0, #0
20007834:	f43f acb4 	beq.w	200071a0 <_vfprintf_r+0x65c>
20007838:	f7ff baa4 	b.w	20006d84 <_vfprintf_r+0x240>
2000783c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000783e:	2901      	cmp	r1, #1
20007840:	dd4c      	ble.n	200078dc <_vfprintf_r+0xd98>
20007842:	2301      	movs	r3, #1
20007844:	6063      	str	r3, [r4, #4]
20007846:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000784a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000784e:	3301      	adds	r3, #1
20007850:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007852:	3201      	adds	r2, #1
20007854:	2b07      	cmp	r3, #7
20007856:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000785a:	6020      	str	r0, [r4, #0]
2000785c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007860:	f300 81b2 	bgt.w	20007bc8 <_vfprintf_r+0x1084>
20007864:	3408      	adds	r4, #8
20007866:	2301      	movs	r3, #1
20007868:	6063      	str	r3, [r4, #4]
2000786a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000786e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007872:	3301      	adds	r3, #1
20007874:	991d      	ldr	r1, [sp, #116]	; 0x74
20007876:	3201      	adds	r2, #1
20007878:	2b07      	cmp	r3, #7
2000787a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000787e:	6021      	str	r1, [r4, #0]
20007880:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007884:	f300 8192 	bgt.w	20007bac <_vfprintf_r+0x1068>
20007888:	3408      	adds	r4, #8
2000788a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000788c:	2200      	movs	r2, #0
2000788e:	2300      	movs	r3, #0
20007890:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007892:	f003 ffcd 	bl	2000b830 <__aeabi_dcmpeq>
20007896:	2800      	cmp	r0, #0
20007898:	f040 811d 	bne.w	20007ad6 <_vfprintf_r+0xf92>
2000789c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000789e:	9813      	ldr	r0, [sp, #76]	; 0x4c
200078a0:	1e5a      	subs	r2, r3, #1
200078a2:	6062      	str	r2, [r4, #4]
200078a4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200078a8:	1c41      	adds	r1, r0, #1
200078aa:	6021      	str	r1, [r4, #0]
200078ac:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200078b0:	3301      	adds	r3, #1
200078b2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200078b6:	188a      	adds	r2, r1, r2
200078b8:	2b07      	cmp	r3, #7
200078ba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200078be:	dc21      	bgt.n	20007904 <_vfprintf_r+0xdc0>
200078c0:	3408      	adds	r4, #8
200078c2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200078c4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200078c8:	981c      	ldr	r0, [sp, #112]	; 0x70
200078ca:	6022      	str	r2, [r4, #0]
200078cc:	6063      	str	r3, [r4, #4]
200078ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200078d2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200078d6:	3301      	adds	r3, #1
200078d8:	f7ff bbf0 	b.w	200070bc <_vfprintf_r+0x578>
200078dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200078de:	f012 0f01 	tst.w	r2, #1
200078e2:	d1ae      	bne.n	20007842 <_vfprintf_r+0xcfe>
200078e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200078e6:	2301      	movs	r3, #1
200078e8:	6063      	str	r3, [r4, #4]
200078ea:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200078ee:	6022      	str	r2, [r4, #0]
200078f0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200078f4:	3301      	adds	r3, #1
200078f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200078fa:	3201      	adds	r2, #1
200078fc:	2b07      	cmp	r3, #7
200078fe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007902:	dddd      	ble.n	200078c0 <_vfprintf_r+0xd7c>
20007904:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007908:	4648      	mov	r0, r9
2000790a:	4631      	mov	r1, r6
2000790c:	320c      	adds	r2, #12
2000790e:	f7ff f90b 	bl	20006b28 <__sprint_r>
20007912:	2800      	cmp	r0, #0
20007914:	f47f aa36 	bne.w	20006d84 <_vfprintf_r+0x240>
20007918:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000791c:	3404      	adds	r4, #4
2000791e:	e7d0      	b.n	200078c2 <_vfprintf_r+0xd7e>
20007920:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007924:	4648      	mov	r0, r9
20007926:	4631      	mov	r1, r6
20007928:	320c      	adds	r2, #12
2000792a:	f7ff f8fd 	bl	20006b28 <__sprint_r>
2000792e:	2800      	cmp	r0, #0
20007930:	f47f aa28 	bne.w	20006d84 <_vfprintf_r+0x240>
20007934:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007938:	3404      	adds	r4, #4
2000793a:	f7ff bbb0 	b.w	2000709e <_vfprintf_r+0x55a>
2000793e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007942:	4648      	mov	r0, r9
20007944:	4631      	mov	r1, r6
20007946:	320c      	adds	r2, #12
20007948:	f7ff f8ee 	bl	20006b28 <__sprint_r>
2000794c:	2800      	cmp	r0, #0
2000794e:	f47f aa19 	bne.w	20006d84 <_vfprintf_r+0x240>
20007952:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007956:	3404      	adds	r4, #4
20007958:	f7ff bb3c 	b.w	20006fd4 <_vfprintf_r+0x490>
2000795c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007960:	4648      	mov	r0, r9
20007962:	4631      	mov	r1, r6
20007964:	320c      	adds	r2, #12
20007966:	f7ff f8df 	bl	20006b28 <__sprint_r>
2000796a:	2800      	cmp	r0, #0
2000796c:	f47f aa0a 	bne.w	20006d84 <_vfprintf_r+0x240>
20007970:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007974:	3404      	adds	r4, #4
20007976:	f7ff bb43 	b.w	20007000 <_vfprintf_r+0x4bc>
2000797a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000797e:	2b00      	cmp	r3, #0
20007980:	f340 81fd 	ble.w	20007d7e <_vfprintf_r+0x123a>
20007984:	991a      	ldr	r1, [sp, #104]	; 0x68
20007986:	428b      	cmp	r3, r1
20007988:	f6ff af01 	blt.w	2000778e <_vfprintf_r+0xc4a>
2000798c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000798e:	6061      	str	r1, [r4, #4]
20007990:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007994:	6022      	str	r2, [r4, #0]
20007996:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000799a:	3301      	adds	r3, #1
2000799c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200079a0:	1852      	adds	r2, r2, r1
200079a2:	2b07      	cmp	r3, #7
200079a4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200079a8:	bfd8      	it	le
200079aa:	f104 0308 	addle.w	r3, r4, #8
200079ae:	f300 8429 	bgt.w	20008204 <_vfprintf_r+0x16c0>
200079b2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200079b6:	981a      	ldr	r0, [sp, #104]	; 0x68
200079b8:	1a24      	subs	r4, r4, r0
200079ba:	2c00      	cmp	r4, #0
200079bc:	f340 81b3 	ble.w	20007d26 <_vfprintf_r+0x11e2>
200079c0:	2c10      	cmp	r4, #16
200079c2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20007ba8 <_vfprintf_r+0x1064>
200079c6:	f340 819d 	ble.w	20007d04 <_vfprintf_r+0x11c0>
200079ca:	4642      	mov	r2, r8
200079cc:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200079d0:	46a8      	mov	r8, r5
200079d2:	2710      	movs	r7, #16
200079d4:	f10a 0a0c 	add.w	sl, sl, #12
200079d8:	4615      	mov	r5, r2
200079da:	e003      	b.n	200079e4 <_vfprintf_r+0xea0>
200079dc:	3c10      	subs	r4, #16
200079de:	2c10      	cmp	r4, #16
200079e0:	f340 818d 	ble.w	20007cfe <_vfprintf_r+0x11ba>
200079e4:	605f      	str	r7, [r3, #4]
200079e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200079ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200079ee:	3201      	adds	r2, #1
200079f0:	601d      	str	r5, [r3, #0]
200079f2:	3110      	adds	r1, #16
200079f4:	2a07      	cmp	r2, #7
200079f6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200079fa:	f103 0308 	add.w	r3, r3, #8
200079fe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007a02:	ddeb      	ble.n	200079dc <_vfprintf_r+0xe98>
20007a04:	4648      	mov	r0, r9
20007a06:	4631      	mov	r1, r6
20007a08:	4652      	mov	r2, sl
20007a0a:	f7ff f88d 	bl	20006b28 <__sprint_r>
20007a0e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007a12:	3304      	adds	r3, #4
20007a14:	2800      	cmp	r0, #0
20007a16:	d0e1      	beq.n	200079dc <_vfprintf_r+0xe98>
20007a18:	f7ff b9b4 	b.w	20006d84 <_vfprintf_r+0x240>
20007a1c:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007a1e:	9819      	ldr	r0, [sp, #100]	; 0x64
20007a20:	4613      	mov	r3, r2
20007a22:	9213      	str	r2, [sp, #76]	; 0x4c
20007a24:	f00a 020f 	and.w	r2, sl, #15
20007a28:	ea4f 111a 	mov.w	r1, sl, lsr #4
20007a2c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20007a30:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20007a34:	5c82      	ldrb	r2, [r0, r2]
20007a36:	468a      	mov	sl, r1
20007a38:	46e3      	mov	fp, ip
20007a3a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007a3e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20007a42:	d1ef      	bne.n	20007a24 <_vfprintf_r+0xee0>
20007a44:	9818      	ldr	r0, [sp, #96]	; 0x60
20007a46:	9313      	str	r3, [sp, #76]	; 0x4c
20007a48:	1ac0      	subs	r0, r0, r3
20007a4a:	9010      	str	r0, [sp, #64]	; 0x40
20007a4c:	f7ff ba41 	b.w	20006ed2 <_vfprintf_r+0x38e>
20007a50:	2209      	movs	r2, #9
20007a52:	2300      	movs	r3, #0
20007a54:	4552      	cmp	r2, sl
20007a56:	eb73 000b 	sbcs.w	r0, r3, fp
20007a5a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20007a5e:	d21f      	bcs.n	20007aa0 <_vfprintf_r+0xf5c>
20007a60:	4623      	mov	r3, r4
20007a62:	4644      	mov	r4, r8
20007a64:	46b8      	mov	r8, r7
20007a66:	461f      	mov	r7, r3
20007a68:	4650      	mov	r0, sl
20007a6a:	4659      	mov	r1, fp
20007a6c:	220a      	movs	r2, #10
20007a6e:	2300      	movs	r3, #0
20007a70:	f003 ff38 	bl	2000b8e4 <__aeabi_uldivmod>
20007a74:	2300      	movs	r3, #0
20007a76:	4650      	mov	r0, sl
20007a78:	4659      	mov	r1, fp
20007a7a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20007a7e:	220a      	movs	r2, #10
20007a80:	f804 cd01 	strb.w	ip, [r4, #-1]!
20007a84:	f003 ff2e 	bl	2000b8e4 <__aeabi_uldivmod>
20007a88:	2209      	movs	r2, #9
20007a8a:	2300      	movs	r3, #0
20007a8c:	4682      	mov	sl, r0
20007a8e:	468b      	mov	fp, r1
20007a90:	4552      	cmp	r2, sl
20007a92:	eb73 030b 	sbcs.w	r3, r3, fp
20007a96:	d3e7      	bcc.n	20007a68 <_vfprintf_r+0xf24>
20007a98:	463b      	mov	r3, r7
20007a9a:	4647      	mov	r7, r8
20007a9c:	46a0      	mov	r8, r4
20007a9e:	461c      	mov	r4, r3
20007aa0:	f108 30ff 	add.w	r0, r8, #4294967295
20007aa4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20007aa8:	9013      	str	r0, [sp, #76]	; 0x4c
20007aaa:	f808 ac01 	strb.w	sl, [r8, #-1]
20007aae:	9918      	ldr	r1, [sp, #96]	; 0x60
20007ab0:	1a09      	subs	r1, r1, r0
20007ab2:	9110      	str	r1, [sp, #64]	; 0x40
20007ab4:	f7ff ba0d 	b.w	20006ed2 <_vfprintf_r+0x38e>
20007ab8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007abc:	4648      	mov	r0, r9
20007abe:	4631      	mov	r1, r6
20007ac0:	320c      	adds	r2, #12
20007ac2:	f7ff f831 	bl	20006b28 <__sprint_r>
20007ac6:	2800      	cmp	r0, #0
20007ac8:	f47f a95c 	bne.w	20006d84 <_vfprintf_r+0x240>
20007acc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007ad0:	3404      	adds	r4, #4
20007ad2:	f7ff ba68 	b.w	20006fa6 <_vfprintf_r+0x462>
20007ad6:	991a      	ldr	r1, [sp, #104]	; 0x68
20007ad8:	1e4f      	subs	r7, r1, #1
20007ada:	2f00      	cmp	r7, #0
20007adc:	f77f aef1 	ble.w	200078c2 <_vfprintf_r+0xd7e>
20007ae0:	2f10      	cmp	r7, #16
20007ae2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20007ba8 <_vfprintf_r+0x1064>
20007ae6:	dd4e      	ble.n	20007b86 <_vfprintf_r+0x1042>
20007ae8:	4643      	mov	r3, r8
20007aea:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007aee:	46a8      	mov	r8, r5
20007af0:	f04f 0a10 	mov.w	sl, #16
20007af4:	f10b 0b0c 	add.w	fp, fp, #12
20007af8:	461d      	mov	r5, r3
20007afa:	e002      	b.n	20007b02 <_vfprintf_r+0xfbe>
20007afc:	3f10      	subs	r7, #16
20007afe:	2f10      	cmp	r7, #16
20007b00:	dd3e      	ble.n	20007b80 <_vfprintf_r+0x103c>
20007b02:	f8c4 a004 	str.w	sl, [r4, #4]
20007b06:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007b0a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007b0e:	3301      	adds	r3, #1
20007b10:	6025      	str	r5, [r4, #0]
20007b12:	3210      	adds	r2, #16
20007b14:	2b07      	cmp	r3, #7
20007b16:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007b1a:	f104 0408 	add.w	r4, r4, #8
20007b1e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007b22:	ddeb      	ble.n	20007afc <_vfprintf_r+0xfb8>
20007b24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b28:	4648      	mov	r0, r9
20007b2a:	4631      	mov	r1, r6
20007b2c:	465a      	mov	r2, fp
20007b2e:	3404      	adds	r4, #4
20007b30:	f7fe fffa 	bl	20006b28 <__sprint_r>
20007b34:	2800      	cmp	r0, #0
20007b36:	d0e1      	beq.n	20007afc <_vfprintf_r+0xfb8>
20007b38:	f7ff b924 	b.w	20006d84 <_vfprintf_r+0x240>
20007b3c:	9816      	ldr	r0, [sp, #88]	; 0x58
20007b3e:	2130      	movs	r1, #48	; 0x30
20007b40:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007b44:	2201      	movs	r2, #1
20007b46:	2302      	movs	r3, #2
20007b48:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007b4c:	f04c 0c02 	orr.w	ip, ip, #2
20007b50:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20007b54:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007b58:	f7ff b986 	b.w	20006e68 <_vfprintf_r+0x324>
20007b5c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007b5e:	1d01      	adds	r1, r0, #4
20007b60:	6803      	ldr	r3, [r0, #0]
20007b62:	910b      	str	r1, [sp, #44]	; 0x2c
20007b64:	469a      	mov	sl, r3
20007b66:	f04f 0b00 	mov.w	fp, #0
20007b6a:	f7ff b973 	b.w	20006e54 <_vfprintf_r+0x310>
20007b6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007b70:	1d01      	adds	r1, r0, #4
20007b72:	6803      	ldr	r3, [r0, #0]
20007b74:	910b      	str	r1, [sp, #44]	; 0x2c
20007b76:	469a      	mov	sl, r3
20007b78:	ea4f 7bea 	mov.w	fp, sl, asr #31
20007b7c:	f7ff bbad 	b.w	200072da <_vfprintf_r+0x796>
20007b80:	462b      	mov	r3, r5
20007b82:	4645      	mov	r5, r8
20007b84:	4698      	mov	r8, r3
20007b86:	6067      	str	r7, [r4, #4]
20007b88:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007b8c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007b90:	3301      	adds	r3, #1
20007b92:	f8c4 8000 	str.w	r8, [r4]
20007b96:	19d2      	adds	r2, r2, r7
20007b98:	2b07      	cmp	r3, #7
20007b9a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007b9e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007ba2:	f77f ae8d 	ble.w	200078c0 <_vfprintf_r+0xd7c>
20007ba6:	e6ad      	b.n	20007904 <_vfprintf_r+0xdc0>
20007ba8:	2000c628 	.word	0x2000c628
20007bac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007bb0:	4648      	mov	r0, r9
20007bb2:	4631      	mov	r1, r6
20007bb4:	320c      	adds	r2, #12
20007bb6:	f7fe ffb7 	bl	20006b28 <__sprint_r>
20007bba:	2800      	cmp	r0, #0
20007bbc:	f47f a8e2 	bne.w	20006d84 <_vfprintf_r+0x240>
20007bc0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007bc4:	3404      	adds	r4, #4
20007bc6:	e660      	b.n	2000788a <_vfprintf_r+0xd46>
20007bc8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007bcc:	4648      	mov	r0, r9
20007bce:	4631      	mov	r1, r6
20007bd0:	320c      	adds	r2, #12
20007bd2:	f7fe ffa9 	bl	20006b28 <__sprint_r>
20007bd6:	2800      	cmp	r0, #0
20007bd8:	f47f a8d4 	bne.w	20006d84 <_vfprintf_r+0x240>
20007bdc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007be0:	3404      	adds	r4, #4
20007be2:	e640      	b.n	20007866 <_vfprintf_r+0xd22>
20007be4:	2830      	cmp	r0, #48	; 0x30
20007be6:	f000 82ec 	beq.w	200081c2 <_vfprintf_r+0x167e>
20007bea:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007bec:	2330      	movs	r3, #48	; 0x30
20007bee:	f800 3d01 	strb.w	r3, [r0, #-1]!
20007bf2:	9918      	ldr	r1, [sp, #96]	; 0x60
20007bf4:	9013      	str	r0, [sp, #76]	; 0x4c
20007bf6:	1a09      	subs	r1, r1, r0
20007bf8:	9110      	str	r1, [sp, #64]	; 0x40
20007bfa:	f7ff b96a 	b.w	20006ed2 <_vfprintf_r+0x38e>
20007bfe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c02:	4648      	mov	r0, r9
20007c04:	4631      	mov	r1, r6
20007c06:	320c      	adds	r2, #12
20007c08:	f7fe ff8e 	bl	20006b28 <__sprint_r>
20007c0c:	2800      	cmp	r0, #0
20007c0e:	f47f a8b9 	bne.w	20006d84 <_vfprintf_r+0x240>
20007c12:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007c16:	3404      	adds	r4, #4
20007c18:	f7ff b9f8 	b.w	2000700c <_vfprintf_r+0x4c8>
20007c1c:	f1da 0a00 	rsbs	sl, sl, #0
20007c20:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20007c24:	232d      	movs	r3, #45	; 0x2d
20007c26:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007c2a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007c2e:	bf0c      	ite	eq
20007c30:	2200      	moveq	r2, #0
20007c32:	2201      	movne	r2, #1
20007c34:	2301      	movs	r3, #1
20007c36:	f7ff b91b 	b.w	20006e70 <_vfprintf_r+0x32c>
20007c3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007c3c:	462b      	mov	r3, r5
20007c3e:	782a      	ldrb	r2, [r5, #0]
20007c40:	910b      	str	r1, [sp, #44]	; 0x2c
20007c42:	f7ff b82a 	b.w	20006c9a <_vfprintf_r+0x156>
20007c46:	462a      	mov	r2, r5
20007c48:	4645      	mov	r5, r8
20007c4a:	4690      	mov	r8, r2
20007c4c:	605f      	str	r7, [r3, #4]
20007c4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007c52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007c56:	3201      	adds	r2, #1
20007c58:	f8c3 8000 	str.w	r8, [r3]
20007c5c:	19c9      	adds	r1, r1, r7
20007c5e:	2a07      	cmp	r2, #7
20007c60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007c64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007c68:	f73f adce 	bgt.w	20007808 <_vfprintf_r+0xcc4>
20007c6c:	3308      	adds	r3, #8
20007c6e:	f7ff ba30 	b.w	200070d2 <_vfprintf_r+0x58e>
20007c72:	980a      	ldr	r0, [sp, #40]	; 0x28
20007c74:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20007c78:	f000 81ed 	beq.w	20008056 <_vfprintf_r+0x1512>
20007c7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007c7e:	4613      	mov	r3, r2
20007c80:	1d0a      	adds	r2, r1, #4
20007c82:	920b      	str	r2, [sp, #44]	; 0x2c
20007c84:	f8b1 a000 	ldrh.w	sl, [r1]
20007c88:	f1ba 0200 	subs.w	r2, sl, #0
20007c8c:	bf18      	it	ne
20007c8e:	2201      	movne	r2, #1
20007c90:	46d2      	mov	sl, sl
20007c92:	f04f 0b00 	mov.w	fp, #0
20007c96:	f7ff b8e7 	b.w	20006e68 <_vfprintf_r+0x324>
20007c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007c9c:	f013 0f40 	tst.w	r3, #64	; 0x40
20007ca0:	f000 81cc 	beq.w	2000803c <_vfprintf_r+0x14f8>
20007ca4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007ca6:	2301      	movs	r3, #1
20007ca8:	1d01      	adds	r1, r0, #4
20007caa:	910b      	str	r1, [sp, #44]	; 0x2c
20007cac:	f8b0 a000 	ldrh.w	sl, [r0]
20007cb0:	f1ba 0200 	subs.w	r2, sl, #0
20007cb4:	bf18      	it	ne
20007cb6:	2201      	movne	r2, #1
20007cb8:	46d2      	mov	sl, sl
20007cba:	f04f 0b00 	mov.w	fp, #0
20007cbe:	f7ff b8d3 	b.w	20006e68 <_vfprintf_r+0x324>
20007cc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007cc4:	f013 0f10 	tst.w	r3, #16
20007cc8:	f000 81a4 	beq.w	20008014 <_vfprintf_r+0x14d0>
20007ccc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007cce:	9911      	ldr	r1, [sp, #68]	; 0x44
20007cd0:	f100 0a04 	add.w	sl, r0, #4
20007cd4:	6803      	ldr	r3, [r0, #0]
20007cd6:	6019      	str	r1, [r3, #0]
20007cd8:	f7fe bf9c 	b.w	20006c14 <_vfprintf_r+0xd0>
20007cdc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007cde:	1dc3      	adds	r3, r0, #7
20007ce0:	f023 0307 	bic.w	r3, r3, #7
20007ce4:	f103 0108 	add.w	r1, r3, #8
20007ce8:	910b      	str	r1, [sp, #44]	; 0x2c
20007cea:	f8d3 8004 	ldr.w	r8, [r3, #4]
20007cee:	f8d3 a000 	ldr.w	sl, [r3]
20007cf2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20007cf6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20007cfa:	f7ff bb11 	b.w	20007320 <_vfprintf_r+0x7dc>
20007cfe:	462a      	mov	r2, r5
20007d00:	4645      	mov	r5, r8
20007d02:	4690      	mov	r8, r2
20007d04:	605c      	str	r4, [r3, #4]
20007d06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d0a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007d0e:	3201      	adds	r2, #1
20007d10:	f8c3 8000 	str.w	r8, [r3]
20007d14:	1909      	adds	r1, r1, r4
20007d16:	2a07      	cmp	r2, #7
20007d18:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007d1c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d20:	f300 82ea 	bgt.w	200082f8 <_vfprintf_r+0x17b4>
20007d24:	3308      	adds	r3, #8
20007d26:	990a      	ldr	r1, [sp, #40]	; 0x28
20007d28:	f011 0f01 	tst.w	r1, #1
20007d2c:	f43f a9d1 	beq.w	200070d2 <_vfprintf_r+0x58e>
20007d30:	2201      	movs	r2, #1
20007d32:	605a      	str	r2, [r3, #4]
20007d34:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d38:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007d3c:	3201      	adds	r2, #1
20007d3e:	981d      	ldr	r0, [sp, #116]	; 0x74
20007d40:	3101      	adds	r1, #1
20007d42:	2a07      	cmp	r2, #7
20007d44:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007d48:	6018      	str	r0, [r3, #0]
20007d4a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d4e:	f73f ad5b 	bgt.w	20007808 <_vfprintf_r+0xcc4>
20007d52:	3308      	adds	r3, #8
20007d54:	f7ff b9bd 	b.w	200070d2 <_vfprintf_r+0x58e>
20007d58:	232d      	movs	r3, #45	; 0x2d
20007d5a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007d5e:	f7ff baf2 	b.w	20007346 <_vfprintf_r+0x802>
20007d62:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007d66:	4648      	mov	r0, r9
20007d68:	4631      	mov	r1, r6
20007d6a:	320c      	adds	r2, #12
20007d6c:	f7fe fedc 	bl	20006b28 <__sprint_r>
20007d70:	2800      	cmp	r0, #0
20007d72:	f47f a807 	bne.w	20006d84 <_vfprintf_r+0x240>
20007d76:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d7a:	3304      	adds	r3, #4
20007d7c:	e456      	b.n	2000762c <_vfprintf_r+0xae8>
20007d7e:	2301      	movs	r3, #1
20007d80:	6063      	str	r3, [r4, #4]
20007d82:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d86:	f24c 6314 	movw	r3, #50708	; 0xc614
20007d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d8e:	6023      	str	r3, [r4, #0]
20007d90:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007d94:	3201      	adds	r2, #1
20007d96:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d9a:	3301      	adds	r3, #1
20007d9c:	2a07      	cmp	r2, #7
20007d9e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007da2:	bfd8      	it	le
20007da4:	f104 0308 	addle.w	r3, r4, #8
20007da8:	f300 8187 	bgt.w	200080ba <_vfprintf_r+0x1576>
20007dac:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007db0:	b93a      	cbnz	r2, 20007dc2 <_vfprintf_r+0x127e>
20007db2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20007db4:	b92a      	cbnz	r2, 20007dc2 <_vfprintf_r+0x127e>
20007db6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007dba:	f01c 0f01 	tst.w	ip, #1
20007dbe:	f43f a988 	beq.w	200070d2 <_vfprintf_r+0x58e>
20007dc2:	2201      	movs	r2, #1
20007dc4:	605a      	str	r2, [r3, #4]
20007dc6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007dca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007dce:	3201      	adds	r2, #1
20007dd0:	981d      	ldr	r0, [sp, #116]	; 0x74
20007dd2:	3101      	adds	r1, #1
20007dd4:	2a07      	cmp	r2, #7
20007dd6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007dda:	6018      	str	r0, [r3, #0]
20007ddc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007de0:	f300 8179 	bgt.w	200080d6 <_vfprintf_r+0x1592>
20007de4:	3308      	adds	r3, #8
20007de6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20007dea:	427f      	negs	r7, r7
20007dec:	2f00      	cmp	r7, #0
20007dee:	f340 81b3 	ble.w	20008158 <_vfprintf_r+0x1614>
20007df2:	2f10      	cmp	r7, #16
20007df4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20008448 <_vfprintf_r+0x1904>
20007df8:	f340 81d2 	ble.w	200081a0 <_vfprintf_r+0x165c>
20007dfc:	4642      	mov	r2, r8
20007dfe:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007e02:	46a8      	mov	r8, r5
20007e04:	2410      	movs	r4, #16
20007e06:	f10a 0a0c 	add.w	sl, sl, #12
20007e0a:	4615      	mov	r5, r2
20007e0c:	e003      	b.n	20007e16 <_vfprintf_r+0x12d2>
20007e0e:	3f10      	subs	r7, #16
20007e10:	2f10      	cmp	r7, #16
20007e12:	f340 81c2 	ble.w	2000819a <_vfprintf_r+0x1656>
20007e16:	605c      	str	r4, [r3, #4]
20007e18:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007e1c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007e20:	3201      	adds	r2, #1
20007e22:	601d      	str	r5, [r3, #0]
20007e24:	3110      	adds	r1, #16
20007e26:	2a07      	cmp	r2, #7
20007e28:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007e2c:	f103 0308 	add.w	r3, r3, #8
20007e30:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007e34:	ddeb      	ble.n	20007e0e <_vfprintf_r+0x12ca>
20007e36:	4648      	mov	r0, r9
20007e38:	4631      	mov	r1, r6
20007e3a:	4652      	mov	r2, sl
20007e3c:	f7fe fe74 	bl	20006b28 <__sprint_r>
20007e40:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007e44:	3304      	adds	r3, #4
20007e46:	2800      	cmp	r0, #0
20007e48:	d0e1      	beq.n	20007e0e <_vfprintf_r+0x12ca>
20007e4a:	f7fe bf9b 	b.w	20006d84 <_vfprintf_r+0x240>
20007e4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007e50:	1c6b      	adds	r3, r5, #1
20007e52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007e54:	f042 0220 	orr.w	r2, r2, #32
20007e58:	920a      	str	r2, [sp, #40]	; 0x28
20007e5a:	786a      	ldrb	r2, [r5, #1]
20007e5c:	910b      	str	r1, [sp, #44]	; 0x2c
20007e5e:	f7fe bf1c 	b.w	20006c9a <_vfprintf_r+0x156>
20007e62:	4650      	mov	r0, sl
20007e64:	4641      	mov	r1, r8
20007e66:	f003 f88f 	bl	2000af88 <__isnand>
20007e6a:	2800      	cmp	r0, #0
20007e6c:	f040 80ff 	bne.w	2000806e <_vfprintf_r+0x152a>
20007e70:	f1b7 3fff 	cmp.w	r7, #4294967295
20007e74:	f000 8251 	beq.w	2000831a <_vfprintf_r+0x17d6>
20007e78:	9816      	ldr	r0, [sp, #88]	; 0x58
20007e7a:	2867      	cmp	r0, #103	; 0x67
20007e7c:	bf14      	ite	ne
20007e7e:	2300      	movne	r3, #0
20007e80:	2301      	moveq	r3, #1
20007e82:	2847      	cmp	r0, #71	; 0x47
20007e84:	bf08      	it	eq
20007e86:	f043 0301 	orreq.w	r3, r3, #1
20007e8a:	b113      	cbz	r3, 20007e92 <_vfprintf_r+0x134e>
20007e8c:	2f00      	cmp	r7, #0
20007e8e:	bf08      	it	eq
20007e90:	2701      	moveq	r7, #1
20007e92:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20007e96:	4643      	mov	r3, r8
20007e98:	4652      	mov	r2, sl
20007e9a:	990a      	ldr	r1, [sp, #40]	; 0x28
20007e9c:	e9c0 2300 	strd	r2, r3, [r0]
20007ea0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20007ea4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20007ea8:	910a      	str	r1, [sp, #40]	; 0x28
20007eaa:	2b00      	cmp	r3, #0
20007eac:	f2c0 8264 	blt.w	20008378 <_vfprintf_r+0x1834>
20007eb0:	2100      	movs	r1, #0
20007eb2:	9117      	str	r1, [sp, #92]	; 0x5c
20007eb4:	9816      	ldr	r0, [sp, #88]	; 0x58
20007eb6:	2866      	cmp	r0, #102	; 0x66
20007eb8:	bf14      	ite	ne
20007eba:	2300      	movne	r3, #0
20007ebc:	2301      	moveq	r3, #1
20007ebe:	2846      	cmp	r0, #70	; 0x46
20007ec0:	bf08      	it	eq
20007ec2:	f043 0301 	orreq.w	r3, r3, #1
20007ec6:	9310      	str	r3, [sp, #64]	; 0x40
20007ec8:	2b00      	cmp	r3, #0
20007eca:	f000 81d1 	beq.w	20008270 <_vfprintf_r+0x172c>
20007ece:	46bc      	mov	ip, r7
20007ed0:	2303      	movs	r3, #3
20007ed2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20007ed6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20007eda:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20007ede:	4648      	mov	r0, r9
20007ee0:	9300      	str	r3, [sp, #0]
20007ee2:	9102      	str	r1, [sp, #8]
20007ee4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20007ee8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007eec:	310c      	adds	r1, #12
20007eee:	f8cd c004 	str.w	ip, [sp, #4]
20007ef2:	9103      	str	r1, [sp, #12]
20007ef4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20007ef8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007efc:	9104      	str	r1, [sp, #16]
20007efe:	f000 fbc7 	bl	20008690 <_dtoa_r>
20007f02:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007f04:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007f08:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20007f0c:	bf18      	it	ne
20007f0e:	2301      	movne	r3, #1
20007f10:	2a47      	cmp	r2, #71	; 0x47
20007f12:	bf0c      	ite	eq
20007f14:	2300      	moveq	r3, #0
20007f16:	f003 0301 	andne.w	r3, r3, #1
20007f1a:	9013      	str	r0, [sp, #76]	; 0x4c
20007f1c:	b933      	cbnz	r3, 20007f2c <_vfprintf_r+0x13e8>
20007f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007f20:	f013 0f01 	tst.w	r3, #1
20007f24:	bf08      	it	eq
20007f26:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20007f2a:	d016      	beq.n	20007f5a <_vfprintf_r+0x1416>
20007f2c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007f2e:	9910      	ldr	r1, [sp, #64]	; 0x40
20007f30:	eb00 0b0c 	add.w	fp, r0, ip
20007f34:	b131      	cbz	r1, 20007f44 <_vfprintf_r+0x1400>
20007f36:	7803      	ldrb	r3, [r0, #0]
20007f38:	2b30      	cmp	r3, #48	; 0x30
20007f3a:	f000 80da 	beq.w	200080f2 <_vfprintf_r+0x15ae>
20007f3e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007f42:	449b      	add	fp, r3
20007f44:	4650      	mov	r0, sl
20007f46:	2200      	movs	r2, #0
20007f48:	2300      	movs	r3, #0
20007f4a:	4641      	mov	r1, r8
20007f4c:	f003 fc70 	bl	2000b830 <__aeabi_dcmpeq>
20007f50:	2800      	cmp	r0, #0
20007f52:	f000 81c2 	beq.w	200082da <_vfprintf_r+0x1796>
20007f56:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20007f5a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007f5c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007f5e:	2a67      	cmp	r2, #103	; 0x67
20007f60:	bf14      	ite	ne
20007f62:	2300      	movne	r3, #0
20007f64:	2301      	moveq	r3, #1
20007f66:	2a47      	cmp	r2, #71	; 0x47
20007f68:	bf08      	it	eq
20007f6a:	f043 0301 	orreq.w	r3, r3, #1
20007f6e:	ebc0 000b 	rsb	r0, r0, fp
20007f72:	901a      	str	r0, [sp, #104]	; 0x68
20007f74:	2b00      	cmp	r3, #0
20007f76:	f000 818a 	beq.w	2000828e <_vfprintf_r+0x174a>
20007f7a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20007f7e:	f111 0f03 	cmn.w	r1, #3
20007f82:	9110      	str	r1, [sp, #64]	; 0x40
20007f84:	db02      	blt.n	20007f8c <_vfprintf_r+0x1448>
20007f86:	428f      	cmp	r7, r1
20007f88:	f280 818c 	bge.w	200082a4 <_vfprintf_r+0x1760>
20007f8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007f8e:	3a02      	subs	r2, #2
20007f90:	9216      	str	r2, [sp, #88]	; 0x58
20007f92:	9910      	ldr	r1, [sp, #64]	; 0x40
20007f94:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007f96:	1e4b      	subs	r3, r1, #1
20007f98:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007f9c:	2b00      	cmp	r3, #0
20007f9e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20007fa2:	f2c0 8234 	blt.w	2000840e <_vfprintf_r+0x18ca>
20007fa6:	222b      	movs	r2, #43	; 0x2b
20007fa8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007fac:	2b09      	cmp	r3, #9
20007fae:	f300 81b6 	bgt.w	2000831e <_vfprintf_r+0x17da>
20007fb2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007fb6:	3330      	adds	r3, #48	; 0x30
20007fb8:	3204      	adds	r2, #4
20007fba:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20007fbe:	2330      	movs	r3, #48	; 0x30
20007fc0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20007fc4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007fc8:	981a      	ldr	r0, [sp, #104]	; 0x68
20007fca:	991a      	ldr	r1, [sp, #104]	; 0x68
20007fcc:	1ad3      	subs	r3, r2, r3
20007fce:	1818      	adds	r0, r3, r0
20007fd0:	931c      	str	r3, [sp, #112]	; 0x70
20007fd2:	2901      	cmp	r1, #1
20007fd4:	9010      	str	r0, [sp, #64]	; 0x40
20007fd6:	f340 8210 	ble.w	200083fa <_vfprintf_r+0x18b6>
20007fda:	9810      	ldr	r0, [sp, #64]	; 0x40
20007fdc:	3001      	adds	r0, #1
20007fde:	9010      	str	r0, [sp, #64]	; 0x40
20007fe0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20007fe4:	910c      	str	r1, [sp, #48]	; 0x30
20007fe6:	9817      	ldr	r0, [sp, #92]	; 0x5c
20007fe8:	2800      	cmp	r0, #0
20007fea:	f000 816e 	beq.w	200082ca <_vfprintf_r+0x1786>
20007fee:	232d      	movs	r3, #45	; 0x2d
20007ff0:	2100      	movs	r1, #0
20007ff2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007ff6:	9117      	str	r1, [sp, #92]	; 0x5c
20007ff8:	f7fe bf74 	b.w	20006ee4 <_vfprintf_r+0x3a0>
20007ffc:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007ffe:	f04f 0c00 	mov.w	ip, #0
20008002:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20008006:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
2000800a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000800e:	920c      	str	r2, [sp, #48]	; 0x30
20008010:	f7fe bf67 	b.w	20006ee2 <_vfprintf_r+0x39e>
20008014:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20008016:	f012 0f40 	tst.w	r2, #64	; 0x40
2000801a:	bf17      	itett	ne
2000801c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
2000801e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20008020:	9911      	ldrne	r1, [sp, #68]	; 0x44
20008022:	f100 0a04 	addne.w	sl, r0, #4
20008026:	bf11      	iteee	ne
20008028:	6803      	ldrne	r3, [r0, #0]
2000802a:	f102 0a04 	addeq.w	sl, r2, #4
2000802e:	6813      	ldreq	r3, [r2, #0]
20008030:	9811      	ldreq	r0, [sp, #68]	; 0x44
20008032:	bf14      	ite	ne
20008034:	8019      	strhne	r1, [r3, #0]
20008036:	6018      	streq	r0, [r3, #0]
20008038:	f7fe bdec 	b.w	20006c14 <_vfprintf_r+0xd0>
2000803c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000803e:	1d13      	adds	r3, r2, #4
20008040:	930b      	str	r3, [sp, #44]	; 0x2c
20008042:	6811      	ldr	r1, [r2, #0]
20008044:	2301      	movs	r3, #1
20008046:	1e0a      	subs	r2, r1, #0
20008048:	bf18      	it	ne
2000804a:	2201      	movne	r2, #1
2000804c:	468a      	mov	sl, r1
2000804e:	f04f 0b00 	mov.w	fp, #0
20008052:	f7fe bf09 	b.w	20006e68 <_vfprintf_r+0x324>
20008056:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008058:	1d02      	adds	r2, r0, #4
2000805a:	920b      	str	r2, [sp, #44]	; 0x2c
2000805c:	6801      	ldr	r1, [r0, #0]
2000805e:	1e0a      	subs	r2, r1, #0
20008060:	bf18      	it	ne
20008062:	2201      	movne	r2, #1
20008064:	468a      	mov	sl, r1
20008066:	f04f 0b00 	mov.w	fp, #0
2000806a:	f7fe befd 	b.w	20006e68 <_vfprintf_r+0x324>
2000806e:	f24c 52f4 	movw	r2, #50676	; 0xc5f4
20008072:	f24c 53f0 	movw	r3, #50672	; 0xc5f0
20008076:	9916      	ldr	r1, [sp, #88]	; 0x58
20008078:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000807c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20008080:	2003      	movs	r0, #3
20008082:	2947      	cmp	r1, #71	; 0x47
20008084:	bfd8      	it	le
20008086:	461a      	movle	r2, r3
20008088:	9213      	str	r2, [sp, #76]	; 0x4c
2000808a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000808c:	900c      	str	r0, [sp, #48]	; 0x30
2000808e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20008092:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20008096:	920a      	str	r2, [sp, #40]	; 0x28
20008098:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000809c:	9010      	str	r0, [sp, #64]	; 0x40
2000809e:	f7fe bf20 	b.w	20006ee2 <_vfprintf_r+0x39e>
200080a2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200080a6:	4648      	mov	r0, r9
200080a8:	4631      	mov	r1, r6
200080aa:	320c      	adds	r2, #12
200080ac:	f7fe fd3c 	bl	20006b28 <__sprint_r>
200080b0:	2800      	cmp	r0, #0
200080b2:	f47e ae67 	bne.w	20006d84 <_vfprintf_r+0x240>
200080b6:	f7fe be62 	b.w	20006d7e <_vfprintf_r+0x23a>
200080ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200080be:	4648      	mov	r0, r9
200080c0:	4631      	mov	r1, r6
200080c2:	320c      	adds	r2, #12
200080c4:	f7fe fd30 	bl	20006b28 <__sprint_r>
200080c8:	2800      	cmp	r0, #0
200080ca:	f47e ae5b 	bne.w	20006d84 <_vfprintf_r+0x240>
200080ce:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200080d2:	3304      	adds	r3, #4
200080d4:	e66a      	b.n	20007dac <_vfprintf_r+0x1268>
200080d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200080da:	4648      	mov	r0, r9
200080dc:	4631      	mov	r1, r6
200080de:	320c      	adds	r2, #12
200080e0:	f7fe fd22 	bl	20006b28 <__sprint_r>
200080e4:	2800      	cmp	r0, #0
200080e6:	f47e ae4d 	bne.w	20006d84 <_vfprintf_r+0x240>
200080ea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200080ee:	3304      	adds	r3, #4
200080f0:	e679      	b.n	20007de6 <_vfprintf_r+0x12a2>
200080f2:	4650      	mov	r0, sl
200080f4:	2200      	movs	r2, #0
200080f6:	2300      	movs	r3, #0
200080f8:	4641      	mov	r1, r8
200080fa:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200080fe:	f003 fb97 	bl	2000b830 <__aeabi_dcmpeq>
20008102:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20008106:	2800      	cmp	r0, #0
20008108:	f47f af19 	bne.w	20007f3e <_vfprintf_r+0x13fa>
2000810c:	f1cc 0301 	rsb	r3, ip, #1
20008110:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20008114:	e715      	b.n	20007f42 <_vfprintf_r+0x13fe>
20008116:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008118:	4252      	negs	r2, r2
2000811a:	920f      	str	r2, [sp, #60]	; 0x3c
2000811c:	f7ff b887 	b.w	2000722e <_vfprintf_r+0x6ea>
20008120:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008124:	4648      	mov	r0, r9
20008126:	4631      	mov	r1, r6
20008128:	320c      	adds	r2, #12
2000812a:	f7fe fcfd 	bl	20006b28 <__sprint_r>
2000812e:	2800      	cmp	r0, #0
20008130:	f47e ae28 	bne.w	20006d84 <_vfprintf_r+0x240>
20008134:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008138:	3304      	adds	r3, #4
2000813a:	f7ff ba93 	b.w	20007664 <_vfprintf_r+0xb20>
2000813e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008142:	4648      	mov	r0, r9
20008144:	4631      	mov	r1, r6
20008146:	320c      	adds	r2, #12
20008148:	f7fe fcee 	bl	20006b28 <__sprint_r>
2000814c:	2800      	cmp	r0, #0
2000814e:	f47e ae19 	bne.w	20006d84 <_vfprintf_r+0x240>
20008152:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008156:	3304      	adds	r3, #4
20008158:	991a      	ldr	r1, [sp, #104]	; 0x68
2000815a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000815c:	6059      	str	r1, [r3, #4]
2000815e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20008162:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20008166:	6018      	str	r0, [r3, #0]
20008168:	3201      	adds	r2, #1
2000816a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000816c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20008170:	1809      	adds	r1, r1, r0
20008172:	2a07      	cmp	r2, #7
20008174:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20008178:	f73f ab46 	bgt.w	20007808 <_vfprintf_r+0xcc4>
2000817c:	3308      	adds	r3, #8
2000817e:	f7fe bfa8 	b.w	200070d2 <_vfprintf_r+0x58e>
20008182:	2100      	movs	r1, #0
20008184:	9117      	str	r1, [sp, #92]	; 0x5c
20008186:	f7fd f9cb 	bl	20005520 <strlen>
2000818a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000818e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20008192:	9010      	str	r0, [sp, #64]	; 0x40
20008194:	920c      	str	r2, [sp, #48]	; 0x30
20008196:	f7fe bea4 	b.w	20006ee2 <_vfprintf_r+0x39e>
2000819a:	462a      	mov	r2, r5
2000819c:	4645      	mov	r5, r8
2000819e:	4690      	mov	r8, r2
200081a0:	605f      	str	r7, [r3, #4]
200081a2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200081a6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200081aa:	3201      	adds	r2, #1
200081ac:	f8c3 8000 	str.w	r8, [r3]
200081b0:	19c9      	adds	r1, r1, r7
200081b2:	2a07      	cmp	r2, #7
200081b4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200081b8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200081bc:	dcbf      	bgt.n	2000813e <_vfprintf_r+0x15fa>
200081be:	3308      	adds	r3, #8
200081c0:	e7ca      	b.n	20008158 <_vfprintf_r+0x1614>
200081c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
200081c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200081c6:	1a51      	subs	r1, r2, r1
200081c8:	9110      	str	r1, [sp, #64]	; 0x40
200081ca:	f7fe be82 	b.w	20006ed2 <_vfprintf_r+0x38e>
200081ce:	4648      	mov	r0, r9
200081d0:	4631      	mov	r1, r6
200081d2:	f000 f949 	bl	20008468 <__swsetup_r>
200081d6:	2800      	cmp	r0, #0
200081d8:	f47e add8 	bne.w	20006d8c <_vfprintf_r+0x248>
200081dc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200081e0:	fa1f f38c 	uxth.w	r3, ip
200081e4:	f7fe bcf6 	b.w	20006bd4 <_vfprintf_r+0x90>
200081e8:	2f06      	cmp	r7, #6
200081ea:	bf28      	it	cs
200081ec:	2706      	movcs	r7, #6
200081ee:	f24c 610c 	movw	r1, #50700	; 0xc60c
200081f2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200081f6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200081fa:	9710      	str	r7, [sp, #64]	; 0x40
200081fc:	9113      	str	r1, [sp, #76]	; 0x4c
200081fe:	920c      	str	r2, [sp, #48]	; 0x30
20008200:	f7fe bfe8 	b.w	200071d4 <_vfprintf_r+0x690>
20008204:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008208:	4648      	mov	r0, r9
2000820a:	4631      	mov	r1, r6
2000820c:	320c      	adds	r2, #12
2000820e:	f7fe fc8b 	bl	20006b28 <__sprint_r>
20008212:	2800      	cmp	r0, #0
20008214:	f47e adb6 	bne.w	20006d84 <_vfprintf_r+0x240>
20008218:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000821c:	3304      	adds	r3, #4
2000821e:	f7ff bbc8 	b.w	200079b2 <_vfprintf_r+0xe6e>
20008222:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008226:	4648      	mov	r0, r9
20008228:	4631      	mov	r1, r6
2000822a:	320c      	adds	r2, #12
2000822c:	f7fe fc7c 	bl	20006b28 <__sprint_r>
20008230:	2800      	cmp	r0, #0
20008232:	f47e ada7 	bne.w	20006d84 <_vfprintf_r+0x240>
20008236:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000823a:	3304      	adds	r3, #4
2000823c:	f7ff bace 	b.w	200077dc <_vfprintf_r+0xc98>
20008240:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008244:	4648      	mov	r0, r9
20008246:	4631      	mov	r1, r6
20008248:	320c      	adds	r2, #12
2000824a:	f7fe fc6d 	bl	20006b28 <__sprint_r>
2000824e:	2800      	cmp	r0, #0
20008250:	f47e ad98 	bne.w	20006d84 <_vfprintf_r+0x240>
20008254:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20008258:	3404      	adds	r4, #4
2000825a:	f7ff baa9 	b.w	200077b0 <_vfprintf_r+0xc6c>
2000825e:	9710      	str	r7, [sp, #64]	; 0x40
20008260:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20008264:	9017      	str	r0, [sp, #92]	; 0x5c
20008266:	970c      	str	r7, [sp, #48]	; 0x30
20008268:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000826c:	f7fe be39 	b.w	20006ee2 <_vfprintf_r+0x39e>
20008270:	9916      	ldr	r1, [sp, #88]	; 0x58
20008272:	2965      	cmp	r1, #101	; 0x65
20008274:	bf14      	ite	ne
20008276:	2300      	movne	r3, #0
20008278:	2301      	moveq	r3, #1
2000827a:	2945      	cmp	r1, #69	; 0x45
2000827c:	bf08      	it	eq
2000827e:	f043 0301 	orreq.w	r3, r3, #1
20008282:	2b00      	cmp	r3, #0
20008284:	d046      	beq.n	20008314 <_vfprintf_r+0x17d0>
20008286:	f107 0c01 	add.w	ip, r7, #1
2000828a:	2302      	movs	r3, #2
2000828c:	e621      	b.n	20007ed2 <_vfprintf_r+0x138e>
2000828e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20008290:	2b65      	cmp	r3, #101	; 0x65
20008292:	dd76      	ble.n	20008382 <_vfprintf_r+0x183e>
20008294:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008296:	2a66      	cmp	r2, #102	; 0x66
20008298:	bf1c      	itt	ne
2000829a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000829e:	9310      	strne	r3, [sp, #64]	; 0x40
200082a0:	f000 8083 	beq.w	200083aa <_vfprintf_r+0x1866>
200082a4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200082a6:	9810      	ldr	r0, [sp, #64]	; 0x40
200082a8:	4283      	cmp	r3, r0
200082aa:	dc6e      	bgt.n	2000838a <_vfprintf_r+0x1846>
200082ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200082ae:	f011 0f01 	tst.w	r1, #1
200082b2:	f040 808e 	bne.w	200083d2 <_vfprintf_r+0x188e>
200082b6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200082ba:	2367      	movs	r3, #103	; 0x67
200082bc:	920c      	str	r2, [sp, #48]	; 0x30
200082be:	9316      	str	r3, [sp, #88]	; 0x58
200082c0:	e691      	b.n	20007fe6 <_vfprintf_r+0x14a2>
200082c2:	2700      	movs	r7, #0
200082c4:	461d      	mov	r5, r3
200082c6:	f7fe bce9 	b.w	20006c9c <_vfprintf_r+0x158>
200082ca:	9910      	ldr	r1, [sp, #64]	; 0x40
200082cc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200082d0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200082d4:	910c      	str	r1, [sp, #48]	; 0x30
200082d6:	f7fe be04 	b.w	20006ee2 <_vfprintf_r+0x39e>
200082da:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200082de:	459b      	cmp	fp, r3
200082e0:	bf98      	it	ls
200082e2:	469b      	movls	fp, r3
200082e4:	f67f ae39 	bls.w	20007f5a <_vfprintf_r+0x1416>
200082e8:	2230      	movs	r2, #48	; 0x30
200082ea:	f803 2b01 	strb.w	r2, [r3], #1
200082ee:	459b      	cmp	fp, r3
200082f0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200082f4:	d8f9      	bhi.n	200082ea <_vfprintf_r+0x17a6>
200082f6:	e630      	b.n	20007f5a <_vfprintf_r+0x1416>
200082f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200082fc:	4648      	mov	r0, r9
200082fe:	4631      	mov	r1, r6
20008300:	320c      	adds	r2, #12
20008302:	f7fe fc11 	bl	20006b28 <__sprint_r>
20008306:	2800      	cmp	r0, #0
20008308:	f47e ad3c 	bne.w	20006d84 <_vfprintf_r+0x240>
2000830c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008310:	3304      	adds	r3, #4
20008312:	e508      	b.n	20007d26 <_vfprintf_r+0x11e2>
20008314:	46bc      	mov	ip, r7
20008316:	3302      	adds	r3, #2
20008318:	e5db      	b.n	20007ed2 <_vfprintf_r+0x138e>
2000831a:	3707      	adds	r7, #7
2000831c:	e5b9      	b.n	20007e92 <_vfprintf_r+0x134e>
2000831e:	f246 6c67 	movw	ip, #26215	; 0x6667
20008322:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20008326:	3103      	adds	r1, #3
20008328:	f2c6 6c66 	movt	ip, #26214	; 0x6666
2000832c:	fb8c 2003 	smull	r2, r0, ip, r3
20008330:	17da      	asrs	r2, r3, #31
20008332:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20008336:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000833a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
2000833e:	4613      	mov	r3, r2
20008340:	3030      	adds	r0, #48	; 0x30
20008342:	2a09      	cmp	r2, #9
20008344:	f801 0d01 	strb.w	r0, [r1, #-1]!
20008348:	dcf0      	bgt.n	2000832c <_vfprintf_r+0x17e8>
2000834a:	3330      	adds	r3, #48	; 0x30
2000834c:	1e48      	subs	r0, r1, #1
2000834e:	b2da      	uxtb	r2, r3
20008350:	f801 2c01 	strb.w	r2, [r1, #-1]
20008354:	9b07      	ldr	r3, [sp, #28]
20008356:	4283      	cmp	r3, r0
20008358:	d96a      	bls.n	20008430 <_vfprintf_r+0x18ec>
2000835a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000835e:	3303      	adds	r3, #3
20008360:	e001      	b.n	20008366 <_vfprintf_r+0x1822>
20008362:	f811 2b01 	ldrb.w	r2, [r1], #1
20008366:	f803 2c01 	strb.w	r2, [r3, #-1]
2000836a:	461a      	mov	r2, r3
2000836c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20008370:	3301      	adds	r3, #1
20008372:	458c      	cmp	ip, r1
20008374:	d8f5      	bhi.n	20008362 <_vfprintf_r+0x181e>
20008376:	e625      	b.n	20007fc4 <_vfprintf_r+0x1480>
20008378:	222d      	movs	r2, #45	; 0x2d
2000837a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000837e:	9217      	str	r2, [sp, #92]	; 0x5c
20008380:	e598      	b.n	20007eb4 <_vfprintf_r+0x1370>
20008382:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20008386:	9010      	str	r0, [sp, #64]	; 0x40
20008388:	e603      	b.n	20007f92 <_vfprintf_r+0x144e>
2000838a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000838c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000838e:	2b00      	cmp	r3, #0
20008390:	bfda      	itte	le
20008392:	9810      	ldrle	r0, [sp, #64]	; 0x40
20008394:	f1c0 0302 	rsble	r3, r0, #2
20008398:	2301      	movgt	r3, #1
2000839a:	185b      	adds	r3, r3, r1
2000839c:	2267      	movs	r2, #103	; 0x67
2000839e:	9310      	str	r3, [sp, #64]	; 0x40
200083a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200083a4:	9216      	str	r2, [sp, #88]	; 0x58
200083a6:	930c      	str	r3, [sp, #48]	; 0x30
200083a8:	e61d      	b.n	20007fe6 <_vfprintf_r+0x14a2>
200083aa:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200083ae:	2800      	cmp	r0, #0
200083b0:	9010      	str	r0, [sp, #64]	; 0x40
200083b2:	dd31      	ble.n	20008418 <_vfprintf_r+0x18d4>
200083b4:	b91f      	cbnz	r7, 200083be <_vfprintf_r+0x187a>
200083b6:	990a      	ldr	r1, [sp, #40]	; 0x28
200083b8:	f011 0f01 	tst.w	r1, #1
200083bc:	d00e      	beq.n	200083dc <_vfprintf_r+0x1898>
200083be:	9810      	ldr	r0, [sp, #64]	; 0x40
200083c0:	2166      	movs	r1, #102	; 0x66
200083c2:	9116      	str	r1, [sp, #88]	; 0x58
200083c4:	1c43      	adds	r3, r0, #1
200083c6:	19db      	adds	r3, r3, r7
200083c8:	9310      	str	r3, [sp, #64]	; 0x40
200083ca:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200083ce:	920c      	str	r2, [sp, #48]	; 0x30
200083d0:	e609      	b.n	20007fe6 <_vfprintf_r+0x14a2>
200083d2:	9810      	ldr	r0, [sp, #64]	; 0x40
200083d4:	2167      	movs	r1, #103	; 0x67
200083d6:	9116      	str	r1, [sp, #88]	; 0x58
200083d8:	3001      	adds	r0, #1
200083da:	9010      	str	r0, [sp, #64]	; 0x40
200083dc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200083e0:	920c      	str	r2, [sp, #48]	; 0x30
200083e2:	e600      	b.n	20007fe6 <_vfprintf_r+0x14a2>
200083e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200083e6:	781a      	ldrb	r2, [r3, #0]
200083e8:	680f      	ldr	r7, [r1, #0]
200083ea:	3104      	adds	r1, #4
200083ec:	910b      	str	r1, [sp, #44]	; 0x2c
200083ee:	2f00      	cmp	r7, #0
200083f0:	bfb8      	it	lt
200083f2:	f04f 37ff 	movlt.w	r7, #4294967295
200083f6:	f7fe bc50 	b.w	20006c9a <_vfprintf_r+0x156>
200083fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200083fc:	f012 0f01 	tst.w	r2, #1
20008400:	bf04      	itt	eq
20008402:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20008406:	930c      	streq	r3, [sp, #48]	; 0x30
20008408:	f43f aded 	beq.w	20007fe6 <_vfprintf_r+0x14a2>
2000840c:	e5e5      	b.n	20007fda <_vfprintf_r+0x1496>
2000840e:	222d      	movs	r2, #45	; 0x2d
20008410:	425b      	negs	r3, r3
20008412:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20008416:	e5c9      	b.n	20007fac <_vfprintf_r+0x1468>
20008418:	b977      	cbnz	r7, 20008438 <_vfprintf_r+0x18f4>
2000841a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000841c:	f013 0f01 	tst.w	r3, #1
20008420:	d10a      	bne.n	20008438 <_vfprintf_r+0x18f4>
20008422:	f04f 0c01 	mov.w	ip, #1
20008426:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000842a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000842e:	e5da      	b.n	20007fe6 <_vfprintf_r+0x14a2>
20008430:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20008434:	3202      	adds	r2, #2
20008436:	e5c5      	b.n	20007fc4 <_vfprintf_r+0x1480>
20008438:	3702      	adds	r7, #2
2000843a:	2166      	movs	r1, #102	; 0x66
2000843c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20008440:	9710      	str	r7, [sp, #64]	; 0x40
20008442:	9116      	str	r1, [sp, #88]	; 0x58
20008444:	920c      	str	r2, [sp, #48]	; 0x30
20008446:	e5ce      	b.n	20007fe6 <_vfprintf_r+0x14a2>
20008448:	2000c628 	.word	0x2000c628

2000844c <vfprintf>:
2000844c:	b410      	push	{r4}
2000844e:	f64c 0470 	movw	r4, #51312	; 0xc870
20008452:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008456:	468c      	mov	ip, r1
20008458:	4613      	mov	r3, r2
2000845a:	4601      	mov	r1, r0
2000845c:	4662      	mov	r2, ip
2000845e:	6820      	ldr	r0, [r4, #0]
20008460:	bc10      	pop	{r4}
20008462:	f7fe bb6f 	b.w	20006b44 <_vfprintf_r>
20008466:	bf00      	nop

20008468 <__swsetup_r>:
20008468:	b570      	push	{r4, r5, r6, lr}
2000846a:	f64c 0570 	movw	r5, #51312	; 0xc870
2000846e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20008472:	4606      	mov	r6, r0
20008474:	460c      	mov	r4, r1
20008476:	6828      	ldr	r0, [r5, #0]
20008478:	b110      	cbz	r0, 20008480 <__swsetup_r+0x18>
2000847a:	6983      	ldr	r3, [r0, #24]
2000847c:	2b00      	cmp	r3, #0
2000847e:	d036      	beq.n	200084ee <__swsetup_r+0x86>
20008480:	f24c 6348 	movw	r3, #50760	; 0xc648
20008484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008488:	429c      	cmp	r4, r3
2000848a:	d038      	beq.n	200084fe <__swsetup_r+0x96>
2000848c:	f24c 6368 	movw	r3, #50792	; 0xc668
20008490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008494:	429c      	cmp	r4, r3
20008496:	d041      	beq.n	2000851c <__swsetup_r+0xb4>
20008498:	f24c 6388 	movw	r3, #50824	; 0xc688
2000849c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084a0:	429c      	cmp	r4, r3
200084a2:	bf04      	itt	eq
200084a4:	682b      	ldreq	r3, [r5, #0]
200084a6:	68dc      	ldreq	r4, [r3, #12]
200084a8:	89a2      	ldrh	r2, [r4, #12]
200084aa:	4611      	mov	r1, r2
200084ac:	b293      	uxth	r3, r2
200084ae:	f013 0f08 	tst.w	r3, #8
200084b2:	4618      	mov	r0, r3
200084b4:	bf18      	it	ne
200084b6:	6922      	ldrne	r2, [r4, #16]
200084b8:	d033      	beq.n	20008522 <__swsetup_r+0xba>
200084ba:	b31a      	cbz	r2, 20008504 <__swsetup_r+0x9c>
200084bc:	f013 0101 	ands.w	r1, r3, #1
200084c0:	d007      	beq.n	200084d2 <__swsetup_r+0x6a>
200084c2:	6963      	ldr	r3, [r4, #20]
200084c4:	2100      	movs	r1, #0
200084c6:	60a1      	str	r1, [r4, #8]
200084c8:	425b      	negs	r3, r3
200084ca:	61a3      	str	r3, [r4, #24]
200084cc:	b142      	cbz	r2, 200084e0 <__swsetup_r+0x78>
200084ce:	2000      	movs	r0, #0
200084d0:	bd70      	pop	{r4, r5, r6, pc}
200084d2:	f013 0f02 	tst.w	r3, #2
200084d6:	bf08      	it	eq
200084d8:	6961      	ldreq	r1, [r4, #20]
200084da:	60a1      	str	r1, [r4, #8]
200084dc:	2a00      	cmp	r2, #0
200084de:	d1f6      	bne.n	200084ce <__swsetup_r+0x66>
200084e0:	89a3      	ldrh	r3, [r4, #12]
200084e2:	f013 0f80 	tst.w	r3, #128	; 0x80
200084e6:	d0f2      	beq.n	200084ce <__swsetup_r+0x66>
200084e8:	f04f 30ff 	mov.w	r0, #4294967295
200084ec:	bd70      	pop	{r4, r5, r6, pc}
200084ee:	f001 f98b 	bl	20009808 <__sinit>
200084f2:	f24c 6348 	movw	r3, #50760	; 0xc648
200084f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084fa:	429c      	cmp	r4, r3
200084fc:	d1c6      	bne.n	2000848c <__swsetup_r+0x24>
200084fe:	682b      	ldr	r3, [r5, #0]
20008500:	685c      	ldr	r4, [r3, #4]
20008502:	e7d1      	b.n	200084a8 <__swsetup_r+0x40>
20008504:	f403 7120 	and.w	r1, r3, #640	; 0x280
20008508:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
2000850c:	d0d6      	beq.n	200084bc <__swsetup_r+0x54>
2000850e:	4630      	mov	r0, r6
20008510:	4621      	mov	r1, r4
20008512:	f001 fd01 	bl	20009f18 <__smakebuf_r>
20008516:	89a3      	ldrh	r3, [r4, #12]
20008518:	6922      	ldr	r2, [r4, #16]
2000851a:	e7cf      	b.n	200084bc <__swsetup_r+0x54>
2000851c:	682b      	ldr	r3, [r5, #0]
2000851e:	689c      	ldr	r4, [r3, #8]
20008520:	e7c2      	b.n	200084a8 <__swsetup_r+0x40>
20008522:	f013 0f10 	tst.w	r3, #16
20008526:	d0df      	beq.n	200084e8 <__swsetup_r+0x80>
20008528:	f013 0f04 	tst.w	r3, #4
2000852c:	bf08      	it	eq
2000852e:	6922      	ldreq	r2, [r4, #16]
20008530:	d017      	beq.n	20008562 <__swsetup_r+0xfa>
20008532:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008534:	b151      	cbz	r1, 2000854c <__swsetup_r+0xe4>
20008536:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000853a:	4299      	cmp	r1, r3
2000853c:	d003      	beq.n	20008546 <__swsetup_r+0xde>
2000853e:	4630      	mov	r0, r6
20008540:	f001 f9e6 	bl	20009910 <_free_r>
20008544:	89a2      	ldrh	r2, [r4, #12]
20008546:	b290      	uxth	r0, r2
20008548:	2300      	movs	r3, #0
2000854a:	6363      	str	r3, [r4, #52]	; 0x34
2000854c:	6922      	ldr	r2, [r4, #16]
2000854e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20008552:	f2c0 0100 	movt	r1, #0
20008556:	2300      	movs	r3, #0
20008558:	ea00 0101 	and.w	r1, r0, r1
2000855c:	6063      	str	r3, [r4, #4]
2000855e:	81a1      	strh	r1, [r4, #12]
20008560:	6022      	str	r2, [r4, #0]
20008562:	f041 0308 	orr.w	r3, r1, #8
20008566:	81a3      	strh	r3, [r4, #12]
20008568:	b29b      	uxth	r3, r3
2000856a:	e7a6      	b.n	200084ba <__swsetup_r+0x52>
2000856c:	0000      	lsls	r0, r0, #0
	...

20008570 <quorem>:
20008570:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008574:	6903      	ldr	r3, [r0, #16]
20008576:	690e      	ldr	r6, [r1, #16]
20008578:	4682      	mov	sl, r0
2000857a:	4689      	mov	r9, r1
2000857c:	429e      	cmp	r6, r3
2000857e:	f300 8083 	bgt.w	20008688 <quorem+0x118>
20008582:	1cf2      	adds	r2, r6, #3
20008584:	f101 0514 	add.w	r5, r1, #20
20008588:	f100 0414 	add.w	r4, r0, #20
2000858c:	3e01      	subs	r6, #1
2000858e:	0092      	lsls	r2, r2, #2
20008590:	188b      	adds	r3, r1, r2
20008592:	1812      	adds	r2, r2, r0
20008594:	f103 0804 	add.w	r8, r3, #4
20008598:	6859      	ldr	r1, [r3, #4]
2000859a:	6850      	ldr	r0, [r2, #4]
2000859c:	3101      	adds	r1, #1
2000859e:	f002 ffb3 	bl	2000b508 <__aeabi_uidiv>
200085a2:	4607      	mov	r7, r0
200085a4:	2800      	cmp	r0, #0
200085a6:	d039      	beq.n	2000861c <quorem+0xac>
200085a8:	2300      	movs	r3, #0
200085aa:	469c      	mov	ip, r3
200085ac:	461a      	mov	r2, r3
200085ae:	58e9      	ldr	r1, [r5, r3]
200085b0:	58e0      	ldr	r0, [r4, r3]
200085b2:	fa1f fe81 	uxth.w	lr, r1
200085b6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200085ba:	b281      	uxth	r1, r0
200085bc:	fb0e ce07 	mla	lr, lr, r7, ip
200085c0:	1851      	adds	r1, r2, r1
200085c2:	fb0b fc07 	mul.w	ip, fp, r7
200085c6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200085ca:	fa1f fe8e 	uxth.w	lr, lr
200085ce:	ebce 0101 	rsb	r1, lr, r1
200085d2:	fa1f f28c 	uxth.w	r2, ip
200085d6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200085da:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200085de:	fa1f fe81 	uxth.w	lr, r1
200085e2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200085e6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200085ea:	50e1      	str	r1, [r4, r3]
200085ec:	3304      	adds	r3, #4
200085ee:	1412      	asrs	r2, r2, #16
200085f0:	1959      	adds	r1, r3, r5
200085f2:	4588      	cmp	r8, r1
200085f4:	d2db      	bcs.n	200085ae <quorem+0x3e>
200085f6:	1d32      	adds	r2, r6, #4
200085f8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200085fc:	6859      	ldr	r1, [r3, #4]
200085fe:	b969      	cbnz	r1, 2000861c <quorem+0xac>
20008600:	429c      	cmp	r4, r3
20008602:	d209      	bcs.n	20008618 <quorem+0xa8>
20008604:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008608:	b112      	cbz	r2, 20008610 <quorem+0xa0>
2000860a:	e005      	b.n	20008618 <quorem+0xa8>
2000860c:	681a      	ldr	r2, [r3, #0]
2000860e:	b91a      	cbnz	r2, 20008618 <quorem+0xa8>
20008610:	3b04      	subs	r3, #4
20008612:	3e01      	subs	r6, #1
20008614:	429c      	cmp	r4, r3
20008616:	d3f9      	bcc.n	2000860c <quorem+0x9c>
20008618:	f8ca 6010 	str.w	r6, [sl, #16]
2000861c:	4649      	mov	r1, r9
2000861e:	4650      	mov	r0, sl
20008620:	f001 fdd0 	bl	2000a1c4 <__mcmp>
20008624:	2800      	cmp	r0, #0
20008626:	db2c      	blt.n	20008682 <quorem+0x112>
20008628:	2300      	movs	r3, #0
2000862a:	3701      	adds	r7, #1
2000862c:	469c      	mov	ip, r3
2000862e:	58ea      	ldr	r2, [r5, r3]
20008630:	58e0      	ldr	r0, [r4, r3]
20008632:	b291      	uxth	r1, r2
20008634:	0c12      	lsrs	r2, r2, #16
20008636:	fa1f f980 	uxth.w	r9, r0
2000863a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000863e:	ebc1 0109 	rsb	r1, r1, r9
20008642:	4461      	add	r1, ip
20008644:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008648:	b289      	uxth	r1, r1
2000864a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000864e:	50e1      	str	r1, [r4, r3]
20008650:	3304      	adds	r3, #4
20008652:	ea4f 4c22 	mov.w	ip, r2, asr #16
20008656:	195a      	adds	r2, r3, r5
20008658:	4590      	cmp	r8, r2
2000865a:	d2e8      	bcs.n	2000862e <quorem+0xbe>
2000865c:	1d32      	adds	r2, r6, #4
2000865e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20008662:	6859      	ldr	r1, [r3, #4]
20008664:	b969      	cbnz	r1, 20008682 <quorem+0x112>
20008666:	429c      	cmp	r4, r3
20008668:	d209      	bcs.n	2000867e <quorem+0x10e>
2000866a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000866e:	b112      	cbz	r2, 20008676 <quorem+0x106>
20008670:	e005      	b.n	2000867e <quorem+0x10e>
20008672:	681a      	ldr	r2, [r3, #0]
20008674:	b91a      	cbnz	r2, 2000867e <quorem+0x10e>
20008676:	3b04      	subs	r3, #4
20008678:	3e01      	subs	r6, #1
2000867a:	429c      	cmp	r4, r3
2000867c:	d3f9      	bcc.n	20008672 <quorem+0x102>
2000867e:	f8ca 6010 	str.w	r6, [sl, #16]
20008682:	4638      	mov	r0, r7
20008684:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008688:	2000      	movs	r0, #0
2000868a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000868e:	bf00      	nop

20008690 <_dtoa_r>:
20008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008694:	6a46      	ldr	r6, [r0, #36]	; 0x24
20008696:	b0a1      	sub	sp, #132	; 0x84
20008698:	4604      	mov	r4, r0
2000869a:	4690      	mov	r8, r2
2000869c:	4699      	mov	r9, r3
2000869e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200086a0:	2e00      	cmp	r6, #0
200086a2:	f000 8423 	beq.w	20008eec <_dtoa_r+0x85c>
200086a6:	6832      	ldr	r2, [r6, #0]
200086a8:	b182      	cbz	r2, 200086cc <_dtoa_r+0x3c>
200086aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
200086ac:	f04f 0c01 	mov.w	ip, #1
200086b0:	6876      	ldr	r6, [r6, #4]
200086b2:	4620      	mov	r0, r4
200086b4:	680b      	ldr	r3, [r1, #0]
200086b6:	6056      	str	r6, [r2, #4]
200086b8:	684a      	ldr	r2, [r1, #4]
200086ba:	4619      	mov	r1, r3
200086bc:	fa0c f202 	lsl.w	r2, ip, r2
200086c0:	609a      	str	r2, [r3, #8]
200086c2:	f001 feb9 	bl	2000a438 <_Bfree>
200086c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200086c8:	2200      	movs	r2, #0
200086ca:	601a      	str	r2, [r3, #0]
200086cc:	f1b9 0600 	subs.w	r6, r9, #0
200086d0:	db38      	blt.n	20008744 <_dtoa_r+0xb4>
200086d2:	2300      	movs	r3, #0
200086d4:	602b      	str	r3, [r5, #0]
200086d6:	f240 0300 	movw	r3, #0
200086da:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200086de:	461a      	mov	r2, r3
200086e0:	ea06 0303 	and.w	r3, r6, r3
200086e4:	4293      	cmp	r3, r2
200086e6:	d017      	beq.n	20008718 <_dtoa_r+0x88>
200086e8:	2200      	movs	r2, #0
200086ea:	2300      	movs	r3, #0
200086ec:	4640      	mov	r0, r8
200086ee:	4649      	mov	r1, r9
200086f0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200086f4:	f003 f89c 	bl	2000b830 <__aeabi_dcmpeq>
200086f8:	2800      	cmp	r0, #0
200086fa:	d029      	beq.n	20008750 <_dtoa_r+0xc0>
200086fc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200086fe:	2301      	movs	r3, #1
20008700:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008702:	6003      	str	r3, [r0, #0]
20008704:	2900      	cmp	r1, #0
20008706:	f000 80d0 	beq.w	200088aa <_dtoa_r+0x21a>
2000870a:	4b79      	ldr	r3, [pc, #484]	; (200088f0 <_dtoa_r+0x260>)
2000870c:	1e58      	subs	r0, r3, #1
2000870e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008710:	6013      	str	r3, [r2, #0]
20008712:	b021      	add	sp, #132	; 0x84
20008714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008718:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000871a:	f242 730f 	movw	r3, #9999	; 0x270f
2000871e:	6003      	str	r3, [r0, #0]
20008720:	f1b8 0f00 	cmp.w	r8, #0
20008724:	f000 8095 	beq.w	20008852 <_dtoa_r+0x1c2>
20008728:	f24c 6044 	movw	r0, #50756	; 0xc644
2000872c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008730:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008732:	2900      	cmp	r1, #0
20008734:	d0ed      	beq.n	20008712 <_dtoa_r+0x82>
20008736:	78c2      	ldrb	r2, [r0, #3]
20008738:	1cc3      	adds	r3, r0, #3
2000873a:	2a00      	cmp	r2, #0
2000873c:	d0e7      	beq.n	2000870e <_dtoa_r+0x7e>
2000873e:	f100 0308 	add.w	r3, r0, #8
20008742:	e7e4      	b.n	2000870e <_dtoa_r+0x7e>
20008744:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008748:	2301      	movs	r3, #1
2000874a:	46b1      	mov	r9, r6
2000874c:	602b      	str	r3, [r5, #0]
2000874e:	e7c2      	b.n	200086d6 <_dtoa_r+0x46>
20008750:	4620      	mov	r0, r4
20008752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008756:	a91e      	add	r1, sp, #120	; 0x78
20008758:	9100      	str	r1, [sp, #0]
2000875a:	a91f      	add	r1, sp, #124	; 0x7c
2000875c:	9101      	str	r1, [sp, #4]
2000875e:	f001 febd 	bl	2000a4dc <__d2b>
20008762:	f3c6 550a 	ubfx	r5, r6, #20, #11
20008766:	4683      	mov	fp, r0
20008768:	2d00      	cmp	r5, #0
2000876a:	d07e      	beq.n	2000886a <_dtoa_r+0x1da>
2000876c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008770:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20008774:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20008776:	3d07      	subs	r5, #7
20008778:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000877c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008780:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20008784:	2300      	movs	r3, #0
20008786:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000878a:	9319      	str	r3, [sp, #100]	; 0x64
2000878c:	f240 0300 	movw	r3, #0
20008790:	2200      	movs	r2, #0
20008792:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20008796:	f7fb fad5 	bl	20003d44 <__aeabi_dsub>
2000879a:	a34f      	add	r3, pc, #316	; (adr r3, 200088d8 <_dtoa_r+0x248>)
2000879c:	e9d3 2300 	ldrd	r2, r3, [r3]
200087a0:	f7fb fc84 	bl	200040ac <__aeabi_dmul>
200087a4:	a34e      	add	r3, pc, #312	; (adr r3, 200088e0 <_dtoa_r+0x250>)
200087a6:	e9d3 2300 	ldrd	r2, r3, [r3]
200087aa:	f7fb facd 	bl	20003d48 <__adddf3>
200087ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
200087b2:	4628      	mov	r0, r5
200087b4:	f7fb fc14 	bl	20003fe0 <__aeabi_i2d>
200087b8:	a34b      	add	r3, pc, #300	; (adr r3, 200088e8 <_dtoa_r+0x258>)
200087ba:	e9d3 2300 	ldrd	r2, r3, [r3]
200087be:	f7fb fc75 	bl	200040ac <__aeabi_dmul>
200087c2:	4602      	mov	r2, r0
200087c4:	460b      	mov	r3, r1
200087c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200087ca:	f7fb fabd 	bl	20003d48 <__adddf3>
200087ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
200087d2:	f003 f85f 	bl	2000b894 <__aeabi_d2iz>
200087d6:	2200      	movs	r2, #0
200087d8:	2300      	movs	r3, #0
200087da:	4606      	mov	r6, r0
200087dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200087e0:	f003 f830 	bl	2000b844 <__aeabi_dcmplt>
200087e4:	b140      	cbz	r0, 200087f8 <_dtoa_r+0x168>
200087e6:	4630      	mov	r0, r6
200087e8:	f7fb fbfa 	bl	20003fe0 <__aeabi_i2d>
200087ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200087f0:	f003 f81e 	bl	2000b830 <__aeabi_dcmpeq>
200087f4:	b900      	cbnz	r0, 200087f8 <_dtoa_r+0x168>
200087f6:	3e01      	subs	r6, #1
200087f8:	2e16      	cmp	r6, #22
200087fa:	d95b      	bls.n	200088b4 <_dtoa_r+0x224>
200087fc:	2301      	movs	r3, #1
200087fe:	9318      	str	r3, [sp, #96]	; 0x60
20008800:	3f01      	subs	r7, #1
20008802:	ebb7 0a05 	subs.w	sl, r7, r5
20008806:	bf42      	ittt	mi
20008808:	f1ca 0a00 	rsbmi	sl, sl, #0
2000880c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20008810:	f04f 0a00 	movmi.w	sl, #0
20008814:	d401      	bmi.n	2000881a <_dtoa_r+0x18a>
20008816:	2200      	movs	r2, #0
20008818:	920f      	str	r2, [sp, #60]	; 0x3c
2000881a:	2e00      	cmp	r6, #0
2000881c:	f2c0 8371 	blt.w	20008f02 <_dtoa_r+0x872>
20008820:	44b2      	add	sl, r6
20008822:	2300      	movs	r3, #0
20008824:	9617      	str	r6, [sp, #92]	; 0x5c
20008826:	9315      	str	r3, [sp, #84]	; 0x54
20008828:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000882a:	2b09      	cmp	r3, #9
2000882c:	d862      	bhi.n	200088f4 <_dtoa_r+0x264>
2000882e:	2b05      	cmp	r3, #5
20008830:	f340 8677 	ble.w	20009522 <_dtoa_r+0xe92>
20008834:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008836:	2700      	movs	r7, #0
20008838:	3804      	subs	r0, #4
2000883a:	902a      	str	r0, [sp, #168]	; 0xa8
2000883c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000883e:	1e8b      	subs	r3, r1, #2
20008840:	2b03      	cmp	r3, #3
20008842:	f200 83dd 	bhi.w	20009000 <_dtoa_r+0x970>
20008846:	e8df f013 	tbh	[pc, r3, lsl #1]
2000884a:	03a5      	.short	0x03a5
2000884c:	03d503d8 	.word	0x03d503d8
20008850:	03c4      	.short	0x03c4
20008852:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20008856:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000885a:	2e00      	cmp	r6, #0
2000885c:	f47f af64 	bne.w	20008728 <_dtoa_r+0x98>
20008860:	f24c 6038 	movw	r0, #50744	; 0xc638
20008864:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008868:	e762      	b.n	20008730 <_dtoa_r+0xa0>
2000886a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000886c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000886e:	18fb      	adds	r3, r7, r3
20008870:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008874:	1c9d      	adds	r5, r3, #2
20008876:	2d20      	cmp	r5, #32
20008878:	bfdc      	itt	le
2000887a:	f1c5 0020 	rsble	r0, r5, #32
2000887e:	fa08 f000 	lslle.w	r0, r8, r0
20008882:	dd08      	ble.n	20008896 <_dtoa_r+0x206>
20008884:	3b1e      	subs	r3, #30
20008886:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000888a:	fa16 f202 	lsls.w	r2, r6, r2
2000888e:	fa28 f303 	lsr.w	r3, r8, r3
20008892:	ea42 0003 	orr.w	r0, r2, r3
20008896:	f7fb fb93 	bl	20003fc0 <__aeabi_ui2d>
2000889a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000889e:	2201      	movs	r2, #1
200088a0:	3d03      	subs	r5, #3
200088a2:	9219      	str	r2, [sp, #100]	; 0x64
200088a4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200088a8:	e770      	b.n	2000878c <_dtoa_r+0xfc>
200088aa:	f24c 6014 	movw	r0, #50708	; 0xc614
200088ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200088b2:	e72e      	b.n	20008712 <_dtoa_r+0x82>
200088b4:	f24c 63f0 	movw	r3, #50928	; 0xc6f0
200088b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200088bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200088c0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200088c4:	e9d3 2300 	ldrd	r2, r3, [r3]
200088c8:	f002 ffbc 	bl	2000b844 <__aeabi_dcmplt>
200088cc:	2800      	cmp	r0, #0
200088ce:	f040 8320 	bne.w	20008f12 <_dtoa_r+0x882>
200088d2:	9018      	str	r0, [sp, #96]	; 0x60
200088d4:	e794      	b.n	20008800 <_dtoa_r+0x170>
200088d6:	bf00      	nop
200088d8:	636f4361 	.word	0x636f4361
200088dc:	3fd287a7 	.word	0x3fd287a7
200088e0:	8b60c8b3 	.word	0x8b60c8b3
200088e4:	3fc68a28 	.word	0x3fc68a28
200088e8:	509f79fb 	.word	0x509f79fb
200088ec:	3fd34413 	.word	0x3fd34413
200088f0:	2000c615 	.word	0x2000c615
200088f4:	2300      	movs	r3, #0
200088f6:	f04f 30ff 	mov.w	r0, #4294967295
200088fa:	461f      	mov	r7, r3
200088fc:	2101      	movs	r1, #1
200088fe:	932a      	str	r3, [sp, #168]	; 0xa8
20008900:	9011      	str	r0, [sp, #68]	; 0x44
20008902:	9116      	str	r1, [sp, #88]	; 0x58
20008904:	9008      	str	r0, [sp, #32]
20008906:	932b      	str	r3, [sp, #172]	; 0xac
20008908:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000890a:	2300      	movs	r3, #0
2000890c:	606b      	str	r3, [r5, #4]
2000890e:	4620      	mov	r0, r4
20008910:	6869      	ldr	r1, [r5, #4]
20008912:	f001 fdad 	bl	2000a470 <_Balloc>
20008916:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008918:	6028      	str	r0, [r5, #0]
2000891a:	681b      	ldr	r3, [r3, #0]
2000891c:	9310      	str	r3, [sp, #64]	; 0x40
2000891e:	2f00      	cmp	r7, #0
20008920:	f000 815b 	beq.w	20008bda <_dtoa_r+0x54a>
20008924:	2e00      	cmp	r6, #0
20008926:	f340 842a 	ble.w	2000917e <_dtoa_r+0xaee>
2000892a:	f24c 63f0 	movw	r3, #50928	; 0xc6f0
2000892e:	f006 020f 	and.w	r2, r6, #15
20008932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008936:	1135      	asrs	r5, r6, #4
20008938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000893c:	f015 0f10 	tst.w	r5, #16
20008940:	e9d3 0100 	ldrd	r0, r1, [r3]
20008944:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008948:	f000 82e7 	beq.w	20008f1a <_dtoa_r+0x88a>
2000894c:	f24c 73c8 	movw	r3, #51144	; 0xc7c8
20008950:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008954:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008958:	f005 050f 	and.w	r5, r5, #15
2000895c:	f04f 0803 	mov.w	r8, #3
20008960:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20008964:	f7fb fccc 	bl	20004300 <__aeabi_ddiv>
20008968:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000896c:	b1bd      	cbz	r5, 2000899e <_dtoa_r+0x30e>
2000896e:	f24c 77c8 	movw	r7, #51144	; 0xc7c8
20008972:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008976:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000897a:	f015 0f01 	tst.w	r5, #1
2000897e:	4610      	mov	r0, r2
20008980:	4619      	mov	r1, r3
20008982:	d007      	beq.n	20008994 <_dtoa_r+0x304>
20008984:	e9d7 2300 	ldrd	r2, r3, [r7]
20008988:	f108 0801 	add.w	r8, r8, #1
2000898c:	f7fb fb8e 	bl	200040ac <__aeabi_dmul>
20008990:	4602      	mov	r2, r0
20008992:	460b      	mov	r3, r1
20008994:	3708      	adds	r7, #8
20008996:	106d      	asrs	r5, r5, #1
20008998:	d1ef      	bne.n	2000897a <_dtoa_r+0x2ea>
2000899a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000899e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200089a2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200089a6:	f7fb fcab 	bl	20004300 <__aeabi_ddiv>
200089aa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200089ae:	9918      	ldr	r1, [sp, #96]	; 0x60
200089b0:	2900      	cmp	r1, #0
200089b2:	f000 80de 	beq.w	20008b72 <_dtoa_r+0x4e2>
200089b6:	f240 0300 	movw	r3, #0
200089ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200089be:	2200      	movs	r2, #0
200089c0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200089c4:	f04f 0500 	mov.w	r5, #0
200089c8:	f002 ff3c 	bl	2000b844 <__aeabi_dcmplt>
200089cc:	b108      	cbz	r0, 200089d2 <_dtoa_r+0x342>
200089ce:	f04f 0501 	mov.w	r5, #1
200089d2:	9a08      	ldr	r2, [sp, #32]
200089d4:	2a00      	cmp	r2, #0
200089d6:	bfd4      	ite	le
200089d8:	2500      	movle	r5, #0
200089da:	f005 0501 	andgt.w	r5, r5, #1
200089de:	2d00      	cmp	r5, #0
200089e0:	f000 80c7 	beq.w	20008b72 <_dtoa_r+0x4e2>
200089e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200089e6:	2b00      	cmp	r3, #0
200089e8:	f340 80f5 	ble.w	20008bd6 <_dtoa_r+0x546>
200089ec:	f240 0300 	movw	r3, #0
200089f0:	2200      	movs	r2, #0
200089f2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200089f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200089fa:	f7fb fb57 	bl	200040ac <__aeabi_dmul>
200089fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008a02:	f108 0001 	add.w	r0, r8, #1
20008a06:	1e71      	subs	r1, r6, #1
20008a08:	9112      	str	r1, [sp, #72]	; 0x48
20008a0a:	f7fb fae9 	bl	20003fe0 <__aeabi_i2d>
20008a0e:	4602      	mov	r2, r0
20008a10:	460b      	mov	r3, r1
20008a12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008a16:	f7fb fb49 	bl	200040ac <__aeabi_dmul>
20008a1a:	f240 0300 	movw	r3, #0
20008a1e:	2200      	movs	r2, #0
20008a20:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008a24:	f7fb f990 	bl	20003d48 <__adddf3>
20008a28:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20008a2c:	4680      	mov	r8, r0
20008a2e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20008a32:	9b16      	ldr	r3, [sp, #88]	; 0x58
20008a34:	2b00      	cmp	r3, #0
20008a36:	f000 83ad 	beq.w	20009194 <_dtoa_r+0xb04>
20008a3a:	f24c 63f0 	movw	r3, #50928	; 0xc6f0
20008a3e:	f240 0100 	movw	r1, #0
20008a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008a46:	2000      	movs	r0, #0
20008a48:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20008a4c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008a50:	f8cd c00c 	str.w	ip, [sp, #12]
20008a54:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20008a58:	f7fb fc52 	bl	20004300 <__aeabi_ddiv>
20008a5c:	4642      	mov	r2, r8
20008a5e:	464b      	mov	r3, r9
20008a60:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008a62:	f7fb f96f 	bl	20003d44 <__aeabi_dsub>
20008a66:	4680      	mov	r8, r0
20008a68:	4689      	mov	r9, r1
20008a6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008a6e:	f002 ff11 	bl	2000b894 <__aeabi_d2iz>
20008a72:	4607      	mov	r7, r0
20008a74:	f7fb fab4 	bl	20003fe0 <__aeabi_i2d>
20008a78:	4602      	mov	r2, r0
20008a7a:	460b      	mov	r3, r1
20008a7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008a80:	f7fb f960 	bl	20003d44 <__aeabi_dsub>
20008a84:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008a88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008a8c:	4640      	mov	r0, r8
20008a8e:	f805 3b01 	strb.w	r3, [r5], #1
20008a92:	4649      	mov	r1, r9
20008a94:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008a98:	f002 fef2 	bl	2000b880 <__aeabi_dcmpgt>
20008a9c:	2800      	cmp	r0, #0
20008a9e:	f040 8213 	bne.w	20008ec8 <_dtoa_r+0x838>
20008aa2:	f240 0100 	movw	r1, #0
20008aa6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008aaa:	2000      	movs	r0, #0
20008aac:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008ab0:	f7fb f948 	bl	20003d44 <__aeabi_dsub>
20008ab4:	4602      	mov	r2, r0
20008ab6:	460b      	mov	r3, r1
20008ab8:	4640      	mov	r0, r8
20008aba:	4649      	mov	r1, r9
20008abc:	f002 fee0 	bl	2000b880 <__aeabi_dcmpgt>
20008ac0:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008ac4:	2800      	cmp	r0, #0
20008ac6:	f040 83e7 	bne.w	20009298 <_dtoa_r+0xc08>
20008aca:	f1bc 0f01 	cmp.w	ip, #1
20008ace:	f340 8082 	ble.w	20008bd6 <_dtoa_r+0x546>
20008ad2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20008ad6:	2701      	movs	r7, #1
20008ad8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20008adc:	961d      	str	r6, [sp, #116]	; 0x74
20008ade:	4666      	mov	r6, ip
20008ae0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20008ae4:	940c      	str	r4, [sp, #48]	; 0x30
20008ae6:	e010      	b.n	20008b0a <_dtoa_r+0x47a>
20008ae8:	f240 0100 	movw	r1, #0
20008aec:	2000      	movs	r0, #0
20008aee:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008af2:	f7fb f927 	bl	20003d44 <__aeabi_dsub>
20008af6:	4642      	mov	r2, r8
20008af8:	464b      	mov	r3, r9
20008afa:	f002 fea3 	bl	2000b844 <__aeabi_dcmplt>
20008afe:	2800      	cmp	r0, #0
20008b00:	f040 83c7 	bne.w	20009292 <_dtoa_r+0xc02>
20008b04:	42b7      	cmp	r7, r6
20008b06:	f280 848b 	bge.w	20009420 <_dtoa_r+0xd90>
20008b0a:	f240 0300 	movw	r3, #0
20008b0e:	4640      	mov	r0, r8
20008b10:	4649      	mov	r1, r9
20008b12:	2200      	movs	r2, #0
20008b14:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008b18:	3501      	adds	r5, #1
20008b1a:	f7fb fac7 	bl	200040ac <__aeabi_dmul>
20008b1e:	f240 0300 	movw	r3, #0
20008b22:	2200      	movs	r2, #0
20008b24:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008b28:	4680      	mov	r8, r0
20008b2a:	4689      	mov	r9, r1
20008b2c:	4650      	mov	r0, sl
20008b2e:	4659      	mov	r1, fp
20008b30:	f7fb fabc 	bl	200040ac <__aeabi_dmul>
20008b34:	468b      	mov	fp, r1
20008b36:	4682      	mov	sl, r0
20008b38:	f002 feac 	bl	2000b894 <__aeabi_d2iz>
20008b3c:	4604      	mov	r4, r0
20008b3e:	f7fb fa4f 	bl	20003fe0 <__aeabi_i2d>
20008b42:	3430      	adds	r4, #48	; 0x30
20008b44:	4602      	mov	r2, r0
20008b46:	460b      	mov	r3, r1
20008b48:	4650      	mov	r0, sl
20008b4a:	4659      	mov	r1, fp
20008b4c:	f7fb f8fa 	bl	20003d44 <__aeabi_dsub>
20008b50:	9a10      	ldr	r2, [sp, #64]	; 0x40
20008b52:	464b      	mov	r3, r9
20008b54:	55d4      	strb	r4, [r2, r7]
20008b56:	4642      	mov	r2, r8
20008b58:	3701      	adds	r7, #1
20008b5a:	4682      	mov	sl, r0
20008b5c:	468b      	mov	fp, r1
20008b5e:	f002 fe71 	bl	2000b844 <__aeabi_dcmplt>
20008b62:	4652      	mov	r2, sl
20008b64:	465b      	mov	r3, fp
20008b66:	2800      	cmp	r0, #0
20008b68:	d0be      	beq.n	20008ae8 <_dtoa_r+0x458>
20008b6a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008b6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008b70:	e1aa      	b.n	20008ec8 <_dtoa_r+0x838>
20008b72:	4640      	mov	r0, r8
20008b74:	f7fb fa34 	bl	20003fe0 <__aeabi_i2d>
20008b78:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008b7c:	f7fb fa96 	bl	200040ac <__aeabi_dmul>
20008b80:	f240 0300 	movw	r3, #0
20008b84:	2200      	movs	r2, #0
20008b86:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008b8a:	f7fb f8dd 	bl	20003d48 <__adddf3>
20008b8e:	9a08      	ldr	r2, [sp, #32]
20008b90:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20008b94:	4680      	mov	r8, r0
20008b96:	46a9      	mov	r9, r5
20008b98:	2a00      	cmp	r2, #0
20008b9a:	f040 82ec 	bne.w	20009176 <_dtoa_r+0xae6>
20008b9e:	f240 0300 	movw	r3, #0
20008ba2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008ba6:	2200      	movs	r2, #0
20008ba8:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008bac:	f7fb f8ca 	bl	20003d44 <__aeabi_dsub>
20008bb0:	4642      	mov	r2, r8
20008bb2:	462b      	mov	r3, r5
20008bb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008bb8:	f002 fe62 	bl	2000b880 <__aeabi_dcmpgt>
20008bbc:	2800      	cmp	r0, #0
20008bbe:	f040 824a 	bne.w	20009056 <_dtoa_r+0x9c6>
20008bc2:	4642      	mov	r2, r8
20008bc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008bc8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20008bcc:	f002 fe3a 	bl	2000b844 <__aeabi_dcmplt>
20008bd0:	2800      	cmp	r0, #0
20008bd2:	f040 81d5 	bne.w	20008f80 <_dtoa_r+0x8f0>
20008bd6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20008bda:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008bdc:	ea6f 0703 	mvn.w	r7, r3
20008be0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20008be4:	2e0e      	cmp	r6, #14
20008be6:	bfcc      	ite	gt
20008be8:	2700      	movgt	r7, #0
20008bea:	f007 0701 	andle.w	r7, r7, #1
20008bee:	2f00      	cmp	r7, #0
20008bf0:	f000 80b7 	beq.w	20008d62 <_dtoa_r+0x6d2>
20008bf4:	982b      	ldr	r0, [sp, #172]	; 0xac
20008bf6:	f24c 63f0 	movw	r3, #50928	; 0xc6f0
20008bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008bfe:	9908      	ldr	r1, [sp, #32]
20008c00:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20008c04:	0fc2      	lsrs	r2, r0, #31
20008c06:	2900      	cmp	r1, #0
20008c08:	bfcc      	ite	gt
20008c0a:	2200      	movgt	r2, #0
20008c0c:	f002 0201 	andle.w	r2, r2, #1
20008c10:	e9d3 0100 	ldrd	r0, r1, [r3]
20008c14:	e9cd 0104 	strd	r0, r1, [sp, #16]
20008c18:	2a00      	cmp	r2, #0
20008c1a:	f040 81a0 	bne.w	20008f5e <_dtoa_r+0x8ce>
20008c1e:	4602      	mov	r2, r0
20008c20:	460b      	mov	r3, r1
20008c22:	4640      	mov	r0, r8
20008c24:	4649      	mov	r1, r9
20008c26:	f7fb fb6b 	bl	20004300 <__aeabi_ddiv>
20008c2a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008c2c:	f002 fe32 	bl	2000b894 <__aeabi_d2iz>
20008c30:	4682      	mov	sl, r0
20008c32:	f7fb f9d5 	bl	20003fe0 <__aeabi_i2d>
20008c36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008c3a:	f7fb fa37 	bl	200040ac <__aeabi_dmul>
20008c3e:	4602      	mov	r2, r0
20008c40:	460b      	mov	r3, r1
20008c42:	4640      	mov	r0, r8
20008c44:	4649      	mov	r1, r9
20008c46:	f7fb f87d 	bl	20003d44 <__aeabi_dsub>
20008c4a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20008c4e:	f805 3b01 	strb.w	r3, [r5], #1
20008c52:	9a08      	ldr	r2, [sp, #32]
20008c54:	2a01      	cmp	r2, #1
20008c56:	4680      	mov	r8, r0
20008c58:	4689      	mov	r9, r1
20008c5a:	d052      	beq.n	20008d02 <_dtoa_r+0x672>
20008c5c:	f240 0300 	movw	r3, #0
20008c60:	2200      	movs	r2, #0
20008c62:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008c66:	f7fb fa21 	bl	200040ac <__aeabi_dmul>
20008c6a:	2200      	movs	r2, #0
20008c6c:	2300      	movs	r3, #0
20008c6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20008c72:	f002 fddd 	bl	2000b830 <__aeabi_dcmpeq>
20008c76:	2800      	cmp	r0, #0
20008c78:	f040 81eb 	bne.w	20009052 <_dtoa_r+0x9c2>
20008c7c:	9810      	ldr	r0, [sp, #64]	; 0x40
20008c7e:	f04f 0801 	mov.w	r8, #1
20008c82:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20008c86:	46a3      	mov	fp, r4
20008c88:	1c87      	adds	r7, r0, #2
20008c8a:	960f      	str	r6, [sp, #60]	; 0x3c
20008c8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20008c90:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20008c94:	e00a      	b.n	20008cac <_dtoa_r+0x61c>
20008c96:	f7fb fa09 	bl	200040ac <__aeabi_dmul>
20008c9a:	2200      	movs	r2, #0
20008c9c:	2300      	movs	r3, #0
20008c9e:	4604      	mov	r4, r0
20008ca0:	460d      	mov	r5, r1
20008ca2:	f002 fdc5 	bl	2000b830 <__aeabi_dcmpeq>
20008ca6:	2800      	cmp	r0, #0
20008ca8:	f040 81ce 	bne.w	20009048 <_dtoa_r+0x9b8>
20008cac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008cb0:	4620      	mov	r0, r4
20008cb2:	4629      	mov	r1, r5
20008cb4:	f108 0801 	add.w	r8, r8, #1
20008cb8:	f7fb fb22 	bl	20004300 <__aeabi_ddiv>
20008cbc:	463e      	mov	r6, r7
20008cbe:	f002 fde9 	bl	2000b894 <__aeabi_d2iz>
20008cc2:	4682      	mov	sl, r0
20008cc4:	f7fb f98c 	bl	20003fe0 <__aeabi_i2d>
20008cc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008ccc:	f7fb f9ee 	bl	200040ac <__aeabi_dmul>
20008cd0:	4602      	mov	r2, r0
20008cd2:	460b      	mov	r3, r1
20008cd4:	4620      	mov	r0, r4
20008cd6:	4629      	mov	r1, r5
20008cd8:	f7fb f834 	bl	20003d44 <__aeabi_dsub>
20008cdc:	2200      	movs	r2, #0
20008cde:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20008ce2:	f807 cc01 	strb.w	ip, [r7, #-1]
20008ce6:	3701      	adds	r7, #1
20008ce8:	45c1      	cmp	r9, r8
20008cea:	f240 0300 	movw	r3, #0
20008cee:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008cf2:	d1d0      	bne.n	20008c96 <_dtoa_r+0x606>
20008cf4:	4635      	mov	r5, r6
20008cf6:	465c      	mov	r4, fp
20008cf8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008cfa:	4680      	mov	r8, r0
20008cfc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008d00:	4689      	mov	r9, r1
20008d02:	4642      	mov	r2, r8
20008d04:	464b      	mov	r3, r9
20008d06:	4640      	mov	r0, r8
20008d08:	4649      	mov	r1, r9
20008d0a:	f7fb f81d 	bl	20003d48 <__adddf3>
20008d0e:	4680      	mov	r8, r0
20008d10:	4689      	mov	r9, r1
20008d12:	4642      	mov	r2, r8
20008d14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008d18:	464b      	mov	r3, r9
20008d1a:	f002 fd93 	bl	2000b844 <__aeabi_dcmplt>
20008d1e:	b960      	cbnz	r0, 20008d3a <_dtoa_r+0x6aa>
20008d20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008d24:	4642      	mov	r2, r8
20008d26:	464b      	mov	r3, r9
20008d28:	f002 fd82 	bl	2000b830 <__aeabi_dcmpeq>
20008d2c:	2800      	cmp	r0, #0
20008d2e:	f000 8190 	beq.w	20009052 <_dtoa_r+0x9c2>
20008d32:	f01a 0f01 	tst.w	sl, #1
20008d36:	f000 818c 	beq.w	20009052 <_dtoa_r+0x9c2>
20008d3a:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d3c:	e000      	b.n	20008d40 <_dtoa_r+0x6b0>
20008d3e:	461d      	mov	r5, r3
20008d40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008d44:	1e6b      	subs	r3, r5, #1
20008d46:	2a39      	cmp	r2, #57	; 0x39
20008d48:	f040 8367 	bne.w	2000941a <_dtoa_r+0xd8a>
20008d4c:	428b      	cmp	r3, r1
20008d4e:	d1f6      	bne.n	20008d3e <_dtoa_r+0x6ae>
20008d50:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d52:	2330      	movs	r3, #48	; 0x30
20008d54:	3601      	adds	r6, #1
20008d56:	2231      	movs	r2, #49	; 0x31
20008d58:	700b      	strb	r3, [r1, #0]
20008d5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20008d5c:	701a      	strb	r2, [r3, #0]
20008d5e:	9612      	str	r6, [sp, #72]	; 0x48
20008d60:	e0b2      	b.n	20008ec8 <_dtoa_r+0x838>
20008d62:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008d64:	2a00      	cmp	r2, #0
20008d66:	f040 80df 	bne.w	20008f28 <_dtoa_r+0x898>
20008d6a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008d6c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008d6e:	920c      	str	r2, [sp, #48]	; 0x30
20008d70:	2d00      	cmp	r5, #0
20008d72:	bfd4      	ite	le
20008d74:	2300      	movle	r3, #0
20008d76:	2301      	movgt	r3, #1
20008d78:	f1ba 0f00 	cmp.w	sl, #0
20008d7c:	bfd4      	ite	le
20008d7e:	2300      	movle	r3, #0
20008d80:	f003 0301 	andgt.w	r3, r3, #1
20008d84:	b14b      	cbz	r3, 20008d9a <_dtoa_r+0x70a>
20008d86:	45aa      	cmp	sl, r5
20008d88:	bfb4      	ite	lt
20008d8a:	4653      	movlt	r3, sl
20008d8c:	462b      	movge	r3, r5
20008d8e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008d90:	ebc3 0a0a 	rsb	sl, r3, sl
20008d94:	1aed      	subs	r5, r5, r3
20008d96:	1ac0      	subs	r0, r0, r3
20008d98:	900f      	str	r0, [sp, #60]	; 0x3c
20008d9a:	9915      	ldr	r1, [sp, #84]	; 0x54
20008d9c:	2900      	cmp	r1, #0
20008d9e:	dd1c      	ble.n	20008dda <_dtoa_r+0x74a>
20008da0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008da2:	2a00      	cmp	r2, #0
20008da4:	f000 82e9 	beq.w	2000937a <_dtoa_r+0xcea>
20008da8:	2f00      	cmp	r7, #0
20008daa:	dd12      	ble.n	20008dd2 <_dtoa_r+0x742>
20008dac:	990c      	ldr	r1, [sp, #48]	; 0x30
20008dae:	463a      	mov	r2, r7
20008db0:	4620      	mov	r0, r4
20008db2:	f001 fdbd 	bl	2000a930 <__pow5mult>
20008db6:	465a      	mov	r2, fp
20008db8:	900c      	str	r0, [sp, #48]	; 0x30
20008dba:	4620      	mov	r0, r4
20008dbc:	990c      	ldr	r1, [sp, #48]	; 0x30
20008dbe:	f001 fccf 	bl	2000a760 <__multiply>
20008dc2:	4659      	mov	r1, fp
20008dc4:	4603      	mov	r3, r0
20008dc6:	4620      	mov	r0, r4
20008dc8:	9303      	str	r3, [sp, #12]
20008dca:	f001 fb35 	bl	2000a438 <_Bfree>
20008dce:	9b03      	ldr	r3, [sp, #12]
20008dd0:	469b      	mov	fp, r3
20008dd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
20008dd4:	1bda      	subs	r2, r3, r7
20008dd6:	f040 8311 	bne.w	200093fc <_dtoa_r+0xd6c>
20008dda:	2101      	movs	r1, #1
20008ddc:	4620      	mov	r0, r4
20008dde:	f001 fd59 	bl	2000a894 <__i2b>
20008de2:	9006      	str	r0, [sp, #24]
20008de4:	9817      	ldr	r0, [sp, #92]	; 0x5c
20008de6:	2800      	cmp	r0, #0
20008de8:	dd05      	ble.n	20008df6 <_dtoa_r+0x766>
20008dea:	9906      	ldr	r1, [sp, #24]
20008dec:	4620      	mov	r0, r4
20008dee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008df0:	f001 fd9e 	bl	2000a930 <__pow5mult>
20008df4:	9006      	str	r0, [sp, #24]
20008df6:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008df8:	2901      	cmp	r1, #1
20008dfa:	f340 810a 	ble.w	20009012 <_dtoa_r+0x982>
20008dfe:	2700      	movs	r7, #0
20008e00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20008e02:	2b00      	cmp	r3, #0
20008e04:	f040 8261 	bne.w	200092ca <_dtoa_r+0xc3a>
20008e08:	2301      	movs	r3, #1
20008e0a:	4453      	add	r3, sl
20008e0c:	f013 031f 	ands.w	r3, r3, #31
20008e10:	f040 812a 	bne.w	20009068 <_dtoa_r+0x9d8>
20008e14:	231c      	movs	r3, #28
20008e16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008e18:	449a      	add	sl, r3
20008e1a:	18ed      	adds	r5, r5, r3
20008e1c:	18d2      	adds	r2, r2, r3
20008e1e:	920f      	str	r2, [sp, #60]	; 0x3c
20008e20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20008e22:	2b00      	cmp	r3, #0
20008e24:	dd05      	ble.n	20008e32 <_dtoa_r+0x7a2>
20008e26:	4659      	mov	r1, fp
20008e28:	461a      	mov	r2, r3
20008e2a:	4620      	mov	r0, r4
20008e2c:	f001 fc3a 	bl	2000a6a4 <__lshift>
20008e30:	4683      	mov	fp, r0
20008e32:	f1ba 0f00 	cmp.w	sl, #0
20008e36:	dd05      	ble.n	20008e44 <_dtoa_r+0x7b4>
20008e38:	9906      	ldr	r1, [sp, #24]
20008e3a:	4652      	mov	r2, sl
20008e3c:	4620      	mov	r0, r4
20008e3e:	f001 fc31 	bl	2000a6a4 <__lshift>
20008e42:	9006      	str	r0, [sp, #24]
20008e44:	9818      	ldr	r0, [sp, #96]	; 0x60
20008e46:	2800      	cmp	r0, #0
20008e48:	f040 8229 	bne.w	2000929e <_dtoa_r+0xc0e>
20008e4c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008e4e:	9908      	ldr	r1, [sp, #32]
20008e50:	2802      	cmp	r0, #2
20008e52:	bfd4      	ite	le
20008e54:	2300      	movle	r3, #0
20008e56:	2301      	movgt	r3, #1
20008e58:	2900      	cmp	r1, #0
20008e5a:	bfcc      	ite	gt
20008e5c:	2300      	movgt	r3, #0
20008e5e:	f003 0301 	andle.w	r3, r3, #1
20008e62:	2b00      	cmp	r3, #0
20008e64:	f000 810c 	beq.w	20009080 <_dtoa_r+0x9f0>
20008e68:	2900      	cmp	r1, #0
20008e6a:	f040 808c 	bne.w	20008f86 <_dtoa_r+0x8f6>
20008e6e:	2205      	movs	r2, #5
20008e70:	9906      	ldr	r1, [sp, #24]
20008e72:	9b08      	ldr	r3, [sp, #32]
20008e74:	4620      	mov	r0, r4
20008e76:	f001 fd17 	bl	2000a8a8 <__multadd>
20008e7a:	9006      	str	r0, [sp, #24]
20008e7c:	4658      	mov	r0, fp
20008e7e:	9906      	ldr	r1, [sp, #24]
20008e80:	f001 f9a0 	bl	2000a1c4 <__mcmp>
20008e84:	2800      	cmp	r0, #0
20008e86:	dd7e      	ble.n	20008f86 <_dtoa_r+0x8f6>
20008e88:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008e8a:	3601      	adds	r6, #1
20008e8c:	2700      	movs	r7, #0
20008e8e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008e92:	2331      	movs	r3, #49	; 0x31
20008e94:	f805 3b01 	strb.w	r3, [r5], #1
20008e98:	9906      	ldr	r1, [sp, #24]
20008e9a:	4620      	mov	r0, r4
20008e9c:	f001 facc 	bl	2000a438 <_Bfree>
20008ea0:	f1ba 0f00 	cmp.w	sl, #0
20008ea4:	f000 80d5 	beq.w	20009052 <_dtoa_r+0x9c2>
20008ea8:	1e3b      	subs	r3, r7, #0
20008eaa:	bf18      	it	ne
20008eac:	2301      	movne	r3, #1
20008eae:	4557      	cmp	r7, sl
20008eb0:	bf0c      	ite	eq
20008eb2:	2300      	moveq	r3, #0
20008eb4:	f003 0301 	andne.w	r3, r3, #1
20008eb8:	2b00      	cmp	r3, #0
20008eba:	f040 80d0 	bne.w	2000905e <_dtoa_r+0x9ce>
20008ebe:	4651      	mov	r1, sl
20008ec0:	4620      	mov	r0, r4
20008ec2:	f001 fab9 	bl	2000a438 <_Bfree>
20008ec6:	9612      	str	r6, [sp, #72]	; 0x48
20008ec8:	4620      	mov	r0, r4
20008eca:	4659      	mov	r1, fp
20008ecc:	f001 fab4 	bl	2000a438 <_Bfree>
20008ed0:	9a12      	ldr	r2, [sp, #72]	; 0x48
20008ed2:	1c53      	adds	r3, r2, #1
20008ed4:	2200      	movs	r2, #0
20008ed6:	702a      	strb	r2, [r5, #0]
20008ed8:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008eda:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008edc:	6003      	str	r3, [r0, #0]
20008ede:	2900      	cmp	r1, #0
20008ee0:	f000 81d4 	beq.w	2000928c <_dtoa_r+0xbfc>
20008ee4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008ee6:	9810      	ldr	r0, [sp, #64]	; 0x40
20008ee8:	6015      	str	r5, [r2, #0]
20008eea:	e412      	b.n	20008712 <_dtoa_r+0x82>
20008eec:	2010      	movs	r0, #16
20008eee:	f7fb fe0d 	bl	20004b0c <malloc>
20008ef2:	60c6      	str	r6, [r0, #12]
20008ef4:	6046      	str	r6, [r0, #4]
20008ef6:	6086      	str	r6, [r0, #8]
20008ef8:	6006      	str	r6, [r0, #0]
20008efa:	4606      	mov	r6, r0
20008efc:	6260      	str	r0, [r4, #36]	; 0x24
20008efe:	f7ff bbd2 	b.w	200086a6 <_dtoa_r+0x16>
20008f02:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008f04:	4271      	negs	r1, r6
20008f06:	2200      	movs	r2, #0
20008f08:	9115      	str	r1, [sp, #84]	; 0x54
20008f0a:	1b80      	subs	r0, r0, r6
20008f0c:	9217      	str	r2, [sp, #92]	; 0x5c
20008f0e:	900f      	str	r0, [sp, #60]	; 0x3c
20008f10:	e48a      	b.n	20008828 <_dtoa_r+0x198>
20008f12:	2100      	movs	r1, #0
20008f14:	3e01      	subs	r6, #1
20008f16:	9118      	str	r1, [sp, #96]	; 0x60
20008f18:	e472      	b.n	20008800 <_dtoa_r+0x170>
20008f1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008f1e:	f04f 0802 	mov.w	r8, #2
20008f22:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20008f26:	e521      	b.n	2000896c <_dtoa_r+0x2dc>
20008f28:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008f2a:	2801      	cmp	r0, #1
20008f2c:	f340 826c 	ble.w	20009408 <_dtoa_r+0xd78>
20008f30:	9a08      	ldr	r2, [sp, #32]
20008f32:	9815      	ldr	r0, [sp, #84]	; 0x54
20008f34:	1e53      	subs	r3, r2, #1
20008f36:	4298      	cmp	r0, r3
20008f38:	f2c0 8258 	blt.w	200093ec <_dtoa_r+0xd5c>
20008f3c:	1ac7      	subs	r7, r0, r3
20008f3e:	9b08      	ldr	r3, [sp, #32]
20008f40:	2b00      	cmp	r3, #0
20008f42:	bfa8      	it	ge
20008f44:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20008f46:	f2c0 8273 	blt.w	20009430 <_dtoa_r+0xda0>
20008f4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008f4c:	4620      	mov	r0, r4
20008f4e:	2101      	movs	r1, #1
20008f50:	449a      	add	sl, r3
20008f52:	18d2      	adds	r2, r2, r3
20008f54:	920f      	str	r2, [sp, #60]	; 0x3c
20008f56:	f001 fc9d 	bl	2000a894 <__i2b>
20008f5a:	900c      	str	r0, [sp, #48]	; 0x30
20008f5c:	e708      	b.n	20008d70 <_dtoa_r+0x6e0>
20008f5e:	9b08      	ldr	r3, [sp, #32]
20008f60:	b973      	cbnz	r3, 20008f80 <_dtoa_r+0x8f0>
20008f62:	f240 0300 	movw	r3, #0
20008f66:	2200      	movs	r2, #0
20008f68:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008f6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008f70:	f7fb f89c 	bl	200040ac <__aeabi_dmul>
20008f74:	4642      	mov	r2, r8
20008f76:	464b      	mov	r3, r9
20008f78:	f002 fc78 	bl	2000b86c <__aeabi_dcmpge>
20008f7c:	2800      	cmp	r0, #0
20008f7e:	d06a      	beq.n	20009056 <_dtoa_r+0x9c6>
20008f80:	2200      	movs	r2, #0
20008f82:	9206      	str	r2, [sp, #24]
20008f84:	920c      	str	r2, [sp, #48]	; 0x30
20008f86:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008f88:	2700      	movs	r7, #0
20008f8a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008f8e:	43de      	mvns	r6, r3
20008f90:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008f92:	e781      	b.n	20008e98 <_dtoa_r+0x808>
20008f94:	2100      	movs	r1, #0
20008f96:	9116      	str	r1, [sp, #88]	; 0x58
20008f98:	982b      	ldr	r0, [sp, #172]	; 0xac
20008f9a:	2800      	cmp	r0, #0
20008f9c:	f340 819f 	ble.w	200092de <_dtoa_r+0xc4e>
20008fa0:	982b      	ldr	r0, [sp, #172]	; 0xac
20008fa2:	4601      	mov	r1, r0
20008fa4:	9011      	str	r0, [sp, #68]	; 0x44
20008fa6:	9008      	str	r0, [sp, #32]
20008fa8:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008faa:	2200      	movs	r2, #0
20008fac:	2917      	cmp	r1, #23
20008fae:	606a      	str	r2, [r5, #4]
20008fb0:	f240 82ab 	bls.w	2000950a <_dtoa_r+0xe7a>
20008fb4:	2304      	movs	r3, #4
20008fb6:	005b      	lsls	r3, r3, #1
20008fb8:	3201      	adds	r2, #1
20008fba:	f103 0014 	add.w	r0, r3, #20
20008fbe:	4288      	cmp	r0, r1
20008fc0:	d9f9      	bls.n	20008fb6 <_dtoa_r+0x926>
20008fc2:	9b08      	ldr	r3, [sp, #32]
20008fc4:	606a      	str	r2, [r5, #4]
20008fc6:	2b0e      	cmp	r3, #14
20008fc8:	bf8c      	ite	hi
20008fca:	2700      	movhi	r7, #0
20008fcc:	f007 0701 	andls.w	r7, r7, #1
20008fd0:	e49d      	b.n	2000890e <_dtoa_r+0x27e>
20008fd2:	2201      	movs	r2, #1
20008fd4:	9216      	str	r2, [sp, #88]	; 0x58
20008fd6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008fd8:	18f3      	adds	r3, r6, r3
20008fda:	9311      	str	r3, [sp, #68]	; 0x44
20008fdc:	1c59      	adds	r1, r3, #1
20008fde:	2900      	cmp	r1, #0
20008fe0:	bfc8      	it	gt
20008fe2:	9108      	strgt	r1, [sp, #32]
20008fe4:	dce0      	bgt.n	20008fa8 <_dtoa_r+0x918>
20008fe6:	290e      	cmp	r1, #14
20008fe8:	bf8c      	ite	hi
20008fea:	2700      	movhi	r7, #0
20008fec:	f007 0701 	andls.w	r7, r7, #1
20008ff0:	9108      	str	r1, [sp, #32]
20008ff2:	e489      	b.n	20008908 <_dtoa_r+0x278>
20008ff4:	2301      	movs	r3, #1
20008ff6:	9316      	str	r3, [sp, #88]	; 0x58
20008ff8:	e7ce      	b.n	20008f98 <_dtoa_r+0x908>
20008ffa:	2200      	movs	r2, #0
20008ffc:	9216      	str	r2, [sp, #88]	; 0x58
20008ffe:	e7ea      	b.n	20008fd6 <_dtoa_r+0x946>
20009000:	f04f 33ff 	mov.w	r3, #4294967295
20009004:	2700      	movs	r7, #0
20009006:	2001      	movs	r0, #1
20009008:	9311      	str	r3, [sp, #68]	; 0x44
2000900a:	9016      	str	r0, [sp, #88]	; 0x58
2000900c:	9308      	str	r3, [sp, #32]
2000900e:	972b      	str	r7, [sp, #172]	; 0xac
20009010:	e47a      	b.n	20008908 <_dtoa_r+0x278>
20009012:	f1b8 0f00 	cmp.w	r8, #0
20009016:	f47f aef2 	bne.w	20008dfe <_dtoa_r+0x76e>
2000901a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
2000901e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20009022:	2b00      	cmp	r3, #0
20009024:	f47f aeeb 	bne.w	20008dfe <_dtoa_r+0x76e>
20009028:	f240 0300 	movw	r3, #0
2000902c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009030:	ea09 0303 	and.w	r3, r9, r3
20009034:	2b00      	cmp	r3, #0
20009036:	f43f aee2 	beq.w	20008dfe <_dtoa_r+0x76e>
2000903a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000903c:	f10a 0a01 	add.w	sl, sl, #1
20009040:	2701      	movs	r7, #1
20009042:	3201      	adds	r2, #1
20009044:	920f      	str	r2, [sp, #60]	; 0x3c
20009046:	e6db      	b.n	20008e00 <_dtoa_r+0x770>
20009048:	4635      	mov	r5, r6
2000904a:	465c      	mov	r4, fp
2000904c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000904e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20009052:	9612      	str	r6, [sp, #72]	; 0x48
20009054:	e738      	b.n	20008ec8 <_dtoa_r+0x838>
20009056:	2000      	movs	r0, #0
20009058:	9006      	str	r0, [sp, #24]
2000905a:	900c      	str	r0, [sp, #48]	; 0x30
2000905c:	e714      	b.n	20008e88 <_dtoa_r+0x7f8>
2000905e:	4639      	mov	r1, r7
20009060:	4620      	mov	r0, r4
20009062:	f001 f9e9 	bl	2000a438 <_Bfree>
20009066:	e72a      	b.n	20008ebe <_dtoa_r+0x82e>
20009068:	f1c3 0320 	rsb	r3, r3, #32
2000906c:	2b04      	cmp	r3, #4
2000906e:	f340 8254 	ble.w	2000951a <_dtoa_r+0xe8a>
20009072:	990f      	ldr	r1, [sp, #60]	; 0x3c
20009074:	3b04      	subs	r3, #4
20009076:	449a      	add	sl, r3
20009078:	18ed      	adds	r5, r5, r3
2000907a:	18c9      	adds	r1, r1, r3
2000907c:	910f      	str	r1, [sp, #60]	; 0x3c
2000907e:	e6cf      	b.n	20008e20 <_dtoa_r+0x790>
20009080:	9916      	ldr	r1, [sp, #88]	; 0x58
20009082:	2900      	cmp	r1, #0
20009084:	f000 8131 	beq.w	200092ea <_dtoa_r+0xc5a>
20009088:	2d00      	cmp	r5, #0
2000908a:	dd05      	ble.n	20009098 <_dtoa_r+0xa08>
2000908c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000908e:	462a      	mov	r2, r5
20009090:	4620      	mov	r0, r4
20009092:	f001 fb07 	bl	2000a6a4 <__lshift>
20009096:	900c      	str	r0, [sp, #48]	; 0x30
20009098:	2f00      	cmp	r7, #0
2000909a:	f040 81ea 	bne.w	20009472 <_dtoa_r+0xde2>
2000909e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200090a2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200090a4:	2301      	movs	r3, #1
200090a6:	f008 0001 	and.w	r0, r8, #1
200090aa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200090ac:	9011      	str	r0, [sp, #68]	; 0x44
200090ae:	950f      	str	r5, [sp, #60]	; 0x3c
200090b0:	461d      	mov	r5, r3
200090b2:	960c      	str	r6, [sp, #48]	; 0x30
200090b4:	9906      	ldr	r1, [sp, #24]
200090b6:	4658      	mov	r0, fp
200090b8:	f7ff fa5a 	bl	20008570 <quorem>
200090bc:	4639      	mov	r1, r7
200090be:	3030      	adds	r0, #48	; 0x30
200090c0:	900b      	str	r0, [sp, #44]	; 0x2c
200090c2:	4658      	mov	r0, fp
200090c4:	f001 f87e 	bl	2000a1c4 <__mcmp>
200090c8:	9906      	ldr	r1, [sp, #24]
200090ca:	4652      	mov	r2, sl
200090cc:	4606      	mov	r6, r0
200090ce:	4620      	mov	r0, r4
200090d0:	f001 fa6c 	bl	2000a5ac <__mdiff>
200090d4:	68c3      	ldr	r3, [r0, #12]
200090d6:	4680      	mov	r8, r0
200090d8:	2b00      	cmp	r3, #0
200090da:	d03d      	beq.n	20009158 <_dtoa_r+0xac8>
200090dc:	f04f 0901 	mov.w	r9, #1
200090e0:	4641      	mov	r1, r8
200090e2:	4620      	mov	r0, r4
200090e4:	f001 f9a8 	bl	2000a438 <_Bfree>
200090e8:	992a      	ldr	r1, [sp, #168]	; 0xa8
200090ea:	ea59 0101 	orrs.w	r1, r9, r1
200090ee:	d103      	bne.n	200090f8 <_dtoa_r+0xa68>
200090f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200090f2:	2a00      	cmp	r2, #0
200090f4:	f000 81eb 	beq.w	200094ce <_dtoa_r+0xe3e>
200090f8:	2e00      	cmp	r6, #0
200090fa:	f2c0 819e 	blt.w	2000943a <_dtoa_r+0xdaa>
200090fe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20009100:	4332      	orrs	r2, r6
20009102:	d103      	bne.n	2000910c <_dtoa_r+0xa7c>
20009104:	9b11      	ldr	r3, [sp, #68]	; 0x44
20009106:	2b00      	cmp	r3, #0
20009108:	f000 8197 	beq.w	2000943a <_dtoa_r+0xdaa>
2000910c:	f1b9 0f00 	cmp.w	r9, #0
20009110:	f300 81ce 	bgt.w	200094b0 <_dtoa_r+0xe20>
20009114:	990f      	ldr	r1, [sp, #60]	; 0x3c
20009116:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20009118:	f801 2b01 	strb.w	r2, [r1], #1
2000911c:	9b08      	ldr	r3, [sp, #32]
2000911e:	910f      	str	r1, [sp, #60]	; 0x3c
20009120:	429d      	cmp	r5, r3
20009122:	f000 81c2 	beq.w	200094aa <_dtoa_r+0xe1a>
20009126:	4659      	mov	r1, fp
20009128:	220a      	movs	r2, #10
2000912a:	2300      	movs	r3, #0
2000912c:	4620      	mov	r0, r4
2000912e:	f001 fbbb 	bl	2000a8a8 <__multadd>
20009132:	4557      	cmp	r7, sl
20009134:	4639      	mov	r1, r7
20009136:	4683      	mov	fp, r0
20009138:	d014      	beq.n	20009164 <_dtoa_r+0xad4>
2000913a:	220a      	movs	r2, #10
2000913c:	2300      	movs	r3, #0
2000913e:	4620      	mov	r0, r4
20009140:	3501      	adds	r5, #1
20009142:	f001 fbb1 	bl	2000a8a8 <__multadd>
20009146:	4651      	mov	r1, sl
20009148:	220a      	movs	r2, #10
2000914a:	2300      	movs	r3, #0
2000914c:	4607      	mov	r7, r0
2000914e:	4620      	mov	r0, r4
20009150:	f001 fbaa 	bl	2000a8a8 <__multadd>
20009154:	4682      	mov	sl, r0
20009156:	e7ad      	b.n	200090b4 <_dtoa_r+0xa24>
20009158:	4658      	mov	r0, fp
2000915a:	4641      	mov	r1, r8
2000915c:	f001 f832 	bl	2000a1c4 <__mcmp>
20009160:	4681      	mov	r9, r0
20009162:	e7bd      	b.n	200090e0 <_dtoa_r+0xa50>
20009164:	4620      	mov	r0, r4
20009166:	220a      	movs	r2, #10
20009168:	2300      	movs	r3, #0
2000916a:	3501      	adds	r5, #1
2000916c:	f001 fb9c 	bl	2000a8a8 <__multadd>
20009170:	4607      	mov	r7, r0
20009172:	4682      	mov	sl, r0
20009174:	e79e      	b.n	200090b4 <_dtoa_r+0xa24>
20009176:	9612      	str	r6, [sp, #72]	; 0x48
20009178:	f8dd c020 	ldr.w	ip, [sp, #32]
2000917c:	e459      	b.n	20008a32 <_dtoa_r+0x3a2>
2000917e:	4275      	negs	r5, r6
20009180:	2d00      	cmp	r5, #0
20009182:	f040 8101 	bne.w	20009388 <_dtoa_r+0xcf8>
20009186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000918a:	f04f 0802 	mov.w	r8, #2
2000918e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20009192:	e40c      	b.n	200089ae <_dtoa_r+0x31e>
20009194:	f24c 61f0 	movw	r1, #50928	; 0xc6f0
20009198:	4642      	mov	r2, r8
2000919a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000919e:	464b      	mov	r3, r9
200091a0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200091a4:	f8cd c00c 	str.w	ip, [sp, #12]
200091a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200091aa:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200091ae:	f7fa ff7d 	bl	200040ac <__aeabi_dmul>
200091b2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200091b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200091ba:	f002 fb6b 	bl	2000b894 <__aeabi_d2iz>
200091be:	4607      	mov	r7, r0
200091c0:	f7fa ff0e 	bl	20003fe0 <__aeabi_i2d>
200091c4:	460b      	mov	r3, r1
200091c6:	4602      	mov	r2, r0
200091c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200091cc:	f7fa fdba 	bl	20003d44 <__aeabi_dsub>
200091d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
200091d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200091d8:	f805 3b01 	strb.w	r3, [r5], #1
200091dc:	f8dd c00c 	ldr.w	ip, [sp, #12]
200091e0:	f1bc 0f01 	cmp.w	ip, #1
200091e4:	d029      	beq.n	2000923a <_dtoa_r+0xbaa>
200091e6:	46d1      	mov	r9, sl
200091e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200091ec:	46b2      	mov	sl, r6
200091ee:	9e10      	ldr	r6, [sp, #64]	; 0x40
200091f0:	951c      	str	r5, [sp, #112]	; 0x70
200091f2:	2701      	movs	r7, #1
200091f4:	4665      	mov	r5, ip
200091f6:	46a0      	mov	r8, r4
200091f8:	f240 0300 	movw	r3, #0
200091fc:	2200      	movs	r2, #0
200091fe:	f2c4 0324 	movt	r3, #16420	; 0x4024
20009202:	f7fa ff53 	bl	200040ac <__aeabi_dmul>
20009206:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000920a:	f002 fb43 	bl	2000b894 <__aeabi_d2iz>
2000920e:	4604      	mov	r4, r0
20009210:	f7fa fee6 	bl	20003fe0 <__aeabi_i2d>
20009214:	3430      	adds	r4, #48	; 0x30
20009216:	4602      	mov	r2, r0
20009218:	460b      	mov	r3, r1
2000921a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000921e:	f7fa fd91 	bl	20003d44 <__aeabi_dsub>
20009222:	55f4      	strb	r4, [r6, r7]
20009224:	3701      	adds	r7, #1
20009226:	42af      	cmp	r7, r5
20009228:	d1e6      	bne.n	200091f8 <_dtoa_r+0xb68>
2000922a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000922c:	3f01      	subs	r7, #1
2000922e:	4656      	mov	r6, sl
20009230:	4644      	mov	r4, r8
20009232:	46ca      	mov	sl, r9
20009234:	19ed      	adds	r5, r5, r7
20009236:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000923a:	f240 0300 	movw	r3, #0
2000923e:	2200      	movs	r2, #0
20009240:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20009244:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20009248:	f7fa fd7e 	bl	20003d48 <__adddf3>
2000924c:	4602      	mov	r2, r0
2000924e:	460b      	mov	r3, r1
20009250:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20009254:	f002 fb14 	bl	2000b880 <__aeabi_dcmpgt>
20009258:	b9f0      	cbnz	r0, 20009298 <_dtoa_r+0xc08>
2000925a:	f240 0100 	movw	r1, #0
2000925e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20009262:	2000      	movs	r0, #0
20009264:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20009268:	f7fa fd6c 	bl	20003d44 <__aeabi_dsub>
2000926c:	4602      	mov	r2, r0
2000926e:	460b      	mov	r3, r1
20009270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20009274:	f002 fae6 	bl	2000b844 <__aeabi_dcmplt>
20009278:	2800      	cmp	r0, #0
2000927a:	f43f acac 	beq.w	20008bd6 <_dtoa_r+0x546>
2000927e:	462b      	mov	r3, r5
20009280:	461d      	mov	r5, r3
20009282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20009286:	2a30      	cmp	r2, #48	; 0x30
20009288:	d0fa      	beq.n	20009280 <_dtoa_r+0xbf0>
2000928a:	e61d      	b.n	20008ec8 <_dtoa_r+0x838>
2000928c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000928e:	f7ff ba40 	b.w	20008712 <_dtoa_r+0x82>
20009292:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20009296:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20009298:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000929a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000929c:	e550      	b.n	20008d40 <_dtoa_r+0x6b0>
2000929e:	4658      	mov	r0, fp
200092a0:	9906      	ldr	r1, [sp, #24]
200092a2:	f000 ff8f 	bl	2000a1c4 <__mcmp>
200092a6:	2800      	cmp	r0, #0
200092a8:	f6bf add0 	bge.w	20008e4c <_dtoa_r+0x7bc>
200092ac:	4659      	mov	r1, fp
200092ae:	4620      	mov	r0, r4
200092b0:	220a      	movs	r2, #10
200092b2:	2300      	movs	r3, #0
200092b4:	f001 faf8 	bl	2000a8a8 <__multadd>
200092b8:	9916      	ldr	r1, [sp, #88]	; 0x58
200092ba:	3e01      	subs	r6, #1
200092bc:	4683      	mov	fp, r0
200092be:	2900      	cmp	r1, #0
200092c0:	f040 8119 	bne.w	200094f6 <_dtoa_r+0xe66>
200092c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
200092c6:	9208      	str	r2, [sp, #32]
200092c8:	e5c0      	b.n	20008e4c <_dtoa_r+0x7bc>
200092ca:	9806      	ldr	r0, [sp, #24]
200092cc:	6903      	ldr	r3, [r0, #16]
200092ce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200092d2:	6918      	ldr	r0, [r3, #16]
200092d4:	f000 ff24 	bl	2000a120 <__hi0bits>
200092d8:	f1c0 0320 	rsb	r3, r0, #32
200092dc:	e595      	b.n	20008e0a <_dtoa_r+0x77a>
200092de:	2101      	movs	r1, #1
200092e0:	9111      	str	r1, [sp, #68]	; 0x44
200092e2:	9108      	str	r1, [sp, #32]
200092e4:	912b      	str	r1, [sp, #172]	; 0xac
200092e6:	f7ff bb0f 	b.w	20008908 <_dtoa_r+0x278>
200092ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
200092ec:	46b1      	mov	r9, r6
200092ee:	9f16      	ldr	r7, [sp, #88]	; 0x58
200092f0:	46aa      	mov	sl, r5
200092f2:	f8dd 8018 	ldr.w	r8, [sp, #24]
200092f6:	9e08      	ldr	r6, [sp, #32]
200092f8:	e002      	b.n	20009300 <_dtoa_r+0xc70>
200092fa:	f001 fad5 	bl	2000a8a8 <__multadd>
200092fe:	4683      	mov	fp, r0
20009300:	4641      	mov	r1, r8
20009302:	4658      	mov	r0, fp
20009304:	f7ff f934 	bl	20008570 <quorem>
20009308:	3501      	adds	r5, #1
2000930a:	220a      	movs	r2, #10
2000930c:	2300      	movs	r3, #0
2000930e:	4659      	mov	r1, fp
20009310:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20009314:	f80a c007 	strb.w	ip, [sl, r7]
20009318:	3701      	adds	r7, #1
2000931a:	4620      	mov	r0, r4
2000931c:	42be      	cmp	r6, r7
2000931e:	dcec      	bgt.n	200092fa <_dtoa_r+0xc6a>
20009320:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20009324:	464e      	mov	r6, r9
20009326:	2700      	movs	r7, #0
20009328:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000932c:	4659      	mov	r1, fp
2000932e:	2201      	movs	r2, #1
20009330:	4620      	mov	r0, r4
20009332:	f001 f9b7 	bl	2000a6a4 <__lshift>
20009336:	9906      	ldr	r1, [sp, #24]
20009338:	4683      	mov	fp, r0
2000933a:	f000 ff43 	bl	2000a1c4 <__mcmp>
2000933e:	2800      	cmp	r0, #0
20009340:	dd0f      	ble.n	20009362 <_dtoa_r+0xcd2>
20009342:	9910      	ldr	r1, [sp, #64]	; 0x40
20009344:	e000      	b.n	20009348 <_dtoa_r+0xcb8>
20009346:	461d      	mov	r5, r3
20009348:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000934c:	1e6b      	subs	r3, r5, #1
2000934e:	2a39      	cmp	r2, #57	; 0x39
20009350:	f040 808c 	bne.w	2000946c <_dtoa_r+0xddc>
20009354:	428b      	cmp	r3, r1
20009356:	d1f6      	bne.n	20009346 <_dtoa_r+0xcb6>
20009358:	9910      	ldr	r1, [sp, #64]	; 0x40
2000935a:	2331      	movs	r3, #49	; 0x31
2000935c:	3601      	adds	r6, #1
2000935e:	700b      	strb	r3, [r1, #0]
20009360:	e59a      	b.n	20008e98 <_dtoa_r+0x808>
20009362:	d103      	bne.n	2000936c <_dtoa_r+0xcdc>
20009364:	980b      	ldr	r0, [sp, #44]	; 0x2c
20009366:	f010 0f01 	tst.w	r0, #1
2000936a:	d1ea      	bne.n	20009342 <_dtoa_r+0xcb2>
2000936c:	462b      	mov	r3, r5
2000936e:	461d      	mov	r5, r3
20009370:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20009374:	2a30      	cmp	r2, #48	; 0x30
20009376:	d0fa      	beq.n	2000936e <_dtoa_r+0xcde>
20009378:	e58e      	b.n	20008e98 <_dtoa_r+0x808>
2000937a:	4659      	mov	r1, fp
2000937c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000937e:	4620      	mov	r0, r4
20009380:	f001 fad6 	bl	2000a930 <__pow5mult>
20009384:	4683      	mov	fp, r0
20009386:	e528      	b.n	20008dda <_dtoa_r+0x74a>
20009388:	f005 030f 	and.w	r3, r5, #15
2000938c:	f24c 62f0 	movw	r2, #50928	; 0xc6f0
20009390:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009394:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20009398:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000939c:	e9d3 2300 	ldrd	r2, r3, [r3]
200093a0:	f7fa fe84 	bl	200040ac <__aeabi_dmul>
200093a4:	112d      	asrs	r5, r5, #4
200093a6:	bf08      	it	eq
200093a8:	f04f 0802 	moveq.w	r8, #2
200093ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200093b0:	f43f aafd 	beq.w	200089ae <_dtoa_r+0x31e>
200093b4:	f24c 77c8 	movw	r7, #51144	; 0xc7c8
200093b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200093bc:	f04f 0802 	mov.w	r8, #2
200093c0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200093c4:	f015 0f01 	tst.w	r5, #1
200093c8:	4610      	mov	r0, r2
200093ca:	4619      	mov	r1, r3
200093cc:	d007      	beq.n	200093de <_dtoa_r+0xd4e>
200093ce:	e9d7 2300 	ldrd	r2, r3, [r7]
200093d2:	f108 0801 	add.w	r8, r8, #1
200093d6:	f7fa fe69 	bl	200040ac <__aeabi_dmul>
200093da:	4602      	mov	r2, r0
200093dc:	460b      	mov	r3, r1
200093de:	3708      	adds	r7, #8
200093e0:	106d      	asrs	r5, r5, #1
200093e2:	d1ef      	bne.n	200093c4 <_dtoa_r+0xd34>
200093e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200093e8:	f7ff bae1 	b.w	200089ae <_dtoa_r+0x31e>
200093ec:	9915      	ldr	r1, [sp, #84]	; 0x54
200093ee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200093f0:	1a5b      	subs	r3, r3, r1
200093f2:	18c9      	adds	r1, r1, r3
200093f4:	18d2      	adds	r2, r2, r3
200093f6:	9115      	str	r1, [sp, #84]	; 0x54
200093f8:	9217      	str	r2, [sp, #92]	; 0x5c
200093fa:	e5a0      	b.n	20008f3e <_dtoa_r+0x8ae>
200093fc:	4659      	mov	r1, fp
200093fe:	4620      	mov	r0, r4
20009400:	f001 fa96 	bl	2000a930 <__pow5mult>
20009404:	4683      	mov	fp, r0
20009406:	e4e8      	b.n	20008dda <_dtoa_r+0x74a>
20009408:	9919      	ldr	r1, [sp, #100]	; 0x64
2000940a:	2900      	cmp	r1, #0
2000940c:	d047      	beq.n	2000949e <_dtoa_r+0xe0e>
2000940e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20009412:	9f15      	ldr	r7, [sp, #84]	; 0x54
20009414:	3303      	adds	r3, #3
20009416:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009418:	e597      	b.n	20008f4a <_dtoa_r+0x8ba>
2000941a:	3201      	adds	r2, #1
2000941c:	b2d2      	uxtb	r2, r2
2000941e:	e49d      	b.n	20008d5c <_dtoa_r+0x6cc>
20009420:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20009424:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20009428:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000942a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000942c:	f7ff bbd3 	b.w	20008bd6 <_dtoa_r+0x546>
20009430:	990f      	ldr	r1, [sp, #60]	; 0x3c
20009432:	2300      	movs	r3, #0
20009434:	9808      	ldr	r0, [sp, #32]
20009436:	1a0d      	subs	r5, r1, r0
20009438:	e587      	b.n	20008f4a <_dtoa_r+0x8ba>
2000943a:	f1b9 0f00 	cmp.w	r9, #0
2000943e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009440:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009442:	dd0f      	ble.n	20009464 <_dtoa_r+0xdd4>
20009444:	4659      	mov	r1, fp
20009446:	2201      	movs	r2, #1
20009448:	4620      	mov	r0, r4
2000944a:	f001 f92b 	bl	2000a6a4 <__lshift>
2000944e:	9906      	ldr	r1, [sp, #24]
20009450:	4683      	mov	fp, r0
20009452:	f000 feb7 	bl	2000a1c4 <__mcmp>
20009456:	2800      	cmp	r0, #0
20009458:	dd47      	ble.n	200094ea <_dtoa_r+0xe5a>
2000945a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000945c:	2939      	cmp	r1, #57	; 0x39
2000945e:	d031      	beq.n	200094c4 <_dtoa_r+0xe34>
20009460:	3101      	adds	r1, #1
20009462:	910b      	str	r1, [sp, #44]	; 0x2c
20009464:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20009466:	f805 2b01 	strb.w	r2, [r5], #1
2000946a:	e515      	b.n	20008e98 <_dtoa_r+0x808>
2000946c:	3201      	adds	r2, #1
2000946e:	701a      	strb	r2, [r3, #0]
20009470:	e512      	b.n	20008e98 <_dtoa_r+0x808>
20009472:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20009474:	4620      	mov	r0, r4
20009476:	6851      	ldr	r1, [r2, #4]
20009478:	f000 fffa 	bl	2000a470 <_Balloc>
2000947c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000947e:	f103 010c 	add.w	r1, r3, #12
20009482:	691a      	ldr	r2, [r3, #16]
20009484:	3202      	adds	r2, #2
20009486:	0092      	lsls	r2, r2, #2
20009488:	4605      	mov	r5, r0
2000948a:	300c      	adds	r0, #12
2000948c:	f7fb fe18 	bl	200050c0 <memcpy>
20009490:	4620      	mov	r0, r4
20009492:	4629      	mov	r1, r5
20009494:	2201      	movs	r2, #1
20009496:	f001 f905 	bl	2000a6a4 <__lshift>
2000949a:	4682      	mov	sl, r0
2000949c:	e601      	b.n	200090a2 <_dtoa_r+0xa12>
2000949e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200094a0:	9f15      	ldr	r7, [sp, #84]	; 0x54
200094a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200094a4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200094a8:	e54f      	b.n	20008f4a <_dtoa_r+0x8ba>
200094aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200094ac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200094ae:	e73d      	b.n	2000932c <_dtoa_r+0xc9c>
200094b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200094b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200094b4:	2b39      	cmp	r3, #57	; 0x39
200094b6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200094b8:	d004      	beq.n	200094c4 <_dtoa_r+0xe34>
200094ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
200094bc:	1c43      	adds	r3, r0, #1
200094be:	f805 3b01 	strb.w	r3, [r5], #1
200094c2:	e4e9      	b.n	20008e98 <_dtoa_r+0x808>
200094c4:	2339      	movs	r3, #57	; 0x39
200094c6:	f805 3b01 	strb.w	r3, [r5], #1
200094ca:	9910      	ldr	r1, [sp, #64]	; 0x40
200094cc:	e73c      	b.n	20009348 <_dtoa_r+0xcb8>
200094ce:	980b      	ldr	r0, [sp, #44]	; 0x2c
200094d0:	4633      	mov	r3, r6
200094d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200094d4:	2839      	cmp	r0, #57	; 0x39
200094d6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200094d8:	d0f4      	beq.n	200094c4 <_dtoa_r+0xe34>
200094da:	2b00      	cmp	r3, #0
200094dc:	dd01      	ble.n	200094e2 <_dtoa_r+0xe52>
200094de:	3001      	adds	r0, #1
200094e0:	900b      	str	r0, [sp, #44]	; 0x2c
200094e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200094e4:	f805 1b01 	strb.w	r1, [r5], #1
200094e8:	e4d6      	b.n	20008e98 <_dtoa_r+0x808>
200094ea:	d1bb      	bne.n	20009464 <_dtoa_r+0xdd4>
200094ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
200094ee:	f010 0f01 	tst.w	r0, #1
200094f2:	d0b7      	beq.n	20009464 <_dtoa_r+0xdd4>
200094f4:	e7b1      	b.n	2000945a <_dtoa_r+0xdca>
200094f6:	2300      	movs	r3, #0
200094f8:	990c      	ldr	r1, [sp, #48]	; 0x30
200094fa:	4620      	mov	r0, r4
200094fc:	220a      	movs	r2, #10
200094fe:	f001 f9d3 	bl	2000a8a8 <__multadd>
20009502:	9b11      	ldr	r3, [sp, #68]	; 0x44
20009504:	9308      	str	r3, [sp, #32]
20009506:	900c      	str	r0, [sp, #48]	; 0x30
20009508:	e4a0      	b.n	20008e4c <_dtoa_r+0x7bc>
2000950a:	9908      	ldr	r1, [sp, #32]
2000950c:	290e      	cmp	r1, #14
2000950e:	bf8c      	ite	hi
20009510:	2700      	movhi	r7, #0
20009512:	f007 0701 	andls.w	r7, r7, #1
20009516:	f7ff b9fa 	b.w	2000890e <_dtoa_r+0x27e>
2000951a:	f43f ac81 	beq.w	20008e20 <_dtoa_r+0x790>
2000951e:	331c      	adds	r3, #28
20009520:	e479      	b.n	20008e16 <_dtoa_r+0x786>
20009522:	2701      	movs	r7, #1
20009524:	f7ff b98a 	b.w	2000883c <_dtoa_r+0x1ac>

20009528 <_fflush_r>:
20009528:	690b      	ldr	r3, [r1, #16]
2000952a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000952e:	460c      	mov	r4, r1
20009530:	4680      	mov	r8, r0
20009532:	2b00      	cmp	r3, #0
20009534:	d071      	beq.n	2000961a <_fflush_r+0xf2>
20009536:	b110      	cbz	r0, 2000953e <_fflush_r+0x16>
20009538:	6983      	ldr	r3, [r0, #24]
2000953a:	2b00      	cmp	r3, #0
2000953c:	d078      	beq.n	20009630 <_fflush_r+0x108>
2000953e:	f24c 6348 	movw	r3, #50760	; 0xc648
20009542:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009546:	429c      	cmp	r4, r3
20009548:	bf08      	it	eq
2000954a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000954e:	d010      	beq.n	20009572 <_fflush_r+0x4a>
20009550:	f24c 6368 	movw	r3, #50792	; 0xc668
20009554:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009558:	429c      	cmp	r4, r3
2000955a:	bf08      	it	eq
2000955c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20009560:	d007      	beq.n	20009572 <_fflush_r+0x4a>
20009562:	f24c 6388 	movw	r3, #50824	; 0xc688
20009566:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000956a:	429c      	cmp	r4, r3
2000956c:	bf08      	it	eq
2000956e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20009572:	89a3      	ldrh	r3, [r4, #12]
20009574:	b21a      	sxth	r2, r3
20009576:	f012 0f08 	tst.w	r2, #8
2000957a:	d135      	bne.n	200095e8 <_fflush_r+0xc0>
2000957c:	6862      	ldr	r2, [r4, #4]
2000957e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009582:	81a3      	strh	r3, [r4, #12]
20009584:	2a00      	cmp	r2, #0
20009586:	dd5e      	ble.n	20009646 <_fflush_r+0x11e>
20009588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000958a:	2e00      	cmp	r6, #0
2000958c:	d045      	beq.n	2000961a <_fflush_r+0xf2>
2000958e:	b29b      	uxth	r3, r3
20009590:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20009594:	bf18      	it	ne
20009596:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20009598:	d059      	beq.n	2000964e <_fflush_r+0x126>
2000959a:	f013 0f04 	tst.w	r3, #4
2000959e:	d14a      	bne.n	20009636 <_fflush_r+0x10e>
200095a0:	2300      	movs	r3, #0
200095a2:	4640      	mov	r0, r8
200095a4:	6a21      	ldr	r1, [r4, #32]
200095a6:	462a      	mov	r2, r5
200095a8:	47b0      	blx	r6
200095aa:	4285      	cmp	r5, r0
200095ac:	d138      	bne.n	20009620 <_fflush_r+0xf8>
200095ae:	89a1      	ldrh	r1, [r4, #12]
200095b0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200095b4:	6922      	ldr	r2, [r4, #16]
200095b6:	f2c0 0300 	movt	r3, #0
200095ba:	ea01 0303 	and.w	r3, r1, r3
200095be:	2100      	movs	r1, #0
200095c0:	6061      	str	r1, [r4, #4]
200095c2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200095c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200095c8:	81a3      	strh	r3, [r4, #12]
200095ca:	6022      	str	r2, [r4, #0]
200095cc:	bf18      	it	ne
200095ce:	6565      	strne	r5, [r4, #84]	; 0x54
200095d0:	b319      	cbz	r1, 2000961a <_fflush_r+0xf2>
200095d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200095d6:	4299      	cmp	r1, r3
200095d8:	d002      	beq.n	200095e0 <_fflush_r+0xb8>
200095da:	4640      	mov	r0, r8
200095dc:	f000 f998 	bl	20009910 <_free_r>
200095e0:	2000      	movs	r0, #0
200095e2:	6360      	str	r0, [r4, #52]	; 0x34
200095e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200095e8:	6926      	ldr	r6, [r4, #16]
200095ea:	b1b6      	cbz	r6, 2000961a <_fflush_r+0xf2>
200095ec:	6825      	ldr	r5, [r4, #0]
200095ee:	6026      	str	r6, [r4, #0]
200095f0:	1bad      	subs	r5, r5, r6
200095f2:	f012 0f03 	tst.w	r2, #3
200095f6:	bf0c      	ite	eq
200095f8:	6963      	ldreq	r3, [r4, #20]
200095fa:	2300      	movne	r3, #0
200095fc:	60a3      	str	r3, [r4, #8]
200095fe:	e00a      	b.n	20009616 <_fflush_r+0xee>
20009600:	4632      	mov	r2, r6
20009602:	462b      	mov	r3, r5
20009604:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009606:	4640      	mov	r0, r8
20009608:	6a21      	ldr	r1, [r4, #32]
2000960a:	47b8      	blx	r7
2000960c:	2800      	cmp	r0, #0
2000960e:	ebc0 0505 	rsb	r5, r0, r5
20009612:	4406      	add	r6, r0
20009614:	dd04      	ble.n	20009620 <_fflush_r+0xf8>
20009616:	2d00      	cmp	r5, #0
20009618:	dcf2      	bgt.n	20009600 <_fflush_r+0xd8>
2000961a:	2000      	movs	r0, #0
2000961c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009620:	89a3      	ldrh	r3, [r4, #12]
20009622:	f04f 30ff 	mov.w	r0, #4294967295
20009626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000962a:	81a3      	strh	r3, [r4, #12]
2000962c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009630:	f000 f8ea 	bl	20009808 <__sinit>
20009634:	e783      	b.n	2000953e <_fflush_r+0x16>
20009636:	6862      	ldr	r2, [r4, #4]
20009638:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000963a:	1aad      	subs	r5, r5, r2
2000963c:	2b00      	cmp	r3, #0
2000963e:	d0af      	beq.n	200095a0 <_fflush_r+0x78>
20009640:	6c23      	ldr	r3, [r4, #64]	; 0x40
20009642:	1aed      	subs	r5, r5, r3
20009644:	e7ac      	b.n	200095a0 <_fflush_r+0x78>
20009646:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009648:	2a00      	cmp	r2, #0
2000964a:	dc9d      	bgt.n	20009588 <_fflush_r+0x60>
2000964c:	e7e5      	b.n	2000961a <_fflush_r+0xf2>
2000964e:	2301      	movs	r3, #1
20009650:	4640      	mov	r0, r8
20009652:	6a21      	ldr	r1, [r4, #32]
20009654:	47b0      	blx	r6
20009656:	f1b0 3fff 	cmp.w	r0, #4294967295
2000965a:	4605      	mov	r5, r0
2000965c:	d002      	beq.n	20009664 <_fflush_r+0x13c>
2000965e:	89a3      	ldrh	r3, [r4, #12]
20009660:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20009662:	e79a      	b.n	2000959a <_fflush_r+0x72>
20009664:	f8d8 3000 	ldr.w	r3, [r8]
20009668:	2b1d      	cmp	r3, #29
2000966a:	d0d6      	beq.n	2000961a <_fflush_r+0xf2>
2000966c:	89a3      	ldrh	r3, [r4, #12]
2000966e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009672:	81a3      	strh	r3, [r4, #12]
20009674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20009678 <fflush>:
20009678:	4601      	mov	r1, r0
2000967a:	b128      	cbz	r0, 20009688 <fflush+0x10>
2000967c:	f64c 0370 	movw	r3, #51312	; 0xc870
20009680:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009684:	6818      	ldr	r0, [r3, #0]
20009686:	e74f      	b.n	20009528 <_fflush_r>
20009688:	f24c 53ac 	movw	r3, #50604	; 0xc5ac
2000968c:	f249 5129 	movw	r1, #38185	; 0x9529
20009690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009694:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009698:	6818      	ldr	r0, [r3, #0]
2000969a:	f000 bbb3 	b.w	20009e04 <_fwalk_reent>
2000969e:	bf00      	nop

200096a0 <__sfp_lock_acquire>:
200096a0:	4770      	bx	lr
200096a2:	bf00      	nop

200096a4 <__sfp_lock_release>:
200096a4:	4770      	bx	lr
200096a6:	bf00      	nop

200096a8 <__sinit_lock_acquire>:
200096a8:	4770      	bx	lr
200096aa:	bf00      	nop

200096ac <__sinit_lock_release>:
200096ac:	4770      	bx	lr
200096ae:	bf00      	nop

200096b0 <__fp_lock>:
200096b0:	2000      	movs	r0, #0
200096b2:	4770      	bx	lr

200096b4 <__fp_unlock>:
200096b4:	2000      	movs	r0, #0
200096b6:	4770      	bx	lr

200096b8 <__fp_unlock_all>:
200096b8:	f64c 0370 	movw	r3, #51312	; 0xc870
200096bc:	f249 61b5 	movw	r1, #38581	; 0x96b5
200096c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200096c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200096c8:	6818      	ldr	r0, [r3, #0]
200096ca:	f000 bbc5 	b.w	20009e58 <_fwalk>
200096ce:	bf00      	nop

200096d0 <__fp_lock_all>:
200096d0:	f64c 0370 	movw	r3, #51312	; 0xc870
200096d4:	f249 61b1 	movw	r1, #38577	; 0x96b1
200096d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200096dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200096e0:	6818      	ldr	r0, [r3, #0]
200096e2:	f000 bbb9 	b.w	20009e58 <_fwalk>
200096e6:	bf00      	nop

200096e8 <_cleanup_r>:
200096e8:	f24b 4149 	movw	r1, #46153	; 0xb449
200096ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200096f0:	f000 bbb2 	b.w	20009e58 <_fwalk>

200096f4 <_cleanup>:
200096f4:	f24c 53ac 	movw	r3, #50604	; 0xc5ac
200096f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200096fc:	6818      	ldr	r0, [r3, #0]
200096fe:	e7f3      	b.n	200096e8 <_cleanup_r>

20009700 <std>:
20009700:	b510      	push	{r4, lr}
20009702:	4604      	mov	r4, r0
20009704:	2300      	movs	r3, #0
20009706:	305c      	adds	r0, #92	; 0x5c
20009708:	81a1      	strh	r1, [r4, #12]
2000970a:	4619      	mov	r1, r3
2000970c:	81e2      	strh	r2, [r4, #14]
2000970e:	2208      	movs	r2, #8
20009710:	6023      	str	r3, [r4, #0]
20009712:	6063      	str	r3, [r4, #4]
20009714:	60a3      	str	r3, [r4, #8]
20009716:	6663      	str	r3, [r4, #100]	; 0x64
20009718:	6123      	str	r3, [r4, #16]
2000971a:	6163      	str	r3, [r4, #20]
2000971c:	61a3      	str	r3, [r4, #24]
2000971e:	f7fb fd97 	bl	20005250 <memset>
20009722:	f24b 0011 	movw	r0, #45073	; 0xb011
20009726:	f64a 71d5 	movw	r1, #45013	; 0xafd5
2000972a:	f64a 72ad 	movw	r2, #44973	; 0xafad
2000972e:	f64a 73a5 	movw	r3, #44965	; 0xafa5
20009732:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009736:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000973a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000973e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009742:	6260      	str	r0, [r4, #36]	; 0x24
20009744:	62a1      	str	r1, [r4, #40]	; 0x28
20009746:	62e2      	str	r2, [r4, #44]	; 0x2c
20009748:	6323      	str	r3, [r4, #48]	; 0x30
2000974a:	6224      	str	r4, [r4, #32]
2000974c:	bd10      	pop	{r4, pc}
2000974e:	bf00      	nop

20009750 <__sfmoreglue>:
20009750:	b570      	push	{r4, r5, r6, lr}
20009752:	2568      	movs	r5, #104	; 0x68
20009754:	460e      	mov	r6, r1
20009756:	fb05 f501 	mul.w	r5, r5, r1
2000975a:	f105 010c 	add.w	r1, r5, #12
2000975e:	f7fb f9dd 	bl	20004b1c <_malloc_r>
20009762:	4604      	mov	r4, r0
20009764:	b148      	cbz	r0, 2000977a <__sfmoreglue+0x2a>
20009766:	f100 030c 	add.w	r3, r0, #12
2000976a:	2100      	movs	r1, #0
2000976c:	6046      	str	r6, [r0, #4]
2000976e:	462a      	mov	r2, r5
20009770:	4618      	mov	r0, r3
20009772:	6021      	str	r1, [r4, #0]
20009774:	60a3      	str	r3, [r4, #8]
20009776:	f7fb fd6b 	bl	20005250 <memset>
2000977a:	4620      	mov	r0, r4
2000977c:	bd70      	pop	{r4, r5, r6, pc}
2000977e:	bf00      	nop

20009780 <__sfp>:
20009780:	f24c 53ac 	movw	r3, #50604	; 0xc5ac
20009784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009788:	b570      	push	{r4, r5, r6, lr}
2000978a:	681d      	ldr	r5, [r3, #0]
2000978c:	4606      	mov	r6, r0
2000978e:	69ab      	ldr	r3, [r5, #24]
20009790:	2b00      	cmp	r3, #0
20009792:	d02a      	beq.n	200097ea <__sfp+0x6a>
20009794:	35d8      	adds	r5, #216	; 0xd8
20009796:	686b      	ldr	r3, [r5, #4]
20009798:	68ac      	ldr	r4, [r5, #8]
2000979a:	3b01      	subs	r3, #1
2000979c:	d503      	bpl.n	200097a6 <__sfp+0x26>
2000979e:	e020      	b.n	200097e2 <__sfp+0x62>
200097a0:	3468      	adds	r4, #104	; 0x68
200097a2:	3b01      	subs	r3, #1
200097a4:	d41d      	bmi.n	200097e2 <__sfp+0x62>
200097a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200097aa:	2a00      	cmp	r2, #0
200097ac:	d1f8      	bne.n	200097a0 <__sfp+0x20>
200097ae:	2500      	movs	r5, #0
200097b0:	f04f 33ff 	mov.w	r3, #4294967295
200097b4:	6665      	str	r5, [r4, #100]	; 0x64
200097b6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200097ba:	81e3      	strh	r3, [r4, #14]
200097bc:	4629      	mov	r1, r5
200097be:	f04f 0301 	mov.w	r3, #1
200097c2:	6025      	str	r5, [r4, #0]
200097c4:	81a3      	strh	r3, [r4, #12]
200097c6:	2208      	movs	r2, #8
200097c8:	60a5      	str	r5, [r4, #8]
200097ca:	6065      	str	r5, [r4, #4]
200097cc:	6125      	str	r5, [r4, #16]
200097ce:	6165      	str	r5, [r4, #20]
200097d0:	61a5      	str	r5, [r4, #24]
200097d2:	f7fb fd3d 	bl	20005250 <memset>
200097d6:	64e5      	str	r5, [r4, #76]	; 0x4c
200097d8:	6365      	str	r5, [r4, #52]	; 0x34
200097da:	63a5      	str	r5, [r4, #56]	; 0x38
200097dc:	64a5      	str	r5, [r4, #72]	; 0x48
200097de:	4620      	mov	r0, r4
200097e0:	bd70      	pop	{r4, r5, r6, pc}
200097e2:	6828      	ldr	r0, [r5, #0]
200097e4:	b128      	cbz	r0, 200097f2 <__sfp+0x72>
200097e6:	4605      	mov	r5, r0
200097e8:	e7d5      	b.n	20009796 <__sfp+0x16>
200097ea:	4628      	mov	r0, r5
200097ec:	f000 f80c 	bl	20009808 <__sinit>
200097f0:	e7d0      	b.n	20009794 <__sfp+0x14>
200097f2:	4630      	mov	r0, r6
200097f4:	2104      	movs	r1, #4
200097f6:	f7ff ffab 	bl	20009750 <__sfmoreglue>
200097fa:	6028      	str	r0, [r5, #0]
200097fc:	2800      	cmp	r0, #0
200097fe:	d1f2      	bne.n	200097e6 <__sfp+0x66>
20009800:	230c      	movs	r3, #12
20009802:	4604      	mov	r4, r0
20009804:	6033      	str	r3, [r6, #0]
20009806:	e7ea      	b.n	200097de <__sfp+0x5e>

20009808 <__sinit>:
20009808:	b570      	push	{r4, r5, r6, lr}
2000980a:	6986      	ldr	r6, [r0, #24]
2000980c:	4604      	mov	r4, r0
2000980e:	b106      	cbz	r6, 20009812 <__sinit+0xa>
20009810:	bd70      	pop	{r4, r5, r6, pc}
20009812:	f249 63e9 	movw	r3, #38633	; 0x96e9
20009816:	2501      	movs	r5, #1
20009818:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000981c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20009820:	6283      	str	r3, [r0, #40]	; 0x28
20009822:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20009826:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000982a:	6185      	str	r5, [r0, #24]
2000982c:	f7ff ffa8 	bl	20009780 <__sfp>
20009830:	6060      	str	r0, [r4, #4]
20009832:	4620      	mov	r0, r4
20009834:	f7ff ffa4 	bl	20009780 <__sfp>
20009838:	60a0      	str	r0, [r4, #8]
2000983a:	4620      	mov	r0, r4
2000983c:	f7ff ffa0 	bl	20009780 <__sfp>
20009840:	4632      	mov	r2, r6
20009842:	2104      	movs	r1, #4
20009844:	4623      	mov	r3, r4
20009846:	60e0      	str	r0, [r4, #12]
20009848:	6860      	ldr	r0, [r4, #4]
2000984a:	f7ff ff59 	bl	20009700 <std>
2000984e:	462a      	mov	r2, r5
20009850:	68a0      	ldr	r0, [r4, #8]
20009852:	2109      	movs	r1, #9
20009854:	4623      	mov	r3, r4
20009856:	f7ff ff53 	bl	20009700 <std>
2000985a:	4623      	mov	r3, r4
2000985c:	68e0      	ldr	r0, [r4, #12]
2000985e:	2112      	movs	r1, #18
20009860:	2202      	movs	r2, #2
20009862:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20009866:	e74b      	b.n	20009700 <std>

20009868 <_malloc_trim_r>:
20009868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000986a:	f64c 1464 	movw	r4, #51556	; 0xc964
2000986e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009872:	460f      	mov	r7, r1
20009874:	4605      	mov	r5, r0
20009876:	f7fb fd55 	bl	20005324 <__malloc_lock>
2000987a:	68a3      	ldr	r3, [r4, #8]
2000987c:	685e      	ldr	r6, [r3, #4]
2000987e:	f026 0603 	bic.w	r6, r6, #3
20009882:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20009886:	330f      	adds	r3, #15
20009888:	1bdf      	subs	r7, r3, r7
2000988a:	0b3f      	lsrs	r7, r7, #12
2000988c:	3f01      	subs	r7, #1
2000988e:	033f      	lsls	r7, r7, #12
20009890:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20009894:	db07      	blt.n	200098a6 <_malloc_trim_r+0x3e>
20009896:	2100      	movs	r1, #0
20009898:	4628      	mov	r0, r5
2000989a:	f7fb fde3 	bl	20005464 <_sbrk_r>
2000989e:	68a3      	ldr	r3, [r4, #8]
200098a0:	18f3      	adds	r3, r6, r3
200098a2:	4283      	cmp	r3, r0
200098a4:	d004      	beq.n	200098b0 <_malloc_trim_r+0x48>
200098a6:	4628      	mov	r0, r5
200098a8:	f7fb fd3e 	bl	20005328 <__malloc_unlock>
200098ac:	2000      	movs	r0, #0
200098ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200098b0:	4279      	negs	r1, r7
200098b2:	4628      	mov	r0, r5
200098b4:	f7fb fdd6 	bl	20005464 <_sbrk_r>
200098b8:	f1b0 3fff 	cmp.w	r0, #4294967295
200098bc:	d010      	beq.n	200098e0 <_malloc_trim_r+0x78>
200098be:	68a2      	ldr	r2, [r4, #8]
200098c0:	f64c 631c 	movw	r3, #52764	; 0xce1c
200098c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200098c8:	1bf6      	subs	r6, r6, r7
200098ca:	f046 0601 	orr.w	r6, r6, #1
200098ce:	4628      	mov	r0, r5
200098d0:	6056      	str	r6, [r2, #4]
200098d2:	681a      	ldr	r2, [r3, #0]
200098d4:	1bd7      	subs	r7, r2, r7
200098d6:	601f      	str	r7, [r3, #0]
200098d8:	f7fb fd26 	bl	20005328 <__malloc_unlock>
200098dc:	2001      	movs	r0, #1
200098de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200098e0:	2100      	movs	r1, #0
200098e2:	4628      	mov	r0, r5
200098e4:	f7fb fdbe 	bl	20005464 <_sbrk_r>
200098e8:	68a3      	ldr	r3, [r4, #8]
200098ea:	1ac2      	subs	r2, r0, r3
200098ec:	2a0f      	cmp	r2, #15
200098ee:	ddda      	ble.n	200098a6 <_malloc_trim_r+0x3e>
200098f0:	f64c 546c 	movw	r4, #52588	; 0xcd6c
200098f4:	f64c 611c 	movw	r1, #52764	; 0xce1c
200098f8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200098fc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009900:	f042 0201 	orr.w	r2, r2, #1
20009904:	6824      	ldr	r4, [r4, #0]
20009906:	1b00      	subs	r0, r0, r4
20009908:	6008      	str	r0, [r1, #0]
2000990a:	605a      	str	r2, [r3, #4]
2000990c:	e7cb      	b.n	200098a6 <_malloc_trim_r+0x3e>
2000990e:	bf00      	nop

20009910 <_free_r>:
20009910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009914:	4605      	mov	r5, r0
20009916:	460c      	mov	r4, r1
20009918:	2900      	cmp	r1, #0
2000991a:	f000 8088 	beq.w	20009a2e <_free_r+0x11e>
2000991e:	f7fb fd01 	bl	20005324 <__malloc_lock>
20009922:	f1a4 0208 	sub.w	r2, r4, #8
20009926:	f64c 1064 	movw	r0, #51556	; 0xc964
2000992a:	6856      	ldr	r6, [r2, #4]
2000992c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009930:	f026 0301 	bic.w	r3, r6, #1
20009934:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009938:	18d1      	adds	r1, r2, r3
2000993a:	458c      	cmp	ip, r1
2000993c:	684f      	ldr	r7, [r1, #4]
2000993e:	f027 0703 	bic.w	r7, r7, #3
20009942:	f000 8095 	beq.w	20009a70 <_free_r+0x160>
20009946:	f016 0601 	ands.w	r6, r6, #1
2000994a:	604f      	str	r7, [r1, #4]
2000994c:	d05f      	beq.n	20009a0e <_free_r+0xfe>
2000994e:	2600      	movs	r6, #0
20009950:	19cc      	adds	r4, r1, r7
20009952:	6864      	ldr	r4, [r4, #4]
20009954:	f014 0f01 	tst.w	r4, #1
20009958:	d106      	bne.n	20009968 <_free_r+0x58>
2000995a:	19db      	adds	r3, r3, r7
2000995c:	2e00      	cmp	r6, #0
2000995e:	d07a      	beq.n	20009a56 <_free_r+0x146>
20009960:	688c      	ldr	r4, [r1, #8]
20009962:	68c9      	ldr	r1, [r1, #12]
20009964:	608c      	str	r4, [r1, #8]
20009966:	60e1      	str	r1, [r4, #12]
20009968:	f043 0101 	orr.w	r1, r3, #1
2000996c:	50d3      	str	r3, [r2, r3]
2000996e:	6051      	str	r1, [r2, #4]
20009970:	2e00      	cmp	r6, #0
20009972:	d147      	bne.n	20009a04 <_free_r+0xf4>
20009974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20009978:	d35b      	bcc.n	20009a32 <_free_r+0x122>
2000997a:	0a59      	lsrs	r1, r3, #9
2000997c:	2904      	cmp	r1, #4
2000997e:	bf9e      	ittt	ls
20009980:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20009984:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20009988:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000998c:	d928      	bls.n	200099e0 <_free_r+0xd0>
2000998e:	2914      	cmp	r1, #20
20009990:	bf9c      	itt	ls
20009992:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20009996:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000999a:	d921      	bls.n	200099e0 <_free_r+0xd0>
2000999c:	2954      	cmp	r1, #84	; 0x54
2000999e:	bf9e      	ittt	ls
200099a0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200099a4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200099a8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200099ac:	d918      	bls.n	200099e0 <_free_r+0xd0>
200099ae:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200099b2:	bf9e      	ittt	ls
200099b4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200099b8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200099bc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200099c0:	d90e      	bls.n	200099e0 <_free_r+0xd0>
200099c2:	f240 5c54 	movw	ip, #1364	; 0x554
200099c6:	4561      	cmp	r1, ip
200099c8:	bf95      	itete	ls
200099ca:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200099ce:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200099d2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200099d6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200099da:	bf98      	it	ls
200099dc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200099e0:	1904      	adds	r4, r0, r4
200099e2:	68a1      	ldr	r1, [r4, #8]
200099e4:	42a1      	cmp	r1, r4
200099e6:	d103      	bne.n	200099f0 <_free_r+0xe0>
200099e8:	e064      	b.n	20009ab4 <_free_r+0x1a4>
200099ea:	6889      	ldr	r1, [r1, #8]
200099ec:	428c      	cmp	r4, r1
200099ee:	d004      	beq.n	200099fa <_free_r+0xea>
200099f0:	6848      	ldr	r0, [r1, #4]
200099f2:	f020 0003 	bic.w	r0, r0, #3
200099f6:	4283      	cmp	r3, r0
200099f8:	d3f7      	bcc.n	200099ea <_free_r+0xda>
200099fa:	68cb      	ldr	r3, [r1, #12]
200099fc:	60d3      	str	r3, [r2, #12]
200099fe:	6091      	str	r1, [r2, #8]
20009a00:	60ca      	str	r2, [r1, #12]
20009a02:	609a      	str	r2, [r3, #8]
20009a04:	4628      	mov	r0, r5
20009a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20009a0a:	f7fb bc8d 	b.w	20005328 <__malloc_unlock>
20009a0e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20009a12:	f100 0c08 	add.w	ip, r0, #8
20009a16:	1b12      	subs	r2, r2, r4
20009a18:	191b      	adds	r3, r3, r4
20009a1a:	6894      	ldr	r4, [r2, #8]
20009a1c:	4564      	cmp	r4, ip
20009a1e:	d047      	beq.n	20009ab0 <_free_r+0x1a0>
20009a20:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20009a24:	f8cc 4008 	str.w	r4, [ip, #8]
20009a28:	f8c4 c00c 	str.w	ip, [r4, #12]
20009a2c:	e790      	b.n	20009950 <_free_r+0x40>
20009a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009a32:	08db      	lsrs	r3, r3, #3
20009a34:	f04f 0c01 	mov.w	ip, #1
20009a38:	6846      	ldr	r6, [r0, #4]
20009a3a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20009a3e:	109b      	asrs	r3, r3, #2
20009a40:	fa0c f303 	lsl.w	r3, ip, r3
20009a44:	60d1      	str	r1, [r2, #12]
20009a46:	688c      	ldr	r4, [r1, #8]
20009a48:	ea46 0303 	orr.w	r3, r6, r3
20009a4c:	6043      	str	r3, [r0, #4]
20009a4e:	6094      	str	r4, [r2, #8]
20009a50:	60e2      	str	r2, [r4, #12]
20009a52:	608a      	str	r2, [r1, #8]
20009a54:	e7d6      	b.n	20009a04 <_free_r+0xf4>
20009a56:	688c      	ldr	r4, [r1, #8]
20009a58:	4f1c      	ldr	r7, [pc, #112]	; (20009acc <_free_r+0x1bc>)
20009a5a:	42bc      	cmp	r4, r7
20009a5c:	d181      	bne.n	20009962 <_free_r+0x52>
20009a5e:	50d3      	str	r3, [r2, r3]
20009a60:	f043 0301 	orr.w	r3, r3, #1
20009a64:	60e2      	str	r2, [r4, #12]
20009a66:	60a2      	str	r2, [r4, #8]
20009a68:	6053      	str	r3, [r2, #4]
20009a6a:	6094      	str	r4, [r2, #8]
20009a6c:	60d4      	str	r4, [r2, #12]
20009a6e:	e7c9      	b.n	20009a04 <_free_r+0xf4>
20009a70:	18fb      	adds	r3, r7, r3
20009a72:	f016 0f01 	tst.w	r6, #1
20009a76:	d107      	bne.n	20009a88 <_free_r+0x178>
20009a78:	f854 1c08 	ldr.w	r1, [r4, #-8]
20009a7c:	1a52      	subs	r2, r2, r1
20009a7e:	185b      	adds	r3, r3, r1
20009a80:	68d4      	ldr	r4, [r2, #12]
20009a82:	6891      	ldr	r1, [r2, #8]
20009a84:	60a1      	str	r1, [r4, #8]
20009a86:	60cc      	str	r4, [r1, #12]
20009a88:	f64c 5170 	movw	r1, #52592	; 0xcd70
20009a8c:	6082      	str	r2, [r0, #8]
20009a8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009a92:	f043 0001 	orr.w	r0, r3, #1
20009a96:	6050      	str	r0, [r2, #4]
20009a98:	680a      	ldr	r2, [r1, #0]
20009a9a:	4293      	cmp	r3, r2
20009a9c:	d3b2      	bcc.n	20009a04 <_free_r+0xf4>
20009a9e:	f64c 6318 	movw	r3, #52760	; 0xce18
20009aa2:	4628      	mov	r0, r5
20009aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009aa8:	6819      	ldr	r1, [r3, #0]
20009aaa:	f7ff fedd 	bl	20009868 <_malloc_trim_r>
20009aae:	e7a9      	b.n	20009a04 <_free_r+0xf4>
20009ab0:	2601      	movs	r6, #1
20009ab2:	e74d      	b.n	20009950 <_free_r+0x40>
20009ab4:	2601      	movs	r6, #1
20009ab6:	6844      	ldr	r4, [r0, #4]
20009ab8:	ea4f 0cac 	mov.w	ip, ip, asr #2
20009abc:	460b      	mov	r3, r1
20009abe:	fa06 fc0c 	lsl.w	ip, r6, ip
20009ac2:	ea44 040c 	orr.w	r4, r4, ip
20009ac6:	6044      	str	r4, [r0, #4]
20009ac8:	e798      	b.n	200099fc <_free_r+0xec>
20009aca:	bf00      	nop
20009acc:	2000c96c 	.word	0x2000c96c

20009ad0 <__sfvwrite_r>:
20009ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009ad4:	6893      	ldr	r3, [r2, #8]
20009ad6:	b085      	sub	sp, #20
20009ad8:	4690      	mov	r8, r2
20009ada:	460c      	mov	r4, r1
20009adc:	9003      	str	r0, [sp, #12]
20009ade:	2b00      	cmp	r3, #0
20009ae0:	d064      	beq.n	20009bac <__sfvwrite_r+0xdc>
20009ae2:	8988      	ldrh	r0, [r1, #12]
20009ae4:	fa1f fa80 	uxth.w	sl, r0
20009ae8:	f01a 0f08 	tst.w	sl, #8
20009aec:	f000 80a0 	beq.w	20009c30 <__sfvwrite_r+0x160>
20009af0:	690b      	ldr	r3, [r1, #16]
20009af2:	2b00      	cmp	r3, #0
20009af4:	f000 809c 	beq.w	20009c30 <__sfvwrite_r+0x160>
20009af8:	f01a 0b02 	ands.w	fp, sl, #2
20009afc:	f8d8 5000 	ldr.w	r5, [r8]
20009b00:	bf1c      	itt	ne
20009b02:	f04f 0a00 	movne.w	sl, #0
20009b06:	4657      	movne	r7, sl
20009b08:	d136      	bne.n	20009b78 <__sfvwrite_r+0xa8>
20009b0a:	f01a 0a01 	ands.w	sl, sl, #1
20009b0e:	bf1d      	ittte	ne
20009b10:	46dc      	movne	ip, fp
20009b12:	46d9      	movne	r9, fp
20009b14:	465f      	movne	r7, fp
20009b16:	4656      	moveq	r6, sl
20009b18:	d152      	bne.n	20009bc0 <__sfvwrite_r+0xf0>
20009b1a:	b326      	cbz	r6, 20009b66 <__sfvwrite_r+0x96>
20009b1c:	b280      	uxth	r0, r0
20009b1e:	68a7      	ldr	r7, [r4, #8]
20009b20:	f410 7f00 	tst.w	r0, #512	; 0x200
20009b24:	f000 808f 	beq.w	20009c46 <__sfvwrite_r+0x176>
20009b28:	42be      	cmp	r6, r7
20009b2a:	46bb      	mov	fp, r7
20009b2c:	f080 80a7 	bcs.w	20009c7e <__sfvwrite_r+0x1ae>
20009b30:	6820      	ldr	r0, [r4, #0]
20009b32:	4637      	mov	r7, r6
20009b34:	46b3      	mov	fp, r6
20009b36:	465a      	mov	r2, fp
20009b38:	4651      	mov	r1, sl
20009b3a:	f000 fa95 	bl	2000a068 <memmove>
20009b3e:	68a2      	ldr	r2, [r4, #8]
20009b40:	6823      	ldr	r3, [r4, #0]
20009b42:	46b1      	mov	r9, r6
20009b44:	1bd7      	subs	r7, r2, r7
20009b46:	60a7      	str	r7, [r4, #8]
20009b48:	4637      	mov	r7, r6
20009b4a:	445b      	add	r3, fp
20009b4c:	6023      	str	r3, [r4, #0]
20009b4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009b52:	ebc9 0606 	rsb	r6, r9, r6
20009b56:	44ca      	add	sl, r9
20009b58:	1bdf      	subs	r7, r3, r7
20009b5a:	f8c8 7008 	str.w	r7, [r8, #8]
20009b5e:	b32f      	cbz	r7, 20009bac <__sfvwrite_r+0xdc>
20009b60:	89a0      	ldrh	r0, [r4, #12]
20009b62:	2e00      	cmp	r6, #0
20009b64:	d1da      	bne.n	20009b1c <__sfvwrite_r+0x4c>
20009b66:	f8d5 a000 	ldr.w	sl, [r5]
20009b6a:	686e      	ldr	r6, [r5, #4]
20009b6c:	3508      	adds	r5, #8
20009b6e:	e7d4      	b.n	20009b1a <__sfvwrite_r+0x4a>
20009b70:	f8d5 a000 	ldr.w	sl, [r5]
20009b74:	686f      	ldr	r7, [r5, #4]
20009b76:	3508      	adds	r5, #8
20009b78:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20009b7c:	bf34      	ite	cc
20009b7e:	463b      	movcc	r3, r7
20009b80:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20009b84:	4652      	mov	r2, sl
20009b86:	9803      	ldr	r0, [sp, #12]
20009b88:	2f00      	cmp	r7, #0
20009b8a:	d0f1      	beq.n	20009b70 <__sfvwrite_r+0xa0>
20009b8c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009b8e:	6a21      	ldr	r1, [r4, #32]
20009b90:	47b0      	blx	r6
20009b92:	2800      	cmp	r0, #0
20009b94:	4482      	add	sl, r0
20009b96:	ebc0 0707 	rsb	r7, r0, r7
20009b9a:	f340 80ec 	ble.w	20009d76 <__sfvwrite_r+0x2a6>
20009b9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009ba2:	1a18      	subs	r0, r3, r0
20009ba4:	f8c8 0008 	str.w	r0, [r8, #8]
20009ba8:	2800      	cmp	r0, #0
20009baa:	d1e5      	bne.n	20009b78 <__sfvwrite_r+0xa8>
20009bac:	2000      	movs	r0, #0
20009bae:	b005      	add	sp, #20
20009bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009bb4:	f8d5 9000 	ldr.w	r9, [r5]
20009bb8:	f04f 0c00 	mov.w	ip, #0
20009bbc:	686f      	ldr	r7, [r5, #4]
20009bbe:	3508      	adds	r5, #8
20009bc0:	2f00      	cmp	r7, #0
20009bc2:	d0f7      	beq.n	20009bb4 <__sfvwrite_r+0xe4>
20009bc4:	f1bc 0f00 	cmp.w	ip, #0
20009bc8:	f000 80b5 	beq.w	20009d36 <__sfvwrite_r+0x266>
20009bcc:	6963      	ldr	r3, [r4, #20]
20009bce:	45bb      	cmp	fp, r7
20009bd0:	bf34      	ite	cc
20009bd2:	46da      	movcc	sl, fp
20009bd4:	46ba      	movcs	sl, r7
20009bd6:	68a6      	ldr	r6, [r4, #8]
20009bd8:	6820      	ldr	r0, [r4, #0]
20009bda:	6922      	ldr	r2, [r4, #16]
20009bdc:	199e      	adds	r6, r3, r6
20009bde:	4290      	cmp	r0, r2
20009be0:	bf94      	ite	ls
20009be2:	2200      	movls	r2, #0
20009be4:	2201      	movhi	r2, #1
20009be6:	45b2      	cmp	sl, r6
20009be8:	bfd4      	ite	le
20009bea:	2200      	movle	r2, #0
20009bec:	f002 0201 	andgt.w	r2, r2, #1
20009bf0:	2a00      	cmp	r2, #0
20009bf2:	f040 80ae 	bne.w	20009d52 <__sfvwrite_r+0x282>
20009bf6:	459a      	cmp	sl, r3
20009bf8:	f2c0 8082 	blt.w	20009d00 <__sfvwrite_r+0x230>
20009bfc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009bfe:	464a      	mov	r2, r9
20009c00:	f8cd c004 	str.w	ip, [sp, #4]
20009c04:	9803      	ldr	r0, [sp, #12]
20009c06:	6a21      	ldr	r1, [r4, #32]
20009c08:	47b0      	blx	r6
20009c0a:	f8dd c004 	ldr.w	ip, [sp, #4]
20009c0e:	1e06      	subs	r6, r0, #0
20009c10:	f340 80b1 	ble.w	20009d76 <__sfvwrite_r+0x2a6>
20009c14:	ebbb 0b06 	subs.w	fp, fp, r6
20009c18:	f000 8086 	beq.w	20009d28 <__sfvwrite_r+0x258>
20009c1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009c20:	44b1      	add	r9, r6
20009c22:	1bbf      	subs	r7, r7, r6
20009c24:	1b9e      	subs	r6, r3, r6
20009c26:	f8c8 6008 	str.w	r6, [r8, #8]
20009c2a:	2e00      	cmp	r6, #0
20009c2c:	d1c8      	bne.n	20009bc0 <__sfvwrite_r+0xf0>
20009c2e:	e7bd      	b.n	20009bac <__sfvwrite_r+0xdc>
20009c30:	9803      	ldr	r0, [sp, #12]
20009c32:	4621      	mov	r1, r4
20009c34:	f7fe fc18 	bl	20008468 <__swsetup_r>
20009c38:	2800      	cmp	r0, #0
20009c3a:	f040 80d4 	bne.w	20009de6 <__sfvwrite_r+0x316>
20009c3e:	89a0      	ldrh	r0, [r4, #12]
20009c40:	fa1f fa80 	uxth.w	sl, r0
20009c44:	e758      	b.n	20009af8 <__sfvwrite_r+0x28>
20009c46:	6820      	ldr	r0, [r4, #0]
20009c48:	46b9      	mov	r9, r7
20009c4a:	6923      	ldr	r3, [r4, #16]
20009c4c:	4298      	cmp	r0, r3
20009c4e:	bf94      	ite	ls
20009c50:	2300      	movls	r3, #0
20009c52:	2301      	movhi	r3, #1
20009c54:	42b7      	cmp	r7, r6
20009c56:	bf2c      	ite	cs
20009c58:	2300      	movcs	r3, #0
20009c5a:	f003 0301 	andcc.w	r3, r3, #1
20009c5e:	2b00      	cmp	r3, #0
20009c60:	f040 809d 	bne.w	20009d9e <__sfvwrite_r+0x2ce>
20009c64:	6963      	ldr	r3, [r4, #20]
20009c66:	429e      	cmp	r6, r3
20009c68:	f0c0 808c 	bcc.w	20009d84 <__sfvwrite_r+0x2b4>
20009c6c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009c6e:	4652      	mov	r2, sl
20009c70:	9803      	ldr	r0, [sp, #12]
20009c72:	6a21      	ldr	r1, [r4, #32]
20009c74:	47b8      	blx	r7
20009c76:	1e07      	subs	r7, r0, #0
20009c78:	dd7d      	ble.n	20009d76 <__sfvwrite_r+0x2a6>
20009c7a:	46b9      	mov	r9, r7
20009c7c:	e767      	b.n	20009b4e <__sfvwrite_r+0x7e>
20009c7e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20009c82:	bf08      	it	eq
20009c84:	6820      	ldreq	r0, [r4, #0]
20009c86:	f43f af56 	beq.w	20009b36 <__sfvwrite_r+0x66>
20009c8a:	6962      	ldr	r2, [r4, #20]
20009c8c:	6921      	ldr	r1, [r4, #16]
20009c8e:	6823      	ldr	r3, [r4, #0]
20009c90:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20009c94:	1a5b      	subs	r3, r3, r1
20009c96:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20009c9a:	f103 0c01 	add.w	ip, r3, #1
20009c9e:	44b4      	add	ip, r6
20009ca0:	ea4f 0969 	mov.w	r9, r9, asr #1
20009ca4:	45e1      	cmp	r9, ip
20009ca6:	464a      	mov	r2, r9
20009ca8:	bf3c      	itt	cc
20009caa:	46e1      	movcc	r9, ip
20009cac:	464a      	movcc	r2, r9
20009cae:	f410 6f80 	tst.w	r0, #1024	; 0x400
20009cb2:	f000 8083 	beq.w	20009dbc <__sfvwrite_r+0x2ec>
20009cb6:	4611      	mov	r1, r2
20009cb8:	9803      	ldr	r0, [sp, #12]
20009cba:	9302      	str	r3, [sp, #8]
20009cbc:	f7fa ff2e 	bl	20004b1c <_malloc_r>
20009cc0:	9b02      	ldr	r3, [sp, #8]
20009cc2:	2800      	cmp	r0, #0
20009cc4:	f000 8099 	beq.w	20009dfa <__sfvwrite_r+0x32a>
20009cc8:	461a      	mov	r2, r3
20009cca:	6921      	ldr	r1, [r4, #16]
20009ccc:	9302      	str	r3, [sp, #8]
20009cce:	9001      	str	r0, [sp, #4]
20009cd0:	f7fb f9f6 	bl	200050c0 <memcpy>
20009cd4:	89a2      	ldrh	r2, [r4, #12]
20009cd6:	9b02      	ldr	r3, [sp, #8]
20009cd8:	f8dd c004 	ldr.w	ip, [sp, #4]
20009cdc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20009ce0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20009ce4:	81a2      	strh	r2, [r4, #12]
20009ce6:	ebc3 0209 	rsb	r2, r3, r9
20009cea:	eb0c 0003 	add.w	r0, ip, r3
20009cee:	4637      	mov	r7, r6
20009cf0:	46b3      	mov	fp, r6
20009cf2:	60a2      	str	r2, [r4, #8]
20009cf4:	f8c4 c010 	str.w	ip, [r4, #16]
20009cf8:	6020      	str	r0, [r4, #0]
20009cfa:	f8c4 9014 	str.w	r9, [r4, #20]
20009cfe:	e71a      	b.n	20009b36 <__sfvwrite_r+0x66>
20009d00:	4652      	mov	r2, sl
20009d02:	4649      	mov	r1, r9
20009d04:	4656      	mov	r6, sl
20009d06:	f8cd c004 	str.w	ip, [sp, #4]
20009d0a:	f000 f9ad 	bl	2000a068 <memmove>
20009d0e:	68a2      	ldr	r2, [r4, #8]
20009d10:	6823      	ldr	r3, [r4, #0]
20009d12:	ebbb 0b06 	subs.w	fp, fp, r6
20009d16:	ebca 0202 	rsb	r2, sl, r2
20009d1a:	f8dd c004 	ldr.w	ip, [sp, #4]
20009d1e:	4453      	add	r3, sl
20009d20:	60a2      	str	r2, [r4, #8]
20009d22:	6023      	str	r3, [r4, #0]
20009d24:	f47f af7a 	bne.w	20009c1c <__sfvwrite_r+0x14c>
20009d28:	9803      	ldr	r0, [sp, #12]
20009d2a:	4621      	mov	r1, r4
20009d2c:	f7ff fbfc 	bl	20009528 <_fflush_r>
20009d30:	bb08      	cbnz	r0, 20009d76 <__sfvwrite_r+0x2a6>
20009d32:	46dc      	mov	ip, fp
20009d34:	e772      	b.n	20009c1c <__sfvwrite_r+0x14c>
20009d36:	4648      	mov	r0, r9
20009d38:	210a      	movs	r1, #10
20009d3a:	463a      	mov	r2, r7
20009d3c:	f000 f95a 	bl	20009ff4 <memchr>
20009d40:	2800      	cmp	r0, #0
20009d42:	d04b      	beq.n	20009ddc <__sfvwrite_r+0x30c>
20009d44:	f100 0b01 	add.w	fp, r0, #1
20009d48:	f04f 0c01 	mov.w	ip, #1
20009d4c:	ebc9 0b0b 	rsb	fp, r9, fp
20009d50:	e73c      	b.n	20009bcc <__sfvwrite_r+0xfc>
20009d52:	4649      	mov	r1, r9
20009d54:	4632      	mov	r2, r6
20009d56:	f8cd c004 	str.w	ip, [sp, #4]
20009d5a:	f000 f985 	bl	2000a068 <memmove>
20009d5e:	6823      	ldr	r3, [r4, #0]
20009d60:	4621      	mov	r1, r4
20009d62:	9803      	ldr	r0, [sp, #12]
20009d64:	199b      	adds	r3, r3, r6
20009d66:	6023      	str	r3, [r4, #0]
20009d68:	f7ff fbde 	bl	20009528 <_fflush_r>
20009d6c:	f8dd c004 	ldr.w	ip, [sp, #4]
20009d70:	2800      	cmp	r0, #0
20009d72:	f43f af4f 	beq.w	20009c14 <__sfvwrite_r+0x144>
20009d76:	89a3      	ldrh	r3, [r4, #12]
20009d78:	f04f 30ff 	mov.w	r0, #4294967295
20009d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009d80:	81a3      	strh	r3, [r4, #12]
20009d82:	e714      	b.n	20009bae <__sfvwrite_r+0xde>
20009d84:	4632      	mov	r2, r6
20009d86:	4651      	mov	r1, sl
20009d88:	f000 f96e 	bl	2000a068 <memmove>
20009d8c:	68a2      	ldr	r2, [r4, #8]
20009d8e:	6823      	ldr	r3, [r4, #0]
20009d90:	4637      	mov	r7, r6
20009d92:	1b92      	subs	r2, r2, r6
20009d94:	46b1      	mov	r9, r6
20009d96:	199b      	adds	r3, r3, r6
20009d98:	60a2      	str	r2, [r4, #8]
20009d9a:	6023      	str	r3, [r4, #0]
20009d9c:	e6d7      	b.n	20009b4e <__sfvwrite_r+0x7e>
20009d9e:	4651      	mov	r1, sl
20009da0:	463a      	mov	r2, r7
20009da2:	f000 f961 	bl	2000a068 <memmove>
20009da6:	6823      	ldr	r3, [r4, #0]
20009da8:	9803      	ldr	r0, [sp, #12]
20009daa:	4621      	mov	r1, r4
20009dac:	19db      	adds	r3, r3, r7
20009dae:	6023      	str	r3, [r4, #0]
20009db0:	f7ff fbba 	bl	20009528 <_fflush_r>
20009db4:	2800      	cmp	r0, #0
20009db6:	f43f aeca 	beq.w	20009b4e <__sfvwrite_r+0x7e>
20009dba:	e7dc      	b.n	20009d76 <__sfvwrite_r+0x2a6>
20009dbc:	9803      	ldr	r0, [sp, #12]
20009dbe:	9302      	str	r3, [sp, #8]
20009dc0:	f000 fef6 	bl	2000abb0 <_realloc_r>
20009dc4:	9b02      	ldr	r3, [sp, #8]
20009dc6:	4684      	mov	ip, r0
20009dc8:	2800      	cmp	r0, #0
20009dca:	d18c      	bne.n	20009ce6 <__sfvwrite_r+0x216>
20009dcc:	6921      	ldr	r1, [r4, #16]
20009dce:	9803      	ldr	r0, [sp, #12]
20009dd0:	f7ff fd9e 	bl	20009910 <_free_r>
20009dd4:	9903      	ldr	r1, [sp, #12]
20009dd6:	230c      	movs	r3, #12
20009dd8:	600b      	str	r3, [r1, #0]
20009dda:	e7cc      	b.n	20009d76 <__sfvwrite_r+0x2a6>
20009ddc:	f107 0b01 	add.w	fp, r7, #1
20009de0:	f04f 0c01 	mov.w	ip, #1
20009de4:	e6f2      	b.n	20009bcc <__sfvwrite_r+0xfc>
20009de6:	9903      	ldr	r1, [sp, #12]
20009de8:	2209      	movs	r2, #9
20009dea:	89a3      	ldrh	r3, [r4, #12]
20009dec:	f04f 30ff 	mov.w	r0, #4294967295
20009df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009df4:	600a      	str	r2, [r1, #0]
20009df6:	81a3      	strh	r3, [r4, #12]
20009df8:	e6d9      	b.n	20009bae <__sfvwrite_r+0xde>
20009dfa:	9a03      	ldr	r2, [sp, #12]
20009dfc:	230c      	movs	r3, #12
20009dfe:	6013      	str	r3, [r2, #0]
20009e00:	e7b9      	b.n	20009d76 <__sfvwrite_r+0x2a6>
20009e02:	bf00      	nop

20009e04 <_fwalk_reent>:
20009e04:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009e08:	4607      	mov	r7, r0
20009e0a:	468a      	mov	sl, r1
20009e0c:	f7ff fc48 	bl	200096a0 <__sfp_lock_acquire>
20009e10:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20009e14:	bf08      	it	eq
20009e16:	46b0      	moveq	r8, r6
20009e18:	d018      	beq.n	20009e4c <_fwalk_reent+0x48>
20009e1a:	f04f 0800 	mov.w	r8, #0
20009e1e:	6875      	ldr	r5, [r6, #4]
20009e20:	68b4      	ldr	r4, [r6, #8]
20009e22:	3d01      	subs	r5, #1
20009e24:	d40f      	bmi.n	20009e46 <_fwalk_reent+0x42>
20009e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009e2a:	b14b      	cbz	r3, 20009e40 <_fwalk_reent+0x3c>
20009e2c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009e30:	4621      	mov	r1, r4
20009e32:	4638      	mov	r0, r7
20009e34:	f1b3 3fff 	cmp.w	r3, #4294967295
20009e38:	d002      	beq.n	20009e40 <_fwalk_reent+0x3c>
20009e3a:	47d0      	blx	sl
20009e3c:	ea48 0800 	orr.w	r8, r8, r0
20009e40:	3468      	adds	r4, #104	; 0x68
20009e42:	3d01      	subs	r5, #1
20009e44:	d5ef      	bpl.n	20009e26 <_fwalk_reent+0x22>
20009e46:	6836      	ldr	r6, [r6, #0]
20009e48:	2e00      	cmp	r6, #0
20009e4a:	d1e8      	bne.n	20009e1e <_fwalk_reent+0x1a>
20009e4c:	f7ff fc2a 	bl	200096a4 <__sfp_lock_release>
20009e50:	4640      	mov	r0, r8
20009e52:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20009e56:	bf00      	nop

20009e58 <_fwalk>:
20009e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009e5c:	4606      	mov	r6, r0
20009e5e:	4688      	mov	r8, r1
20009e60:	f7ff fc1e 	bl	200096a0 <__sfp_lock_acquire>
20009e64:	36d8      	adds	r6, #216	; 0xd8
20009e66:	bf08      	it	eq
20009e68:	4637      	moveq	r7, r6
20009e6a:	d015      	beq.n	20009e98 <_fwalk+0x40>
20009e6c:	2700      	movs	r7, #0
20009e6e:	6875      	ldr	r5, [r6, #4]
20009e70:	68b4      	ldr	r4, [r6, #8]
20009e72:	3d01      	subs	r5, #1
20009e74:	d40d      	bmi.n	20009e92 <_fwalk+0x3a>
20009e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009e7a:	b13b      	cbz	r3, 20009e8c <_fwalk+0x34>
20009e7c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009e80:	4620      	mov	r0, r4
20009e82:	f1b3 3fff 	cmp.w	r3, #4294967295
20009e86:	d001      	beq.n	20009e8c <_fwalk+0x34>
20009e88:	47c0      	blx	r8
20009e8a:	4307      	orrs	r7, r0
20009e8c:	3468      	adds	r4, #104	; 0x68
20009e8e:	3d01      	subs	r5, #1
20009e90:	d5f1      	bpl.n	20009e76 <_fwalk+0x1e>
20009e92:	6836      	ldr	r6, [r6, #0]
20009e94:	2e00      	cmp	r6, #0
20009e96:	d1ea      	bne.n	20009e6e <_fwalk+0x16>
20009e98:	f7ff fc04 	bl	200096a4 <__sfp_lock_release>
20009e9c:	4638      	mov	r0, r7
20009e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009ea2:	bf00      	nop

20009ea4 <__locale_charset>:
20009ea4:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
20009ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009eac:	6818      	ldr	r0, [r3, #0]
20009eae:	4770      	bx	lr

20009eb0 <_localeconv_r>:
20009eb0:	4800      	ldr	r0, [pc, #0]	; (20009eb4 <_localeconv_r+0x4>)
20009eb2:	4770      	bx	lr
20009eb4:	2000c6ac 	.word	0x2000c6ac

20009eb8 <localeconv>:
20009eb8:	4800      	ldr	r0, [pc, #0]	; (20009ebc <localeconv+0x4>)
20009eba:	4770      	bx	lr
20009ebc:	2000c6ac 	.word	0x2000c6ac

20009ec0 <_setlocale_r>:
20009ec0:	b570      	push	{r4, r5, r6, lr}
20009ec2:	4605      	mov	r5, r0
20009ec4:	460e      	mov	r6, r1
20009ec6:	4614      	mov	r4, r2
20009ec8:	b172      	cbz	r2, 20009ee8 <_setlocale_r+0x28>
20009eca:	f24c 51b0 	movw	r1, #50608	; 0xc5b0
20009ece:	4610      	mov	r0, r2
20009ed0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009ed4:	f001 f8ae 	bl	2000b034 <strcmp>
20009ed8:	b958      	cbnz	r0, 20009ef2 <_setlocale_r+0x32>
20009eda:	f24c 50b0 	movw	r0, #50608	; 0xc5b0
20009ede:	622c      	str	r4, [r5, #32]
20009ee0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009ee4:	61ee      	str	r6, [r5, #28]
20009ee6:	bd70      	pop	{r4, r5, r6, pc}
20009ee8:	f24c 50b0 	movw	r0, #50608	; 0xc5b0
20009eec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009ef0:	bd70      	pop	{r4, r5, r6, pc}
20009ef2:	f24c 011c 	movw	r1, #49180	; 0xc01c
20009ef6:	4620      	mov	r0, r4
20009ef8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009efc:	f001 f89a 	bl	2000b034 <strcmp>
20009f00:	2800      	cmp	r0, #0
20009f02:	d0ea      	beq.n	20009eda <_setlocale_r+0x1a>
20009f04:	2000      	movs	r0, #0
20009f06:	bd70      	pop	{r4, r5, r6, pc}

20009f08 <setlocale>:
20009f08:	f64c 0370 	movw	r3, #51312	; 0xc870
20009f0c:	460a      	mov	r2, r1
20009f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009f12:	4601      	mov	r1, r0
20009f14:	6818      	ldr	r0, [r3, #0]
20009f16:	e7d3      	b.n	20009ec0 <_setlocale_r>

20009f18 <__smakebuf_r>:
20009f18:	898b      	ldrh	r3, [r1, #12]
20009f1a:	b5f0      	push	{r4, r5, r6, r7, lr}
20009f1c:	460c      	mov	r4, r1
20009f1e:	b29a      	uxth	r2, r3
20009f20:	b091      	sub	sp, #68	; 0x44
20009f22:	f012 0f02 	tst.w	r2, #2
20009f26:	4605      	mov	r5, r0
20009f28:	d141      	bne.n	20009fae <__smakebuf_r+0x96>
20009f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009f2e:	2900      	cmp	r1, #0
20009f30:	db18      	blt.n	20009f64 <__smakebuf_r+0x4c>
20009f32:	aa01      	add	r2, sp, #4
20009f34:	f001 fa90 	bl	2000b458 <_fstat_r>
20009f38:	2800      	cmp	r0, #0
20009f3a:	db11      	blt.n	20009f60 <__smakebuf_r+0x48>
20009f3c:	9b02      	ldr	r3, [sp, #8]
20009f3e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20009f42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20009f46:	bf14      	ite	ne
20009f48:	2700      	movne	r7, #0
20009f4a:	2701      	moveq	r7, #1
20009f4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20009f50:	d040      	beq.n	20009fd4 <__smakebuf_r+0xbc>
20009f52:	89a3      	ldrh	r3, [r4, #12]
20009f54:	f44f 6680 	mov.w	r6, #1024	; 0x400
20009f58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009f5c:	81a3      	strh	r3, [r4, #12]
20009f5e:	e00b      	b.n	20009f78 <__smakebuf_r+0x60>
20009f60:	89a3      	ldrh	r3, [r4, #12]
20009f62:	b29a      	uxth	r2, r3
20009f64:	f012 0f80 	tst.w	r2, #128	; 0x80
20009f68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009f6c:	bf0c      	ite	eq
20009f6e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20009f72:	2640      	movne	r6, #64	; 0x40
20009f74:	2700      	movs	r7, #0
20009f76:	81a3      	strh	r3, [r4, #12]
20009f78:	4628      	mov	r0, r5
20009f7a:	4631      	mov	r1, r6
20009f7c:	f7fa fdce 	bl	20004b1c <_malloc_r>
20009f80:	b170      	cbz	r0, 20009fa0 <__smakebuf_r+0x88>
20009f82:	89a1      	ldrh	r1, [r4, #12]
20009f84:	f249 62e9 	movw	r2, #38633	; 0x96e9
20009f88:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009f8c:	6120      	str	r0, [r4, #16]
20009f8e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20009f92:	6166      	str	r6, [r4, #20]
20009f94:	62aa      	str	r2, [r5, #40]	; 0x28
20009f96:	81a1      	strh	r1, [r4, #12]
20009f98:	6020      	str	r0, [r4, #0]
20009f9a:	b97f      	cbnz	r7, 20009fbc <__smakebuf_r+0xa4>
20009f9c:	b011      	add	sp, #68	; 0x44
20009f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20009fa0:	89a3      	ldrh	r3, [r4, #12]
20009fa2:	f413 7f00 	tst.w	r3, #512	; 0x200
20009fa6:	d1f9      	bne.n	20009f9c <__smakebuf_r+0x84>
20009fa8:	f043 0302 	orr.w	r3, r3, #2
20009fac:	81a3      	strh	r3, [r4, #12]
20009fae:	f104 0347 	add.w	r3, r4, #71	; 0x47
20009fb2:	6123      	str	r3, [r4, #16]
20009fb4:	6023      	str	r3, [r4, #0]
20009fb6:	2301      	movs	r3, #1
20009fb8:	6163      	str	r3, [r4, #20]
20009fba:	e7ef      	b.n	20009f9c <__smakebuf_r+0x84>
20009fbc:	4628      	mov	r0, r5
20009fbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009fc2:	f001 fa5f 	bl	2000b484 <_isatty_r>
20009fc6:	2800      	cmp	r0, #0
20009fc8:	d0e8      	beq.n	20009f9c <__smakebuf_r+0x84>
20009fca:	89a3      	ldrh	r3, [r4, #12]
20009fcc:	f043 0301 	orr.w	r3, r3, #1
20009fd0:	81a3      	strh	r3, [r4, #12]
20009fd2:	e7e3      	b.n	20009f9c <__smakebuf_r+0x84>
20009fd4:	f64a 73ad 	movw	r3, #44973	; 0xafad
20009fd8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20009fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009fde:	429a      	cmp	r2, r3
20009fe0:	d1b7      	bne.n	20009f52 <__smakebuf_r+0x3a>
20009fe2:	89a2      	ldrh	r2, [r4, #12]
20009fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
20009fe8:	461e      	mov	r6, r3
20009fea:	6523      	str	r3, [r4, #80]	; 0x50
20009fec:	ea42 0303 	orr.w	r3, r2, r3
20009ff0:	81a3      	strh	r3, [r4, #12]
20009ff2:	e7c1      	b.n	20009f78 <__smakebuf_r+0x60>

20009ff4 <memchr>:
20009ff4:	f010 0f03 	tst.w	r0, #3
20009ff8:	b2c9      	uxtb	r1, r1
20009ffa:	b410      	push	{r4}
20009ffc:	d010      	beq.n	2000a020 <memchr+0x2c>
20009ffe:	2a00      	cmp	r2, #0
2000a000:	d02f      	beq.n	2000a062 <memchr+0x6e>
2000a002:	7803      	ldrb	r3, [r0, #0]
2000a004:	428b      	cmp	r3, r1
2000a006:	d02a      	beq.n	2000a05e <memchr+0x6a>
2000a008:	3a01      	subs	r2, #1
2000a00a:	e005      	b.n	2000a018 <memchr+0x24>
2000a00c:	2a00      	cmp	r2, #0
2000a00e:	d028      	beq.n	2000a062 <memchr+0x6e>
2000a010:	7803      	ldrb	r3, [r0, #0]
2000a012:	3a01      	subs	r2, #1
2000a014:	428b      	cmp	r3, r1
2000a016:	d022      	beq.n	2000a05e <memchr+0x6a>
2000a018:	3001      	adds	r0, #1
2000a01a:	f010 0f03 	tst.w	r0, #3
2000a01e:	d1f5      	bne.n	2000a00c <memchr+0x18>
2000a020:	2a03      	cmp	r2, #3
2000a022:	d911      	bls.n	2000a048 <memchr+0x54>
2000a024:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
2000a028:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
2000a02c:	6803      	ldr	r3, [r0, #0]
2000a02e:	ea84 0303 	eor.w	r3, r4, r3
2000a032:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000a036:	ea2c 0303 	bic.w	r3, ip, r3
2000a03a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000a03e:	d103      	bne.n	2000a048 <memchr+0x54>
2000a040:	3a04      	subs	r2, #4
2000a042:	3004      	adds	r0, #4
2000a044:	2a03      	cmp	r2, #3
2000a046:	d8f1      	bhi.n	2000a02c <memchr+0x38>
2000a048:	b15a      	cbz	r2, 2000a062 <memchr+0x6e>
2000a04a:	7803      	ldrb	r3, [r0, #0]
2000a04c:	428b      	cmp	r3, r1
2000a04e:	d006      	beq.n	2000a05e <memchr+0x6a>
2000a050:	3a01      	subs	r2, #1
2000a052:	b132      	cbz	r2, 2000a062 <memchr+0x6e>
2000a054:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000a058:	3a01      	subs	r2, #1
2000a05a:	428b      	cmp	r3, r1
2000a05c:	d1f9      	bne.n	2000a052 <memchr+0x5e>
2000a05e:	bc10      	pop	{r4}
2000a060:	4770      	bx	lr
2000a062:	2000      	movs	r0, #0
2000a064:	e7fb      	b.n	2000a05e <memchr+0x6a>
2000a066:	bf00      	nop

2000a068 <memmove>:
2000a068:	4288      	cmp	r0, r1
2000a06a:	468c      	mov	ip, r1
2000a06c:	b470      	push	{r4, r5, r6}
2000a06e:	4605      	mov	r5, r0
2000a070:	4614      	mov	r4, r2
2000a072:	d90e      	bls.n	2000a092 <memmove+0x2a>
2000a074:	188b      	adds	r3, r1, r2
2000a076:	4298      	cmp	r0, r3
2000a078:	d20b      	bcs.n	2000a092 <memmove+0x2a>
2000a07a:	b142      	cbz	r2, 2000a08e <memmove+0x26>
2000a07c:	ebc2 0c03 	rsb	ip, r2, r3
2000a080:	4601      	mov	r1, r0
2000a082:	1e53      	subs	r3, r2, #1
2000a084:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000a088:	54ca      	strb	r2, [r1, r3]
2000a08a:	3b01      	subs	r3, #1
2000a08c:	d2fa      	bcs.n	2000a084 <memmove+0x1c>
2000a08e:	bc70      	pop	{r4, r5, r6}
2000a090:	4770      	bx	lr
2000a092:	2a0f      	cmp	r2, #15
2000a094:	d809      	bhi.n	2000a0aa <memmove+0x42>
2000a096:	2c00      	cmp	r4, #0
2000a098:	d0f9      	beq.n	2000a08e <memmove+0x26>
2000a09a:	2300      	movs	r3, #0
2000a09c:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000a0a0:	54ea      	strb	r2, [r5, r3]
2000a0a2:	3301      	adds	r3, #1
2000a0a4:	42a3      	cmp	r3, r4
2000a0a6:	d1f9      	bne.n	2000a09c <memmove+0x34>
2000a0a8:	e7f1      	b.n	2000a08e <memmove+0x26>
2000a0aa:	ea41 0300 	orr.w	r3, r1, r0
2000a0ae:	f013 0f03 	tst.w	r3, #3
2000a0b2:	d1f0      	bne.n	2000a096 <memmove+0x2e>
2000a0b4:	4694      	mov	ip, r2
2000a0b6:	460c      	mov	r4, r1
2000a0b8:	4603      	mov	r3, r0
2000a0ba:	6825      	ldr	r5, [r4, #0]
2000a0bc:	f1ac 0c10 	sub.w	ip, ip, #16
2000a0c0:	601d      	str	r5, [r3, #0]
2000a0c2:	6865      	ldr	r5, [r4, #4]
2000a0c4:	605d      	str	r5, [r3, #4]
2000a0c6:	68a5      	ldr	r5, [r4, #8]
2000a0c8:	609d      	str	r5, [r3, #8]
2000a0ca:	68e5      	ldr	r5, [r4, #12]
2000a0cc:	3410      	adds	r4, #16
2000a0ce:	60dd      	str	r5, [r3, #12]
2000a0d0:	3310      	adds	r3, #16
2000a0d2:	f1bc 0f0f 	cmp.w	ip, #15
2000a0d6:	d8f0      	bhi.n	2000a0ba <memmove+0x52>
2000a0d8:	3a10      	subs	r2, #16
2000a0da:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000a0de:	f10c 0501 	add.w	r5, ip, #1
2000a0e2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000a0e6:	012d      	lsls	r5, r5, #4
2000a0e8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000a0ec:	eb01 0c05 	add.w	ip, r1, r5
2000a0f0:	1945      	adds	r5, r0, r5
2000a0f2:	2e03      	cmp	r6, #3
2000a0f4:	4634      	mov	r4, r6
2000a0f6:	d9ce      	bls.n	2000a096 <memmove+0x2e>
2000a0f8:	2300      	movs	r3, #0
2000a0fa:	f85c 2003 	ldr.w	r2, [ip, r3]
2000a0fe:	50ea      	str	r2, [r5, r3]
2000a100:	3304      	adds	r3, #4
2000a102:	1af2      	subs	r2, r6, r3
2000a104:	2a03      	cmp	r2, #3
2000a106:	d8f8      	bhi.n	2000a0fa <memmove+0x92>
2000a108:	3e04      	subs	r6, #4
2000a10a:	08b3      	lsrs	r3, r6, #2
2000a10c:	1c5a      	adds	r2, r3, #1
2000a10e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000a112:	0092      	lsls	r2, r2, #2
2000a114:	4494      	add	ip, r2
2000a116:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000a11a:	18ad      	adds	r5, r5, r2
2000a11c:	e7bb      	b.n	2000a096 <memmove+0x2e>
2000a11e:	bf00      	nop

2000a120 <__hi0bits>:
2000a120:	0c02      	lsrs	r2, r0, #16
2000a122:	4603      	mov	r3, r0
2000a124:	0412      	lsls	r2, r2, #16
2000a126:	b1b2      	cbz	r2, 2000a156 <__hi0bits+0x36>
2000a128:	2000      	movs	r0, #0
2000a12a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000a12e:	d101      	bne.n	2000a134 <__hi0bits+0x14>
2000a130:	3008      	adds	r0, #8
2000a132:	021b      	lsls	r3, r3, #8
2000a134:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
2000a138:	d101      	bne.n	2000a13e <__hi0bits+0x1e>
2000a13a:	3004      	adds	r0, #4
2000a13c:	011b      	lsls	r3, r3, #4
2000a13e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000a142:	d101      	bne.n	2000a148 <__hi0bits+0x28>
2000a144:	3002      	adds	r0, #2
2000a146:	009b      	lsls	r3, r3, #2
2000a148:	2b00      	cmp	r3, #0
2000a14a:	db03      	blt.n	2000a154 <__hi0bits+0x34>
2000a14c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
2000a150:	d004      	beq.n	2000a15c <__hi0bits+0x3c>
2000a152:	3001      	adds	r0, #1
2000a154:	4770      	bx	lr
2000a156:	0403      	lsls	r3, r0, #16
2000a158:	2010      	movs	r0, #16
2000a15a:	e7e6      	b.n	2000a12a <__hi0bits+0xa>
2000a15c:	2020      	movs	r0, #32
2000a15e:	4770      	bx	lr

2000a160 <__lo0bits>:
2000a160:	6803      	ldr	r3, [r0, #0]
2000a162:	4602      	mov	r2, r0
2000a164:	f013 0007 	ands.w	r0, r3, #7
2000a168:	d009      	beq.n	2000a17e <__lo0bits+0x1e>
2000a16a:	f013 0f01 	tst.w	r3, #1
2000a16e:	d121      	bne.n	2000a1b4 <__lo0bits+0x54>
2000a170:	f013 0f02 	tst.w	r3, #2
2000a174:	d122      	bne.n	2000a1bc <__lo0bits+0x5c>
2000a176:	089b      	lsrs	r3, r3, #2
2000a178:	2002      	movs	r0, #2
2000a17a:	6013      	str	r3, [r2, #0]
2000a17c:	4770      	bx	lr
2000a17e:	b299      	uxth	r1, r3
2000a180:	b909      	cbnz	r1, 2000a186 <__lo0bits+0x26>
2000a182:	0c1b      	lsrs	r3, r3, #16
2000a184:	2010      	movs	r0, #16
2000a186:	f013 0fff 	tst.w	r3, #255	; 0xff
2000a18a:	d101      	bne.n	2000a190 <__lo0bits+0x30>
2000a18c:	3008      	adds	r0, #8
2000a18e:	0a1b      	lsrs	r3, r3, #8
2000a190:	f013 0f0f 	tst.w	r3, #15
2000a194:	d101      	bne.n	2000a19a <__lo0bits+0x3a>
2000a196:	3004      	adds	r0, #4
2000a198:	091b      	lsrs	r3, r3, #4
2000a19a:	f013 0f03 	tst.w	r3, #3
2000a19e:	d101      	bne.n	2000a1a4 <__lo0bits+0x44>
2000a1a0:	3002      	adds	r0, #2
2000a1a2:	089b      	lsrs	r3, r3, #2
2000a1a4:	f013 0f01 	tst.w	r3, #1
2000a1a8:	d102      	bne.n	2000a1b0 <__lo0bits+0x50>
2000a1aa:	085b      	lsrs	r3, r3, #1
2000a1ac:	d004      	beq.n	2000a1b8 <__lo0bits+0x58>
2000a1ae:	3001      	adds	r0, #1
2000a1b0:	6013      	str	r3, [r2, #0]
2000a1b2:	4770      	bx	lr
2000a1b4:	2000      	movs	r0, #0
2000a1b6:	4770      	bx	lr
2000a1b8:	2020      	movs	r0, #32
2000a1ba:	4770      	bx	lr
2000a1bc:	085b      	lsrs	r3, r3, #1
2000a1be:	2001      	movs	r0, #1
2000a1c0:	6013      	str	r3, [r2, #0]
2000a1c2:	4770      	bx	lr

2000a1c4 <__mcmp>:
2000a1c4:	4603      	mov	r3, r0
2000a1c6:	690a      	ldr	r2, [r1, #16]
2000a1c8:	6900      	ldr	r0, [r0, #16]
2000a1ca:	b410      	push	{r4}
2000a1cc:	1a80      	subs	r0, r0, r2
2000a1ce:	d111      	bne.n	2000a1f4 <__mcmp+0x30>
2000a1d0:	3204      	adds	r2, #4
2000a1d2:	f103 0c14 	add.w	ip, r3, #20
2000a1d6:	0092      	lsls	r2, r2, #2
2000a1d8:	189b      	adds	r3, r3, r2
2000a1da:	1889      	adds	r1, r1, r2
2000a1dc:	3104      	adds	r1, #4
2000a1de:	3304      	adds	r3, #4
2000a1e0:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000a1e4:	3b04      	subs	r3, #4
2000a1e6:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000a1ea:	3904      	subs	r1, #4
2000a1ec:	4294      	cmp	r4, r2
2000a1ee:	d103      	bne.n	2000a1f8 <__mcmp+0x34>
2000a1f0:	459c      	cmp	ip, r3
2000a1f2:	d3f5      	bcc.n	2000a1e0 <__mcmp+0x1c>
2000a1f4:	bc10      	pop	{r4}
2000a1f6:	4770      	bx	lr
2000a1f8:	bf38      	it	cc
2000a1fa:	f04f 30ff 	movcc.w	r0, #4294967295
2000a1fe:	d3f9      	bcc.n	2000a1f4 <__mcmp+0x30>
2000a200:	2001      	movs	r0, #1
2000a202:	e7f7      	b.n	2000a1f4 <__mcmp+0x30>

2000a204 <__ulp>:
2000a204:	f240 0300 	movw	r3, #0
2000a208:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000a20c:	ea01 0303 	and.w	r3, r1, r3
2000a210:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
2000a214:	2b00      	cmp	r3, #0
2000a216:	dd02      	ble.n	2000a21e <__ulp+0x1a>
2000a218:	4619      	mov	r1, r3
2000a21a:	2000      	movs	r0, #0
2000a21c:	4770      	bx	lr
2000a21e:	425b      	negs	r3, r3
2000a220:	151b      	asrs	r3, r3, #20
2000a222:	2b13      	cmp	r3, #19
2000a224:	dd0e      	ble.n	2000a244 <__ulp+0x40>
2000a226:	3b14      	subs	r3, #20
2000a228:	2b1e      	cmp	r3, #30
2000a22a:	dd03      	ble.n	2000a234 <__ulp+0x30>
2000a22c:	2301      	movs	r3, #1
2000a22e:	2100      	movs	r1, #0
2000a230:	4618      	mov	r0, r3
2000a232:	4770      	bx	lr
2000a234:	2201      	movs	r2, #1
2000a236:	f1c3 031f 	rsb	r3, r3, #31
2000a23a:	2100      	movs	r1, #0
2000a23c:	fa12 f303 	lsls.w	r3, r2, r3
2000a240:	4618      	mov	r0, r3
2000a242:	4770      	bx	lr
2000a244:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000a248:	2000      	movs	r0, #0
2000a24a:	fa52 f103 	asrs.w	r1, r2, r3
2000a24e:	4770      	bx	lr

2000a250 <__b2d>:
2000a250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a254:	6904      	ldr	r4, [r0, #16]
2000a256:	f100 0614 	add.w	r6, r0, #20
2000a25a:	460f      	mov	r7, r1
2000a25c:	3404      	adds	r4, #4
2000a25e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000a262:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000a266:	46a0      	mov	r8, r4
2000a268:	4628      	mov	r0, r5
2000a26a:	f7ff ff59 	bl	2000a120 <__hi0bits>
2000a26e:	280a      	cmp	r0, #10
2000a270:	f1c0 0320 	rsb	r3, r0, #32
2000a274:	603b      	str	r3, [r7, #0]
2000a276:	dc14      	bgt.n	2000a2a2 <__b2d+0x52>
2000a278:	42a6      	cmp	r6, r4
2000a27a:	f1c0 030b 	rsb	r3, r0, #11
2000a27e:	d237      	bcs.n	2000a2f0 <__b2d+0xa0>
2000a280:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000a284:	40d9      	lsrs	r1, r3
2000a286:	fa25 fc03 	lsr.w	ip, r5, r3
2000a28a:	3015      	adds	r0, #21
2000a28c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
2000a290:	4085      	lsls	r5, r0
2000a292:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000a296:	ea41 0205 	orr.w	r2, r1, r5
2000a29a:	4610      	mov	r0, r2
2000a29c:	4619      	mov	r1, r3
2000a29e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a2a2:	42a6      	cmp	r6, r4
2000a2a4:	d320      	bcc.n	2000a2e8 <__b2d+0x98>
2000a2a6:	2100      	movs	r1, #0
2000a2a8:	380b      	subs	r0, #11
2000a2aa:	bf02      	ittt	eq
2000a2ac:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
2000a2b0:	460a      	moveq	r2, r1
2000a2b2:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000a2b6:	d0f0      	beq.n	2000a29a <__b2d+0x4a>
2000a2b8:	42b4      	cmp	r4, r6
2000a2ba:	f1c0 0320 	rsb	r3, r0, #32
2000a2be:	d919      	bls.n	2000a2f4 <__b2d+0xa4>
2000a2c0:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000a2c4:	40dc      	lsrs	r4, r3
2000a2c6:	4085      	lsls	r5, r0
2000a2c8:	fa21 fc03 	lsr.w	ip, r1, r3
2000a2cc:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
2000a2d0:	fa11 f000 	lsls.w	r0, r1, r0
2000a2d4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
2000a2d8:	ea44 0200 	orr.w	r2, r4, r0
2000a2dc:	ea45 030c 	orr.w	r3, r5, ip
2000a2e0:	4610      	mov	r0, r2
2000a2e2:	4619      	mov	r1, r3
2000a2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a2e8:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000a2ec:	3c04      	subs	r4, #4
2000a2ee:	e7db      	b.n	2000a2a8 <__b2d+0x58>
2000a2f0:	2100      	movs	r1, #0
2000a2f2:	e7c8      	b.n	2000a286 <__b2d+0x36>
2000a2f4:	2400      	movs	r4, #0
2000a2f6:	e7e6      	b.n	2000a2c6 <__b2d+0x76>

2000a2f8 <__ratio>:
2000a2f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000a2fc:	b083      	sub	sp, #12
2000a2fe:	460e      	mov	r6, r1
2000a300:	a901      	add	r1, sp, #4
2000a302:	4607      	mov	r7, r0
2000a304:	f7ff ffa4 	bl	2000a250 <__b2d>
2000a308:	460d      	mov	r5, r1
2000a30a:	4604      	mov	r4, r0
2000a30c:	4669      	mov	r1, sp
2000a30e:	4630      	mov	r0, r6
2000a310:	f7ff ff9e 	bl	2000a250 <__b2d>
2000a314:	f8dd c004 	ldr.w	ip, [sp, #4]
2000a318:	46a9      	mov	r9, r5
2000a31a:	46a0      	mov	r8, r4
2000a31c:	460b      	mov	r3, r1
2000a31e:	4602      	mov	r2, r0
2000a320:	6931      	ldr	r1, [r6, #16]
2000a322:	4616      	mov	r6, r2
2000a324:	6938      	ldr	r0, [r7, #16]
2000a326:	461f      	mov	r7, r3
2000a328:	1a40      	subs	r0, r0, r1
2000a32a:	9900      	ldr	r1, [sp, #0]
2000a32c:	ebc1 010c 	rsb	r1, r1, ip
2000a330:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000a334:	2900      	cmp	r1, #0
2000a336:	bfc9      	itett	gt
2000a338:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000a33c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
2000a340:	4624      	movgt	r4, r4
2000a342:	464d      	movgt	r5, r9
2000a344:	bfdc      	itt	le
2000a346:	4612      	movle	r2, r2
2000a348:	463b      	movle	r3, r7
2000a34a:	4620      	mov	r0, r4
2000a34c:	4629      	mov	r1, r5
2000a34e:	f7f9 ffd7 	bl	20004300 <__aeabi_ddiv>
2000a352:	b003      	add	sp, #12
2000a354:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

2000a358 <_mprec_log10>:
2000a358:	2817      	cmp	r0, #23
2000a35a:	b510      	push	{r4, lr}
2000a35c:	4604      	mov	r4, r0
2000a35e:	dd0e      	ble.n	2000a37e <_mprec_log10+0x26>
2000a360:	f240 0100 	movw	r1, #0
2000a364:	2000      	movs	r0, #0
2000a366:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000a36a:	f240 0300 	movw	r3, #0
2000a36e:	2200      	movs	r2, #0
2000a370:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000a374:	f7f9 fe9a 	bl	200040ac <__aeabi_dmul>
2000a378:	3c01      	subs	r4, #1
2000a37a:	d1f6      	bne.n	2000a36a <_mprec_log10+0x12>
2000a37c:	bd10      	pop	{r4, pc}
2000a37e:	f24c 63f0 	movw	r3, #50928	; 0xc6f0
2000a382:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a386:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000a38a:	e9d3 0100 	ldrd	r0, r1, [r3]
2000a38e:	bd10      	pop	{r4, pc}

2000a390 <__copybits>:
2000a390:	6913      	ldr	r3, [r2, #16]
2000a392:	3901      	subs	r1, #1
2000a394:	f102 0c14 	add.w	ip, r2, #20
2000a398:	b410      	push	{r4}
2000a39a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000a39e:	114c      	asrs	r4, r1, #5
2000a3a0:	3214      	adds	r2, #20
2000a3a2:	3401      	adds	r4, #1
2000a3a4:	4594      	cmp	ip, r2
2000a3a6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000a3aa:	d20f      	bcs.n	2000a3cc <__copybits+0x3c>
2000a3ac:	2300      	movs	r3, #0
2000a3ae:	f85c 1003 	ldr.w	r1, [ip, r3]
2000a3b2:	50c1      	str	r1, [r0, r3]
2000a3b4:	3304      	adds	r3, #4
2000a3b6:	eb03 010c 	add.w	r1, r3, ip
2000a3ba:	428a      	cmp	r2, r1
2000a3bc:	d8f7      	bhi.n	2000a3ae <__copybits+0x1e>
2000a3be:	ea6f 0c0c 	mvn.w	ip, ip
2000a3c2:	4462      	add	r2, ip
2000a3c4:	f022 0203 	bic.w	r2, r2, #3
2000a3c8:	3204      	adds	r2, #4
2000a3ca:	1880      	adds	r0, r0, r2
2000a3cc:	4284      	cmp	r4, r0
2000a3ce:	d904      	bls.n	2000a3da <__copybits+0x4a>
2000a3d0:	2300      	movs	r3, #0
2000a3d2:	f840 3b04 	str.w	r3, [r0], #4
2000a3d6:	4284      	cmp	r4, r0
2000a3d8:	d8fb      	bhi.n	2000a3d2 <__copybits+0x42>
2000a3da:	bc10      	pop	{r4}
2000a3dc:	4770      	bx	lr
2000a3de:	bf00      	nop

2000a3e0 <__any_on>:
2000a3e0:	6902      	ldr	r2, [r0, #16]
2000a3e2:	114b      	asrs	r3, r1, #5
2000a3e4:	429a      	cmp	r2, r3
2000a3e6:	db10      	blt.n	2000a40a <__any_on+0x2a>
2000a3e8:	dd0e      	ble.n	2000a408 <__any_on+0x28>
2000a3ea:	f011 011f 	ands.w	r1, r1, #31
2000a3ee:	d00b      	beq.n	2000a408 <__any_on+0x28>
2000a3f0:	461a      	mov	r2, r3
2000a3f2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000a3f6:	695b      	ldr	r3, [r3, #20]
2000a3f8:	fa23 fc01 	lsr.w	ip, r3, r1
2000a3fc:	fa0c f101 	lsl.w	r1, ip, r1
2000a400:	4299      	cmp	r1, r3
2000a402:	d002      	beq.n	2000a40a <__any_on+0x2a>
2000a404:	2001      	movs	r0, #1
2000a406:	4770      	bx	lr
2000a408:	461a      	mov	r2, r3
2000a40a:	3204      	adds	r2, #4
2000a40c:	f100 0114 	add.w	r1, r0, #20
2000a410:	eb00 0382 	add.w	r3, r0, r2, lsl #2
2000a414:	f103 0c04 	add.w	ip, r3, #4
2000a418:	4561      	cmp	r1, ip
2000a41a:	d20b      	bcs.n	2000a434 <__any_on+0x54>
2000a41c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
2000a420:	2a00      	cmp	r2, #0
2000a422:	d1ef      	bne.n	2000a404 <__any_on+0x24>
2000a424:	4299      	cmp	r1, r3
2000a426:	d205      	bcs.n	2000a434 <__any_on+0x54>
2000a428:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000a42c:	2a00      	cmp	r2, #0
2000a42e:	d1e9      	bne.n	2000a404 <__any_on+0x24>
2000a430:	4299      	cmp	r1, r3
2000a432:	d3f9      	bcc.n	2000a428 <__any_on+0x48>
2000a434:	2000      	movs	r0, #0
2000a436:	4770      	bx	lr

2000a438 <_Bfree>:
2000a438:	b530      	push	{r4, r5, lr}
2000a43a:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000a43c:	b083      	sub	sp, #12
2000a43e:	4604      	mov	r4, r0
2000a440:	b155      	cbz	r5, 2000a458 <_Bfree+0x20>
2000a442:	b139      	cbz	r1, 2000a454 <_Bfree+0x1c>
2000a444:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000a446:	684a      	ldr	r2, [r1, #4]
2000a448:	68db      	ldr	r3, [r3, #12]
2000a44a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000a44e:	6008      	str	r0, [r1, #0]
2000a450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000a454:	b003      	add	sp, #12
2000a456:	bd30      	pop	{r4, r5, pc}
2000a458:	2010      	movs	r0, #16
2000a45a:	9101      	str	r1, [sp, #4]
2000a45c:	f7fa fb56 	bl	20004b0c <malloc>
2000a460:	9901      	ldr	r1, [sp, #4]
2000a462:	6260      	str	r0, [r4, #36]	; 0x24
2000a464:	60c5      	str	r5, [r0, #12]
2000a466:	6045      	str	r5, [r0, #4]
2000a468:	6085      	str	r5, [r0, #8]
2000a46a:	6005      	str	r5, [r0, #0]
2000a46c:	e7e9      	b.n	2000a442 <_Bfree+0xa>
2000a46e:	bf00      	nop

2000a470 <_Balloc>:
2000a470:	b570      	push	{r4, r5, r6, lr}
2000a472:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000a474:	4606      	mov	r6, r0
2000a476:	460d      	mov	r5, r1
2000a478:	b164      	cbz	r4, 2000a494 <_Balloc+0x24>
2000a47a:	68e2      	ldr	r2, [r4, #12]
2000a47c:	b1a2      	cbz	r2, 2000a4a8 <_Balloc+0x38>
2000a47e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000a482:	b1eb      	cbz	r3, 2000a4c0 <_Balloc+0x50>
2000a484:	6819      	ldr	r1, [r3, #0]
2000a486:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000a48a:	2200      	movs	r2, #0
2000a48c:	60da      	str	r2, [r3, #12]
2000a48e:	611a      	str	r2, [r3, #16]
2000a490:	4618      	mov	r0, r3
2000a492:	bd70      	pop	{r4, r5, r6, pc}
2000a494:	2010      	movs	r0, #16
2000a496:	f7fa fb39 	bl	20004b0c <malloc>
2000a49a:	2300      	movs	r3, #0
2000a49c:	4604      	mov	r4, r0
2000a49e:	6270      	str	r0, [r6, #36]	; 0x24
2000a4a0:	60c3      	str	r3, [r0, #12]
2000a4a2:	6043      	str	r3, [r0, #4]
2000a4a4:	6083      	str	r3, [r0, #8]
2000a4a6:	6003      	str	r3, [r0, #0]
2000a4a8:	2210      	movs	r2, #16
2000a4aa:	4630      	mov	r0, r6
2000a4ac:	2104      	movs	r1, #4
2000a4ae:	f000 ff2b 	bl	2000b308 <_calloc_r>
2000a4b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000a4b4:	60e0      	str	r0, [r4, #12]
2000a4b6:	68da      	ldr	r2, [r3, #12]
2000a4b8:	2a00      	cmp	r2, #0
2000a4ba:	d1e0      	bne.n	2000a47e <_Balloc+0xe>
2000a4bc:	4613      	mov	r3, r2
2000a4be:	e7e7      	b.n	2000a490 <_Balloc+0x20>
2000a4c0:	2401      	movs	r4, #1
2000a4c2:	4630      	mov	r0, r6
2000a4c4:	4621      	mov	r1, r4
2000a4c6:	40ac      	lsls	r4, r5
2000a4c8:	1d62      	adds	r2, r4, #5
2000a4ca:	0092      	lsls	r2, r2, #2
2000a4cc:	f000 ff1c 	bl	2000b308 <_calloc_r>
2000a4d0:	4603      	mov	r3, r0
2000a4d2:	2800      	cmp	r0, #0
2000a4d4:	d0dc      	beq.n	2000a490 <_Balloc+0x20>
2000a4d6:	6045      	str	r5, [r0, #4]
2000a4d8:	6084      	str	r4, [r0, #8]
2000a4da:	e7d6      	b.n	2000a48a <_Balloc+0x1a>

2000a4dc <__d2b>:
2000a4dc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a4e0:	b083      	sub	sp, #12
2000a4e2:	2101      	movs	r1, #1
2000a4e4:	461d      	mov	r5, r3
2000a4e6:	4614      	mov	r4, r2
2000a4e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000a4ea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000a4ec:	f7ff ffc0 	bl	2000a470 <_Balloc>
2000a4f0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000a4f4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
2000a4f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000a4fc:	4615      	mov	r5, r2
2000a4fe:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000a502:	9300      	str	r3, [sp, #0]
2000a504:	bf1c      	itt	ne
2000a506:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000a50a:	9300      	strne	r3, [sp, #0]
2000a50c:	4680      	mov	r8, r0
2000a50e:	2c00      	cmp	r4, #0
2000a510:	d023      	beq.n	2000a55a <__d2b+0x7e>
2000a512:	a802      	add	r0, sp, #8
2000a514:	f840 4d04 	str.w	r4, [r0, #-4]!
2000a518:	f7ff fe22 	bl	2000a160 <__lo0bits>
2000a51c:	4603      	mov	r3, r0
2000a51e:	2800      	cmp	r0, #0
2000a520:	d137      	bne.n	2000a592 <__d2b+0xb6>
2000a522:	9901      	ldr	r1, [sp, #4]
2000a524:	9a00      	ldr	r2, [sp, #0]
2000a526:	f8c8 1014 	str.w	r1, [r8, #20]
2000a52a:	2a00      	cmp	r2, #0
2000a52c:	bf14      	ite	ne
2000a52e:	2402      	movne	r4, #2
2000a530:	2401      	moveq	r4, #1
2000a532:	f8c8 2018 	str.w	r2, [r8, #24]
2000a536:	f8c8 4010 	str.w	r4, [r8, #16]
2000a53a:	f1ba 0f00 	cmp.w	sl, #0
2000a53e:	d01b      	beq.n	2000a578 <__d2b+0x9c>
2000a540:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000a544:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000a548:	f1aa 0a03 	sub.w	sl, sl, #3
2000a54c:	4453      	add	r3, sl
2000a54e:	603b      	str	r3, [r7, #0]
2000a550:	6032      	str	r2, [r6, #0]
2000a552:	4640      	mov	r0, r8
2000a554:	b003      	add	sp, #12
2000a556:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a55a:	4668      	mov	r0, sp
2000a55c:	f7ff fe00 	bl	2000a160 <__lo0bits>
2000a560:	2301      	movs	r3, #1
2000a562:	461c      	mov	r4, r3
2000a564:	f8c8 3010 	str.w	r3, [r8, #16]
2000a568:	9b00      	ldr	r3, [sp, #0]
2000a56a:	f8c8 3014 	str.w	r3, [r8, #20]
2000a56e:	f100 0320 	add.w	r3, r0, #32
2000a572:	f1ba 0f00 	cmp.w	sl, #0
2000a576:	d1e3      	bne.n	2000a540 <__d2b+0x64>
2000a578:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000a57c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000a580:	3b02      	subs	r3, #2
2000a582:	603b      	str	r3, [r7, #0]
2000a584:	6910      	ldr	r0, [r2, #16]
2000a586:	f7ff fdcb 	bl	2000a120 <__hi0bits>
2000a58a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000a58e:	6030      	str	r0, [r6, #0]
2000a590:	e7df      	b.n	2000a552 <__d2b+0x76>
2000a592:	9a00      	ldr	r2, [sp, #0]
2000a594:	f1c0 0120 	rsb	r1, r0, #32
2000a598:	fa12 f101 	lsls.w	r1, r2, r1
2000a59c:	40c2      	lsrs	r2, r0
2000a59e:	9801      	ldr	r0, [sp, #4]
2000a5a0:	4301      	orrs	r1, r0
2000a5a2:	f8c8 1014 	str.w	r1, [r8, #20]
2000a5a6:	9200      	str	r2, [sp, #0]
2000a5a8:	e7bf      	b.n	2000a52a <__d2b+0x4e>
2000a5aa:	bf00      	nop

2000a5ac <__mdiff>:
2000a5ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a5b0:	6913      	ldr	r3, [r2, #16]
2000a5b2:	690f      	ldr	r7, [r1, #16]
2000a5b4:	460c      	mov	r4, r1
2000a5b6:	4615      	mov	r5, r2
2000a5b8:	1aff      	subs	r7, r7, r3
2000a5ba:	2f00      	cmp	r7, #0
2000a5bc:	d04f      	beq.n	2000a65e <__mdiff+0xb2>
2000a5be:	db6a      	blt.n	2000a696 <__mdiff+0xea>
2000a5c0:	2700      	movs	r7, #0
2000a5c2:	f101 0614 	add.w	r6, r1, #20
2000a5c6:	6861      	ldr	r1, [r4, #4]
2000a5c8:	f7ff ff52 	bl	2000a470 <_Balloc>
2000a5cc:	f8d5 8010 	ldr.w	r8, [r5, #16]
2000a5d0:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000a5d4:	f105 0114 	add.w	r1, r5, #20
2000a5d8:	2200      	movs	r2, #0
2000a5da:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000a5de:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000a5e2:	f105 0814 	add.w	r8, r5, #20
2000a5e6:	3414      	adds	r4, #20
2000a5e8:	f100 0314 	add.w	r3, r0, #20
2000a5ec:	60c7      	str	r7, [r0, #12]
2000a5ee:	f851 7b04 	ldr.w	r7, [r1], #4
2000a5f2:	f856 5b04 	ldr.w	r5, [r6], #4
2000a5f6:	46bb      	mov	fp, r7
2000a5f8:	fa1f fa87 	uxth.w	sl, r7
2000a5fc:	0c3f      	lsrs	r7, r7, #16
2000a5fe:	fa1f f985 	uxth.w	r9, r5
2000a602:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000a606:	ebca 0a09 	rsb	sl, sl, r9
2000a60a:	4452      	add	r2, sl
2000a60c:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a610:	b292      	uxth	r2, r2
2000a612:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a616:	f843 2b04 	str.w	r2, [r3], #4
2000a61a:	143a      	asrs	r2, r7, #16
2000a61c:	4588      	cmp	r8, r1
2000a61e:	d8e6      	bhi.n	2000a5ee <__mdiff+0x42>
2000a620:	42a6      	cmp	r6, r4
2000a622:	d20e      	bcs.n	2000a642 <__mdiff+0x96>
2000a624:	f856 1b04 	ldr.w	r1, [r6], #4
2000a628:	b28d      	uxth	r5, r1
2000a62a:	0c09      	lsrs	r1, r1, #16
2000a62c:	1952      	adds	r2, r2, r5
2000a62e:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a632:	b292      	uxth	r2, r2
2000a634:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a638:	f843 2b04 	str.w	r2, [r3], #4
2000a63c:	140a      	asrs	r2, r1, #16
2000a63e:	42b4      	cmp	r4, r6
2000a640:	d8f0      	bhi.n	2000a624 <__mdiff+0x78>
2000a642:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a646:	b932      	cbnz	r2, 2000a656 <__mdiff+0xaa>
2000a648:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a64c:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a650:	3b04      	subs	r3, #4
2000a652:	2a00      	cmp	r2, #0
2000a654:	d0f8      	beq.n	2000a648 <__mdiff+0x9c>
2000a656:	f8c0 c010 	str.w	ip, [r0, #16]
2000a65a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a65e:	3304      	adds	r3, #4
2000a660:	f101 0614 	add.w	r6, r1, #20
2000a664:	009b      	lsls	r3, r3, #2
2000a666:	18d2      	adds	r2, r2, r3
2000a668:	18cb      	adds	r3, r1, r3
2000a66a:	3304      	adds	r3, #4
2000a66c:	3204      	adds	r2, #4
2000a66e:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a672:	3b04      	subs	r3, #4
2000a674:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a678:	3a04      	subs	r2, #4
2000a67a:	458c      	cmp	ip, r1
2000a67c:	d10a      	bne.n	2000a694 <__mdiff+0xe8>
2000a67e:	429e      	cmp	r6, r3
2000a680:	d3f5      	bcc.n	2000a66e <__mdiff+0xc2>
2000a682:	2100      	movs	r1, #0
2000a684:	f7ff fef4 	bl	2000a470 <_Balloc>
2000a688:	2301      	movs	r3, #1
2000a68a:	6103      	str	r3, [r0, #16]
2000a68c:	2300      	movs	r3, #0
2000a68e:	6143      	str	r3, [r0, #20]
2000a690:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a694:	d297      	bcs.n	2000a5c6 <__mdiff+0x1a>
2000a696:	4623      	mov	r3, r4
2000a698:	462c      	mov	r4, r5
2000a69a:	2701      	movs	r7, #1
2000a69c:	461d      	mov	r5, r3
2000a69e:	f104 0614 	add.w	r6, r4, #20
2000a6a2:	e790      	b.n	2000a5c6 <__mdiff+0x1a>

2000a6a4 <__lshift>:
2000a6a4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a6a8:	690d      	ldr	r5, [r1, #16]
2000a6aa:	688b      	ldr	r3, [r1, #8]
2000a6ac:	1156      	asrs	r6, r2, #5
2000a6ae:	3501      	adds	r5, #1
2000a6b0:	460c      	mov	r4, r1
2000a6b2:	19ad      	adds	r5, r5, r6
2000a6b4:	4690      	mov	r8, r2
2000a6b6:	429d      	cmp	r5, r3
2000a6b8:	4682      	mov	sl, r0
2000a6ba:	6849      	ldr	r1, [r1, #4]
2000a6bc:	dd03      	ble.n	2000a6c6 <__lshift+0x22>
2000a6be:	005b      	lsls	r3, r3, #1
2000a6c0:	3101      	adds	r1, #1
2000a6c2:	429d      	cmp	r5, r3
2000a6c4:	dcfb      	bgt.n	2000a6be <__lshift+0x1a>
2000a6c6:	4650      	mov	r0, sl
2000a6c8:	f7ff fed2 	bl	2000a470 <_Balloc>
2000a6cc:	2e00      	cmp	r6, #0
2000a6ce:	4607      	mov	r7, r0
2000a6d0:	f100 0214 	add.w	r2, r0, #20
2000a6d4:	dd0a      	ble.n	2000a6ec <__lshift+0x48>
2000a6d6:	2300      	movs	r3, #0
2000a6d8:	4619      	mov	r1, r3
2000a6da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a6de:	3301      	adds	r3, #1
2000a6e0:	42b3      	cmp	r3, r6
2000a6e2:	d1fa      	bne.n	2000a6da <__lshift+0x36>
2000a6e4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a6e8:	f103 0214 	add.w	r2, r3, #20
2000a6ec:	6920      	ldr	r0, [r4, #16]
2000a6ee:	f104 0314 	add.w	r3, r4, #20
2000a6f2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a6f6:	3014      	adds	r0, #20
2000a6f8:	f018 081f 	ands.w	r8, r8, #31
2000a6fc:	d01b      	beq.n	2000a736 <__lshift+0x92>
2000a6fe:	f1c8 0e20 	rsb	lr, r8, #32
2000a702:	2100      	movs	r1, #0
2000a704:	681e      	ldr	r6, [r3, #0]
2000a706:	fa06 fc08 	lsl.w	ip, r6, r8
2000a70a:	ea41 010c 	orr.w	r1, r1, ip
2000a70e:	f842 1b04 	str.w	r1, [r2], #4
2000a712:	f853 1b04 	ldr.w	r1, [r3], #4
2000a716:	4298      	cmp	r0, r3
2000a718:	fa21 f10e 	lsr.w	r1, r1, lr
2000a71c:	d8f2      	bhi.n	2000a704 <__lshift+0x60>
2000a71e:	6011      	str	r1, [r2, #0]
2000a720:	b101      	cbz	r1, 2000a724 <__lshift+0x80>
2000a722:	3501      	adds	r5, #1
2000a724:	4650      	mov	r0, sl
2000a726:	3d01      	subs	r5, #1
2000a728:	4621      	mov	r1, r4
2000a72a:	613d      	str	r5, [r7, #16]
2000a72c:	f7ff fe84 	bl	2000a438 <_Bfree>
2000a730:	4638      	mov	r0, r7
2000a732:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a736:	f853 1008 	ldr.w	r1, [r3, r8]
2000a73a:	f842 1008 	str.w	r1, [r2, r8]
2000a73e:	f108 0804 	add.w	r8, r8, #4
2000a742:	eb08 0103 	add.w	r1, r8, r3
2000a746:	4288      	cmp	r0, r1
2000a748:	d9ec      	bls.n	2000a724 <__lshift+0x80>
2000a74a:	f853 1008 	ldr.w	r1, [r3, r8]
2000a74e:	f842 1008 	str.w	r1, [r2, r8]
2000a752:	f108 0804 	add.w	r8, r8, #4
2000a756:	eb08 0103 	add.w	r1, r8, r3
2000a75a:	4288      	cmp	r0, r1
2000a75c:	d8eb      	bhi.n	2000a736 <__lshift+0x92>
2000a75e:	e7e1      	b.n	2000a724 <__lshift+0x80>

2000a760 <__multiply>:
2000a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a764:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a768:	6917      	ldr	r7, [r2, #16]
2000a76a:	460d      	mov	r5, r1
2000a76c:	4616      	mov	r6, r2
2000a76e:	b087      	sub	sp, #28
2000a770:	45b8      	cmp	r8, r7
2000a772:	bfb5      	itete	lt
2000a774:	4615      	movlt	r5, r2
2000a776:	463b      	movge	r3, r7
2000a778:	460b      	movlt	r3, r1
2000a77a:	4647      	movge	r7, r8
2000a77c:	bfb4      	ite	lt
2000a77e:	461e      	movlt	r6, r3
2000a780:	4698      	movge	r8, r3
2000a782:	68ab      	ldr	r3, [r5, #8]
2000a784:	eb08 0407 	add.w	r4, r8, r7
2000a788:	6869      	ldr	r1, [r5, #4]
2000a78a:	429c      	cmp	r4, r3
2000a78c:	bfc8      	it	gt
2000a78e:	3101      	addgt	r1, #1
2000a790:	f7ff fe6e 	bl	2000a470 <_Balloc>
2000a794:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a798:	f100 0b14 	add.w	fp, r0, #20
2000a79c:	3314      	adds	r3, #20
2000a79e:	9003      	str	r0, [sp, #12]
2000a7a0:	459b      	cmp	fp, r3
2000a7a2:	9304      	str	r3, [sp, #16]
2000a7a4:	d206      	bcs.n	2000a7b4 <__multiply+0x54>
2000a7a6:	9904      	ldr	r1, [sp, #16]
2000a7a8:	465b      	mov	r3, fp
2000a7aa:	2200      	movs	r2, #0
2000a7ac:	f843 2b04 	str.w	r2, [r3], #4
2000a7b0:	4299      	cmp	r1, r3
2000a7b2:	d8fb      	bhi.n	2000a7ac <__multiply+0x4c>
2000a7b4:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a7b8:	f106 0914 	add.w	r9, r6, #20
2000a7bc:	f108 0814 	add.w	r8, r8, #20
2000a7c0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a7c4:	3514      	adds	r5, #20
2000a7c6:	45c1      	cmp	r9, r8
2000a7c8:	f8cd 8004 	str.w	r8, [sp, #4]
2000a7cc:	f10c 0c14 	add.w	ip, ip, #20
2000a7d0:	9502      	str	r5, [sp, #8]
2000a7d2:	d24b      	bcs.n	2000a86c <__multiply+0x10c>
2000a7d4:	f04f 0a00 	mov.w	sl, #0
2000a7d8:	9405      	str	r4, [sp, #20]
2000a7da:	f859 400a 	ldr.w	r4, [r9, sl]
2000a7de:	eb0a 080b 	add.w	r8, sl, fp
2000a7e2:	b2a0      	uxth	r0, r4
2000a7e4:	b1d8      	cbz	r0, 2000a81e <__multiply+0xbe>
2000a7e6:	9a02      	ldr	r2, [sp, #8]
2000a7e8:	4643      	mov	r3, r8
2000a7ea:	2400      	movs	r4, #0
2000a7ec:	f852 5b04 	ldr.w	r5, [r2], #4
2000a7f0:	6819      	ldr	r1, [r3, #0]
2000a7f2:	b2af      	uxth	r7, r5
2000a7f4:	0c2d      	lsrs	r5, r5, #16
2000a7f6:	b28e      	uxth	r6, r1
2000a7f8:	0c09      	lsrs	r1, r1, #16
2000a7fa:	fb00 6607 	mla	r6, r0, r7, r6
2000a7fe:	fb00 1105 	mla	r1, r0, r5, r1
2000a802:	1936      	adds	r6, r6, r4
2000a804:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000a808:	b2b6      	uxth	r6, r6
2000a80a:	0c0c      	lsrs	r4, r1, #16
2000a80c:	4594      	cmp	ip, r2
2000a80e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000a812:	f843 6b04 	str.w	r6, [r3], #4
2000a816:	d8e9      	bhi.n	2000a7ec <__multiply+0x8c>
2000a818:	601c      	str	r4, [r3, #0]
2000a81a:	f859 400a 	ldr.w	r4, [r9, sl]
2000a81e:	0c24      	lsrs	r4, r4, #16
2000a820:	d01c      	beq.n	2000a85c <__multiply+0xfc>
2000a822:	f85b 200a 	ldr.w	r2, [fp, sl]
2000a826:	4641      	mov	r1, r8
2000a828:	9b02      	ldr	r3, [sp, #8]
2000a82a:	2500      	movs	r5, #0
2000a82c:	4610      	mov	r0, r2
2000a82e:	881e      	ldrh	r6, [r3, #0]
2000a830:	b297      	uxth	r7, r2
2000a832:	fb06 5504 	mla	r5, r6, r4, r5
2000a836:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000a83a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000a83e:	600f      	str	r7, [r1, #0]
2000a840:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000a844:	f853 2b04 	ldr.w	r2, [r3], #4
2000a848:	b286      	uxth	r6, r0
2000a84a:	0c12      	lsrs	r2, r2, #16
2000a84c:	fb02 6204 	mla	r2, r2, r4, r6
2000a850:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000a854:	0c15      	lsrs	r5, r2, #16
2000a856:	459c      	cmp	ip, r3
2000a858:	d8e9      	bhi.n	2000a82e <__multiply+0xce>
2000a85a:	600a      	str	r2, [r1, #0]
2000a85c:	f10a 0a04 	add.w	sl, sl, #4
2000a860:	9a01      	ldr	r2, [sp, #4]
2000a862:	eb0a 0309 	add.w	r3, sl, r9
2000a866:	429a      	cmp	r2, r3
2000a868:	d8b7      	bhi.n	2000a7da <__multiply+0x7a>
2000a86a:	9c05      	ldr	r4, [sp, #20]
2000a86c:	2c00      	cmp	r4, #0
2000a86e:	dd0b      	ble.n	2000a888 <__multiply+0x128>
2000a870:	9a04      	ldr	r2, [sp, #16]
2000a872:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000a876:	b93b      	cbnz	r3, 2000a888 <__multiply+0x128>
2000a878:	4613      	mov	r3, r2
2000a87a:	e003      	b.n	2000a884 <__multiply+0x124>
2000a87c:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a880:	3b04      	subs	r3, #4
2000a882:	b90a      	cbnz	r2, 2000a888 <__multiply+0x128>
2000a884:	3c01      	subs	r4, #1
2000a886:	d1f9      	bne.n	2000a87c <__multiply+0x11c>
2000a888:	9b03      	ldr	r3, [sp, #12]
2000a88a:	4618      	mov	r0, r3
2000a88c:	611c      	str	r4, [r3, #16]
2000a88e:	b007      	add	sp, #28
2000a890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000a894 <__i2b>:
2000a894:	b510      	push	{r4, lr}
2000a896:	460c      	mov	r4, r1
2000a898:	2101      	movs	r1, #1
2000a89a:	f7ff fde9 	bl	2000a470 <_Balloc>
2000a89e:	2201      	movs	r2, #1
2000a8a0:	6144      	str	r4, [r0, #20]
2000a8a2:	6102      	str	r2, [r0, #16]
2000a8a4:	bd10      	pop	{r4, pc}
2000a8a6:	bf00      	nop

2000a8a8 <__multadd>:
2000a8a8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a8ac:	460d      	mov	r5, r1
2000a8ae:	2100      	movs	r1, #0
2000a8b0:	4606      	mov	r6, r0
2000a8b2:	692c      	ldr	r4, [r5, #16]
2000a8b4:	b083      	sub	sp, #12
2000a8b6:	f105 0814 	add.w	r8, r5, #20
2000a8ba:	4608      	mov	r0, r1
2000a8bc:	f858 7001 	ldr.w	r7, [r8, r1]
2000a8c0:	3001      	adds	r0, #1
2000a8c2:	fa1f fa87 	uxth.w	sl, r7
2000a8c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000a8ca:	fb0a 3302 	mla	r3, sl, r2, r3
2000a8ce:	fb0c fc02 	mul.w	ip, ip, r2
2000a8d2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000a8d6:	b29b      	uxth	r3, r3
2000a8d8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000a8dc:	f848 3001 	str.w	r3, [r8, r1]
2000a8e0:	3104      	adds	r1, #4
2000a8e2:	4284      	cmp	r4, r0
2000a8e4:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000a8e8:	dce8      	bgt.n	2000a8bc <__multadd+0x14>
2000a8ea:	b13b      	cbz	r3, 2000a8fc <__multadd+0x54>
2000a8ec:	68aa      	ldr	r2, [r5, #8]
2000a8ee:	4294      	cmp	r4, r2
2000a8f0:	da08      	bge.n	2000a904 <__multadd+0x5c>
2000a8f2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000a8f6:	3401      	adds	r4, #1
2000a8f8:	612c      	str	r4, [r5, #16]
2000a8fa:	6153      	str	r3, [r2, #20]
2000a8fc:	4628      	mov	r0, r5
2000a8fe:	b003      	add	sp, #12
2000a900:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a904:	6869      	ldr	r1, [r5, #4]
2000a906:	4630      	mov	r0, r6
2000a908:	9301      	str	r3, [sp, #4]
2000a90a:	3101      	adds	r1, #1
2000a90c:	f7ff fdb0 	bl	2000a470 <_Balloc>
2000a910:	692a      	ldr	r2, [r5, #16]
2000a912:	f105 010c 	add.w	r1, r5, #12
2000a916:	3202      	adds	r2, #2
2000a918:	0092      	lsls	r2, r2, #2
2000a91a:	4607      	mov	r7, r0
2000a91c:	300c      	adds	r0, #12
2000a91e:	f7fa fbcf 	bl	200050c0 <memcpy>
2000a922:	4629      	mov	r1, r5
2000a924:	4630      	mov	r0, r6
2000a926:	463d      	mov	r5, r7
2000a928:	f7ff fd86 	bl	2000a438 <_Bfree>
2000a92c:	9b01      	ldr	r3, [sp, #4]
2000a92e:	e7e0      	b.n	2000a8f2 <__multadd+0x4a>

2000a930 <__pow5mult>:
2000a930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a934:	4615      	mov	r5, r2
2000a936:	f012 0203 	ands.w	r2, r2, #3
2000a93a:	4604      	mov	r4, r0
2000a93c:	4688      	mov	r8, r1
2000a93e:	d12c      	bne.n	2000a99a <__pow5mult+0x6a>
2000a940:	10ad      	asrs	r5, r5, #2
2000a942:	d01e      	beq.n	2000a982 <__pow5mult+0x52>
2000a944:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000a946:	2e00      	cmp	r6, #0
2000a948:	d034      	beq.n	2000a9b4 <__pow5mult+0x84>
2000a94a:	68b7      	ldr	r7, [r6, #8]
2000a94c:	2f00      	cmp	r7, #0
2000a94e:	d03b      	beq.n	2000a9c8 <__pow5mult+0x98>
2000a950:	f015 0f01 	tst.w	r5, #1
2000a954:	d108      	bne.n	2000a968 <__pow5mult+0x38>
2000a956:	106d      	asrs	r5, r5, #1
2000a958:	d013      	beq.n	2000a982 <__pow5mult+0x52>
2000a95a:	683e      	ldr	r6, [r7, #0]
2000a95c:	b1a6      	cbz	r6, 2000a988 <__pow5mult+0x58>
2000a95e:	4630      	mov	r0, r6
2000a960:	4607      	mov	r7, r0
2000a962:	f015 0f01 	tst.w	r5, #1
2000a966:	d0f6      	beq.n	2000a956 <__pow5mult+0x26>
2000a968:	4641      	mov	r1, r8
2000a96a:	463a      	mov	r2, r7
2000a96c:	4620      	mov	r0, r4
2000a96e:	f7ff fef7 	bl	2000a760 <__multiply>
2000a972:	4641      	mov	r1, r8
2000a974:	4606      	mov	r6, r0
2000a976:	4620      	mov	r0, r4
2000a978:	f7ff fd5e 	bl	2000a438 <_Bfree>
2000a97c:	106d      	asrs	r5, r5, #1
2000a97e:	46b0      	mov	r8, r6
2000a980:	d1eb      	bne.n	2000a95a <__pow5mult+0x2a>
2000a982:	4640      	mov	r0, r8
2000a984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a988:	4639      	mov	r1, r7
2000a98a:	463a      	mov	r2, r7
2000a98c:	4620      	mov	r0, r4
2000a98e:	f7ff fee7 	bl	2000a760 <__multiply>
2000a992:	6038      	str	r0, [r7, #0]
2000a994:	4607      	mov	r7, r0
2000a996:	6006      	str	r6, [r0, #0]
2000a998:	e7e3      	b.n	2000a962 <__pow5mult+0x32>
2000a99a:	f24c 6cf0 	movw	ip, #50928	; 0xc6f0
2000a99e:	2300      	movs	r3, #0
2000a9a0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000a9a4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000a9a8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000a9ac:	f7ff ff7c 	bl	2000a8a8 <__multadd>
2000a9b0:	4680      	mov	r8, r0
2000a9b2:	e7c5      	b.n	2000a940 <__pow5mult+0x10>
2000a9b4:	2010      	movs	r0, #16
2000a9b6:	f7fa f8a9 	bl	20004b0c <malloc>
2000a9ba:	2300      	movs	r3, #0
2000a9bc:	4606      	mov	r6, r0
2000a9be:	6260      	str	r0, [r4, #36]	; 0x24
2000a9c0:	60c3      	str	r3, [r0, #12]
2000a9c2:	6043      	str	r3, [r0, #4]
2000a9c4:	6083      	str	r3, [r0, #8]
2000a9c6:	6003      	str	r3, [r0, #0]
2000a9c8:	4620      	mov	r0, r4
2000a9ca:	f240 2171 	movw	r1, #625	; 0x271
2000a9ce:	f7ff ff61 	bl	2000a894 <__i2b>
2000a9d2:	2300      	movs	r3, #0
2000a9d4:	60b0      	str	r0, [r6, #8]
2000a9d6:	4607      	mov	r7, r0
2000a9d8:	6003      	str	r3, [r0, #0]
2000a9da:	e7b9      	b.n	2000a950 <__pow5mult+0x20>

2000a9dc <__s2b>:
2000a9dc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a9e0:	461e      	mov	r6, r3
2000a9e2:	f648 6339 	movw	r3, #36409	; 0x8e39
2000a9e6:	f106 0c08 	add.w	ip, r6, #8
2000a9ea:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000a9ee:	4688      	mov	r8, r1
2000a9f0:	4605      	mov	r5, r0
2000a9f2:	4617      	mov	r7, r2
2000a9f4:	fb83 130c 	smull	r1, r3, r3, ip
2000a9f8:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000a9fc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000aa00:	f1bc 0f01 	cmp.w	ip, #1
2000aa04:	dd35      	ble.n	2000aa72 <__s2b+0x96>
2000aa06:	2100      	movs	r1, #0
2000aa08:	2201      	movs	r2, #1
2000aa0a:	0052      	lsls	r2, r2, #1
2000aa0c:	3101      	adds	r1, #1
2000aa0e:	4594      	cmp	ip, r2
2000aa10:	dcfb      	bgt.n	2000aa0a <__s2b+0x2e>
2000aa12:	4628      	mov	r0, r5
2000aa14:	f7ff fd2c 	bl	2000a470 <_Balloc>
2000aa18:	9b08      	ldr	r3, [sp, #32]
2000aa1a:	6143      	str	r3, [r0, #20]
2000aa1c:	2301      	movs	r3, #1
2000aa1e:	2f09      	cmp	r7, #9
2000aa20:	6103      	str	r3, [r0, #16]
2000aa22:	dd22      	ble.n	2000aa6a <__s2b+0x8e>
2000aa24:	f108 0a09 	add.w	sl, r8, #9
2000aa28:	2409      	movs	r4, #9
2000aa2a:	f818 3004 	ldrb.w	r3, [r8, r4]
2000aa2e:	4601      	mov	r1, r0
2000aa30:	220a      	movs	r2, #10
2000aa32:	3401      	adds	r4, #1
2000aa34:	3b30      	subs	r3, #48	; 0x30
2000aa36:	4628      	mov	r0, r5
2000aa38:	f7ff ff36 	bl	2000a8a8 <__multadd>
2000aa3c:	42a7      	cmp	r7, r4
2000aa3e:	dcf4      	bgt.n	2000aa2a <__s2b+0x4e>
2000aa40:	eb0a 0807 	add.w	r8, sl, r7
2000aa44:	f1a8 0808 	sub.w	r8, r8, #8
2000aa48:	42be      	cmp	r6, r7
2000aa4a:	dd0c      	ble.n	2000aa66 <__s2b+0x8a>
2000aa4c:	2400      	movs	r4, #0
2000aa4e:	f818 3004 	ldrb.w	r3, [r8, r4]
2000aa52:	4601      	mov	r1, r0
2000aa54:	3401      	adds	r4, #1
2000aa56:	220a      	movs	r2, #10
2000aa58:	3b30      	subs	r3, #48	; 0x30
2000aa5a:	4628      	mov	r0, r5
2000aa5c:	f7ff ff24 	bl	2000a8a8 <__multadd>
2000aa60:	19e3      	adds	r3, r4, r7
2000aa62:	429e      	cmp	r6, r3
2000aa64:	dcf3      	bgt.n	2000aa4e <__s2b+0x72>
2000aa66:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000aa6a:	f108 080a 	add.w	r8, r8, #10
2000aa6e:	2709      	movs	r7, #9
2000aa70:	e7ea      	b.n	2000aa48 <__s2b+0x6c>
2000aa72:	2100      	movs	r1, #0
2000aa74:	e7cd      	b.n	2000aa12 <__s2b+0x36>
2000aa76:	bf00      	nop

2000aa78 <putc>:
2000aa78:	b570      	push	{r4, r5, r6, lr}
2000aa7a:	f64c 0570 	movw	r5, #51312	; 0xc870
2000aa7e:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000aa82:	4606      	mov	r6, r0
2000aa84:	460c      	mov	r4, r1
2000aa86:	6828      	ldr	r0, [r5, #0]
2000aa88:	b110      	cbz	r0, 2000aa90 <putc+0x18>
2000aa8a:	6983      	ldr	r3, [r0, #24]
2000aa8c:	2b00      	cmp	r3, #0
2000aa8e:	d02c      	beq.n	2000aaea <putc+0x72>
2000aa90:	f24c 6348 	movw	r3, #50760	; 0xc648
2000aa94:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aa98:	429c      	cmp	r4, r3
2000aa9a:	d02e      	beq.n	2000aafa <putc+0x82>
2000aa9c:	f24c 6368 	movw	r3, #50792	; 0xc668
2000aaa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aaa4:	429c      	cmp	r4, r3
2000aaa6:	d032      	beq.n	2000ab0e <putc+0x96>
2000aaa8:	f24c 6388 	movw	r3, #50824	; 0xc688
2000aaac:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aab0:	429c      	cmp	r4, r3
2000aab2:	bf04      	itt	eq
2000aab4:	682b      	ldreq	r3, [r5, #0]
2000aab6:	68dc      	ldreq	r4, [r3, #12]
2000aab8:	68a3      	ldr	r3, [r4, #8]
2000aaba:	3b01      	subs	r3, #1
2000aabc:	60a3      	str	r3, [r4, #8]
2000aabe:	2b00      	cmp	r3, #0
2000aac0:	db06      	blt.n	2000aad0 <putc+0x58>
2000aac2:	6823      	ldr	r3, [r4, #0]
2000aac4:	701e      	strb	r6, [r3, #0]
2000aac6:	6823      	ldr	r3, [r4, #0]
2000aac8:	f813 0b01 	ldrb.w	r0, [r3], #1
2000aacc:	6023      	str	r3, [r4, #0]
2000aace:	bd70      	pop	{r4, r5, r6, pc}
2000aad0:	69a2      	ldr	r2, [r4, #24]
2000aad2:	4293      	cmp	r3, r2
2000aad4:	db14      	blt.n	2000ab00 <putc+0x88>
2000aad6:	6823      	ldr	r3, [r4, #0]
2000aad8:	701e      	strb	r6, [r3, #0]
2000aada:	6823      	ldr	r3, [r4, #0]
2000aadc:	7819      	ldrb	r1, [r3, #0]
2000aade:	290a      	cmp	r1, #10
2000aae0:	d018      	beq.n	2000ab14 <putc+0x9c>
2000aae2:	3301      	adds	r3, #1
2000aae4:	4608      	mov	r0, r1
2000aae6:	6023      	str	r3, [r4, #0]
2000aae8:	bd70      	pop	{r4, r5, r6, pc}
2000aaea:	f7fe fe8d 	bl	20009808 <__sinit>
2000aaee:	f24c 6348 	movw	r3, #50760	; 0xc648
2000aaf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aaf6:	429c      	cmp	r4, r3
2000aaf8:	d1d0      	bne.n	2000aa9c <putc+0x24>
2000aafa:	682b      	ldr	r3, [r5, #0]
2000aafc:	685c      	ldr	r4, [r3, #4]
2000aafe:	e7db      	b.n	2000aab8 <putc+0x40>
2000ab00:	6828      	ldr	r0, [r5, #0]
2000ab02:	4631      	mov	r1, r6
2000ab04:	4622      	mov	r2, r4
2000ab06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000ab0a:	f000 bb81 	b.w	2000b210 <__swbuf_r>
2000ab0e:	682b      	ldr	r3, [r5, #0]
2000ab10:	689c      	ldr	r4, [r3, #8]
2000ab12:	e7d1      	b.n	2000aab8 <putc+0x40>
2000ab14:	6828      	ldr	r0, [r5, #0]
2000ab16:	4622      	mov	r2, r4
2000ab18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000ab1c:	f000 bb78 	b.w	2000b210 <__swbuf_r>

2000ab20 <_putc_r>:
2000ab20:	b570      	push	{r4, r5, r6, lr}
2000ab22:	460d      	mov	r5, r1
2000ab24:	4614      	mov	r4, r2
2000ab26:	4606      	mov	r6, r0
2000ab28:	b110      	cbz	r0, 2000ab30 <_putc_r+0x10>
2000ab2a:	6983      	ldr	r3, [r0, #24]
2000ab2c:	2b00      	cmp	r3, #0
2000ab2e:	d02f      	beq.n	2000ab90 <_putc_r+0x70>
2000ab30:	f24c 6348 	movw	r3, #50760	; 0xc648
2000ab34:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ab38:	429c      	cmp	r4, r3
2000ab3a:	bf08      	it	eq
2000ab3c:	6874      	ldreq	r4, [r6, #4]
2000ab3e:	d00e      	beq.n	2000ab5e <_putc_r+0x3e>
2000ab40:	f24c 6368 	movw	r3, #50792	; 0xc668
2000ab44:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ab48:	429c      	cmp	r4, r3
2000ab4a:	bf08      	it	eq
2000ab4c:	68b4      	ldreq	r4, [r6, #8]
2000ab4e:	d006      	beq.n	2000ab5e <_putc_r+0x3e>
2000ab50:	f24c 6388 	movw	r3, #50824	; 0xc688
2000ab54:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ab58:	429c      	cmp	r4, r3
2000ab5a:	bf08      	it	eq
2000ab5c:	68f4      	ldreq	r4, [r6, #12]
2000ab5e:	68a3      	ldr	r3, [r4, #8]
2000ab60:	3b01      	subs	r3, #1
2000ab62:	60a3      	str	r3, [r4, #8]
2000ab64:	2b00      	cmp	r3, #0
2000ab66:	db06      	blt.n	2000ab76 <_putc_r+0x56>
2000ab68:	6823      	ldr	r3, [r4, #0]
2000ab6a:	701d      	strb	r5, [r3, #0]
2000ab6c:	6823      	ldr	r3, [r4, #0]
2000ab6e:	f813 0b01 	ldrb.w	r0, [r3], #1
2000ab72:	6023      	str	r3, [r4, #0]
2000ab74:	bd70      	pop	{r4, r5, r6, pc}
2000ab76:	69a2      	ldr	r2, [r4, #24]
2000ab78:	4293      	cmp	r3, r2
2000ab7a:	db0c      	blt.n	2000ab96 <_putc_r+0x76>
2000ab7c:	6823      	ldr	r3, [r4, #0]
2000ab7e:	701d      	strb	r5, [r3, #0]
2000ab80:	6823      	ldr	r3, [r4, #0]
2000ab82:	7819      	ldrb	r1, [r3, #0]
2000ab84:	290a      	cmp	r1, #10
2000ab86:	d00d      	beq.n	2000aba4 <_putc_r+0x84>
2000ab88:	3301      	adds	r3, #1
2000ab8a:	4608      	mov	r0, r1
2000ab8c:	6023      	str	r3, [r4, #0]
2000ab8e:	bd70      	pop	{r4, r5, r6, pc}
2000ab90:	f7fe fe3a 	bl	20009808 <__sinit>
2000ab94:	e7cc      	b.n	2000ab30 <_putc_r+0x10>
2000ab96:	4630      	mov	r0, r6
2000ab98:	4629      	mov	r1, r5
2000ab9a:	4622      	mov	r2, r4
2000ab9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000aba0:	f000 bb36 	b.w	2000b210 <__swbuf_r>
2000aba4:	4630      	mov	r0, r6
2000aba6:	4622      	mov	r2, r4
2000aba8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000abac:	f000 bb30 	b.w	2000b210 <__swbuf_r>

2000abb0 <_realloc_r>:
2000abb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000abb4:	4691      	mov	r9, r2
2000abb6:	b083      	sub	sp, #12
2000abb8:	4607      	mov	r7, r0
2000abba:	460e      	mov	r6, r1
2000abbc:	2900      	cmp	r1, #0
2000abbe:	f000 813a 	beq.w	2000ae36 <_realloc_r+0x286>
2000abc2:	f1a1 0808 	sub.w	r8, r1, #8
2000abc6:	f109 040b 	add.w	r4, r9, #11
2000abca:	f7fa fbab 	bl	20005324 <__malloc_lock>
2000abce:	2c16      	cmp	r4, #22
2000abd0:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000abd4:	460b      	mov	r3, r1
2000abd6:	f200 80a0 	bhi.w	2000ad1a <_realloc_r+0x16a>
2000abda:	2210      	movs	r2, #16
2000abdc:	2500      	movs	r5, #0
2000abde:	4614      	mov	r4, r2
2000abe0:	454c      	cmp	r4, r9
2000abe2:	bf38      	it	cc
2000abe4:	f045 0501 	orrcc.w	r5, r5, #1
2000abe8:	2d00      	cmp	r5, #0
2000abea:	f040 812a 	bne.w	2000ae42 <_realloc_r+0x292>
2000abee:	f021 0a03 	bic.w	sl, r1, #3
2000abf2:	4592      	cmp	sl, r2
2000abf4:	bfa2      	ittt	ge
2000abf6:	4640      	movge	r0, r8
2000abf8:	4655      	movge	r5, sl
2000abfa:	f108 0808 	addge.w	r8, r8, #8
2000abfe:	da75      	bge.n	2000acec <_realloc_r+0x13c>
2000ac00:	f64c 1364 	movw	r3, #51556	; 0xc964
2000ac04:	eb08 000a 	add.w	r0, r8, sl
2000ac08:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ac0c:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000ac10:	4586      	cmp	lr, r0
2000ac12:	f000 811a 	beq.w	2000ae4a <_realloc_r+0x29a>
2000ac16:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000ac1a:	f02c 0b01 	bic.w	fp, ip, #1
2000ac1e:	4483      	add	fp, r0
2000ac20:	f8db b004 	ldr.w	fp, [fp, #4]
2000ac24:	f01b 0f01 	tst.w	fp, #1
2000ac28:	d07c      	beq.n	2000ad24 <_realloc_r+0x174>
2000ac2a:	46ac      	mov	ip, r5
2000ac2c:	4628      	mov	r0, r5
2000ac2e:	f011 0f01 	tst.w	r1, #1
2000ac32:	f040 809b 	bne.w	2000ad6c <_realloc_r+0x1bc>
2000ac36:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000ac3a:	ebc1 0b08 	rsb	fp, r1, r8
2000ac3e:	f8db 5004 	ldr.w	r5, [fp, #4]
2000ac42:	f025 0503 	bic.w	r5, r5, #3
2000ac46:	2800      	cmp	r0, #0
2000ac48:	f000 80dd 	beq.w	2000ae06 <_realloc_r+0x256>
2000ac4c:	4570      	cmp	r0, lr
2000ac4e:	f000 811f 	beq.w	2000ae90 <_realloc_r+0x2e0>
2000ac52:	eb05 030a 	add.w	r3, r5, sl
2000ac56:	eb0c 0503 	add.w	r5, ip, r3
2000ac5a:	4295      	cmp	r5, r2
2000ac5c:	bfb8      	it	lt
2000ac5e:	461d      	movlt	r5, r3
2000ac60:	f2c0 80d2 	blt.w	2000ae08 <_realloc_r+0x258>
2000ac64:	6881      	ldr	r1, [r0, #8]
2000ac66:	465b      	mov	r3, fp
2000ac68:	68c0      	ldr	r0, [r0, #12]
2000ac6a:	f1aa 0204 	sub.w	r2, sl, #4
2000ac6e:	2a24      	cmp	r2, #36	; 0x24
2000ac70:	6081      	str	r1, [r0, #8]
2000ac72:	60c8      	str	r0, [r1, #12]
2000ac74:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000ac78:	f8db 000c 	ldr.w	r0, [fp, #12]
2000ac7c:	6081      	str	r1, [r0, #8]
2000ac7e:	60c8      	str	r0, [r1, #12]
2000ac80:	f200 80d0 	bhi.w	2000ae24 <_realloc_r+0x274>
2000ac84:	2a13      	cmp	r2, #19
2000ac86:	469c      	mov	ip, r3
2000ac88:	d921      	bls.n	2000acce <_realloc_r+0x11e>
2000ac8a:	4631      	mov	r1, r6
2000ac8c:	f10b 0c10 	add.w	ip, fp, #16
2000ac90:	f851 0b04 	ldr.w	r0, [r1], #4
2000ac94:	f8cb 0008 	str.w	r0, [fp, #8]
2000ac98:	6870      	ldr	r0, [r6, #4]
2000ac9a:	1d0e      	adds	r6, r1, #4
2000ac9c:	2a1b      	cmp	r2, #27
2000ac9e:	f8cb 000c 	str.w	r0, [fp, #12]
2000aca2:	d914      	bls.n	2000acce <_realloc_r+0x11e>
2000aca4:	6848      	ldr	r0, [r1, #4]
2000aca6:	1d31      	adds	r1, r6, #4
2000aca8:	f10b 0c18 	add.w	ip, fp, #24
2000acac:	f8cb 0010 	str.w	r0, [fp, #16]
2000acb0:	6870      	ldr	r0, [r6, #4]
2000acb2:	1d0e      	adds	r6, r1, #4
2000acb4:	2a24      	cmp	r2, #36	; 0x24
2000acb6:	f8cb 0014 	str.w	r0, [fp, #20]
2000acba:	d108      	bne.n	2000acce <_realloc_r+0x11e>
2000acbc:	684a      	ldr	r2, [r1, #4]
2000acbe:	f10b 0c20 	add.w	ip, fp, #32
2000acc2:	f8cb 2018 	str.w	r2, [fp, #24]
2000acc6:	6872      	ldr	r2, [r6, #4]
2000acc8:	3608      	adds	r6, #8
2000acca:	f8cb 201c 	str.w	r2, [fp, #28]
2000acce:	4631      	mov	r1, r6
2000acd0:	4698      	mov	r8, r3
2000acd2:	4662      	mov	r2, ip
2000acd4:	4658      	mov	r0, fp
2000acd6:	f851 3b04 	ldr.w	r3, [r1], #4
2000acda:	f842 3b04 	str.w	r3, [r2], #4
2000acde:	6873      	ldr	r3, [r6, #4]
2000ace0:	f8cc 3004 	str.w	r3, [ip, #4]
2000ace4:	684b      	ldr	r3, [r1, #4]
2000ace6:	6053      	str	r3, [r2, #4]
2000ace8:	f8db 3004 	ldr.w	r3, [fp, #4]
2000acec:	ebc4 0c05 	rsb	ip, r4, r5
2000acf0:	f1bc 0f0f 	cmp.w	ip, #15
2000acf4:	d826      	bhi.n	2000ad44 <_realloc_r+0x194>
2000acf6:	1942      	adds	r2, r0, r5
2000acf8:	f003 0301 	and.w	r3, r3, #1
2000acfc:	ea43 0505 	orr.w	r5, r3, r5
2000ad00:	6045      	str	r5, [r0, #4]
2000ad02:	6853      	ldr	r3, [r2, #4]
2000ad04:	f043 0301 	orr.w	r3, r3, #1
2000ad08:	6053      	str	r3, [r2, #4]
2000ad0a:	4638      	mov	r0, r7
2000ad0c:	4645      	mov	r5, r8
2000ad0e:	f7fa fb0b 	bl	20005328 <__malloc_unlock>
2000ad12:	4628      	mov	r0, r5
2000ad14:	b003      	add	sp, #12
2000ad16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000ad1a:	f024 0407 	bic.w	r4, r4, #7
2000ad1e:	4622      	mov	r2, r4
2000ad20:	0fe5      	lsrs	r5, r4, #31
2000ad22:	e75d      	b.n	2000abe0 <_realloc_r+0x30>
2000ad24:	f02c 0c03 	bic.w	ip, ip, #3
2000ad28:	eb0c 050a 	add.w	r5, ip, sl
2000ad2c:	4295      	cmp	r5, r2
2000ad2e:	f6ff af7e 	blt.w	2000ac2e <_realloc_r+0x7e>
2000ad32:	6882      	ldr	r2, [r0, #8]
2000ad34:	460b      	mov	r3, r1
2000ad36:	68c1      	ldr	r1, [r0, #12]
2000ad38:	4640      	mov	r0, r8
2000ad3a:	f108 0808 	add.w	r8, r8, #8
2000ad3e:	608a      	str	r2, [r1, #8]
2000ad40:	60d1      	str	r1, [r2, #12]
2000ad42:	e7d3      	b.n	2000acec <_realloc_r+0x13c>
2000ad44:	1901      	adds	r1, r0, r4
2000ad46:	f003 0301 	and.w	r3, r3, #1
2000ad4a:	eb01 020c 	add.w	r2, r1, ip
2000ad4e:	ea43 0404 	orr.w	r4, r3, r4
2000ad52:	f04c 0301 	orr.w	r3, ip, #1
2000ad56:	6044      	str	r4, [r0, #4]
2000ad58:	604b      	str	r3, [r1, #4]
2000ad5a:	4638      	mov	r0, r7
2000ad5c:	6853      	ldr	r3, [r2, #4]
2000ad5e:	3108      	adds	r1, #8
2000ad60:	f043 0301 	orr.w	r3, r3, #1
2000ad64:	6053      	str	r3, [r2, #4]
2000ad66:	f7fe fdd3 	bl	20009910 <_free_r>
2000ad6a:	e7ce      	b.n	2000ad0a <_realloc_r+0x15a>
2000ad6c:	4649      	mov	r1, r9
2000ad6e:	4638      	mov	r0, r7
2000ad70:	f7f9 fed4 	bl	20004b1c <_malloc_r>
2000ad74:	4605      	mov	r5, r0
2000ad76:	2800      	cmp	r0, #0
2000ad78:	d041      	beq.n	2000adfe <_realloc_r+0x24e>
2000ad7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000ad7e:	f1a0 0208 	sub.w	r2, r0, #8
2000ad82:	f023 0101 	bic.w	r1, r3, #1
2000ad86:	4441      	add	r1, r8
2000ad88:	428a      	cmp	r2, r1
2000ad8a:	f000 80d7 	beq.w	2000af3c <_realloc_r+0x38c>
2000ad8e:	f1aa 0204 	sub.w	r2, sl, #4
2000ad92:	4631      	mov	r1, r6
2000ad94:	2a24      	cmp	r2, #36	; 0x24
2000ad96:	d878      	bhi.n	2000ae8a <_realloc_r+0x2da>
2000ad98:	2a13      	cmp	r2, #19
2000ad9a:	4603      	mov	r3, r0
2000ad9c:	d921      	bls.n	2000ade2 <_realloc_r+0x232>
2000ad9e:	4634      	mov	r4, r6
2000ada0:	f854 3b04 	ldr.w	r3, [r4], #4
2000ada4:	1d21      	adds	r1, r4, #4
2000ada6:	f840 3b04 	str.w	r3, [r0], #4
2000adaa:	1d03      	adds	r3, r0, #4
2000adac:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000adb0:	2a1b      	cmp	r2, #27
2000adb2:	f8c5 c004 	str.w	ip, [r5, #4]
2000adb6:	d914      	bls.n	2000ade2 <_realloc_r+0x232>
2000adb8:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000adbc:	1d1c      	adds	r4, r3, #4
2000adbe:	f101 0c04 	add.w	ip, r1, #4
2000adc2:	f8c0 e004 	str.w	lr, [r0, #4]
2000adc6:	6848      	ldr	r0, [r1, #4]
2000adc8:	f10c 0104 	add.w	r1, ip, #4
2000adcc:	6058      	str	r0, [r3, #4]
2000adce:	1d23      	adds	r3, r4, #4
2000add0:	2a24      	cmp	r2, #36	; 0x24
2000add2:	d106      	bne.n	2000ade2 <_realloc_r+0x232>
2000add4:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000add8:	6062      	str	r2, [r4, #4]
2000adda:	684a      	ldr	r2, [r1, #4]
2000addc:	3108      	adds	r1, #8
2000adde:	605a      	str	r2, [r3, #4]
2000ade0:	3308      	adds	r3, #8
2000ade2:	4608      	mov	r0, r1
2000ade4:	461a      	mov	r2, r3
2000ade6:	f850 4b04 	ldr.w	r4, [r0], #4
2000adea:	f842 4b04 	str.w	r4, [r2], #4
2000adee:	6849      	ldr	r1, [r1, #4]
2000adf0:	6059      	str	r1, [r3, #4]
2000adf2:	6843      	ldr	r3, [r0, #4]
2000adf4:	6053      	str	r3, [r2, #4]
2000adf6:	4631      	mov	r1, r6
2000adf8:	4638      	mov	r0, r7
2000adfa:	f7fe fd89 	bl	20009910 <_free_r>
2000adfe:	4638      	mov	r0, r7
2000ae00:	f7fa fa92 	bl	20005328 <__malloc_unlock>
2000ae04:	e785      	b.n	2000ad12 <_realloc_r+0x162>
2000ae06:	4455      	add	r5, sl
2000ae08:	4295      	cmp	r5, r2
2000ae0a:	dbaf      	blt.n	2000ad6c <_realloc_r+0x1bc>
2000ae0c:	465b      	mov	r3, fp
2000ae0e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000ae12:	f1aa 0204 	sub.w	r2, sl, #4
2000ae16:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000ae1a:	2a24      	cmp	r2, #36	; 0x24
2000ae1c:	6081      	str	r1, [r0, #8]
2000ae1e:	60c8      	str	r0, [r1, #12]
2000ae20:	f67f af30 	bls.w	2000ac84 <_realloc_r+0xd4>
2000ae24:	4618      	mov	r0, r3
2000ae26:	4631      	mov	r1, r6
2000ae28:	4698      	mov	r8, r3
2000ae2a:	f7ff f91d 	bl	2000a068 <memmove>
2000ae2e:	4658      	mov	r0, fp
2000ae30:	f8db 3004 	ldr.w	r3, [fp, #4]
2000ae34:	e75a      	b.n	2000acec <_realloc_r+0x13c>
2000ae36:	4611      	mov	r1, r2
2000ae38:	b003      	add	sp, #12
2000ae3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000ae3e:	f7f9 be6d 	b.w	20004b1c <_malloc_r>
2000ae42:	230c      	movs	r3, #12
2000ae44:	2500      	movs	r5, #0
2000ae46:	603b      	str	r3, [r7, #0]
2000ae48:	e763      	b.n	2000ad12 <_realloc_r+0x162>
2000ae4a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000ae4e:	f104 0b10 	add.w	fp, r4, #16
2000ae52:	f025 0c03 	bic.w	ip, r5, #3
2000ae56:	eb0c 000a 	add.w	r0, ip, sl
2000ae5a:	4558      	cmp	r0, fp
2000ae5c:	bfb8      	it	lt
2000ae5e:	4670      	movlt	r0, lr
2000ae60:	f6ff aee5 	blt.w	2000ac2e <_realloc_r+0x7e>
2000ae64:	eb08 0204 	add.w	r2, r8, r4
2000ae68:	1b01      	subs	r1, r0, r4
2000ae6a:	f041 0101 	orr.w	r1, r1, #1
2000ae6e:	609a      	str	r2, [r3, #8]
2000ae70:	6051      	str	r1, [r2, #4]
2000ae72:	4638      	mov	r0, r7
2000ae74:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000ae78:	4635      	mov	r5, r6
2000ae7a:	f001 0301 	and.w	r3, r1, #1
2000ae7e:	431c      	orrs	r4, r3
2000ae80:	f8c8 4004 	str.w	r4, [r8, #4]
2000ae84:	f7fa fa50 	bl	20005328 <__malloc_unlock>
2000ae88:	e743      	b.n	2000ad12 <_realloc_r+0x162>
2000ae8a:	f7ff f8ed 	bl	2000a068 <memmove>
2000ae8e:	e7b2      	b.n	2000adf6 <_realloc_r+0x246>
2000ae90:	4455      	add	r5, sl
2000ae92:	f104 0110 	add.w	r1, r4, #16
2000ae96:	44ac      	add	ip, r5
2000ae98:	458c      	cmp	ip, r1
2000ae9a:	dbb5      	blt.n	2000ae08 <_realloc_r+0x258>
2000ae9c:	465d      	mov	r5, fp
2000ae9e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000aea2:	f1aa 0204 	sub.w	r2, sl, #4
2000aea6:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000aeaa:	2a24      	cmp	r2, #36	; 0x24
2000aeac:	6081      	str	r1, [r0, #8]
2000aeae:	60c8      	str	r0, [r1, #12]
2000aeb0:	d84c      	bhi.n	2000af4c <_realloc_r+0x39c>
2000aeb2:	2a13      	cmp	r2, #19
2000aeb4:	4628      	mov	r0, r5
2000aeb6:	d924      	bls.n	2000af02 <_realloc_r+0x352>
2000aeb8:	4631      	mov	r1, r6
2000aeba:	f10b 0010 	add.w	r0, fp, #16
2000aebe:	f851 eb04 	ldr.w	lr, [r1], #4
2000aec2:	f8cb e008 	str.w	lr, [fp, #8]
2000aec6:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000aeca:	1d0e      	adds	r6, r1, #4
2000aecc:	2a1b      	cmp	r2, #27
2000aece:	f8cb e00c 	str.w	lr, [fp, #12]
2000aed2:	d916      	bls.n	2000af02 <_realloc_r+0x352>
2000aed4:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000aed8:	1d31      	adds	r1, r6, #4
2000aeda:	f10b 0018 	add.w	r0, fp, #24
2000aede:	f8cb e010 	str.w	lr, [fp, #16]
2000aee2:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000aee6:	1d0e      	adds	r6, r1, #4
2000aee8:	2a24      	cmp	r2, #36	; 0x24
2000aeea:	f8cb e014 	str.w	lr, [fp, #20]
2000aeee:	d108      	bne.n	2000af02 <_realloc_r+0x352>
2000aef0:	684a      	ldr	r2, [r1, #4]
2000aef2:	f10b 0020 	add.w	r0, fp, #32
2000aef6:	f8cb 2018 	str.w	r2, [fp, #24]
2000aefa:	6872      	ldr	r2, [r6, #4]
2000aefc:	3608      	adds	r6, #8
2000aefe:	f8cb 201c 	str.w	r2, [fp, #28]
2000af02:	4631      	mov	r1, r6
2000af04:	4602      	mov	r2, r0
2000af06:	f851 eb04 	ldr.w	lr, [r1], #4
2000af0a:	f842 eb04 	str.w	lr, [r2], #4
2000af0e:	6876      	ldr	r6, [r6, #4]
2000af10:	6046      	str	r6, [r0, #4]
2000af12:	6849      	ldr	r1, [r1, #4]
2000af14:	6051      	str	r1, [r2, #4]
2000af16:	eb0b 0204 	add.w	r2, fp, r4
2000af1a:	ebc4 010c 	rsb	r1, r4, ip
2000af1e:	f041 0101 	orr.w	r1, r1, #1
2000af22:	609a      	str	r2, [r3, #8]
2000af24:	6051      	str	r1, [r2, #4]
2000af26:	4638      	mov	r0, r7
2000af28:	f8db 1004 	ldr.w	r1, [fp, #4]
2000af2c:	f001 0301 	and.w	r3, r1, #1
2000af30:	431c      	orrs	r4, r3
2000af32:	f8cb 4004 	str.w	r4, [fp, #4]
2000af36:	f7fa f9f7 	bl	20005328 <__malloc_unlock>
2000af3a:	e6ea      	b.n	2000ad12 <_realloc_r+0x162>
2000af3c:	6855      	ldr	r5, [r2, #4]
2000af3e:	4640      	mov	r0, r8
2000af40:	f108 0808 	add.w	r8, r8, #8
2000af44:	f025 0503 	bic.w	r5, r5, #3
2000af48:	4455      	add	r5, sl
2000af4a:	e6cf      	b.n	2000acec <_realloc_r+0x13c>
2000af4c:	4631      	mov	r1, r6
2000af4e:	4628      	mov	r0, r5
2000af50:	9300      	str	r3, [sp, #0]
2000af52:	f8cd c004 	str.w	ip, [sp, #4]
2000af56:	f7ff f887 	bl	2000a068 <memmove>
2000af5a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000af5e:	9b00      	ldr	r3, [sp, #0]
2000af60:	e7d9      	b.n	2000af16 <_realloc_r+0x366>
2000af62:	bf00      	nop

2000af64 <__isinfd>:
2000af64:	4602      	mov	r2, r0
2000af66:	4240      	negs	r0, r0
2000af68:	ea40 0302 	orr.w	r3, r0, r2
2000af6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000af70:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000af74:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000af78:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000af7c:	4258      	negs	r0, r3
2000af7e:	ea40 0303 	orr.w	r3, r0, r3
2000af82:	17d8      	asrs	r0, r3, #31
2000af84:	3001      	adds	r0, #1
2000af86:	4770      	bx	lr

2000af88 <__isnand>:
2000af88:	4602      	mov	r2, r0
2000af8a:	4240      	negs	r0, r0
2000af8c:	4310      	orrs	r0, r2
2000af8e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000af92:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000af96:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000af9a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000af9e:	0fc0      	lsrs	r0, r0, #31
2000afa0:	4770      	bx	lr
2000afa2:	bf00      	nop

2000afa4 <__sclose>:
2000afa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000afa8:	f000 b9dc 	b.w	2000b364 <_close_r>

2000afac <__sseek>:
2000afac:	b510      	push	{r4, lr}
2000afae:	460c      	mov	r4, r1
2000afb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000afb4:	f000 fa7a 	bl	2000b4ac <_lseek_r>
2000afb8:	89a3      	ldrh	r3, [r4, #12]
2000afba:	f1b0 3fff 	cmp.w	r0, #4294967295
2000afbe:	bf15      	itete	ne
2000afc0:	6560      	strne	r0, [r4, #84]	; 0x54
2000afc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000afc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000afca:	81a3      	strheq	r3, [r4, #12]
2000afcc:	bf18      	it	ne
2000afce:	81a3      	strhne	r3, [r4, #12]
2000afd0:	bd10      	pop	{r4, pc}
2000afd2:	bf00      	nop

2000afd4 <__swrite>:
2000afd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000afd8:	461d      	mov	r5, r3
2000afda:	898b      	ldrh	r3, [r1, #12]
2000afdc:	460c      	mov	r4, r1
2000afde:	4616      	mov	r6, r2
2000afe0:	4607      	mov	r7, r0
2000afe2:	f413 7f80 	tst.w	r3, #256	; 0x100
2000afe6:	d006      	beq.n	2000aff6 <__swrite+0x22>
2000afe8:	2302      	movs	r3, #2
2000afea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000afee:	2200      	movs	r2, #0
2000aff0:	f000 fa5c 	bl	2000b4ac <_lseek_r>
2000aff4:	89a3      	ldrh	r3, [r4, #12]
2000aff6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000affa:	4638      	mov	r0, r7
2000affc:	81a3      	strh	r3, [r4, #12]
2000affe:	4632      	mov	r2, r6
2000b000:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000b004:	462b      	mov	r3, r5
2000b006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000b00a:	f7f7 b8cd 	b.w	200021a8 <_write_r>
2000b00e:	bf00      	nop

2000b010 <__sread>:
2000b010:	b510      	push	{r4, lr}
2000b012:	460c      	mov	r4, r1
2000b014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000b018:	f000 fa5e 	bl	2000b4d8 <_read_r>
2000b01c:	2800      	cmp	r0, #0
2000b01e:	db03      	blt.n	2000b028 <__sread+0x18>
2000b020:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000b022:	181b      	adds	r3, r3, r0
2000b024:	6563      	str	r3, [r4, #84]	; 0x54
2000b026:	bd10      	pop	{r4, pc}
2000b028:	89a3      	ldrh	r3, [r4, #12]
2000b02a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000b02e:	81a3      	strh	r3, [r4, #12]
2000b030:	bd10      	pop	{r4, pc}
2000b032:	bf00      	nop

2000b034 <strcmp>:
2000b034:	ea80 0201 	eor.w	r2, r0, r1
2000b038:	f012 0f03 	tst.w	r2, #3
2000b03c:	d13a      	bne.n	2000b0b4 <strcmp_unaligned>
2000b03e:	f010 0203 	ands.w	r2, r0, #3
2000b042:	f020 0003 	bic.w	r0, r0, #3
2000b046:	f021 0103 	bic.w	r1, r1, #3
2000b04a:	f850 cb04 	ldr.w	ip, [r0], #4
2000b04e:	bf08      	it	eq
2000b050:	f851 3b04 	ldreq.w	r3, [r1], #4
2000b054:	d00d      	beq.n	2000b072 <strcmp+0x3e>
2000b056:	f082 0203 	eor.w	r2, r2, #3
2000b05a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000b05e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000b062:	fa23 f202 	lsr.w	r2, r3, r2
2000b066:	f851 3b04 	ldr.w	r3, [r1], #4
2000b06a:	ea4c 0c02 	orr.w	ip, ip, r2
2000b06e:	ea43 0302 	orr.w	r3, r3, r2
2000b072:	bf00      	nop
2000b074:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000b078:	459c      	cmp	ip, r3
2000b07a:	bf01      	itttt	eq
2000b07c:	ea22 020c 	biceq.w	r2, r2, ip
2000b080:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000b084:	f850 cb04 	ldreq.w	ip, [r0], #4
2000b088:	f851 3b04 	ldreq.w	r3, [r1], #4
2000b08c:	d0f2      	beq.n	2000b074 <strcmp+0x40>
2000b08e:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000b092:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000b096:	2801      	cmp	r0, #1
2000b098:	bf28      	it	cs
2000b09a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000b09e:	bf08      	it	eq
2000b0a0:	0a1b      	lsreq	r3, r3, #8
2000b0a2:	d0f4      	beq.n	2000b08e <strcmp+0x5a>
2000b0a4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000b0a8:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000b0ac:	eba0 0003 	sub.w	r0, r0, r3
2000b0b0:	4770      	bx	lr
2000b0b2:	bf00      	nop

2000b0b4 <strcmp_unaligned>:
2000b0b4:	f010 0f03 	tst.w	r0, #3
2000b0b8:	d00a      	beq.n	2000b0d0 <strcmp_unaligned+0x1c>
2000b0ba:	f810 2b01 	ldrb.w	r2, [r0], #1
2000b0be:	f811 3b01 	ldrb.w	r3, [r1], #1
2000b0c2:	2a01      	cmp	r2, #1
2000b0c4:	bf28      	it	cs
2000b0c6:	429a      	cmpcs	r2, r3
2000b0c8:	d0f4      	beq.n	2000b0b4 <strcmp_unaligned>
2000b0ca:	eba2 0003 	sub.w	r0, r2, r3
2000b0ce:	4770      	bx	lr
2000b0d0:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000b0d4:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000b0d8:	f04f 0201 	mov.w	r2, #1
2000b0dc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000b0e0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000b0e4:	f001 0c03 	and.w	ip, r1, #3
2000b0e8:	f021 0103 	bic.w	r1, r1, #3
2000b0ec:	f850 4b04 	ldr.w	r4, [r0], #4
2000b0f0:	f851 5b04 	ldr.w	r5, [r1], #4
2000b0f4:	f1bc 0f02 	cmp.w	ip, #2
2000b0f8:	d026      	beq.n	2000b148 <strcmp_unaligned+0x94>
2000b0fa:	d84b      	bhi.n	2000b194 <strcmp_unaligned+0xe0>
2000b0fc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000b100:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000b104:	eba4 0302 	sub.w	r3, r4, r2
2000b108:	ea23 0304 	bic.w	r3, r3, r4
2000b10c:	d10d      	bne.n	2000b12a <strcmp_unaligned+0x76>
2000b10e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000b112:	bf08      	it	eq
2000b114:	f851 5b04 	ldreq.w	r5, [r1], #4
2000b118:	d10a      	bne.n	2000b130 <strcmp_unaligned+0x7c>
2000b11a:	ea8c 0c04 	eor.w	ip, ip, r4
2000b11e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000b122:	d10c      	bne.n	2000b13e <strcmp_unaligned+0x8a>
2000b124:	f850 4b04 	ldr.w	r4, [r0], #4
2000b128:	e7e8      	b.n	2000b0fc <strcmp_unaligned+0x48>
2000b12a:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000b12e:	e05c      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b130:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000b134:	d152      	bne.n	2000b1dc <strcmp_unaligned+0x128>
2000b136:	780d      	ldrb	r5, [r1, #0]
2000b138:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000b13c:	e055      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b13e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000b142:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000b146:	e050      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b148:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000b14c:	eba4 0302 	sub.w	r3, r4, r2
2000b150:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000b154:	ea23 0304 	bic.w	r3, r3, r4
2000b158:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000b15c:	d117      	bne.n	2000b18e <strcmp_unaligned+0xda>
2000b15e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000b162:	bf08      	it	eq
2000b164:	f851 5b04 	ldreq.w	r5, [r1], #4
2000b168:	d107      	bne.n	2000b17a <strcmp_unaligned+0xc6>
2000b16a:	ea8c 0c04 	eor.w	ip, ip, r4
2000b16e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000b172:	d108      	bne.n	2000b186 <strcmp_unaligned+0xd2>
2000b174:	f850 4b04 	ldr.w	r4, [r0], #4
2000b178:	e7e6      	b.n	2000b148 <strcmp_unaligned+0x94>
2000b17a:	041b      	lsls	r3, r3, #16
2000b17c:	d12e      	bne.n	2000b1dc <strcmp_unaligned+0x128>
2000b17e:	880d      	ldrh	r5, [r1, #0]
2000b180:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000b184:	e031      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b186:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000b18a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000b18e:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000b192:	e02a      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b194:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000b198:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000b19c:	eba4 0302 	sub.w	r3, r4, r2
2000b1a0:	ea23 0304 	bic.w	r3, r3, r4
2000b1a4:	d10d      	bne.n	2000b1c2 <strcmp_unaligned+0x10e>
2000b1a6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000b1aa:	bf08      	it	eq
2000b1ac:	f851 5b04 	ldreq.w	r5, [r1], #4
2000b1b0:	d10a      	bne.n	2000b1c8 <strcmp_unaligned+0x114>
2000b1b2:	ea8c 0c04 	eor.w	ip, ip, r4
2000b1b6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000b1ba:	d10a      	bne.n	2000b1d2 <strcmp_unaligned+0x11e>
2000b1bc:	f850 4b04 	ldr.w	r4, [r0], #4
2000b1c0:	e7e8      	b.n	2000b194 <strcmp_unaligned+0xe0>
2000b1c2:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000b1c6:	e010      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b1c8:	f014 0fff 	tst.w	r4, #255	; 0xff
2000b1cc:	d006      	beq.n	2000b1dc <strcmp_unaligned+0x128>
2000b1ce:	f851 5b04 	ldr.w	r5, [r1], #4
2000b1d2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000b1d6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000b1da:	e006      	b.n	2000b1ea <strcmp_unaligned+0x136>
2000b1dc:	f04f 0000 	mov.w	r0, #0
2000b1e0:	f85d 4b04 	ldr.w	r4, [sp], #4
2000b1e4:	f85d 5b04 	ldr.w	r5, [sp], #4
2000b1e8:	4770      	bx	lr
2000b1ea:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000b1ee:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000b1f2:	2801      	cmp	r0, #1
2000b1f4:	bf28      	it	cs
2000b1f6:	4290      	cmpcs	r0, r2
2000b1f8:	bf04      	itt	eq
2000b1fa:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000b1fe:	0a2d      	lsreq	r5, r5, #8
2000b200:	d0f3      	beq.n	2000b1ea <strcmp_unaligned+0x136>
2000b202:	eba2 0000 	sub.w	r0, r2, r0
2000b206:	f85d 4b04 	ldr.w	r4, [sp], #4
2000b20a:	f85d 5b04 	ldr.w	r5, [sp], #4
2000b20e:	4770      	bx	lr

2000b210 <__swbuf_r>:
2000b210:	b570      	push	{r4, r5, r6, lr}
2000b212:	460c      	mov	r4, r1
2000b214:	4615      	mov	r5, r2
2000b216:	4606      	mov	r6, r0
2000b218:	b110      	cbz	r0, 2000b220 <__swbuf_r+0x10>
2000b21a:	6983      	ldr	r3, [r0, #24]
2000b21c:	2b00      	cmp	r3, #0
2000b21e:	d04c      	beq.n	2000b2ba <__swbuf_r+0xaa>
2000b220:	f24c 6348 	movw	r3, #50760	; 0xc648
2000b224:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b228:	429d      	cmp	r5, r3
2000b22a:	bf08      	it	eq
2000b22c:	6875      	ldreq	r5, [r6, #4]
2000b22e:	d00e      	beq.n	2000b24e <__swbuf_r+0x3e>
2000b230:	f24c 6368 	movw	r3, #50792	; 0xc668
2000b234:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b238:	429d      	cmp	r5, r3
2000b23a:	bf08      	it	eq
2000b23c:	68b5      	ldreq	r5, [r6, #8]
2000b23e:	d006      	beq.n	2000b24e <__swbuf_r+0x3e>
2000b240:	f24c 6388 	movw	r3, #50824	; 0xc688
2000b244:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b248:	429d      	cmp	r5, r3
2000b24a:	bf08      	it	eq
2000b24c:	68f5      	ldreq	r5, [r6, #12]
2000b24e:	89aa      	ldrh	r2, [r5, #12]
2000b250:	69a9      	ldr	r1, [r5, #24]
2000b252:	b293      	uxth	r3, r2
2000b254:	f013 0f08 	tst.w	r3, #8
2000b258:	60a9      	str	r1, [r5, #8]
2000b25a:	d025      	beq.n	2000b2a8 <__swbuf_r+0x98>
2000b25c:	6929      	ldr	r1, [r5, #16]
2000b25e:	b319      	cbz	r1, 2000b2a8 <__swbuf_r+0x98>
2000b260:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000b264:	6968      	ldr	r0, [r5, #20]
2000b266:	bf01      	itttt	eq
2000b268:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
2000b26c:	81aa      	strheq	r2, [r5, #12]
2000b26e:	6e6b      	ldreq	r3, [r5, #100]	; 0x64
2000b270:	f423 5300 	biceq.w	r3, r3, #8192	; 0x2000
2000b274:	bf08      	it	eq
2000b276:	666b      	streq	r3, [r5, #100]	; 0x64
2000b278:	682b      	ldr	r3, [r5, #0]
2000b27a:	1a5a      	subs	r2, r3, r1
2000b27c:	4282      	cmp	r2, r0
2000b27e:	da28      	bge.n	2000b2d2 <__swbuf_r+0xc2>
2000b280:	3201      	adds	r2, #1
2000b282:	68a9      	ldr	r1, [r5, #8]
2000b284:	b2e4      	uxtb	r4, r4
2000b286:	3901      	subs	r1, #1
2000b288:	60a9      	str	r1, [r5, #8]
2000b28a:	f803 4b01 	strb.w	r4, [r3], #1
2000b28e:	6969      	ldr	r1, [r5, #20]
2000b290:	602b      	str	r3, [r5, #0]
2000b292:	4291      	cmp	r1, r2
2000b294:	d014      	beq.n	2000b2c0 <__swbuf_r+0xb0>
2000b296:	89ab      	ldrh	r3, [r5, #12]
2000b298:	2c0a      	cmp	r4, #10
2000b29a:	bf14      	ite	ne
2000b29c:	2300      	movne	r3, #0
2000b29e:	f003 0301 	andeq.w	r3, r3, #1
2000b2a2:	b96b      	cbnz	r3, 2000b2c0 <__swbuf_r+0xb0>
2000b2a4:	4620      	mov	r0, r4
2000b2a6:	bd70      	pop	{r4, r5, r6, pc}
2000b2a8:	4630      	mov	r0, r6
2000b2aa:	4629      	mov	r1, r5
2000b2ac:	f7fd f8dc 	bl	20008468 <__swsetup_r>
2000b2b0:	b9c0      	cbnz	r0, 2000b2e4 <__swbuf_r+0xd4>
2000b2b2:	89aa      	ldrh	r2, [r5, #12]
2000b2b4:	6929      	ldr	r1, [r5, #16]
2000b2b6:	b293      	uxth	r3, r2
2000b2b8:	e7d2      	b.n	2000b260 <__swbuf_r+0x50>
2000b2ba:	f7fe faa5 	bl	20009808 <__sinit>
2000b2be:	e7af      	b.n	2000b220 <__swbuf_r+0x10>
2000b2c0:	4630      	mov	r0, r6
2000b2c2:	4629      	mov	r1, r5
2000b2c4:	f7fe f930 	bl	20009528 <_fflush_r>
2000b2c8:	2800      	cmp	r0, #0
2000b2ca:	d0eb      	beq.n	2000b2a4 <__swbuf_r+0x94>
2000b2cc:	f04f 34ff 	mov.w	r4, #4294967295
2000b2d0:	e7e8      	b.n	2000b2a4 <__swbuf_r+0x94>
2000b2d2:	4630      	mov	r0, r6
2000b2d4:	4629      	mov	r1, r5
2000b2d6:	f7fe f927 	bl	20009528 <_fflush_r>
2000b2da:	2800      	cmp	r0, #0
2000b2dc:	d1f6      	bne.n	2000b2cc <__swbuf_r+0xbc>
2000b2de:	682b      	ldr	r3, [r5, #0]
2000b2e0:	2201      	movs	r2, #1
2000b2e2:	e7ce      	b.n	2000b282 <__swbuf_r+0x72>
2000b2e4:	89ab      	ldrh	r3, [r5, #12]
2000b2e6:	2209      	movs	r2, #9
2000b2e8:	f04f 34ff 	mov.w	r4, #4294967295
2000b2ec:	6032      	str	r2, [r6, #0]
2000b2ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000b2f2:	81ab      	strh	r3, [r5, #12]
2000b2f4:	e7d6      	b.n	2000b2a4 <__swbuf_r+0x94>
2000b2f6:	bf00      	nop

2000b2f8 <__swbuf>:
2000b2f8:	f64c 0370 	movw	r3, #51312	; 0xc870
2000b2fc:	460a      	mov	r2, r1
2000b2fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b302:	4601      	mov	r1, r0
2000b304:	6818      	ldr	r0, [r3, #0]
2000b306:	e783      	b.n	2000b210 <__swbuf_r>

2000b308 <_calloc_r>:
2000b308:	b538      	push	{r3, r4, r5, lr}
2000b30a:	fb01 f102 	mul.w	r1, r1, r2
2000b30e:	f7f9 fc05 	bl	20004b1c <_malloc_r>
2000b312:	4604      	mov	r4, r0
2000b314:	b1f8      	cbz	r0, 2000b356 <_calloc_r+0x4e>
2000b316:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000b31a:	f022 0203 	bic.w	r2, r2, #3
2000b31e:	3a04      	subs	r2, #4
2000b320:	2a24      	cmp	r2, #36	; 0x24
2000b322:	d81a      	bhi.n	2000b35a <_calloc_r+0x52>
2000b324:	2a13      	cmp	r2, #19
2000b326:	4603      	mov	r3, r0
2000b328:	d90f      	bls.n	2000b34a <_calloc_r+0x42>
2000b32a:	2100      	movs	r1, #0
2000b32c:	f840 1b04 	str.w	r1, [r0], #4
2000b330:	1d03      	adds	r3, r0, #4
2000b332:	2a1b      	cmp	r2, #27
2000b334:	6061      	str	r1, [r4, #4]
2000b336:	d908      	bls.n	2000b34a <_calloc_r+0x42>
2000b338:	1d1d      	adds	r5, r3, #4
2000b33a:	6041      	str	r1, [r0, #4]
2000b33c:	6059      	str	r1, [r3, #4]
2000b33e:	1d2b      	adds	r3, r5, #4
2000b340:	2a24      	cmp	r2, #36	; 0x24
2000b342:	bf02      	ittt	eq
2000b344:	6069      	streq	r1, [r5, #4]
2000b346:	6059      	streq	r1, [r3, #4]
2000b348:	3308      	addeq	r3, #8
2000b34a:	461a      	mov	r2, r3
2000b34c:	2100      	movs	r1, #0
2000b34e:	f842 1b04 	str.w	r1, [r2], #4
2000b352:	6059      	str	r1, [r3, #4]
2000b354:	6051      	str	r1, [r2, #4]
2000b356:	4620      	mov	r0, r4
2000b358:	bd38      	pop	{r3, r4, r5, pc}
2000b35a:	2100      	movs	r1, #0
2000b35c:	f7f9 ff78 	bl	20005250 <memset>
2000b360:	4620      	mov	r0, r4
2000b362:	bd38      	pop	{r3, r4, r5, pc}

2000b364 <_close_r>:
2000b364:	b538      	push	{r3, r4, r5, lr}
2000b366:	f64c 74b8 	movw	r4, #53176	; 0xcfb8
2000b36a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b36e:	4605      	mov	r5, r0
2000b370:	4608      	mov	r0, r1
2000b372:	2300      	movs	r3, #0
2000b374:	6023      	str	r3, [r4, #0]
2000b376:	f7f6 fecb 	bl	20002110 <_close>
2000b37a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b37e:	d000      	beq.n	2000b382 <_close_r+0x1e>
2000b380:	bd38      	pop	{r3, r4, r5, pc}
2000b382:	6823      	ldr	r3, [r4, #0]
2000b384:	2b00      	cmp	r3, #0
2000b386:	d0fb      	beq.n	2000b380 <_close_r+0x1c>
2000b388:	602b      	str	r3, [r5, #0]
2000b38a:	bd38      	pop	{r3, r4, r5, pc}

2000b38c <_fclose_r>:
2000b38c:	b570      	push	{r4, r5, r6, lr}
2000b38e:	4605      	mov	r5, r0
2000b390:	460c      	mov	r4, r1
2000b392:	2900      	cmp	r1, #0
2000b394:	d04b      	beq.n	2000b42e <_fclose_r+0xa2>
2000b396:	f7fe f983 	bl	200096a0 <__sfp_lock_acquire>
2000b39a:	b115      	cbz	r5, 2000b3a2 <_fclose_r+0x16>
2000b39c:	69ab      	ldr	r3, [r5, #24]
2000b39e:	2b00      	cmp	r3, #0
2000b3a0:	d048      	beq.n	2000b434 <_fclose_r+0xa8>
2000b3a2:	f24c 6348 	movw	r3, #50760	; 0xc648
2000b3a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b3aa:	429c      	cmp	r4, r3
2000b3ac:	bf08      	it	eq
2000b3ae:	686c      	ldreq	r4, [r5, #4]
2000b3b0:	d00e      	beq.n	2000b3d0 <_fclose_r+0x44>
2000b3b2:	f24c 6368 	movw	r3, #50792	; 0xc668
2000b3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b3ba:	429c      	cmp	r4, r3
2000b3bc:	bf08      	it	eq
2000b3be:	68ac      	ldreq	r4, [r5, #8]
2000b3c0:	d006      	beq.n	2000b3d0 <_fclose_r+0x44>
2000b3c2:	f24c 6388 	movw	r3, #50824	; 0xc688
2000b3c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b3ca:	429c      	cmp	r4, r3
2000b3cc:	bf08      	it	eq
2000b3ce:	68ec      	ldreq	r4, [r5, #12]
2000b3d0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000b3d4:	b33e      	cbz	r6, 2000b426 <_fclose_r+0x9a>
2000b3d6:	4628      	mov	r0, r5
2000b3d8:	4621      	mov	r1, r4
2000b3da:	f7fe f8a5 	bl	20009528 <_fflush_r>
2000b3de:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000b3e0:	4606      	mov	r6, r0
2000b3e2:	b13b      	cbz	r3, 2000b3f4 <_fclose_r+0x68>
2000b3e4:	4628      	mov	r0, r5
2000b3e6:	6a21      	ldr	r1, [r4, #32]
2000b3e8:	4798      	blx	r3
2000b3ea:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000b3ee:	bf28      	it	cs
2000b3f0:	f04f 36ff 	movcs.w	r6, #4294967295
2000b3f4:	89a3      	ldrh	r3, [r4, #12]
2000b3f6:	f013 0f80 	tst.w	r3, #128	; 0x80
2000b3fa:	d11f      	bne.n	2000b43c <_fclose_r+0xb0>
2000b3fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000b3fe:	b141      	cbz	r1, 2000b412 <_fclose_r+0x86>
2000b400:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000b404:	4299      	cmp	r1, r3
2000b406:	d002      	beq.n	2000b40e <_fclose_r+0x82>
2000b408:	4628      	mov	r0, r5
2000b40a:	f7fe fa81 	bl	20009910 <_free_r>
2000b40e:	2300      	movs	r3, #0
2000b410:	6363      	str	r3, [r4, #52]	; 0x34
2000b412:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000b414:	b121      	cbz	r1, 2000b420 <_fclose_r+0x94>
2000b416:	4628      	mov	r0, r5
2000b418:	f7fe fa7a 	bl	20009910 <_free_r>
2000b41c:	2300      	movs	r3, #0
2000b41e:	64a3      	str	r3, [r4, #72]	; 0x48
2000b420:	f04f 0300 	mov.w	r3, #0
2000b424:	81a3      	strh	r3, [r4, #12]
2000b426:	f7fe f93d 	bl	200096a4 <__sfp_lock_release>
2000b42a:	4630      	mov	r0, r6
2000b42c:	bd70      	pop	{r4, r5, r6, pc}
2000b42e:	460e      	mov	r6, r1
2000b430:	4630      	mov	r0, r6
2000b432:	bd70      	pop	{r4, r5, r6, pc}
2000b434:	4628      	mov	r0, r5
2000b436:	f7fe f9e7 	bl	20009808 <__sinit>
2000b43a:	e7b2      	b.n	2000b3a2 <_fclose_r+0x16>
2000b43c:	4628      	mov	r0, r5
2000b43e:	6921      	ldr	r1, [r4, #16]
2000b440:	f7fe fa66 	bl	20009910 <_free_r>
2000b444:	e7da      	b.n	2000b3fc <_fclose_r+0x70>
2000b446:	bf00      	nop

2000b448 <fclose>:
2000b448:	f64c 0370 	movw	r3, #51312	; 0xc870
2000b44c:	4601      	mov	r1, r0
2000b44e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b452:	6818      	ldr	r0, [r3, #0]
2000b454:	e79a      	b.n	2000b38c <_fclose_r>
2000b456:	bf00      	nop

2000b458 <_fstat_r>:
2000b458:	b538      	push	{r3, r4, r5, lr}
2000b45a:	f64c 74b8 	movw	r4, #53176	; 0xcfb8
2000b45e:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b462:	4605      	mov	r5, r0
2000b464:	4608      	mov	r0, r1
2000b466:	4611      	mov	r1, r2
2000b468:	2300      	movs	r3, #0
2000b46a:	6023      	str	r3, [r4, #0]
2000b46c:	f7f6 fe62 	bl	20002134 <_fstat>
2000b470:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b474:	d000      	beq.n	2000b478 <_fstat_r+0x20>
2000b476:	bd38      	pop	{r3, r4, r5, pc}
2000b478:	6823      	ldr	r3, [r4, #0]
2000b47a:	2b00      	cmp	r3, #0
2000b47c:	d0fb      	beq.n	2000b476 <_fstat_r+0x1e>
2000b47e:	602b      	str	r3, [r5, #0]
2000b480:	bd38      	pop	{r3, r4, r5, pc}
2000b482:	bf00      	nop

2000b484 <_isatty_r>:
2000b484:	b538      	push	{r3, r4, r5, lr}
2000b486:	f64c 74b8 	movw	r4, #53176	; 0xcfb8
2000b48a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b48e:	4605      	mov	r5, r0
2000b490:	4608      	mov	r0, r1
2000b492:	2300      	movs	r3, #0
2000b494:	6023      	str	r3, [r4, #0]
2000b496:	f7f6 fe5f 	bl	20002158 <_isatty>
2000b49a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b49e:	d000      	beq.n	2000b4a2 <_isatty_r+0x1e>
2000b4a0:	bd38      	pop	{r3, r4, r5, pc}
2000b4a2:	6823      	ldr	r3, [r4, #0]
2000b4a4:	2b00      	cmp	r3, #0
2000b4a6:	d0fb      	beq.n	2000b4a0 <_isatty_r+0x1c>
2000b4a8:	602b      	str	r3, [r5, #0]
2000b4aa:	bd38      	pop	{r3, r4, r5, pc}

2000b4ac <_lseek_r>:
2000b4ac:	b538      	push	{r3, r4, r5, lr}
2000b4ae:	f64c 74b8 	movw	r4, #53176	; 0xcfb8
2000b4b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b4b6:	4605      	mov	r5, r0
2000b4b8:	4608      	mov	r0, r1
2000b4ba:	4611      	mov	r1, r2
2000b4bc:	461a      	mov	r2, r3
2000b4be:	2300      	movs	r3, #0
2000b4c0:	6023      	str	r3, [r4, #0]
2000b4c2:	f7f6 fe55 	bl	20002170 <_lseek>
2000b4c6:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b4ca:	d000      	beq.n	2000b4ce <_lseek_r+0x22>
2000b4cc:	bd38      	pop	{r3, r4, r5, pc}
2000b4ce:	6823      	ldr	r3, [r4, #0]
2000b4d0:	2b00      	cmp	r3, #0
2000b4d2:	d0fb      	beq.n	2000b4cc <_lseek_r+0x20>
2000b4d4:	602b      	str	r3, [r5, #0]
2000b4d6:	bd38      	pop	{r3, r4, r5, pc}

2000b4d8 <_read_r>:
2000b4d8:	b538      	push	{r3, r4, r5, lr}
2000b4da:	f64c 74b8 	movw	r4, #53176	; 0xcfb8
2000b4de:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b4e2:	4605      	mov	r5, r0
2000b4e4:	4608      	mov	r0, r1
2000b4e6:	4611      	mov	r1, r2
2000b4e8:	461a      	mov	r2, r3
2000b4ea:	2300      	movs	r3, #0
2000b4ec:	6023      	str	r3, [r4, #0]
2000b4ee:	f7f6 fe4d 	bl	2000218c <_read>
2000b4f2:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b4f6:	d000      	beq.n	2000b4fa <_read_r+0x22>
2000b4f8:	bd38      	pop	{r3, r4, r5, pc}
2000b4fa:	6823      	ldr	r3, [r4, #0]
2000b4fc:	2b00      	cmp	r3, #0
2000b4fe:	d0fb      	beq.n	2000b4f8 <_read_r+0x20>
2000b500:	602b      	str	r3, [r5, #0]
2000b502:	bd38      	pop	{r3, r4, r5, pc}
2000b504:	0000      	lsls	r0, r0, #0
	...

2000b508 <__aeabi_uidiv>:
2000b508:	1e4a      	subs	r2, r1, #1
2000b50a:	bf08      	it	eq
2000b50c:	4770      	bxeq	lr
2000b50e:	f0c0 8124 	bcc.w	2000b75a <__aeabi_uidiv+0x252>
2000b512:	4288      	cmp	r0, r1
2000b514:	f240 8116 	bls.w	2000b744 <__aeabi_uidiv+0x23c>
2000b518:	4211      	tst	r1, r2
2000b51a:	f000 8117 	beq.w	2000b74c <__aeabi_uidiv+0x244>
2000b51e:	fab0 f380 	clz	r3, r0
2000b522:	fab1 f281 	clz	r2, r1
2000b526:	eba2 0303 	sub.w	r3, r2, r3
2000b52a:	f1c3 031f 	rsb	r3, r3, #31
2000b52e:	a204      	add	r2, pc, #16	; (adr r2, 2000b540 <__aeabi_uidiv+0x38>)
2000b530:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000b534:	f04f 0200 	mov.w	r2, #0
2000b538:	469f      	mov	pc, r3
2000b53a:	bf00      	nop
2000b53c:	f3af 8000 	nop.w
2000b540:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000b544:	bf00      	nop
2000b546:	eb42 0202 	adc.w	r2, r2, r2
2000b54a:	bf28      	it	cs
2000b54c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000b550:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000b554:	bf00      	nop
2000b556:	eb42 0202 	adc.w	r2, r2, r2
2000b55a:	bf28      	it	cs
2000b55c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000b560:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000b564:	bf00      	nop
2000b566:	eb42 0202 	adc.w	r2, r2, r2
2000b56a:	bf28      	it	cs
2000b56c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000b570:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000b574:	bf00      	nop
2000b576:	eb42 0202 	adc.w	r2, r2, r2
2000b57a:	bf28      	it	cs
2000b57c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000b580:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000b584:	bf00      	nop
2000b586:	eb42 0202 	adc.w	r2, r2, r2
2000b58a:	bf28      	it	cs
2000b58c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000b590:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000b594:	bf00      	nop
2000b596:	eb42 0202 	adc.w	r2, r2, r2
2000b59a:	bf28      	it	cs
2000b59c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000b5a0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000b5a4:	bf00      	nop
2000b5a6:	eb42 0202 	adc.w	r2, r2, r2
2000b5aa:	bf28      	it	cs
2000b5ac:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000b5b0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000b5b4:	bf00      	nop
2000b5b6:	eb42 0202 	adc.w	r2, r2, r2
2000b5ba:	bf28      	it	cs
2000b5bc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000b5c0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000b5c4:	bf00      	nop
2000b5c6:	eb42 0202 	adc.w	r2, r2, r2
2000b5ca:	bf28      	it	cs
2000b5cc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000b5d0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000b5d4:	bf00      	nop
2000b5d6:	eb42 0202 	adc.w	r2, r2, r2
2000b5da:	bf28      	it	cs
2000b5dc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000b5e0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000b5e4:	bf00      	nop
2000b5e6:	eb42 0202 	adc.w	r2, r2, r2
2000b5ea:	bf28      	it	cs
2000b5ec:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000b5f0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000b5f4:	bf00      	nop
2000b5f6:	eb42 0202 	adc.w	r2, r2, r2
2000b5fa:	bf28      	it	cs
2000b5fc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000b600:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000b604:	bf00      	nop
2000b606:	eb42 0202 	adc.w	r2, r2, r2
2000b60a:	bf28      	it	cs
2000b60c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000b610:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000b614:	bf00      	nop
2000b616:	eb42 0202 	adc.w	r2, r2, r2
2000b61a:	bf28      	it	cs
2000b61c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000b620:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000b624:	bf00      	nop
2000b626:	eb42 0202 	adc.w	r2, r2, r2
2000b62a:	bf28      	it	cs
2000b62c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000b630:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000b634:	bf00      	nop
2000b636:	eb42 0202 	adc.w	r2, r2, r2
2000b63a:	bf28      	it	cs
2000b63c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000b640:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000b644:	bf00      	nop
2000b646:	eb42 0202 	adc.w	r2, r2, r2
2000b64a:	bf28      	it	cs
2000b64c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000b650:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000b654:	bf00      	nop
2000b656:	eb42 0202 	adc.w	r2, r2, r2
2000b65a:	bf28      	it	cs
2000b65c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000b660:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000b664:	bf00      	nop
2000b666:	eb42 0202 	adc.w	r2, r2, r2
2000b66a:	bf28      	it	cs
2000b66c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000b670:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000b674:	bf00      	nop
2000b676:	eb42 0202 	adc.w	r2, r2, r2
2000b67a:	bf28      	it	cs
2000b67c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000b680:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000b684:	bf00      	nop
2000b686:	eb42 0202 	adc.w	r2, r2, r2
2000b68a:	bf28      	it	cs
2000b68c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000b690:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000b694:	bf00      	nop
2000b696:	eb42 0202 	adc.w	r2, r2, r2
2000b69a:	bf28      	it	cs
2000b69c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000b6a0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000b6a4:	bf00      	nop
2000b6a6:	eb42 0202 	adc.w	r2, r2, r2
2000b6aa:	bf28      	it	cs
2000b6ac:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000b6b0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000b6b4:	bf00      	nop
2000b6b6:	eb42 0202 	adc.w	r2, r2, r2
2000b6ba:	bf28      	it	cs
2000b6bc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000b6c0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000b6c4:	bf00      	nop
2000b6c6:	eb42 0202 	adc.w	r2, r2, r2
2000b6ca:	bf28      	it	cs
2000b6cc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000b6d0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000b6d4:	bf00      	nop
2000b6d6:	eb42 0202 	adc.w	r2, r2, r2
2000b6da:	bf28      	it	cs
2000b6dc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000b6e0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000b6e4:	bf00      	nop
2000b6e6:	eb42 0202 	adc.w	r2, r2, r2
2000b6ea:	bf28      	it	cs
2000b6ec:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000b6f0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000b6f4:	bf00      	nop
2000b6f6:	eb42 0202 	adc.w	r2, r2, r2
2000b6fa:	bf28      	it	cs
2000b6fc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000b700:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000b704:	bf00      	nop
2000b706:	eb42 0202 	adc.w	r2, r2, r2
2000b70a:	bf28      	it	cs
2000b70c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000b710:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000b714:	bf00      	nop
2000b716:	eb42 0202 	adc.w	r2, r2, r2
2000b71a:	bf28      	it	cs
2000b71c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000b720:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000b724:	bf00      	nop
2000b726:	eb42 0202 	adc.w	r2, r2, r2
2000b72a:	bf28      	it	cs
2000b72c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000b730:	ebb0 0f01 	cmp.w	r0, r1
2000b734:	bf00      	nop
2000b736:	eb42 0202 	adc.w	r2, r2, r2
2000b73a:	bf28      	it	cs
2000b73c:	eba0 0001 	subcs.w	r0, r0, r1
2000b740:	4610      	mov	r0, r2
2000b742:	4770      	bx	lr
2000b744:	bf0c      	ite	eq
2000b746:	2001      	moveq	r0, #1
2000b748:	2000      	movne	r0, #0
2000b74a:	4770      	bx	lr
2000b74c:	fab1 f281 	clz	r2, r1
2000b750:	f1c2 021f 	rsb	r2, r2, #31
2000b754:	fa20 f002 	lsr.w	r0, r0, r2
2000b758:	4770      	bx	lr
2000b75a:	b108      	cbz	r0, 2000b760 <__aeabi_uidiv+0x258>
2000b75c:	f04f 30ff 	mov.w	r0, #4294967295
2000b760:	f000 b80e 	b.w	2000b780 <__aeabi_idiv0>

2000b764 <__aeabi_uidivmod>:
2000b764:	2900      	cmp	r1, #0
2000b766:	d0f8      	beq.n	2000b75a <__aeabi_uidiv+0x252>
2000b768:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000b76c:	f7ff fecc 	bl	2000b508 <__aeabi_uidiv>
2000b770:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000b774:	fb02 f300 	mul.w	r3, r2, r0
2000b778:	eba1 0103 	sub.w	r1, r1, r3
2000b77c:	4770      	bx	lr
2000b77e:	bf00      	nop

2000b780 <__aeabi_idiv0>:
2000b780:	4770      	bx	lr
2000b782:	bf00      	nop

2000b784 <__gedf2>:
2000b784:	f04f 3cff 	mov.w	ip, #4294967295
2000b788:	e006      	b.n	2000b798 <__cmpdf2+0x4>
2000b78a:	bf00      	nop

2000b78c <__ledf2>:
2000b78c:	f04f 0c01 	mov.w	ip, #1
2000b790:	e002      	b.n	2000b798 <__cmpdf2+0x4>
2000b792:	bf00      	nop

2000b794 <__cmpdf2>:
2000b794:	f04f 0c01 	mov.w	ip, #1
2000b798:	f84d cd04 	str.w	ip, [sp, #-4]!
2000b79c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b7a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b7a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b7a8:	bf18      	it	ne
2000b7aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000b7ae:	d01b      	beq.n	2000b7e8 <__cmpdf2+0x54>
2000b7b0:	b001      	add	sp, #4
2000b7b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000b7b6:	bf0c      	ite	eq
2000b7b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000b7bc:	ea91 0f03 	teqne	r1, r3
2000b7c0:	bf02      	ittt	eq
2000b7c2:	ea90 0f02 	teqeq	r0, r2
2000b7c6:	2000      	moveq	r0, #0
2000b7c8:	4770      	bxeq	lr
2000b7ca:	f110 0f00 	cmn.w	r0, #0
2000b7ce:	ea91 0f03 	teq	r1, r3
2000b7d2:	bf58      	it	pl
2000b7d4:	4299      	cmppl	r1, r3
2000b7d6:	bf08      	it	eq
2000b7d8:	4290      	cmpeq	r0, r2
2000b7da:	bf2c      	ite	cs
2000b7dc:	17d8      	asrcs	r0, r3, #31
2000b7de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000b7e2:	f040 0001 	orr.w	r0, r0, #1
2000b7e6:	4770      	bx	lr
2000b7e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b7ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b7f0:	d102      	bne.n	2000b7f8 <__cmpdf2+0x64>
2000b7f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000b7f6:	d107      	bne.n	2000b808 <__cmpdf2+0x74>
2000b7f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b7fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b800:	d1d6      	bne.n	2000b7b0 <__cmpdf2+0x1c>
2000b802:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000b806:	d0d3      	beq.n	2000b7b0 <__cmpdf2+0x1c>
2000b808:	f85d 0b04 	ldr.w	r0, [sp], #4
2000b80c:	4770      	bx	lr
2000b80e:	bf00      	nop

2000b810 <__aeabi_cdrcmple>:
2000b810:	4684      	mov	ip, r0
2000b812:	4610      	mov	r0, r2
2000b814:	4662      	mov	r2, ip
2000b816:	468c      	mov	ip, r1
2000b818:	4619      	mov	r1, r3
2000b81a:	4663      	mov	r3, ip
2000b81c:	e000      	b.n	2000b820 <__aeabi_cdcmpeq>
2000b81e:	bf00      	nop

2000b820 <__aeabi_cdcmpeq>:
2000b820:	b501      	push	{r0, lr}
2000b822:	f7ff ffb7 	bl	2000b794 <__cmpdf2>
2000b826:	2800      	cmp	r0, #0
2000b828:	bf48      	it	mi
2000b82a:	f110 0f00 	cmnmi.w	r0, #0
2000b82e:	bd01      	pop	{r0, pc}

2000b830 <__aeabi_dcmpeq>:
2000b830:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b834:	f7ff fff4 	bl	2000b820 <__aeabi_cdcmpeq>
2000b838:	bf0c      	ite	eq
2000b83a:	2001      	moveq	r0, #1
2000b83c:	2000      	movne	r0, #0
2000b83e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b842:	bf00      	nop

2000b844 <__aeabi_dcmplt>:
2000b844:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b848:	f7ff ffea 	bl	2000b820 <__aeabi_cdcmpeq>
2000b84c:	bf34      	ite	cc
2000b84e:	2001      	movcc	r0, #1
2000b850:	2000      	movcs	r0, #0
2000b852:	f85d fb08 	ldr.w	pc, [sp], #8
2000b856:	bf00      	nop

2000b858 <__aeabi_dcmple>:
2000b858:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b85c:	f7ff ffe0 	bl	2000b820 <__aeabi_cdcmpeq>
2000b860:	bf94      	ite	ls
2000b862:	2001      	movls	r0, #1
2000b864:	2000      	movhi	r0, #0
2000b866:	f85d fb08 	ldr.w	pc, [sp], #8
2000b86a:	bf00      	nop

2000b86c <__aeabi_dcmpge>:
2000b86c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b870:	f7ff ffce 	bl	2000b810 <__aeabi_cdrcmple>
2000b874:	bf94      	ite	ls
2000b876:	2001      	movls	r0, #1
2000b878:	2000      	movhi	r0, #0
2000b87a:	f85d fb08 	ldr.w	pc, [sp], #8
2000b87e:	bf00      	nop

2000b880 <__aeabi_dcmpgt>:
2000b880:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b884:	f7ff ffc4 	bl	2000b810 <__aeabi_cdrcmple>
2000b888:	bf34      	ite	cc
2000b88a:	2001      	movcc	r0, #1
2000b88c:	2000      	movcs	r0, #0
2000b88e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b892:	bf00      	nop

2000b894 <__aeabi_d2iz>:
2000b894:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b898:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b89c:	d215      	bcs.n	2000b8ca <__aeabi_d2iz+0x36>
2000b89e:	d511      	bpl.n	2000b8c4 <__aeabi_d2iz+0x30>
2000b8a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b8a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b8a8:	d912      	bls.n	2000b8d0 <__aeabi_d2iz+0x3c>
2000b8aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b8ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b8b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b8b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b8ba:	fa23 f002 	lsr.w	r0, r3, r2
2000b8be:	bf18      	it	ne
2000b8c0:	4240      	negne	r0, r0
2000b8c2:	4770      	bx	lr
2000b8c4:	f04f 0000 	mov.w	r0, #0
2000b8c8:	4770      	bx	lr
2000b8ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b8ce:	d105      	bne.n	2000b8dc <__aeabi_d2iz+0x48>
2000b8d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b8d4:	bf08      	it	eq
2000b8d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b8da:	4770      	bx	lr
2000b8dc:	f04f 0000 	mov.w	r0, #0
2000b8e0:	4770      	bx	lr
2000b8e2:	bf00      	nop

2000b8e4 <__aeabi_uldivmod>:
2000b8e4:	b94b      	cbnz	r3, 2000b8fa <__aeabi_uldivmod+0x16>
2000b8e6:	b942      	cbnz	r2, 2000b8fa <__aeabi_uldivmod+0x16>
2000b8e8:	2900      	cmp	r1, #0
2000b8ea:	bf08      	it	eq
2000b8ec:	2800      	cmpeq	r0, #0
2000b8ee:	d002      	beq.n	2000b8f6 <__aeabi_uldivmod+0x12>
2000b8f0:	f04f 31ff 	mov.w	r1, #4294967295
2000b8f4:	4608      	mov	r0, r1
2000b8f6:	f7ff bf43 	b.w	2000b780 <__aeabi_idiv0>
2000b8fa:	b082      	sub	sp, #8
2000b8fc:	46ec      	mov	ip, sp
2000b8fe:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b902:	f000 f805 	bl	2000b910 <__gnu_uldivmod_helper>
2000b906:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b90a:	b002      	add	sp, #8
2000b90c:	bc0c      	pop	{r2, r3}
2000b90e:	4770      	bx	lr

2000b910 <__gnu_uldivmod_helper>:
2000b910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b912:	4614      	mov	r4, r2
2000b914:	461d      	mov	r5, r3
2000b916:	4606      	mov	r6, r0
2000b918:	460f      	mov	r7, r1
2000b91a:	f000 f9d7 	bl	2000bccc <__udivdi3>
2000b91e:	fb00 f505 	mul.w	r5, r0, r5
2000b922:	fba0 2304 	umull	r2, r3, r0, r4
2000b926:	fb04 5401 	mla	r4, r4, r1, r5
2000b92a:	18e3      	adds	r3, r4, r3
2000b92c:	1ab6      	subs	r6, r6, r2
2000b92e:	eb67 0703 	sbc.w	r7, r7, r3
2000b932:	9b06      	ldr	r3, [sp, #24]
2000b934:	e9c3 6700 	strd	r6, r7, [r3]
2000b938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b93a:	bf00      	nop

2000b93c <__gnu_ldivmod_helper>:
2000b93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b93e:	4614      	mov	r4, r2
2000b940:	461d      	mov	r5, r3
2000b942:	4606      	mov	r6, r0
2000b944:	460f      	mov	r7, r1
2000b946:	f000 f80f 	bl	2000b968 <__divdi3>
2000b94a:	fb00 f505 	mul.w	r5, r0, r5
2000b94e:	fba0 2304 	umull	r2, r3, r0, r4
2000b952:	fb04 5401 	mla	r4, r4, r1, r5
2000b956:	18e3      	adds	r3, r4, r3
2000b958:	1ab6      	subs	r6, r6, r2
2000b95a:	eb67 0703 	sbc.w	r7, r7, r3
2000b95e:	9b06      	ldr	r3, [sp, #24]
2000b960:	e9c3 6700 	strd	r6, r7, [r3]
2000b964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b966:	bf00      	nop

2000b968 <__divdi3>:
2000b968:	2900      	cmp	r1, #0
2000b96a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b96e:	b085      	sub	sp, #20
2000b970:	f2c0 80c8 	blt.w	2000bb04 <__divdi3+0x19c>
2000b974:	2600      	movs	r6, #0
2000b976:	2b00      	cmp	r3, #0
2000b978:	f2c0 80bf 	blt.w	2000bafa <__divdi3+0x192>
2000b97c:	4689      	mov	r9, r1
2000b97e:	4614      	mov	r4, r2
2000b980:	4605      	mov	r5, r0
2000b982:	469b      	mov	fp, r3
2000b984:	2b00      	cmp	r3, #0
2000b986:	d14a      	bne.n	2000ba1e <__divdi3+0xb6>
2000b988:	428a      	cmp	r2, r1
2000b98a:	d957      	bls.n	2000ba3c <__divdi3+0xd4>
2000b98c:	fab2 f382 	clz	r3, r2
2000b990:	b153      	cbz	r3, 2000b9a8 <__divdi3+0x40>
2000b992:	f1c3 0020 	rsb	r0, r3, #32
2000b996:	fa01 f903 	lsl.w	r9, r1, r3
2000b99a:	fa25 f800 	lsr.w	r8, r5, r0
2000b99e:	fa12 f403 	lsls.w	r4, r2, r3
2000b9a2:	409d      	lsls	r5, r3
2000b9a4:	ea48 0909 	orr.w	r9, r8, r9
2000b9a8:	0c27      	lsrs	r7, r4, #16
2000b9aa:	4648      	mov	r0, r9
2000b9ac:	4639      	mov	r1, r7
2000b9ae:	fa1f fb84 	uxth.w	fp, r4
2000b9b2:	f7ff fda9 	bl	2000b508 <__aeabi_uidiv>
2000b9b6:	4639      	mov	r1, r7
2000b9b8:	4682      	mov	sl, r0
2000b9ba:	4648      	mov	r0, r9
2000b9bc:	f7ff fed2 	bl	2000b764 <__aeabi_uidivmod>
2000b9c0:	0c2a      	lsrs	r2, r5, #16
2000b9c2:	fb0b f30a 	mul.w	r3, fp, sl
2000b9c6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b9ca:	454b      	cmp	r3, r9
2000b9cc:	d909      	bls.n	2000b9e2 <__divdi3+0x7a>
2000b9ce:	eb19 0904 	adds.w	r9, r9, r4
2000b9d2:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b9d6:	d204      	bcs.n	2000b9e2 <__divdi3+0x7a>
2000b9d8:	454b      	cmp	r3, r9
2000b9da:	bf84      	itt	hi
2000b9dc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b9e0:	44a1      	addhi	r9, r4
2000b9e2:	ebc3 0909 	rsb	r9, r3, r9
2000b9e6:	4639      	mov	r1, r7
2000b9e8:	4648      	mov	r0, r9
2000b9ea:	b2ad      	uxth	r5, r5
2000b9ec:	f7ff fd8c 	bl	2000b508 <__aeabi_uidiv>
2000b9f0:	4639      	mov	r1, r7
2000b9f2:	4680      	mov	r8, r0
2000b9f4:	4648      	mov	r0, r9
2000b9f6:	f7ff feb5 	bl	2000b764 <__aeabi_uidivmod>
2000b9fa:	fb0b fb08 	mul.w	fp, fp, r8
2000b9fe:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000ba02:	45ab      	cmp	fp, r5
2000ba04:	d907      	bls.n	2000ba16 <__divdi3+0xae>
2000ba06:	192d      	adds	r5, r5, r4
2000ba08:	f108 38ff 	add.w	r8, r8, #4294967295
2000ba0c:	d203      	bcs.n	2000ba16 <__divdi3+0xae>
2000ba0e:	45ab      	cmp	fp, r5
2000ba10:	bf88      	it	hi
2000ba12:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000ba16:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000ba1a:	2700      	movs	r7, #0
2000ba1c:	e003      	b.n	2000ba26 <__divdi3+0xbe>
2000ba1e:	428b      	cmp	r3, r1
2000ba20:	d957      	bls.n	2000bad2 <__divdi3+0x16a>
2000ba22:	2700      	movs	r7, #0
2000ba24:	46b8      	mov	r8, r7
2000ba26:	4642      	mov	r2, r8
2000ba28:	463b      	mov	r3, r7
2000ba2a:	b116      	cbz	r6, 2000ba32 <__divdi3+0xca>
2000ba2c:	4252      	negs	r2, r2
2000ba2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000ba32:	4619      	mov	r1, r3
2000ba34:	4610      	mov	r0, r2
2000ba36:	b005      	add	sp, #20
2000ba38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000ba3c:	b922      	cbnz	r2, 2000ba48 <__divdi3+0xe0>
2000ba3e:	4611      	mov	r1, r2
2000ba40:	2001      	movs	r0, #1
2000ba42:	f7ff fd61 	bl	2000b508 <__aeabi_uidiv>
2000ba46:	4604      	mov	r4, r0
2000ba48:	fab4 f884 	clz	r8, r4
2000ba4c:	f1b8 0f00 	cmp.w	r8, #0
2000ba50:	d15e      	bne.n	2000bb10 <__divdi3+0x1a8>
2000ba52:	ebc4 0809 	rsb	r8, r4, r9
2000ba56:	0c27      	lsrs	r7, r4, #16
2000ba58:	fa1f f984 	uxth.w	r9, r4
2000ba5c:	2101      	movs	r1, #1
2000ba5e:	9102      	str	r1, [sp, #8]
2000ba60:	4639      	mov	r1, r7
2000ba62:	4640      	mov	r0, r8
2000ba64:	f7ff fd50 	bl	2000b508 <__aeabi_uidiv>
2000ba68:	4639      	mov	r1, r7
2000ba6a:	4682      	mov	sl, r0
2000ba6c:	4640      	mov	r0, r8
2000ba6e:	f7ff fe79 	bl	2000b764 <__aeabi_uidivmod>
2000ba72:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000ba76:	fb09 f30a 	mul.w	r3, r9, sl
2000ba7a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000ba7e:	455b      	cmp	r3, fp
2000ba80:	d909      	bls.n	2000ba96 <__divdi3+0x12e>
2000ba82:	eb1b 0b04 	adds.w	fp, fp, r4
2000ba86:	f10a 3aff 	add.w	sl, sl, #4294967295
2000ba8a:	d204      	bcs.n	2000ba96 <__divdi3+0x12e>
2000ba8c:	455b      	cmp	r3, fp
2000ba8e:	bf84      	itt	hi
2000ba90:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000ba94:	44a3      	addhi	fp, r4
2000ba96:	ebc3 0b0b 	rsb	fp, r3, fp
2000ba9a:	4639      	mov	r1, r7
2000ba9c:	4658      	mov	r0, fp
2000ba9e:	b2ad      	uxth	r5, r5
2000baa0:	f7ff fd32 	bl	2000b508 <__aeabi_uidiv>
2000baa4:	4639      	mov	r1, r7
2000baa6:	4680      	mov	r8, r0
2000baa8:	4658      	mov	r0, fp
2000baaa:	f7ff fe5b 	bl	2000b764 <__aeabi_uidivmod>
2000baae:	fb09 f908 	mul.w	r9, r9, r8
2000bab2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000bab6:	45a9      	cmp	r9, r5
2000bab8:	d907      	bls.n	2000baca <__divdi3+0x162>
2000baba:	192d      	adds	r5, r5, r4
2000babc:	f108 38ff 	add.w	r8, r8, #4294967295
2000bac0:	d203      	bcs.n	2000baca <__divdi3+0x162>
2000bac2:	45a9      	cmp	r9, r5
2000bac4:	bf88      	it	hi
2000bac6:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000baca:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000bace:	9f02      	ldr	r7, [sp, #8]
2000bad0:	e7a9      	b.n	2000ba26 <__divdi3+0xbe>
2000bad2:	fab3 f783 	clz	r7, r3
2000bad6:	2f00      	cmp	r7, #0
2000bad8:	d168      	bne.n	2000bbac <__divdi3+0x244>
2000bada:	428b      	cmp	r3, r1
2000badc:	bf2c      	ite	cs
2000bade:	f04f 0900 	movcs.w	r9, #0
2000bae2:	f04f 0901 	movcc.w	r9, #1
2000bae6:	4282      	cmp	r2, r0
2000bae8:	bf8c      	ite	hi
2000baea:	464c      	movhi	r4, r9
2000baec:	f049 0401 	orrls.w	r4, r9, #1
2000baf0:	2c00      	cmp	r4, #0
2000baf2:	d096      	beq.n	2000ba22 <__divdi3+0xba>
2000baf4:	f04f 0801 	mov.w	r8, #1
2000baf8:	e795      	b.n	2000ba26 <__divdi3+0xbe>
2000bafa:	4252      	negs	r2, r2
2000bafc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000bb00:	43f6      	mvns	r6, r6
2000bb02:	e73b      	b.n	2000b97c <__divdi3+0x14>
2000bb04:	4240      	negs	r0, r0
2000bb06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000bb0a:	f04f 36ff 	mov.w	r6, #4294967295
2000bb0e:	e732      	b.n	2000b976 <__divdi3+0xe>
2000bb10:	fa04 f408 	lsl.w	r4, r4, r8
2000bb14:	f1c8 0720 	rsb	r7, r8, #32
2000bb18:	fa35 f307 	lsrs.w	r3, r5, r7
2000bb1c:	fa29 fa07 	lsr.w	sl, r9, r7
2000bb20:	0c27      	lsrs	r7, r4, #16
2000bb22:	fa09 fb08 	lsl.w	fp, r9, r8
2000bb26:	4639      	mov	r1, r7
2000bb28:	4650      	mov	r0, sl
2000bb2a:	ea43 020b 	orr.w	r2, r3, fp
2000bb2e:	9202      	str	r2, [sp, #8]
2000bb30:	f7ff fcea 	bl	2000b508 <__aeabi_uidiv>
2000bb34:	4639      	mov	r1, r7
2000bb36:	fa1f f984 	uxth.w	r9, r4
2000bb3a:	4683      	mov	fp, r0
2000bb3c:	4650      	mov	r0, sl
2000bb3e:	f7ff fe11 	bl	2000b764 <__aeabi_uidivmod>
2000bb42:	9802      	ldr	r0, [sp, #8]
2000bb44:	fb09 f20b 	mul.w	r2, r9, fp
2000bb48:	0c03      	lsrs	r3, r0, #16
2000bb4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000bb4e:	429a      	cmp	r2, r3
2000bb50:	d904      	bls.n	2000bb5c <__divdi3+0x1f4>
2000bb52:	191b      	adds	r3, r3, r4
2000bb54:	f10b 3bff 	add.w	fp, fp, #4294967295
2000bb58:	f0c0 80b1 	bcc.w	2000bcbe <__divdi3+0x356>
2000bb5c:	1a9b      	subs	r3, r3, r2
2000bb5e:	4639      	mov	r1, r7
2000bb60:	4618      	mov	r0, r3
2000bb62:	9301      	str	r3, [sp, #4]
2000bb64:	f7ff fcd0 	bl	2000b508 <__aeabi_uidiv>
2000bb68:	9901      	ldr	r1, [sp, #4]
2000bb6a:	4682      	mov	sl, r0
2000bb6c:	4608      	mov	r0, r1
2000bb6e:	4639      	mov	r1, r7
2000bb70:	f7ff fdf8 	bl	2000b764 <__aeabi_uidivmod>
2000bb74:	f8dd c008 	ldr.w	ip, [sp, #8]
2000bb78:	fb09 f30a 	mul.w	r3, r9, sl
2000bb7c:	fa1f f08c 	uxth.w	r0, ip
2000bb80:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000bb84:	4293      	cmp	r3, r2
2000bb86:	d908      	bls.n	2000bb9a <__divdi3+0x232>
2000bb88:	1912      	adds	r2, r2, r4
2000bb8a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000bb8e:	d204      	bcs.n	2000bb9a <__divdi3+0x232>
2000bb90:	4293      	cmp	r3, r2
2000bb92:	bf84      	itt	hi
2000bb94:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000bb98:	1912      	addhi	r2, r2, r4
2000bb9a:	fa05 f508 	lsl.w	r5, r5, r8
2000bb9e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000bba2:	ebc3 0802 	rsb	r8, r3, r2
2000bba6:	f8cd e008 	str.w	lr, [sp, #8]
2000bbaa:	e759      	b.n	2000ba60 <__divdi3+0xf8>
2000bbac:	f1c7 0020 	rsb	r0, r7, #32
2000bbb0:	fa03 fa07 	lsl.w	sl, r3, r7
2000bbb4:	40c2      	lsrs	r2, r0
2000bbb6:	fa35 f300 	lsrs.w	r3, r5, r0
2000bbba:	ea42 0b0a 	orr.w	fp, r2, sl
2000bbbe:	fa21 f800 	lsr.w	r8, r1, r0
2000bbc2:	fa01 f907 	lsl.w	r9, r1, r7
2000bbc6:	4640      	mov	r0, r8
2000bbc8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000bbcc:	ea43 0109 	orr.w	r1, r3, r9
2000bbd0:	9102      	str	r1, [sp, #8]
2000bbd2:	4651      	mov	r1, sl
2000bbd4:	fa1f f28b 	uxth.w	r2, fp
2000bbd8:	9203      	str	r2, [sp, #12]
2000bbda:	f7ff fc95 	bl	2000b508 <__aeabi_uidiv>
2000bbde:	4651      	mov	r1, sl
2000bbe0:	4681      	mov	r9, r0
2000bbe2:	4640      	mov	r0, r8
2000bbe4:	f7ff fdbe 	bl	2000b764 <__aeabi_uidivmod>
2000bbe8:	9b03      	ldr	r3, [sp, #12]
2000bbea:	f8dd c008 	ldr.w	ip, [sp, #8]
2000bbee:	fb03 f209 	mul.w	r2, r3, r9
2000bbf2:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000bbf6:	fa14 f307 	lsls.w	r3, r4, r7
2000bbfa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000bbfe:	42a2      	cmp	r2, r4
2000bc00:	d904      	bls.n	2000bc0c <__divdi3+0x2a4>
2000bc02:	eb14 040b 	adds.w	r4, r4, fp
2000bc06:	f109 39ff 	add.w	r9, r9, #4294967295
2000bc0a:	d352      	bcc.n	2000bcb2 <__divdi3+0x34a>
2000bc0c:	1aa4      	subs	r4, r4, r2
2000bc0e:	4651      	mov	r1, sl
2000bc10:	4620      	mov	r0, r4
2000bc12:	9301      	str	r3, [sp, #4]
2000bc14:	f7ff fc78 	bl	2000b508 <__aeabi_uidiv>
2000bc18:	4651      	mov	r1, sl
2000bc1a:	4680      	mov	r8, r0
2000bc1c:	4620      	mov	r0, r4
2000bc1e:	f7ff fda1 	bl	2000b764 <__aeabi_uidivmod>
2000bc22:	9803      	ldr	r0, [sp, #12]
2000bc24:	f8dd c008 	ldr.w	ip, [sp, #8]
2000bc28:	fb00 f208 	mul.w	r2, r0, r8
2000bc2c:	fa1f f38c 	uxth.w	r3, ip
2000bc30:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000bc34:	9b01      	ldr	r3, [sp, #4]
2000bc36:	4282      	cmp	r2, r0
2000bc38:	d904      	bls.n	2000bc44 <__divdi3+0x2dc>
2000bc3a:	eb10 000b 	adds.w	r0, r0, fp
2000bc3e:	f108 38ff 	add.w	r8, r8, #4294967295
2000bc42:	d330      	bcc.n	2000bca6 <__divdi3+0x33e>
2000bc44:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000bc48:	fa1f fc83 	uxth.w	ip, r3
2000bc4c:	0c1b      	lsrs	r3, r3, #16
2000bc4e:	1a80      	subs	r0, r0, r2
2000bc50:	fa1f fe88 	uxth.w	lr, r8
2000bc54:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000bc58:	fb0c f90e 	mul.w	r9, ip, lr
2000bc5c:	fb0c fc0a 	mul.w	ip, ip, sl
2000bc60:	fb03 c10e 	mla	r1, r3, lr, ip
2000bc64:	fb03 f20a 	mul.w	r2, r3, sl
2000bc68:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000bc6c:	458c      	cmp	ip, r1
2000bc6e:	bf88      	it	hi
2000bc70:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000bc74:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000bc78:	4570      	cmp	r0, lr
2000bc7a:	d310      	bcc.n	2000bc9e <__divdi3+0x336>
2000bc7c:	fa1f f989 	uxth.w	r9, r9
2000bc80:	fa05 f707 	lsl.w	r7, r5, r7
2000bc84:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000bc88:	bf14      	ite	ne
2000bc8a:	2200      	movne	r2, #0
2000bc8c:	2201      	moveq	r2, #1
2000bc8e:	4287      	cmp	r7, r0
2000bc90:	bf2c      	ite	cs
2000bc92:	2700      	movcs	r7, #0
2000bc94:	f002 0701 	andcc.w	r7, r2, #1
2000bc98:	2f00      	cmp	r7, #0
2000bc9a:	f43f aec4 	beq.w	2000ba26 <__divdi3+0xbe>
2000bc9e:	f108 38ff 	add.w	r8, r8, #4294967295
2000bca2:	2700      	movs	r7, #0
2000bca4:	e6bf      	b.n	2000ba26 <__divdi3+0xbe>
2000bca6:	4282      	cmp	r2, r0
2000bca8:	bf84      	itt	hi
2000bcaa:	4458      	addhi	r0, fp
2000bcac:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000bcb0:	e7c8      	b.n	2000bc44 <__divdi3+0x2dc>
2000bcb2:	42a2      	cmp	r2, r4
2000bcb4:	bf84      	itt	hi
2000bcb6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bcba:	445c      	addhi	r4, fp
2000bcbc:	e7a6      	b.n	2000bc0c <__divdi3+0x2a4>
2000bcbe:	429a      	cmp	r2, r3
2000bcc0:	bf84      	itt	hi
2000bcc2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000bcc6:	191b      	addhi	r3, r3, r4
2000bcc8:	e748      	b.n	2000bb5c <__divdi3+0x1f4>
2000bcca:	bf00      	nop

2000bccc <__udivdi3>:
2000bccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000bcd0:	460c      	mov	r4, r1
2000bcd2:	b083      	sub	sp, #12
2000bcd4:	4680      	mov	r8, r0
2000bcd6:	4616      	mov	r6, r2
2000bcd8:	4689      	mov	r9, r1
2000bcda:	461f      	mov	r7, r3
2000bcdc:	4615      	mov	r5, r2
2000bcde:	468a      	mov	sl, r1
2000bce0:	2b00      	cmp	r3, #0
2000bce2:	d14b      	bne.n	2000bd7c <__udivdi3+0xb0>
2000bce4:	428a      	cmp	r2, r1
2000bce6:	d95c      	bls.n	2000bda2 <__udivdi3+0xd6>
2000bce8:	fab2 f382 	clz	r3, r2
2000bcec:	b15b      	cbz	r3, 2000bd06 <__udivdi3+0x3a>
2000bcee:	f1c3 0020 	rsb	r0, r3, #32
2000bcf2:	fa01 fa03 	lsl.w	sl, r1, r3
2000bcf6:	fa28 f200 	lsr.w	r2, r8, r0
2000bcfa:	fa16 f503 	lsls.w	r5, r6, r3
2000bcfe:	fa08 f803 	lsl.w	r8, r8, r3
2000bd02:	ea42 0a0a 	orr.w	sl, r2, sl
2000bd06:	0c2e      	lsrs	r6, r5, #16
2000bd08:	4650      	mov	r0, sl
2000bd0a:	4631      	mov	r1, r6
2000bd0c:	b2af      	uxth	r7, r5
2000bd0e:	f7ff fbfb 	bl	2000b508 <__aeabi_uidiv>
2000bd12:	4631      	mov	r1, r6
2000bd14:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000bd18:	4681      	mov	r9, r0
2000bd1a:	4650      	mov	r0, sl
2000bd1c:	f7ff fd22 	bl	2000b764 <__aeabi_uidivmod>
2000bd20:	fb07 f309 	mul.w	r3, r7, r9
2000bd24:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000bd28:	4553      	cmp	r3, sl
2000bd2a:	d909      	bls.n	2000bd40 <__udivdi3+0x74>
2000bd2c:	eb1a 0a05 	adds.w	sl, sl, r5
2000bd30:	f109 39ff 	add.w	r9, r9, #4294967295
2000bd34:	d204      	bcs.n	2000bd40 <__udivdi3+0x74>
2000bd36:	4553      	cmp	r3, sl
2000bd38:	bf84      	itt	hi
2000bd3a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bd3e:	44aa      	addhi	sl, r5
2000bd40:	ebc3 0a0a 	rsb	sl, r3, sl
2000bd44:	4631      	mov	r1, r6
2000bd46:	4650      	mov	r0, sl
2000bd48:	fa1f f888 	uxth.w	r8, r8
2000bd4c:	f7ff fbdc 	bl	2000b508 <__aeabi_uidiv>
2000bd50:	4631      	mov	r1, r6
2000bd52:	4604      	mov	r4, r0
2000bd54:	4650      	mov	r0, sl
2000bd56:	f7ff fd05 	bl	2000b764 <__aeabi_uidivmod>
2000bd5a:	fb07 f704 	mul.w	r7, r7, r4
2000bd5e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000bd62:	4547      	cmp	r7, r8
2000bd64:	d906      	bls.n	2000bd74 <__udivdi3+0xa8>
2000bd66:	3c01      	subs	r4, #1
2000bd68:	eb18 0805 	adds.w	r8, r8, r5
2000bd6c:	d202      	bcs.n	2000bd74 <__udivdi3+0xa8>
2000bd6e:	4547      	cmp	r7, r8
2000bd70:	bf88      	it	hi
2000bd72:	3c01      	subhi	r4, #1
2000bd74:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000bd78:	2600      	movs	r6, #0
2000bd7a:	e05c      	b.n	2000be36 <__udivdi3+0x16a>
2000bd7c:	428b      	cmp	r3, r1
2000bd7e:	d858      	bhi.n	2000be32 <__udivdi3+0x166>
2000bd80:	fab3 f683 	clz	r6, r3
2000bd84:	2e00      	cmp	r6, #0
2000bd86:	d15b      	bne.n	2000be40 <__udivdi3+0x174>
2000bd88:	428b      	cmp	r3, r1
2000bd8a:	bf2c      	ite	cs
2000bd8c:	2200      	movcs	r2, #0
2000bd8e:	2201      	movcc	r2, #1
2000bd90:	4285      	cmp	r5, r0
2000bd92:	bf8c      	ite	hi
2000bd94:	4615      	movhi	r5, r2
2000bd96:	f042 0501 	orrls.w	r5, r2, #1
2000bd9a:	2d00      	cmp	r5, #0
2000bd9c:	d049      	beq.n	2000be32 <__udivdi3+0x166>
2000bd9e:	2401      	movs	r4, #1
2000bda0:	e049      	b.n	2000be36 <__udivdi3+0x16a>
2000bda2:	b922      	cbnz	r2, 2000bdae <__udivdi3+0xe2>
2000bda4:	4611      	mov	r1, r2
2000bda6:	2001      	movs	r0, #1
2000bda8:	f7ff fbae 	bl	2000b508 <__aeabi_uidiv>
2000bdac:	4605      	mov	r5, r0
2000bdae:	fab5 f685 	clz	r6, r5
2000bdb2:	2e00      	cmp	r6, #0
2000bdb4:	f040 80ba 	bne.w	2000bf2c <__udivdi3+0x260>
2000bdb8:	1b64      	subs	r4, r4, r5
2000bdba:	0c2f      	lsrs	r7, r5, #16
2000bdbc:	fa1f fa85 	uxth.w	sl, r5
2000bdc0:	2601      	movs	r6, #1
2000bdc2:	4639      	mov	r1, r7
2000bdc4:	4620      	mov	r0, r4
2000bdc6:	f7ff fb9f 	bl	2000b508 <__aeabi_uidiv>
2000bdca:	4639      	mov	r1, r7
2000bdcc:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000bdd0:	4681      	mov	r9, r0
2000bdd2:	4620      	mov	r0, r4
2000bdd4:	f7ff fcc6 	bl	2000b764 <__aeabi_uidivmod>
2000bdd8:	fb0a f309 	mul.w	r3, sl, r9
2000bddc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000bde0:	455b      	cmp	r3, fp
2000bde2:	d909      	bls.n	2000bdf8 <__udivdi3+0x12c>
2000bde4:	eb1b 0b05 	adds.w	fp, fp, r5
2000bde8:	f109 39ff 	add.w	r9, r9, #4294967295
2000bdec:	d204      	bcs.n	2000bdf8 <__udivdi3+0x12c>
2000bdee:	455b      	cmp	r3, fp
2000bdf0:	bf84      	itt	hi
2000bdf2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bdf6:	44ab      	addhi	fp, r5
2000bdf8:	ebc3 0b0b 	rsb	fp, r3, fp
2000bdfc:	4639      	mov	r1, r7
2000bdfe:	4658      	mov	r0, fp
2000be00:	fa1f f888 	uxth.w	r8, r8
2000be04:	f7ff fb80 	bl	2000b508 <__aeabi_uidiv>
2000be08:	4639      	mov	r1, r7
2000be0a:	4604      	mov	r4, r0
2000be0c:	4658      	mov	r0, fp
2000be0e:	f7ff fca9 	bl	2000b764 <__aeabi_uidivmod>
2000be12:	fb0a fa04 	mul.w	sl, sl, r4
2000be16:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000be1a:	45c2      	cmp	sl, r8
2000be1c:	d906      	bls.n	2000be2c <__udivdi3+0x160>
2000be1e:	3c01      	subs	r4, #1
2000be20:	eb18 0805 	adds.w	r8, r8, r5
2000be24:	d202      	bcs.n	2000be2c <__udivdi3+0x160>
2000be26:	45c2      	cmp	sl, r8
2000be28:	bf88      	it	hi
2000be2a:	3c01      	subhi	r4, #1
2000be2c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000be30:	e001      	b.n	2000be36 <__udivdi3+0x16a>
2000be32:	2600      	movs	r6, #0
2000be34:	4634      	mov	r4, r6
2000be36:	4631      	mov	r1, r6
2000be38:	4620      	mov	r0, r4
2000be3a:	b003      	add	sp, #12
2000be3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000be40:	f1c6 0020 	rsb	r0, r6, #32
2000be44:	40b3      	lsls	r3, r6
2000be46:	fa32 f700 	lsrs.w	r7, r2, r0
2000be4a:	fa21 fb00 	lsr.w	fp, r1, r0
2000be4e:	431f      	orrs	r7, r3
2000be50:	fa14 f206 	lsls.w	r2, r4, r6
2000be54:	fa28 f100 	lsr.w	r1, r8, r0
2000be58:	4658      	mov	r0, fp
2000be5a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000be5e:	4311      	orrs	r1, r2
2000be60:	9100      	str	r1, [sp, #0]
2000be62:	4651      	mov	r1, sl
2000be64:	b2bb      	uxth	r3, r7
2000be66:	9301      	str	r3, [sp, #4]
2000be68:	f7ff fb4e 	bl	2000b508 <__aeabi_uidiv>
2000be6c:	4651      	mov	r1, sl
2000be6e:	40b5      	lsls	r5, r6
2000be70:	4681      	mov	r9, r0
2000be72:	4658      	mov	r0, fp
2000be74:	f7ff fc76 	bl	2000b764 <__aeabi_uidivmod>
2000be78:	9c01      	ldr	r4, [sp, #4]
2000be7a:	9800      	ldr	r0, [sp, #0]
2000be7c:	fb04 f309 	mul.w	r3, r4, r9
2000be80:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000be84:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000be88:	455b      	cmp	r3, fp
2000be8a:	d905      	bls.n	2000be98 <__udivdi3+0x1cc>
2000be8c:	eb1b 0b07 	adds.w	fp, fp, r7
2000be90:	f109 39ff 	add.w	r9, r9, #4294967295
2000be94:	f0c0 808e 	bcc.w	2000bfb4 <__udivdi3+0x2e8>
2000be98:	ebc3 0b0b 	rsb	fp, r3, fp
2000be9c:	4651      	mov	r1, sl
2000be9e:	4658      	mov	r0, fp
2000bea0:	f7ff fb32 	bl	2000b508 <__aeabi_uidiv>
2000bea4:	4651      	mov	r1, sl
2000bea6:	4604      	mov	r4, r0
2000bea8:	4658      	mov	r0, fp
2000beaa:	f7ff fc5b 	bl	2000b764 <__aeabi_uidivmod>
2000beae:	9801      	ldr	r0, [sp, #4]
2000beb0:	9a00      	ldr	r2, [sp, #0]
2000beb2:	fb00 f304 	mul.w	r3, r0, r4
2000beb6:	fa1f fc82 	uxth.w	ip, r2
2000beba:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000bebe:	4293      	cmp	r3, r2
2000bec0:	d906      	bls.n	2000bed0 <__udivdi3+0x204>
2000bec2:	3c01      	subs	r4, #1
2000bec4:	19d2      	adds	r2, r2, r7
2000bec6:	d203      	bcs.n	2000bed0 <__udivdi3+0x204>
2000bec8:	4293      	cmp	r3, r2
2000beca:	d901      	bls.n	2000bed0 <__udivdi3+0x204>
2000becc:	19d2      	adds	r2, r2, r7
2000bece:	3c01      	subs	r4, #1
2000bed0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000bed4:	b2a8      	uxth	r0, r5
2000bed6:	1ad2      	subs	r2, r2, r3
2000bed8:	0c2d      	lsrs	r5, r5, #16
2000beda:	fa1f fc84 	uxth.w	ip, r4
2000bede:	0c23      	lsrs	r3, r4, #16
2000bee0:	fb00 f70c 	mul.w	r7, r0, ip
2000bee4:	fb00 fe03 	mul.w	lr, r0, r3
2000bee8:	fb05 e10c 	mla	r1, r5, ip, lr
2000beec:	fb05 f503 	mul.w	r5, r5, r3
2000bef0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000bef4:	458e      	cmp	lr, r1
2000bef6:	bf88      	it	hi
2000bef8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000befc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000bf00:	42aa      	cmp	r2, r5
2000bf02:	d310      	bcc.n	2000bf26 <__udivdi3+0x25a>
2000bf04:	b2bf      	uxth	r7, r7
2000bf06:	fa08 f606 	lsl.w	r6, r8, r6
2000bf0a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000bf0e:	bf14      	ite	ne
2000bf10:	f04f 0e00 	movne.w	lr, #0
2000bf14:	f04f 0e01 	moveq.w	lr, #1
2000bf18:	4296      	cmp	r6, r2
2000bf1a:	bf2c      	ite	cs
2000bf1c:	2600      	movcs	r6, #0
2000bf1e:	f00e 0601 	andcc.w	r6, lr, #1
2000bf22:	2e00      	cmp	r6, #0
2000bf24:	d087      	beq.n	2000be36 <__udivdi3+0x16a>
2000bf26:	3c01      	subs	r4, #1
2000bf28:	2600      	movs	r6, #0
2000bf2a:	e784      	b.n	2000be36 <__udivdi3+0x16a>
2000bf2c:	40b5      	lsls	r5, r6
2000bf2e:	f1c6 0120 	rsb	r1, r6, #32
2000bf32:	fa24 f901 	lsr.w	r9, r4, r1
2000bf36:	fa28 f201 	lsr.w	r2, r8, r1
2000bf3a:	0c2f      	lsrs	r7, r5, #16
2000bf3c:	40b4      	lsls	r4, r6
2000bf3e:	4639      	mov	r1, r7
2000bf40:	4648      	mov	r0, r9
2000bf42:	4322      	orrs	r2, r4
2000bf44:	9200      	str	r2, [sp, #0]
2000bf46:	f7ff fadf 	bl	2000b508 <__aeabi_uidiv>
2000bf4a:	4639      	mov	r1, r7
2000bf4c:	fa1f fa85 	uxth.w	sl, r5
2000bf50:	4683      	mov	fp, r0
2000bf52:	4648      	mov	r0, r9
2000bf54:	f7ff fc06 	bl	2000b764 <__aeabi_uidivmod>
2000bf58:	9b00      	ldr	r3, [sp, #0]
2000bf5a:	0c1a      	lsrs	r2, r3, #16
2000bf5c:	fb0a f30b 	mul.w	r3, sl, fp
2000bf60:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000bf64:	42a3      	cmp	r3, r4
2000bf66:	d903      	bls.n	2000bf70 <__udivdi3+0x2a4>
2000bf68:	1964      	adds	r4, r4, r5
2000bf6a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000bf6e:	d327      	bcc.n	2000bfc0 <__udivdi3+0x2f4>
2000bf70:	1ae4      	subs	r4, r4, r3
2000bf72:	4639      	mov	r1, r7
2000bf74:	4620      	mov	r0, r4
2000bf76:	f7ff fac7 	bl	2000b508 <__aeabi_uidiv>
2000bf7a:	4639      	mov	r1, r7
2000bf7c:	4681      	mov	r9, r0
2000bf7e:	4620      	mov	r0, r4
2000bf80:	f7ff fbf0 	bl	2000b764 <__aeabi_uidivmod>
2000bf84:	9800      	ldr	r0, [sp, #0]
2000bf86:	fb0a f309 	mul.w	r3, sl, r9
2000bf8a:	fa1f fc80 	uxth.w	ip, r0
2000bf8e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000bf92:	42a3      	cmp	r3, r4
2000bf94:	d908      	bls.n	2000bfa8 <__udivdi3+0x2dc>
2000bf96:	1964      	adds	r4, r4, r5
2000bf98:	f109 39ff 	add.w	r9, r9, #4294967295
2000bf9c:	d204      	bcs.n	2000bfa8 <__udivdi3+0x2dc>
2000bf9e:	42a3      	cmp	r3, r4
2000bfa0:	bf84      	itt	hi
2000bfa2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bfa6:	1964      	addhi	r4, r4, r5
2000bfa8:	fa08 f806 	lsl.w	r8, r8, r6
2000bfac:	1ae4      	subs	r4, r4, r3
2000bfae:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000bfb2:	e706      	b.n	2000bdc2 <__udivdi3+0xf6>
2000bfb4:	455b      	cmp	r3, fp
2000bfb6:	bf84      	itt	hi
2000bfb8:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bfbc:	44bb      	addhi	fp, r7
2000bfbe:	e76b      	b.n	2000be98 <__udivdi3+0x1cc>
2000bfc0:	42a3      	cmp	r3, r4
2000bfc2:	bf84      	itt	hi
2000bfc4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000bfc8:	1964      	addhi	r4, r4, r5
2000bfca:	e7d1      	b.n	2000bf70 <__udivdi3+0x2a4>
2000bfcc:	6867694c 	.word	0x6867694c
2000bfd0:	73207374 	.word	0x73207374
2000bfd4:	203a7465 	.word	0x203a7465
2000bfd8:	78257830 	.word	0x78257830
2000bfdc:	00000a0d 	.word	0x00000a0d
2000bfe0:	30746962 	.word	0x30746962
2000bfe4:	0964253a 	.word	0x0964253a
2000bfe8:	31746962 	.word	0x31746962
2000bfec:	0964253a 	.word	0x0964253a
2000bff0:	32746962 	.word	0x32746962
2000bff4:	0964253a 	.word	0x0964253a
2000bff8:	00000a0d 	.word	0x00000a0d
2000bffc:	474e4144 	.word	0x474e4144
2000c000:	5a205245 	.word	0x5a205245
2000c004:	3a454e4f 	.word	0x3a454e4f
2000c008:	76694c20 	.word	0x76694c20
2000c00c:	69662d65 	.word	0x69662d65
2000c010:	65206572 	.word	0x65206572
2000c014:	6c62616e 	.word	0x6c62616e
2000c018:	0d2e6465 	.word	0x0d2e6465
2000c01c:	00000000 	.word	0x00000000
2000c020:	6576694c 	.word	0x6576694c
2000c024:	7269662d 	.word	0x7269662d
2000c028:	69642065 	.word	0x69642065
2000c02c:	6c626173 	.word	0x6c626173
2000c030:	0d2e6465 	.word	0x0d2e6465
2000c034:	00000000 	.word	0x00000000
2000c038:	4f525245 	.word	0x4f525245
2000c03c:	41203a52 	.word	0x41203a52
2000c040:	6d657474 	.word	0x6d657474
2000c044:	64657470 	.word	0x64657470
2000c048:	206f7420 	.word	0x206f7420
2000c04c:	65726966 	.word	0x65726966
2000c050:	74697720 	.word	0x74697720
2000c054:	74756f68 	.word	0x74756f68
2000c058:	76696c20 	.word	0x76696c20
2000c05c:	69662065 	.word	0x69662065
2000c060:	65206572 	.word	0x65206572
2000c064:	6c62616e 	.word	0x6c62616e
2000c068:	0d726465 	.word	0x0d726465
2000c06c:	00000000 	.word	0x00000000
2000c070:	69676542 	.word	0x69676542
2000c074:	6e696e6e 	.word	0x6e696e6e
2000c078:	75612067 	.word	0x75612067
2000c07c:	616d6f74 	.word	0x616d6f74
2000c080:	20646574 	.word	0x20646574
2000c084:	6b656573 	.word	0x6b656573
2000c088:	646e612d 	.word	0x646e612d
2000c08c:	7365642d 	.word	0x7365642d
2000c090:	796f7274 	.word	0x796f7274
2000c094:	00000d21 	.word	0x00000d21
2000c098:	25203a78 	.word	0x25203a78
2000c09c:	3a790964 	.word	0x3a790964
2000c0a0:	0d642520 	.word	0x0d642520
2000c0a4:	0000000a 	.word	0x0000000a
2000c0a8:	6e6f2058 	.word	0x6e6f2058
2000c0ac:	72617420 	.word	0x72617420
2000c0b0:	21746567 	.word	0x21746567
2000c0b4:	0000000d 	.word	0x0000000d
2000c0b8:	6e6f2059 	.word	0x6e6f2059
2000c0bc:	72617420 	.word	0x72617420
2000c0c0:	21746567 	.word	0x21746567
2000c0c4:	0000000d 	.word	0x0000000d
2000c0c8:	62654409 	.word	0x62654409
2000c0cc:	203a6775 	.word	0x203a6775
2000c0d0:	3a3a7325 	.word	0x3a3a7325
2000c0d4:	00000000 	.word	0x00000000
2000c0d8:	6d2f2e2e 	.word	0x6d2f2e2e
2000c0dc:	2e6e6961 	.word	0x2e6e6961
2000c0e0:	00000063 	.word	0x00000063
2000c0e4:	003a7325 	.word	0x003a7325
2000c0e8:	00206425 	.word	0x00206425
2000c0ec:	6c616373 	.word	0x6c616373
2000c0f0:	78206465 	.word	0x78206465
2000c0f4:	72617420 	.word	0x72617420
2000c0f8:	20746567 	.word	0x20746567
2000c0fc:	756c6176 	.word	0x756c6176
2000c100:	25203a65 	.word	0x25203a65
2000c104:	73202c64 	.word	0x73202c64
2000c108:	656c6163 	.word	0x656c6163
2000c10c:	20792064 	.word	0x20792064
2000c110:	67726174 	.word	0x67726174
2000c114:	76207465 	.word	0x76207465
2000c118:	65756c61 	.word	0x65756c61
2000c11c:	6425203a 	.word	0x6425203a
2000c120:	00000000 	.word	0x00000000
2000c124:	67726154 	.word	0x67726154
2000c128:	61207465 	.word	0x61207465
2000c12c:	69757163 	.word	0x69757163
2000c130:	2c646572 	.word	0x2c646572
2000c134:	72696620 	.word	0x72696620
2000c138:	21676e69 	.word	0x21676e69
2000c13c:	0000000d 	.word	0x0000000d
2000c140:	726f6241 	.word	0x726f6241
2000c144:	676e6974 	.word	0x676e6974
2000c148:	65657320 	.word	0x65657320
2000c14c:	6e612d6b 	.word	0x6e612d6b
2000c150:	65642d64 	.word	0x65642d64
2000c154:	6f727473 	.word	0x6f727473
2000c158:	20262079 	.word	0x20262079
2000c15c:	61736964 	.word	0x61736964
2000c160:	6e696c62 	.word	0x6e696c62
2000c164:	696c2067 	.word	0x696c2067
2000c168:	662d6576 	.word	0x662d6576
2000c16c:	0d657269 	.word	0x0d657269
2000c170:	00000000 	.word	0x00000000
2000c174:	7270205a 	.word	0x7270205a
2000c178:	65737365 	.word	0x65737365
2000c17c:	61202c64 	.word	0x61202c64
2000c180:	76697463 	.word	0x76697463
2000c184:	6e697461 	.word	0x6e697461
2000c188:	72742067 	.word	0x72742067
2000c18c:	65676769 	.word	0x65676769
2000c190:	6f732072 	.word	0x6f732072
2000c194:	6f6e656c 	.word	0x6f6e656c
2000c198:	000d6469 	.word	0x000d6469
2000c19c:	2e4e2e41 	.word	0x2e4e2e41
2000c1a0:	2e532e54 	.word	0x2e532e54
2000c1a4:	30303320 	.word	0x30303320
2000c1a8:	72202c30 	.word	0x72202c30
2000c1ac:	79646165 	.word	0x79646165
2000c1b0:	726f6620 	.word	0x726f6620
2000c1b4:	74636120 	.word	0x74636120
2000c1b8:	216e6f69 	.word	0x216e6f69
2000c1bc:	0000000d 	.word	0x0000000d

2000c1c0 <__func__.5331>:
2000c1c0:	615f6f64 6d6f7475 63697461 00000000     do_automatic....
2000c1d0:	6e676973 72757461 25203a65 3a780964     signature: %d.x:
2000c1e0:	09642520 25203a79 3a770964 09642520      %d.y: %d.w: %d.
2000c1f0:	25203a68 6e610964 3a656c67 0d642520     h: %d.angle: %d.
2000c200:	0000000a 63656863 6d75736b 72726520     ....checksum err
2000c210:	0021726f                                or!.

2000c214 <__func__.4437>:
2000c214:	70736964 6972775f 745f6574 5f677261     disp_write_targ_
2000c224:	63726963 0000656c                       circle..

2000c22c <__func__.4372>:
2000c22c:	70736964 6470755f 00657461              disp_update.

2000c238 <__func__.4447>:
2000c238:	70736964 6972775f 745f6574 5f677261     disp_write_targ_
2000c248:	736c6176 00000000                       vals....

2000c250 <__func__.4460>:
2000c250:	70736964 6972775f 735f6574 73746f68     disp_write_shots
2000c260:	00000000 642f2e2e 65766972 732f7372     ....../drivers/s
2000c270:	73746174 7369645f 79616c70 0000632e     tats_display.c..
2000c280:	74697277 20676e69 65646f6d 00000000     writing mode....
2000c290:	4f545541 00002020 4d524f4e 00004c41     AUTO  ..NORMAL..
2000c2a0:	74697277 20676e69 6d616863 20726562     writing chamber 
2000c2b0:	74617473 00007375 44414f4c 00004445     status..LOADED..
2000c2c0:	41454c43 00002052 74697277 20676e69     CLEAR ..writing 
2000c2d0:	74736964 65636e61 00000000 64353025     distance....%05d
2000c2e0:	00000000 74697277 20676e69 67726174     ....writing targ
2000c2f0:	76207465 65756c61 00000073 64333025     et values...%03d
2000c300:	00000000 74697277 20676e69 67726174     ....writing targ
2000c310:	63207465 6c637269 00000065 73617265     et circle...eras
2000c320:	20676e69 20646c6f 67726174 63207465     ing old target c
2000c330:	6c637269 00000065 20647075 70206e69     ircle...upd in p
2000c340:	72676f72 00737365 73677261 65726120     rogress.args are
2000c350:	4c554e20 0000004c 73617245 20676e69      NULL...Erasing 
2000c360:	76657270 73756f69 72617420 00746567     previous target.
2000c370:	74697257 20676e69 2077656e 67726174     Writing new targ
2000c380:	00007465 69646461 7320676e 73746f68     et..adding shots
2000c390:	64707520 20657461 66206f74 20657269      update to fire 
2000c3a0:	25206e69 736d2075 0000202c 69646461     in %u ms, ..addi
2000c3b0:	6d20676e 2065646f 61647075 74206574     ng mode update t
2000c3c0:	6966206f 69206572 7525206e 00736d20     o fire in %u ms.
2000c3d0:	69646461 6420676e 61747369 2065636e     adding distance 
2000c3e0:	61647075 74206574 6966206f 69206572     update to fire i
2000c3f0:	7525206e 00736d20 00003a58 00003a59     n %u ms.X:..Y:..
2000c400:	74736944 296d6328 00000000 6d616843     Dist(cm)....Cham
2000c410:	00726562 65646f4d 00000000              ber.Mode....

2000c41c <__func__.4469>:
2000c41c:	70736964 6972775f 645f6574 00747369     disp_write_dist.

2000c42c <__func__.4478>:
2000c42c:	70736964 6972775f 6d5f6574 0065646f     disp_write_mode.

2000c43c <__func__.4425>:
2000c43c:	70736964 6172655f 6f5f6573 745f646c     disp_erase_old_t
2000c44c:	5f677261 63726963 0000656c 642f2e2e     arg_circle..../d
2000c45c:	65766972 742f7372 72656d69 632e745f     rivers/timer_t.c
2000c46c:	00000000 6f6c6e75 6e696b63 00000067     ....unlocking...
2000c47c:	616c6564 676e6979 726f6620 00642520     delaying for %d.

2000c48c <__func__.4093>:
2000c48c:	646e655f 6c65645f 745f7961 72656d69     _end_delay_timer
2000c49c:	00000000                                ....

2000c4a0 <__func__.4097>:
2000c4a0:	5f657375 635f656d 66657261 796c6c75     use_me_carefully
2000c4b0:	5f736d5f 616c6564 69745f79 0072656d     _ms_delay_timer.
2000c4c0:	70616548 646e6120 61747320 63206b63     Heap and stack c
2000c4d0:	696c6c6f 6e6f6973 0000000a              ollision....

2000c4dc <g_config_reg_lut>:
2000c4dc:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000c4ec:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000c4fc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000c50c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000c51c:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000c52c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000c53c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000c54c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000c55c <g_gpio_irqn_lut>:
2000c55c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000c56c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000c57c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000c58c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000c59c <C.18.2576>:
2000c59c:	00000001 00000002 00000004 00000001     ................

2000c5ac <_global_impure_ptr>:
2000c5ac:	2000c874 00000043                       t.. C...

2000c5b4 <blanks.3595>:
2000c5b4:	20202020 20202020 20202020 20202020                     

2000c5c4 <zeroes.3596>:
2000c5c4:	30303030 30303030 30303030 30303030     0000000000000000
2000c5d4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000c5e4:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000c5f4:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000c604:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000c614:	00000030                                0...

2000c618 <blanks.3577>:
2000c618:	20202020 20202020 20202020 20202020                     

2000c628 <zeroes.3578>:
2000c628:	30303030 30303030 30303030 30303030     0000000000000000
2000c638:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000c648 <__sf_fake_stdin>:
	...

2000c668 <__sf_fake_stdout>:
	...

2000c688 <__sf_fake_stderr>:
	...

2000c6a8 <charset>:
2000c6a8:	2000c6e0                                ... 

2000c6ac <lconv>:
2000c6ac:	2000c6dc 2000c01c 2000c01c 2000c01c     ... ... ... ... 
2000c6bc:	2000c01c 2000c01c 2000c01c 2000c01c     ... ... ... ... 
2000c6cc:	2000c01c 2000c01c ffffffff ffffffff     ... ... ........
2000c6dc:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000c6ec:	00000000                                ....

2000c6f0 <__mprec_tens>:
2000c6f0:	00000000 3ff00000 00000000 40240000     .......?......$@
2000c700:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000c710:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000c720:	00000000 412e8480 00000000 416312d0     .......A......cA
2000c730:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000c740:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000c750:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000c760:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000c770:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000c780:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000c790:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000c7a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000c7b0:	79d99db4 44ea7843                       ...yCx.D

2000c7b8 <p05.2463>:
2000c7b8:	00000005 00000019 0000007d 00000000     ........}.......

2000c7c8 <__mprec_bigtens>:
2000c7c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000c7d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000c7e8:	7f73bf3c 75154fdd                       <.s..O.u

2000c7f0 <__mprec_tinytens>:
2000c7f0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000c800:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000c810:	64ac6f43 0ac80628                       Co.d(...

2000c818 <_init>:
2000c818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c81a:	bf00      	nop
2000c81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c81e:	bc08      	pop	{r3}
2000c820:	469e      	mov	lr, r3
2000c822:	4770      	bx	lr

2000c824 <_fini>:
2000c824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c826:	bf00      	nop
2000c828:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c82a:	bc08      	pop	{r3}
2000c82c:	469e      	mov	lr, r3
2000c82e:	4770      	bx	lr

2000c830 <__frame_dummy_init_array_entry>:
2000c830:	0485 2000                                   ... 

2000c834 <__do_global_dtors_aux_fini_array_entry>:
2000c834:	0471 2000                                   q.. 
