$date
	Mon Oct 28 15:37:51 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % clk $end
$var reg 1 & r0 $end
$var reg 1 ' r1 $end
$var reg 1 ( r2 $end
$var reg 1 ) r3 $end
$scope module fbc $end
$var wire 1 % clk $end
$var wire 1 * jk2 $end
$var wire 1 + jk3 $end
$var wire 1 & r0 $end
$var wire 1 ' r1 $end
$var wire 1 ( r2 $end
$var wire 1 ) r3 $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$scope module j0 $end
$var wire 1 & clearb $end
$var wire 1 % clk $end
$var wire 1 , j $end
$var wire 1 - k $end
$var reg 1 $ q $end
$upscope $end
$scope module j1 $end
$var wire 1 ' clearb $end
$var wire 1 % clk $end
$var wire 1 $ j $end
$var wire 1 $ k $end
$var reg 1 # q $end
$upscope $end
$scope module j2 $end
$var wire 1 ( clearb $end
$var wire 1 % clk $end
$var wire 1 * j $end
$var wire 1 * k $end
$var reg 1 " q $end
$upscope $end
$scope module j3 $end
$var wire 1 ) clearb $end
$var wire 1 % clk $end
$var wire 1 + j $end
$var wire 1 + k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
1,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1$
1&
1'
1(
1)
1%
#10
0%
#15
0$
1#
1%
#20
0%
#25
1*
1$
1%
#30
0%
#35
0*
0+
0$
0#
1"
1%
#40
0%
#45
1$
1%
#50
0%
#55
0$
1#
1%
#60
0%
#65
1+
1*
1$
1%
#70
0%
#75
0*
0+
0$
0#
0"
1!
1%
#80
0%
#85
1$
1%
#90
0%
#95
0$
1#
1%
#100
0%
#105
1*
1$
1%
#110
0%
#115
0*
0+
0$
0#
1"
1%
#120
0%
#125
1$
1%
#130
0%
#135
0$
1#
1%
#140
0%
#145
1+
1*
1$
1%
#150
0%
#155
0*
0+
0$
0#
0"
0!
1%
