library verilog;
use verilog.vl_types.all;
entity PC is
    port(
        CLK             : in     vl_logic;
        RST             : in     vl_logic;
        stall           : in     vl_logic;
        nextPC          : in     vl_logic_vector(31 downto 0);
        currPC          : out    vl_logic_vector(31 downto 0)
    );
end PC;
