###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID scooby.ece.local.cmu.edu)
#  Generated on:      Sun Nov 16 22:46:23 2025
#  Design:            stdp
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   inc  (v) checked with  leading edge of 'aclk'
Beginpoint: F[0] (v) triggered by  leading edge of 'aclk'
Path Groups: {in2out}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay              1000.000
+ Phase Shift                 10000.000
+ CPPR Adjustment               0.000
- Uncertainty                 200.000
= Required Time               8800.000
- Arrival Time                1235.300
= Slack Time                  7564.700
     Clock Rise Edge                      0.000
     + Input Delay                      1000.000
     = Beginpoint Arrival Time          1000.000
     +-------------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |     Cell     |  Delay  |  Arrival | Required | 
     |               |                |              |         |   Time   |   Time   | 
     |---------------+----------------+--------------+---------+----------+----------| 
     |               | F[0] v         |              |         |  999.999 | 8564.699 | 
     | s2_DUT        | F_1 v -> OUT v | flogic_8x1   | 169.700 | 1169.699 | 8734.399 | 
     | s3_macro_init | F v -> INC v   | incdec_macro |  65.600 | 1235.300 | 8800.000 | 
     |               | inc v          |              |   0.000 | 1235.300 | 8800.000 | 
     +-------------------------------------------------------------------------------+ 

