
---------- Begin Simulation Statistics ----------
final_tick                               199935601250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 594659                       # Simulator instruction rate (inst/s)
host_mem_usage                                8866156                       # Number of bytes of host memory used
host_op_rate                                  1205118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   515.95                       # Real time elapsed on the host
host_tick_rate                              387506976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306816191                       # Number of instructions simulated
sim_ops                                     621785141                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199936                       # Number of seconds simulated
sim_ticks                                199935601250                       # Number of ticks simulated
system.cpu.BranchMispred                      1056829                       # Number of branch mispredictions
system.cpu.Branches                          88699051                       # Number of branches fetched
system.cpu.committedInsts                   306816191                       # Number of instructions committed
system.cpu.committedOps                     621785141                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000013                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999987                       # Percentage of non-idle cycles
system.cpu.numCycles                        799731852                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               799721299.135252                       # Number of busy cycles
system.cpu.num_cc_register_reads            375999592                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202194474                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71388349                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11635531                       # Number of float alu accesses
system.cpu.num_fp_insts                      11635531                       # number of float instructions
system.cpu.num_fp_register_reads              9146008                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6814249                       # number of times the floating registers were written
system.cpu.num_func_calls                    12973204                       # number of times a function call or return occured
system.cpu.num_idle_cycles               10552.864748                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610109358                       # Number of integer alu accesses
system.cpu.num_int_insts                    610109358                       # number of integer instructions
system.cpu.num_int_register_reads          1181878209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482787727                       # number of times the integer registers were written
system.cpu.num_load_insts                   102613523                       # Number of load instructions
system.cpu.num_mem_refs                     137628855                       # number of memory refs
system.cpu.num_store_insts                   35015332                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8897194      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471934628     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91990      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287477      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  721992      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1280      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10708      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829411      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    18556      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  709715      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                    979      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98626788     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30837826      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3986735      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4177506      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621790641                       # Class of executed instruction
system.cpu.predictedBranches                 35294889                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   240                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      7695505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops        17979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     15392034                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops         17979                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       701048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1406217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88699051                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71388539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1056829                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25826267                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25516652                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.801162                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3291637                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381858                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       484942                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58545878                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12842661                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     43191971                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        96362                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4422                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     27217009                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196435                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        48298                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1639                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14479                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47530                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29322                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1796679                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      6977565                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3824551                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      7474065                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1619328                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2585815                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1633901                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      2116614                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1744245                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2212051                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1748629                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9799623                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     14889461                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      1221447                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      2893375                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      2517093                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      2339480                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      2118956                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      2201179                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1626974                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      3440228                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      2657667                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      3264463                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      4362743                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102784303                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35184372                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543810                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106138                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412874837                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342754                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       131852612                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           131852612                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      131854093                       # number of overall hits
system.cpu.l1d.overall_hits::total          131854093                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       6109115                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           6109115                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      6109322                       # number of overall misses
system.cpu.l1d.overall_misses::total          6109322                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  56281409000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  56281409000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  56281409000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  56281409000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137961727                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137961727                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137963415                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137963415                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.044281                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.044281                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.044282                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.044282                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data  9212.694310                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total  9212.694310                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data  9212.382160                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total  9212.382160                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks        4390474                       # number of writebacks
system.cpu.l1d.writebacks::total              4390474                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data      6109115                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      6109115                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      6109320                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      6109320                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  54754130250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  54754130250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  54757725500                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  54757725500                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.044281                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.044281                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.044282                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.044282                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  8962.694310                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  8962.694310                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  8962.982050                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  8962.982050                       # average overall mshr miss latency
system.cpu.l1d.replacements                   6108808                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       97286594                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           97286594                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      5495784                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          5495784                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  31781792750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  31781792750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.053470                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.053470                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  5782.940660                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  5782.940660                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      5495784                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      5495784                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  30407846750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  30407846750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.053470                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.053470                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  5532.940660                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  5532.940660                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34566018                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34566018                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       613331                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          613331                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  24499616250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  24499616250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.017434                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.017434                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 39945.178460                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 39945.178460                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       613331                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       613331                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  24346283500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  24346283500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.017434                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.017434                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 39695.178460                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 39695.178460                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1481                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1481                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          207                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            207                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.122630                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.122630                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          205                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          205                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      3595250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      3595250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.121445                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.121445                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 17537.804878                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 17537.804878                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.918405                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              137902087                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              6108808                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                22.574304                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.918405                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999841                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999841                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1109816640                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1109816640                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411287478                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411287478                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411287478                       # number of overall hits
system.cpu.l1i.overall_hits::total          411287478                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587209                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587209                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587209                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587209                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst   7924099750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total   7924099750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst   7924099750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total   7924099750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412874687                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412874687                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412874687                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412874687                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst  4992.474054                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total  4992.474054                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst  4992.474054                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total  4992.474054                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587209                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587209                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst   7527297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total   7527297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst   7527297500                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total   7527297500                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst  4742.474054                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total  4742.474054                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst  4742.474054                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total  4742.474054                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586697                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst   7924099750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total   7924099750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst  4992.474054                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total  4992.474054                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst   7527297500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total   7527297500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst  4742.474054                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total  4742.474054                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.877099                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411893572                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586697                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.591826                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.877099                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999760                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999760                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3304584705                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3304584705                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 199935601250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          7083198                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      4955985                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        3442893                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          613331                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         613331                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      7083198                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     18327448                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761115                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             23088563                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    671986816                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101581376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             773568192                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         703373                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 36192704                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         8399902                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.002140                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.046215                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               8381923     99.79%     99.79% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                 17979      0.21%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           8399902                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        4945627000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.5                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       3054660000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.5                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793604500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.4                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1544554                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         5446806                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             6991360                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1544554                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        5446806                       # number of overall hits
system.l2cache.overall_hits::total            6991360                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         42655                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        662514                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            705169                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        42655                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       662514                       # number of overall misses
system.l2cache.overall_misses::total           705169                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2485153750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  36722099750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  39207253500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2485153750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  36722099750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  39207253500                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      6109320                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7696529                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      6109320                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7696529                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.026874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.108443                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.091622                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.026874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.108443                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.091622                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 58261.721955                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 55428.413211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 55599.797354                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 58261.721955                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 55428.413211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 55599.797354                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         565511                       # number of writebacks
system.l2cache.writebacks::total               565511                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        42655                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       662514                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       705169                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        42655                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       662514                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       705169                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2474490000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  36556471250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  39030961250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2474490000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  36556471250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  39030961250                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.026874                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.108443                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.091622                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.026874                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.108443                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.091622                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58011.721955                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55178.413211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55349.797354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58011.721955                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55178.413211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55349.797354                       # average overall mshr miss latency
system.l2cache.replacements                    703373                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4390474                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4390474                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4390474                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4390474                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        15654                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        15654                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       173820                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           173820                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       439511                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         439511                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  23560932750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  23560932750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       613331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       613331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.716597                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.716597                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 53607.151471                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 53607.151471                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       439511                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       439511                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  23451055000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  23451055000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.716597                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.716597                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 53357.151471                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 53357.151471                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1544554                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      5272986                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6817540                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        42655                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       223003                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       265658                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2485153750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  13161167000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  15646320750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      5495989                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7083198                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.026874                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.040576                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.037505                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 58261.721955                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 59017.892136                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 58896.478743                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        42655                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       223003                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       265658                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2474490000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  13105416250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  15579906250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.026874                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.040576                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.037505                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58011.721955                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58767.892136                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58646.478743                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4092.928544                       # Cycle average of tags in use
system.l2cache.tags.total_refs               15360759                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               703373                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                21.838710                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.022635                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   284.384706                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3770.521203                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069430                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.920537                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999250                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2953                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            246980013                       # Number of tag accesses
system.l2cache.tags.data_accesses           246980013                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    565511.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     42655.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    661526.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000889527500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         34295                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         34295                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1997984                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              531608                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       705169                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      565511                       # Number of write requests accepted
system.mem_ctrl.readBursts                     705169                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    565511                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     988                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.28                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 705169                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                565511                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   704139                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       41                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    8250                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    8440                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   34156                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   34294                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   34297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   34442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   34313                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   34297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   34296                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   34297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   34297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   34314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   34298                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   34303                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   34307                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   34303                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   34296                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   34295                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        34295                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       20.533051                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      19.078475                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      24.805006                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          34217     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           73      0.21%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          34295                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        34295                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.489605                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.468009                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.862610                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             25814     75.27%     75.27% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               230      0.67%     75.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8206     23.93%     99.87% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                44      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::33                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          34295                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    63232                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 45130816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              36192704                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     225.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     181.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   199932961250                       # Total gap between requests
system.mem_ctrl.avgGap                      157343.28                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      2729920                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     42337664                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     36192704                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 13653996.501536015421                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 211756504.270897060633                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 181021807.890754520893                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        42655                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       662514                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       565511                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst   1397450750                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  19837866500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 4840760335750                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     32761.71                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     29943.32                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   8559975.55                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      2729920                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     42400896                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       45130816                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      2729920                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      2729920                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     36192704                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     36192704                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        42655                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       662514                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          705169                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       565511                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         565511                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      13653997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     212072766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         225726763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     13653997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     13653997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    181021808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        181021808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    181021808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     13653997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    212072766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        406748570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                704181                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               565511                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         43457                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         43810                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         44656                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         45135                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         47316                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         46994                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         45701                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         43209                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         37263                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         41984                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        43996                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        42549                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        46007                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        44781                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        44149                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        43174                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         35726                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         35620                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         35124                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         35824                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         37412                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         36100                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         36575                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         33528                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         29032                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         33678                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        34979                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        33869                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        37939                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        37934                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        36599                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        35572                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               8031923500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             3520905000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         21235317250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 11406.05                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            30156.05                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               501748                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              295322                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             71.25                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            52.22                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       472622                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   171.935052                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   119.282057                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   197.091935                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       234349     49.58%     49.58% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       148973     31.52%     81.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        39389      8.33%     89.44% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        16718      3.54%     92.98% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         9388      1.99%     94.96% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         5809      1.23%     96.19% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         4041      0.86%     97.05% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3128      0.66%     97.71% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        10827      2.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       472622                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               45067584                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            36192704                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               225.410501                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               181.021808                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.18                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 1.76                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.41                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                62.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       1735334160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        922351980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      2572384920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1492444980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 15782725920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  70789866360                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  17162751840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   110457860160                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    552.467192                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  43944937500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6676280000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 149314383750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       1639186920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        871248510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      2455467420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1459522440                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 15782725920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  69581898990                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  18179987520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   109970037720                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    550.027294                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  46594966250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6676280000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 146664355000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             265658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       565511                       # Transaction distribution
system.membus.trans_dist::CleanEvict           135537                       # Transaction distribution
system.membus.trans_dist::ReadExReq            439511                       # Transaction distribution
system.membus.trans_dist::ReadExResp           439511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        265658                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      2111386                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      2111386                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2111386                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     81323520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     81323520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                81323520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            705169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  705169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              705169                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 199935601250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           492932000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          352584500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
