module clk2hz(clk,rest,clkout);
input clk;
input rest;
output clkout;

reg [31:0]timer;
reg clkout;

always @(posedge clk or negedge rest)
begin
if(!rest)
begin
timer <= 0;
end
else if(timer == 32'd49_999_999)
begin
clkout<=!clkout;
timer <= 0;
end
else 
begin
timer <= timer+1b'1;
end
end
endmodule

