
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000536    4.625180 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004190    0.400828    0.285932    4.911112 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.400828    0.000080    4.911192 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.911192   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000751   20.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455149   clock uncertainty
                                  0.000000   20.455149   clock reconvergence pessimism
                                 -0.353236   20.101913   library setup time
                                             20.101913   data required time
---------------------------------------------------------------------------------------------
                                             20.101913   data required time
                                             -4.911192   data arrival time
---------------------------------------------------------------------------------------------
                                             15.190722   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000592    4.625237 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003470    0.373796    0.269444    4.894681 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.373796    0.000034    4.894714 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.894714   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000773   20.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455170   clock uncertainty
                                  0.000000   20.455170   clock reconvergence pessimism
                                 -0.349068   20.106102   library setup time
                                             20.106102   data required time
---------------------------------------------------------------------------------------------
                                             20.106102   data required time
                                             -4.894714   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211389   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000667    4.625310 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006920    0.331938    0.266225    4.891536 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.331938    0.000162    4.891697 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.891697   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000755   20.557571 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457573   clock uncertainty
                                  0.000000   20.457573   clock reconvergence pessimism
                                 -0.342232   20.115341   library setup time
                                             20.115341   data required time
---------------------------------------------------------------------------------------------
                                             20.115341   data required time
                                             -4.891697   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223643   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000727    4.625371 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005983    0.304601    0.255815    4.881186 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.304601    0.000083    4.881270 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.881270   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743   20.557560 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457560   clock uncertainty
                                  0.000000   20.457560   clock reconvergence pessimism
                                 -0.337149   20.120411   library setup time
                                             20.120411   data required time
---------------------------------------------------------------------------------------------
                                             20.120411   data required time
                                             -4.881270   data arrival time
---------------------------------------------------------------------------------------------
                                             15.239141   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000601    4.625245 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003905    0.250716    0.221023    4.846268 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.250716    0.000073    4.846341 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.846341   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000339   20.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457157   clock uncertainty
                                  0.000000   20.457157   clock reconvergence pessimism
                                 -0.326835   20.130322   library setup time
                                             20.130322   data required time
---------------------------------------------------------------------------------------------
                                             20.130322   data required time
                                             -4.846341   data arrival time
---------------------------------------------------------------------------------------------
                                             15.283980   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000335    4.366333 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035871    0.324271    0.258310    4.624644 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.324271    0.000675    4.625319 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003732    0.249064    0.218015    4.843335 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.249064    0.000038    4.843372 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.843372   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764   20.557581 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457581   clock uncertainty
                                  0.000000   20.457581   clock reconvergence pessimism
                                 -0.326518   20.131062   library setup time
                                             20.131062   data required time
---------------------------------------------------------------------------------------------
                                             20.131062   data required time
                                             -4.843372   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287690   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004115    0.115555    0.040902    4.040903 ^ ena (in)
                                                         ena (net)
                      0.115555    0.000000    4.040903 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017269    0.323314    0.325096    4.365998 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.323314    0.000324    4.366323 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004740    0.245869    0.181164    4.547486 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.245869    0.000049    4.547536 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003699    0.319884    0.264441    4.811977 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.319884    0.000036    4.812014 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.812014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000727   20.555124 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455124   clock uncertainty
                                  0.000000   20.455124   clock reconvergence pessimism
                                 -0.340468   20.114656   library setup time
                                             20.114656   data required time
---------------------------------------------------------------------------------------------
                                             20.114656   data required time
                                             -4.812014   data arrival time
---------------------------------------------------------------------------------------------
                                             15.302643   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405032    0.002532    5.183620 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183620   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000568   20.554966 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454966   clock uncertainty
                                  0.000000   20.454966   clock reconvergence pessimism
                                  0.198552   20.653519   library recovery time
                                             20.653519   data required time
---------------------------------------------------------------------------------------------
                                             20.653519   data required time
                                             -5.183620   data arrival time
---------------------------------------------------------------------------------------------
                                             15.469898   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405007    0.001757    5.182846 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.182846   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000751   20.555149 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455149   clock uncertainty
                                  0.000000   20.455149   clock reconvergence pessimism
                                  0.198556   20.653706   library recovery time
                                             20.653706   data required time
---------------------------------------------------------------------------------------------
                                             20.653706   data required time
                                             -5.182846   data arrival time
---------------------------------------------------------------------------------------------
                                             15.470860   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.404995    0.001305    5.182394 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.182394   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000727   20.555124 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455124   clock uncertainty
                                  0.000000   20.455124   clock reconvergence pessimism
                                  0.198558   20.653683   library recovery time
                                             20.653683   data required time
---------------------------------------------------------------------------------------------
                                             20.653683   data required time
                                             -5.182394   data arrival time
---------------------------------------------------------------------------------------------
                                             15.471289   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405052    0.003037    5.184125 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184125   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000755   20.557571 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457573   clock uncertainty
                                  0.000000   20.457573   clock reconvergence pessimism
                                  0.198934   20.656506   library recovery time
                                             20.656506   data required time
---------------------------------------------------------------------------------------------
                                             20.656506   data required time
                                             -5.184125   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472382   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405051    0.003013    5.184101 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184101   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000743   20.557560 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457560   clock uncertainty
                                  0.000000   20.457560   clock reconvergence pessimism
                                  0.198934   20.656494   library recovery time
                                             20.656494   data required time
---------------------------------------------------------------------------------------------
                                             20.656494   data required time
                                             -5.184101   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405033    0.002556    5.183644 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.183644   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102156    0.000339   20.557156 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457157   clock uncertainty
                                  0.000000   20.457157   clock reconvergence pessimism
                                  0.198937   20.656094   library recovery time
                                             20.656094   data required time
---------------------------------------------------------------------------------------------
                                             20.656094   data required time
                                             -5.183644   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472450   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405052    0.003044    5.184133 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184133   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000838   20.557655 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457655   clock uncertainty
                                  0.000000   20.457655   clock reconvergence pessimism
                                  0.198934   20.656590   library recovery time
                                             20.656590   data required time
---------------------------------------------------------------------------------------------
                                             20.656590   data required time
                                             -5.184133   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472458   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405047    0.002927    5.184016 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184016   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102157    0.000764   20.557581 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457581   clock uncertainty
                                  0.000000   20.457581   clock reconvergence pessimism
                                  0.198935   20.656515   library recovery time
                                             20.656515   data required time
---------------------------------------------------------------------------------------------
                                             20.656515   data required time
                                             -5.184016   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405054    0.003106    5.184195 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184195   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102158    0.000947   20.557764 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457764   clock uncertainty
                                  0.000000   20.457764   clock reconvergence pessimism
                                  0.198934   20.656698   library recovery time
                                             20.656698   data required time
---------------------------------------------------------------------------------------------
                                             20.656698   data required time
                                             -5.184195   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481645    0.001300    4.666203 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091519    0.404978    0.514885    5.181088 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.405055    0.003134    5.184223 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.184223   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111859    0.000647   20.320028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035026    0.102156    0.236788   20.556818 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102158    0.000961   20.557777 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457779   clock uncertainty
                                  0.000000   20.457779   clock reconvergence pessimism
                                  0.198934   20.656712   library recovery time
                                             20.656712   data required time
---------------------------------------------------------------------------------------------
                                             20.656712   data required time
                                             -5.184223   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472489   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468528    0.001274    5.110639 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.110639   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000576   20.554974 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454973   clock uncertainty
                                  0.000000   20.454973   clock reconvergence pessimism
                                  0.188678   20.643650   library recovery time
                                             20.643650   data required time
---------------------------------------------------------------------------------------------
                                             20.643650   data required time
                                             -5.110639   data arrival time
---------------------------------------------------------------------------------------------
                                             15.533011   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468527    0.001247    5.110612 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.110612   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099340    0.000556   20.554955 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454954   clock uncertainty
                                  0.000000   20.454954   clock reconvergence pessimism
                                  0.188678   20.643631   library recovery time
                                             20.643631   data required time
---------------------------------------------------------------------------------------------
                                             20.643631   data required time
                                             -5.110612   data arrival time
---------------------------------------------------------------------------------------------
                                             15.533019   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004055    0.114602    0.040329    4.040329 ^ rst_n (in)
                                                         rst_n (net)
                      0.114602    0.000000    4.040329 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005211    0.137825    0.211969    4.252298 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137825    0.000049    4.252347 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055614    0.481633    0.412557    4.664904 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.481644    0.001271    4.666175 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053956    0.468517    0.443190    5.109365 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.468517    0.000459    5.109824 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.109824   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027353    0.144996    0.068368   20.068369 ^ clk (in)
                                                         clk (net)
                      0.144997    0.000000   20.068369 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046275    0.111858    0.251013   20.319382 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111858    0.000362   20.319744 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031771    0.099340    0.234653   20.554398 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099341    0.000773   20.555170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455170   clock uncertainty
                                  0.000000   20.455170   clock reconvergence pessimism
                                  0.188680   20.643850   library recovery time
                                             20.643850   data required time
---------------------------------------------------------------------------------------------
                                             20.643850   data required time
                                             -5.109824   data arrival time
---------------------------------------------------------------------------------------------
                                             15.534026   slack (MET)



