

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Jan  7 16:13:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        pi
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.518 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|        39|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1344|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|     657|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     657|    1462|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |ddiv_64ns_64ns_64_31_no_dsp_1_U1  |ddiv_64ns_64ns_64_31_no_dsp_1  |        0|   0|  0|   0|    0|
    |sitodp_64ns_64_5_no_dsp_1_U2      |sitodp_64ns_64_5_no_dsp_1      |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_fu_238_p2       |         +|   0|  0|   18|          11|           7|
    |n_2_fu_125_p2            |         +|   0|  0|   70|          63|           1|
    |x_1_fu_405_p2            |         +|   0|  0|   71|          64|          64|
    |sub_ln23_1_fu_216_p2     |         -|   0|  0|   19|          11|          12|
    |sub_ln23_2_fu_243_p2     |         -|   0|  0|   18|           6|          11|
    |sub_ln23_fu_196_p2       |         -|   0|  0|   61|           1|          54|
    |z_9_fu_393_p2            |         -|   0|  0|   71|           1|          64|
    |and_ln23_1_fu_368_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln23_2_fu_374_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln23_fu_329_p2       |       and|   0|  0|    2|           1|           1|
    |ap_condition_346         |       and|   0|  0|    2|           1|           1|
    |ap_condition_348         |       and|   0|  0|    2|           1|           1|
    |z_5_fu_316_p2            |       and|   0|  0|    2|           1|           1|
    |z_3_fu_302_p2            |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln22_fu_119_p2      |      icmp|   0|  0|   71|          64|          64|
    |icmp_ln23_1_fu_226_p2    |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln23_2_fu_232_p2    |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln23_3_fu_258_p2    |      icmp|   0|  0|   18|          11|           6|
    |icmp_ln23_4_fu_274_p2    |      icmp|   0|  0|   13|           5|           1|
    |icmp_ln23_fu_210_p2      |      icmp|   0|  0|   70|          63|           1|
    |grp_fu_99_p0             |        or|   0|  0|   64|          64|           1|
    |or_ln23_1_fu_345_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln23_2_fu_349_p2      |        or|   0|  0|    2|           1|           1|
    |select_ln23_1_fu_248_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln23_fu_321_p3    |    select|   0|  0|    2|           1|           2|
    |z_10_fu_398_p3           |    select|   0|  0|   64|           1|          64|
    |z_2_fu_290_p3            |    select|   0|  0|   64|           1|          64|
    |z_6_fu_334_p3            |    select|   0|  0|   54|           1|          54|
    |z_7_fu_354_p3            |    select|   0|  0|   64|           1|          64|
    |z_8_fu_379_p3            |    select|   0|  0|   64|           1|          64|
    |z_fu_202_p3              |    select|   0|  0|   54|           1|          54|
    |z_1_fu_284_p2            |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln23_1_fu_362_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln23_fu_311_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1344|         525|         807|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|   63|        126|
    |ap_sig_allocacmp_x_load  |   9|          2|   64|        128|
    |n_fu_84                  |   9|          2|   63|        126|
    |x_fu_80                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  256|        512|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_reg_454                       |  64|   0|   64|          0|
    |icmp_ln22_reg_445                  |   1|   0|    1|          0|
    |icmp_ln23_1_reg_488                |   1|   0|    1|          0|
    |icmp_ln23_2_reg_495                |   1|   0|    1|          0|
    |icmp_ln23_reg_476                  |   1|   0|    1|          0|
    |n_1_reg_440                        |  63|   0|   63|          0|
    |n_fu_84                            |  63|   0|   63|          0|
    |pf_reg_459                         |  64|   0|   64|          0|
    |trunc_ln23_2_reg_482               |  11|   0|   11|          0|
    |x_fu_80                            |  64|   0|   64|          0|
    |z_4_reg_464                        |   1|   0|    1|          0|
    |z_8_reg_501                        |  64|   0|   64|          0|
    |z_reg_469                          |  54|   0|   54|          0|
    |icmp_ln22_reg_445                  |  64|  32|    1|          0|
    |n_1_reg_440                        |  64|  32|   63|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 657|  64|  593|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|        kernel|  return value|
|terms      |   in|   64|     ap_none|         terms|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

