########################################################
## Ethernet
set_property -dict {PACKAGE_PIN AH24 IOSTANDARD LVCMOS33} [get_ports eth_rst_n]
set_property -dict {PACKAGE_PIN AE10 IOSTANDARD LVCMOS15} [get_ports eth_txck]
set_property -dict {PACKAGE_PIN AK14 IOSTANDARD LVCMOS15} [get_ports eth_txctl]
set_property -dict {PACKAGE_PIN AJ12 IOSTANDARD LVCMOS15} [get_ports {eth_txd[0]}]
set_property -dict {PACKAGE_PIN AK11 IOSTANDARD LVCMOS15} [get_ports {eth_txd[1]}]
set_property -dict {PACKAGE_PIN AJ11 IOSTANDARD LVCMOS15} [get_ports {eth_txd[2]}]
set_property -dict {PACKAGE_PIN AK10 IOSTANDARD LVCMOS15} [get_ports {eth_txd[3]}]
set_property -dict {PACKAGE_PIN AJ14 IOSTANDARD LVCMOS15} [get_ports {eth_rxd[0]}]
set_property -dict {PACKAGE_PIN AG10 IOSTANDARD LVCMOS15} [get_ports eth_rxck]
set_property -dict {PACKAGE_PIN AH11 IOSTANDARD LVCMOS15} [get_ports eth_rxctl]
set_property -dict {PACKAGE_PIN AH14 IOSTANDARD LVCMOS15} [get_ports {eth_rxd[1]}]
set_property -dict {PACKAGE_PIN AK13 IOSTANDARD LVCMOS15} [get_ports {eth_rxd[2]}]
set_property -dict {PACKAGE_PIN AJ13 IOSTANDARD LVCMOS15} [get_ports {eth_rxd[3]}]
set_property -dict {PACKAGE_PIN AF12 IOSTANDARD LVCMOS15} [get_ports eth_mdc]
set_property -dict {PACKAGE_PIN AG12 IOSTANDARD LVCMOS15} [get_ports eth_mdio]

set_property SLEW FAST [get_ports eth_txctl]
set_property SLEW FAST [get_ports eth_txck]
set_property SLEW FAST [get_ports {eth_txd[3]}]
set_property SLEW FAST [get_ports {eth_txd[2]}]
set_property SLEW FAST [get_ports {eth_txd[1]}]
set_property SLEW FAST [get_ports {eth_txd[0]}]
set_property SLEW SLOW [get_ports eth_rst_n]

## UART
set_property -dict {PACKAGE_PIN Y23 IOSTANDARD LVCMOS33} [get_ports uart_tx]
set_property -dict {PACKAGE_PIN Y20 IOSTANDARD LVCMOS33} [get_ports uart_rx]

############## clock and reset define##################
set_property -dict {PACKAGE_PIN R19 IOSTANDARD LVCMOS33} [get_ports cpu_resetn]
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_p]
set_property PACKAGE_PIN AD12 [get_ports sys_clk_p]
set_property UNAVAILABLE_DURING_CALIBRATION true [get_ports eth_mdio]

create_clock -period 5.000 [get_ports sys_clk_p]
create_clock -period 8.000 -name RGMII_RXC_0 -waveform {0.000 4.000} [get_ports eth_rxck]
create_clock -period 8.000 -name RGMII_TXC_0 -waveform {0.000 4.000} [get_ports eth_txck]

#set_input_delay -clock RGMII_RXC_0 -min -add_delay -1.700 [get_ports {{eth_rxd[0]} {eth_rxd[1]} {eth_rxd[2]} {eth_rxd[3]} eth_rxctl}]
#set_input_delay -clock RGMII_RXC_0 -max -add_delay -0.700 [get_ports {{eth_rxd[0]} {eth_rxd[1]} {eth_rxd[2]} {eth_rxd[3]} eth_rxctl}]
#set_input_delay -clock RGMII_RXC_0 -clock_fall -min -add_delay -1.700 [get_ports {{eth_rxd[0]} {eth_rxd[1]} {eth_rxd[2]} {eth_rxd[3]} eth_rxctl}]
#set_input_delay -clock RGMII_RXC_0 -clock_fall -max -add_delay -0.700 [get_ports {{eth_rxd[0]} {eth_rxd[1]} {eth_rxd[2]} {eth_rxd[3]} eth_rxctl}]

#set_output_delay -clock RGMII_TXC_0 -min -add_delay -0.500 [get_ports {{eth_txd[0]} {eth_txd[1]} {eth_txd[2]} {eth_txd[3]} eth_txctl}]
#set_output_delay -clock RGMII_TXC_0 -max -add_delay 1.000 [get_ports {{eth_txd[0]} {eth_txd[1]} {eth_txd[2]} {eth_txd[3]} eth_txctl}]
#set_output_delay -clock RGMII_TXC_0 -clock_fall -min -add_delay -0.500 [get_ports {{eth_txd[0]} {eth_txd[1]} {eth_txd[2]} {eth_txd[3]} eth_txctl}]
#set_output_delay -clock RGMII_TXC_0 -clock_fall -max -add_delay 1.000 [get_ports {{eth_txd[0]} {eth_txd[1]} {eth_txd[2]} {eth_txd[3]} eth_txctl}]




############## led ###################################
#set_property PACKAGE_PIN A16 [get_ports led]
#set_property IOSTANDARD LVCMOS33 [get_ports led]









set_property BITSTREAM.CONFIG.SPI_BUSWIDTH NONE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
set_property CONFIG_MODE B_SCAN [current_design]

connect_debug_port u_ila_0/clk [get_nets [list clk_50m]]
connect_debug_port u_ila_0/probe0 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[31]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[32]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[33]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[34]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[35]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[36]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[37]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[38]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[39]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[40]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[41]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[42]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[43]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[44]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[45]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[46]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[47]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[48]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[49]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[50]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[51]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[52]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[53]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[54]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[55]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[56]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[57]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[58]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[59]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[60]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[61]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[62]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[63]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[64]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[65]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[66]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[67]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[68]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[69]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[70]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[71]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[72]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[73]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[74]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[75]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[76]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[77]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[78]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[79]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[80]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[81]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[82]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[83]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[84]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[85]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[86]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[87]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[88]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[89]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[90]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[91]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[92]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[93]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[94]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[95]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[96]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[97]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[98]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[99]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[100]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[101]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[102]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[103]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[104]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[105]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[106]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[107]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[108]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[109]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[110]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[111]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[112]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[113]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[114]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[115]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[116]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[117]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[118]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[119]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[120]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[121]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[122]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[123]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[124]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[125]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[126]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[127]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[128]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[129]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[130]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[131]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[132]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data[133]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_gnt[0]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rdata[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_dma_rvalid[0]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_addr[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_rden[0]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wdata[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wren[0]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wstrb[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wstrb[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wstrb[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_peri_wstrb[3]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_addr[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_rden[0]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wdata[31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_dma_wren[0]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_int[0]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[0]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[1]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[2]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[3]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[4]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[5]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[6]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[7]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[8]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[9]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[10]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[11]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[12]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[13]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[14]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[15]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[16]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[17]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[18]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[19]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[20]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[21]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[22]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[23]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[24]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[25]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[26]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[27]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[28]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[29]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[30]} {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_rdata[31]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/o_peri_ready[0]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {pktData_pe[0]} {pktData_pe[1]} {pktData_pe[2]} {pktData_pe[3]} {pktData_pe[4]} {pktData_pe[5]} {pktData_pe[6]} {pktData_pe[7]} {pktData_pe[8]} {pktData_pe[9]} {pktData_pe[10]} {pktData_pe[11]} {pktData_pe[12]} {pktData_pe[13]} {pktData_pe[14]} {pktData_pe[15]} {pktData_pe[16]} {pktData_pe[17]} {pktData_pe[18]} {pktData_pe[19]} {pktData_pe[20]} {pktData_pe[21]} {pktData_pe[22]} {pktData_pe[23]} {pktData_pe[24]} {pktData_pe[25]} {pktData_pe[26]} {pktData_pe[27]} {pktData_pe[28]} {pktData_pe[29]} {pktData_pe[30]} {pktData_pe[31]} {pktData_pe[32]} {pktData_pe[33]} {pktData_pe[34]} {pktData_pe[35]} {pktData_pe[36]} {pktData_pe[37]} {pktData_pe[38]} {pktData_pe[39]} {pktData_pe[40]} {pktData_pe[41]} {pktData_pe[42]} {pktData_pe[43]} {pktData_pe[44]} {pktData_pe[45]} {pktData_pe[46]} {pktData_pe[47]} {pktData_pe[48]} {pktData_pe[49]} {pktData_pe[50]} {pktData_pe[51]} {pktData_pe[52]} {pktData_pe[53]} {pktData_pe[54]} {pktData_pe[55]} {pktData_pe[56]} {pktData_pe[57]} {pktData_pe[58]} {pktData_pe[59]} {pktData_pe[60]} {pktData_pe[61]} {pktData_pe[62]} {pktData_pe[63]} {pktData_pe[64]} {pktData_pe[65]} {pktData_pe[66]} {pktData_pe[67]} {pktData_pe[68]} {pktData_pe[69]} {pktData_pe[70]} {pktData_pe[71]} {pktData_pe[72]} {pktData_pe[73]} {pktData_pe[74]} {pktData_pe[75]} {pktData_pe[76]} {pktData_pe[77]} {pktData_pe[78]} {pktData_pe[79]} {pktData_pe[80]} {pktData_pe[81]} {pktData_pe[82]} {pktData_pe[83]} {pktData_pe[84]} {pktData_pe[85]} {pktData_pe[86]} {pktData_pe[87]} {pktData_pe[88]} {pktData_pe[89]} {pktData_pe[90]} {pktData_pe[91]} {pktData_pe[92]} {pktData_pe[93]} {pktData_pe[94]} {pktData_pe[95]} {pktData_pe[96]} {pktData_pe[97]} {pktData_pe[98]} {pktData_pe[99]} {pktData_pe[100]} {pktData_pe[101]} {pktData_pe[102]} {pktData_pe[103]} {pktData_pe[104]} {pktData_pe[105]} {pktData_pe[106]} {pktData_pe[107]} {pktData_pe[108]} {pktData_pe[109]} {pktData_pe[110]} {pktData_pe[111]} {pktData_pe[112]} {pktData_pe[113]} {pktData_pe[114]} {pktData_pe[115]} {pktData_pe[116]} {pktData_pe[117]} {pktData_pe[118]} {pktData_pe[119]} {pktData_pe[120]} {pktData_pe[121]} {pktData_pe[122]} {pktData_pe[123]} {pktData_pe[124]} {pktData_pe[125]} {pktData_pe[126]} {pktData_pe[127]} {pktData_pe[128]} {pktData_pe[129]} {pktData_pe[130]} {pktData_pe[131]} {pktData_pe[132]} {pktData_pe[133]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/i_data_valid]]
connect_debug_port u_ila_0/probe18 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/DMA_PE[0].DMA_Peri/i_empty_length}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {PE_ARRAY_inst/Pkt_Proc_Top/DMA_Engine/DMA_PE[0].DMA_Peri/o_rden_length}]]
connect_debug_port u_ila_0/probe20 [get_nets [list pktData_valid_pe]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_to_125m_inst/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {HyPipe_Top/parser_top/w_typeRule_wren[0]} {HyPipe_Top/parser_top/w_typeRule_wren[1]} {HyPipe_Top/parser_top/w_typeRule_wren[2]} {HyPipe_Top/parser_top/w_typeRule_wren[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {HyPipe_Top/parser_top/w_type_field[0]_35[0]} {HyPipe_Top/parser_top/w_type_field[0]_35[1]} {HyPipe_Top/parser_top/w_type_field[0]_35[2]} {HyPipe_Top/parser_top/w_type_field[0]_35[3]} {HyPipe_Top/parser_top/w_type_field[0]_35[4]} {HyPipe_Top/parser_top/w_type_field[0]_35[5]} {HyPipe_Top/parser_top/w_type_field[0]_35[6]} {HyPipe_Top/parser_top/w_type_field[0]_35[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {HyPipe_Top/parser_top/w_type_field[1]_34[0]} {HyPipe_Top/parser_top/w_type_field[1]_34[1]} {HyPipe_Top/parser_top/w_type_field[1]_34[2]} {HyPipe_Top/parser_top/w_type_field[1]_34[3]} {HyPipe_Top/parser_top/w_type_field[1]_34[4]} {HyPipe_Top/parser_top/w_type_field[1]_34[5]} {HyPipe_Top/parser_top/w_type_field[1]_34[6]} {HyPipe_Top/parser_top/w_type_field[1]_34[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {HyPipe_Top/parser_top/w_type_field[2]_33[0]} {HyPipe_Top/parser_top/w_type_field[2]_33[1]} {HyPipe_Top/parser_top/w_type_field[2]_33[2]} {HyPipe_Top/parser_top/w_type_field[2]_33[3]} {HyPipe_Top/parser_top/w_type_field[2]_33[4]} {HyPipe_Top/parser_top/w_type_field[2]_33[5]} {HyPipe_Top/parser_top/w_type_field[2]_33[6]} {HyPipe_Top/parser_top/w_type_field[2]_33[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {HyPipe_Top/parser_top/w_type_field[3]_32[0]} {HyPipe_Top/parser_top/w_type_field[3]_32[1]} {HyPipe_Top/parser_top/w_type_field[3]_32[2]} {HyPipe_Top/parser_top/w_type_field[3]_32[3]} {HyPipe_Top/parser_top/w_type_field[3]_32[4]} {HyPipe_Top/parser_top/w_type_field[3]_32[5]} {HyPipe_Top/parser_top/w_type_field[3]_32[6]} {HyPipe_Top/parser_top/w_type_field[3]_32[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 6 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[4]_27[0]} {HyPipe_Top/parser_top/w_key_offset[4]_27[1]} {HyPipe_Top/parser_top/w_key_offset[4]_27[2]} {HyPipe_Top/parser_top/w_key_offset[4]_27[3]} {HyPipe_Top/parser_top/w_key_offset[4]_27[4]} {HyPipe_Top/parser_top/w_key_offset[4]_27[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 6 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[5]_26[0]} {HyPipe_Top/parser_top/w_key_offset[5]_26[1]} {HyPipe_Top/parser_top/w_key_offset[5]_26[2]} {HyPipe_Top/parser_top/w_key_offset[5]_26[3]} {HyPipe_Top/parser_top/w_key_offset[5]_26[4]} {HyPipe_Top/parser_top/w_key_offset[5]_26[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 6 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[6]_25[0]} {HyPipe_Top/parser_top/w_key_offset[6]_25[1]} {HyPipe_Top/parser_top/w_key_offset[6]_25[2]} {HyPipe_Top/parser_top/w_key_offset[6]_25[3]} {HyPipe_Top/parser_top/w_key_offset[6]_25[4]} {HyPipe_Top/parser_top/w_key_offset[6]_25[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 6 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[7]_24[0]} {HyPipe_Top/parser_top/w_key_offset[7]_24[1]} {HyPipe_Top/parser_top/w_key_offset[7]_24[2]} {HyPipe_Top/parser_top/w_key_offset[7]_24[3]} {HyPipe_Top/parser_top/w_key_offset[7]_24[4]} {HyPipe_Top/parser_top/w_key_offset[7]_24[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 16 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {HyPipe_Top/parser_top/w_key_field[0]_23[0]} {HyPipe_Top/parser_top/w_key_field[0]_23[1]} {HyPipe_Top/parser_top/w_key_field[0]_23[2]} {HyPipe_Top/parser_top/w_key_field[0]_23[3]} {HyPipe_Top/parser_top/w_key_field[0]_23[4]} {HyPipe_Top/parser_top/w_key_field[0]_23[5]} {HyPipe_Top/parser_top/w_key_field[0]_23[6]} {HyPipe_Top/parser_top/w_key_field[0]_23[7]} {HyPipe_Top/parser_top/w_key_field[0]_23[8]} {HyPipe_Top/parser_top/w_key_field[0]_23[9]} {HyPipe_Top/parser_top/w_key_field[0]_23[10]} {HyPipe_Top/parser_top/w_key_field[0]_23[11]} {HyPipe_Top/parser_top/w_key_field[0]_23[12]} {HyPipe_Top/parser_top/w_key_field[0]_23[13]} {HyPipe_Top/parser_top/w_key_field[0]_23[14]} {HyPipe_Top/parser_top/w_key_field[0]_23[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {HyPipe_Top/parser_top/w_key_field[1]_22[0]} {HyPipe_Top/parser_top/w_key_field[1]_22[1]} {HyPipe_Top/parser_top/w_key_field[1]_22[2]} {HyPipe_Top/parser_top/w_key_field[1]_22[3]} {HyPipe_Top/parser_top/w_key_field[1]_22[4]} {HyPipe_Top/parser_top/w_key_field[1]_22[5]} {HyPipe_Top/parser_top/w_key_field[1]_22[6]} {HyPipe_Top/parser_top/w_key_field[1]_22[7]} {HyPipe_Top/parser_top/w_key_field[1]_22[8]} {HyPipe_Top/parser_top/w_key_field[1]_22[9]} {HyPipe_Top/parser_top/w_key_field[1]_22[10]} {HyPipe_Top/parser_top/w_key_field[1]_22[11]} {HyPipe_Top/parser_top/w_key_field[1]_22[12]} {HyPipe_Top/parser_top/w_key_field[1]_22[13]} {HyPipe_Top/parser_top/w_key_field[1]_22[14]} {HyPipe_Top/parser_top/w_key_field[1]_22[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {HyPipe_Top/parser_top/w_key_field[4]_19[0]} {HyPipe_Top/parser_top/w_key_field[4]_19[1]} {HyPipe_Top/parser_top/w_key_field[4]_19[2]} {HyPipe_Top/parser_top/w_key_field[4]_19[3]} {HyPipe_Top/parser_top/w_key_field[4]_19[4]} {HyPipe_Top/parser_top/w_key_field[4]_19[5]} {HyPipe_Top/parser_top/w_key_field[4]_19[6]} {HyPipe_Top/parser_top/w_key_field[4]_19[7]} {HyPipe_Top/parser_top/w_key_field[4]_19[8]} {HyPipe_Top/parser_top/w_key_field[4]_19[9]} {HyPipe_Top/parser_top/w_key_field[4]_19[10]} {HyPipe_Top/parser_top/w_key_field[4]_19[11]} {HyPipe_Top/parser_top/w_key_field[4]_19[12]} {HyPipe_Top/parser_top/w_key_field[4]_19[13]} {HyPipe_Top/parser_top/w_key_field[4]_19[14]} {HyPipe_Top/parser_top/w_key_field[4]_19[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {HyPipe_Top/parser_top/w_key_field[2]_21[0]} {HyPipe_Top/parser_top/w_key_field[2]_21[1]} {HyPipe_Top/parser_top/w_key_field[2]_21[2]} {HyPipe_Top/parser_top/w_key_field[2]_21[3]} {HyPipe_Top/parser_top/w_key_field[2]_21[4]} {HyPipe_Top/parser_top/w_key_field[2]_21[5]} {HyPipe_Top/parser_top/w_key_field[2]_21[6]} {HyPipe_Top/parser_top/w_key_field[2]_21[7]} {HyPipe_Top/parser_top/w_key_field[2]_21[8]} {HyPipe_Top/parser_top/w_key_field[2]_21[9]} {HyPipe_Top/parser_top/w_key_field[2]_21[10]} {HyPipe_Top/parser_top/w_key_field[2]_21[11]} {HyPipe_Top/parser_top/w_key_field[2]_21[12]} {HyPipe_Top/parser_top/w_key_field[2]_21[13]} {HyPipe_Top/parser_top/w_key_field[2]_21[14]} {HyPipe_Top/parser_top/w_key_field[2]_21[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {HyPipe_Top/parser_top/w_key_field[3]_20[0]} {HyPipe_Top/parser_top/w_key_field[3]_20[1]} {HyPipe_Top/parser_top/w_key_field[3]_20[2]} {HyPipe_Top/parser_top/w_key_field[3]_20[3]} {HyPipe_Top/parser_top/w_key_field[3]_20[4]} {HyPipe_Top/parser_top/w_key_field[3]_20[5]} {HyPipe_Top/parser_top/w_key_field[3]_20[6]} {HyPipe_Top/parser_top/w_key_field[3]_20[7]} {HyPipe_Top/parser_top/w_key_field[3]_20[8]} {HyPipe_Top/parser_top/w_key_field[3]_20[9]} {HyPipe_Top/parser_top/w_key_field[3]_20[10]} {HyPipe_Top/parser_top/w_key_field[3]_20[11]} {HyPipe_Top/parser_top/w_key_field[3]_20[12]} {HyPipe_Top/parser_top/w_key_field[3]_20[13]} {HyPipe_Top/parser_top/w_key_field[3]_20[14]} {HyPipe_Top/parser_top/w_key_field[3]_20[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {HyPipe_Top/parser_top/w_key_field[5]_18[0]} {HyPipe_Top/parser_top/w_key_field[5]_18[1]} {HyPipe_Top/parser_top/w_key_field[5]_18[2]} {HyPipe_Top/parser_top/w_key_field[5]_18[3]} {HyPipe_Top/parser_top/w_key_field[5]_18[4]} {HyPipe_Top/parser_top/w_key_field[5]_18[5]} {HyPipe_Top/parser_top/w_key_field[5]_18[6]} {HyPipe_Top/parser_top/w_key_field[5]_18[7]} {HyPipe_Top/parser_top/w_key_field[5]_18[8]} {HyPipe_Top/parser_top/w_key_field[5]_18[9]} {HyPipe_Top/parser_top/w_key_field[5]_18[10]} {HyPipe_Top/parser_top/w_key_field[5]_18[11]} {HyPipe_Top/parser_top/w_key_field[5]_18[12]} {HyPipe_Top/parser_top/w_key_field[5]_18[13]} {HyPipe_Top/parser_top/w_key_field[5]_18[14]} {HyPipe_Top/parser_top/w_key_field[5]_18[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {HyPipe_Top/parser_top/w_key_field[6]_17[0]} {HyPipe_Top/parser_top/w_key_field[6]_17[1]} {HyPipe_Top/parser_top/w_key_field[6]_17[2]} {HyPipe_Top/parser_top/w_key_field[6]_17[3]} {HyPipe_Top/parser_top/w_key_field[6]_17[4]} {HyPipe_Top/parser_top/w_key_field[6]_17[5]} {HyPipe_Top/parser_top/w_key_field[6]_17[6]} {HyPipe_Top/parser_top/w_key_field[6]_17[7]} {HyPipe_Top/parser_top/w_key_field[6]_17[8]} {HyPipe_Top/parser_top/w_key_field[6]_17[9]} {HyPipe_Top/parser_top/w_key_field[6]_17[10]} {HyPipe_Top/parser_top/w_key_field[6]_17[11]} {HyPipe_Top/parser_top/w_key_field[6]_17[12]} {HyPipe_Top/parser_top/w_key_field[6]_17[13]} {HyPipe_Top/parser_top/w_key_field[6]_17[14]} {HyPipe_Top/parser_top/w_key_field[6]_17[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {HyPipe_Top/parser_top/w_key_field[7]_16[0]} {HyPipe_Top/parser_top/w_key_field[7]_16[1]} {HyPipe_Top/parser_top/w_key_field[7]_16[2]} {HyPipe_Top/parser_top/w_key_field[7]_16[3]} {HyPipe_Top/parser_top/w_key_field[7]_16[4]} {HyPipe_Top/parser_top/w_key_field[7]_16[5]} {HyPipe_Top/parser_top/w_key_field[7]_16[6]} {HyPipe_Top/parser_top/w_key_field[7]_16[7]} {HyPipe_Top/parser_top/w_key_field[7]_16[8]} {HyPipe_Top/parser_top/w_key_field[7]_16[9]} {HyPipe_Top/parser_top/w_key_field[7]_16[10]} {HyPipe_Top/parser_top/w_key_field[7]_16[11]} {HyPipe_Top/parser_top/w_key_field[7]_16[12]} {HyPipe_Top/parser_top/w_key_field[7]_16[13]} {HyPipe_Top/parser_top/w_key_field[7]_16[14]} {HyPipe_Top/parser_top/w_key_field[7]_16[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 6 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[1]_30[0]} {HyPipe_Top/parser_top/w_key_offset[1]_30[1]} {HyPipe_Top/parser_top/w_key_offset[1]_30[2]} {HyPipe_Top/parser_top/w_key_offset[1]_30[3]} {HyPipe_Top/parser_top/w_key_offset[1]_30[4]} {HyPipe_Top/parser_top/w_key_offset[1]_30[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 6 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[0]_31[0]} {HyPipe_Top/parser_top/w_key_offset[0]_31[1]} {HyPipe_Top/parser_top/w_key_offset[0]_31[2]} {HyPipe_Top/parser_top/w_key_offset[0]_31[3]} {HyPipe_Top/parser_top/w_key_offset[0]_31[4]} {HyPipe_Top/parser_top/w_key_offset[0]_31[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 6 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[2]_29[0]} {HyPipe_Top/parser_top/w_key_offset[2]_29[1]} {HyPipe_Top/parser_top/w_key_offset[2]_29[2]} {HyPipe_Top/parser_top/w_key_offset[2]_29[3]} {HyPipe_Top/parser_top/w_key_offset[2]_29[4]} {HyPipe_Top/parser_top/w_key_offset[2]_29[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 6 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {HyPipe_Top/parser_top/w_key_offset[3]_28[0]} {HyPipe_Top/parser_top/w_key_offset[3]_28[1]} {HyPipe_Top/parser_top/w_key_offset[3]_28[2]} {HyPipe_Top/parser_top/w_key_offset[3]_28[3]} {HyPipe_Top/parser_top/w_key_offset[3]_28[4]} {HyPipe_Top/parser_top/w_key_offset[3]_28[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 134 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {pktData_gmii[0]} {pktData_gmii[1]} {pktData_gmii[2]} {pktData_gmii[3]} {pktData_gmii[4]} {pktData_gmii[5]} {pktData_gmii[6]} {pktData_gmii[7]} {pktData_gmii[8]} {pktData_gmii[9]} {pktData_gmii[10]} {pktData_gmii[11]} {pktData_gmii[12]} {pktData_gmii[13]} {pktData_gmii[14]} {pktData_gmii[15]} {pktData_gmii[16]} {pktData_gmii[17]} {pktData_gmii[18]} {pktData_gmii[19]} {pktData_gmii[20]} {pktData_gmii[21]} {pktData_gmii[22]} {pktData_gmii[23]} {pktData_gmii[24]} {pktData_gmii[25]} {pktData_gmii[26]} {pktData_gmii[27]} {pktData_gmii[28]} {pktData_gmii[29]} {pktData_gmii[30]} {pktData_gmii[31]} {pktData_gmii[32]} {pktData_gmii[33]} {pktData_gmii[34]} {pktData_gmii[35]} {pktData_gmii[36]} {pktData_gmii[37]} {pktData_gmii[38]} {pktData_gmii[39]} {pktData_gmii[40]} {pktData_gmii[41]} {pktData_gmii[42]} {pktData_gmii[43]} {pktData_gmii[44]} {pktData_gmii[45]} {pktData_gmii[46]} {pktData_gmii[47]} {pktData_gmii[48]} {pktData_gmii[49]} {pktData_gmii[50]} {pktData_gmii[51]} {pktData_gmii[52]} {pktData_gmii[53]} {pktData_gmii[54]} {pktData_gmii[55]} {pktData_gmii[56]} {pktData_gmii[57]} {pktData_gmii[58]} {pktData_gmii[59]} {pktData_gmii[60]} {pktData_gmii[61]} {pktData_gmii[62]} {pktData_gmii[63]} {pktData_gmii[64]} {pktData_gmii[65]} {pktData_gmii[66]} {pktData_gmii[67]} {pktData_gmii[68]} {pktData_gmii[69]} {pktData_gmii[70]} {pktData_gmii[71]} {pktData_gmii[72]} {pktData_gmii[73]} {pktData_gmii[74]} {pktData_gmii[75]} {pktData_gmii[76]} {pktData_gmii[77]} {pktData_gmii[78]} {pktData_gmii[79]} {pktData_gmii[80]} {pktData_gmii[81]} {pktData_gmii[82]} {pktData_gmii[83]} {pktData_gmii[84]} {pktData_gmii[85]} {pktData_gmii[86]} {pktData_gmii[87]} {pktData_gmii[88]} {pktData_gmii[89]} {pktData_gmii[90]} {pktData_gmii[91]} {pktData_gmii[92]} {pktData_gmii[93]} {pktData_gmii[94]} {pktData_gmii[95]} {pktData_gmii[96]} {pktData_gmii[97]} {pktData_gmii[98]} {pktData_gmii[99]} {pktData_gmii[100]} {pktData_gmii[101]} {pktData_gmii[102]} {pktData_gmii[103]} {pktData_gmii[104]} {pktData_gmii[105]} {pktData_gmii[106]} {pktData_gmii[107]} {pktData_gmii[108]} {pktData_gmii[109]} {pktData_gmii[110]} {pktData_gmii[111]} {pktData_gmii[112]} {pktData_gmii[113]} {pktData_gmii[114]} {pktData_gmii[115]} {pktData_gmii[116]} {pktData_gmii[117]} {pktData_gmii[118]} {pktData_gmii[119]} {pktData_gmii[120]} {pktData_gmii[121]} {pktData_gmii[122]} {pktData_gmii[123]} {pktData_gmii[124]} {pktData_gmii[125]} {pktData_gmii[126]} {pktData_gmii[127]} {pktData_gmii[128]} {pktData_gmii[129]} {pktData_gmii[130]} {pktData_gmii[131]} {pktData_gmii[132]} {pktData_gmii[133]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 134 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {pktData_um[0]} {pktData_um[1]} {pktData_um[2]} {pktData_um[3]} {pktData_um[4]} {pktData_um[5]} {pktData_um[6]} {pktData_um[7]} {pktData_um[8]} {pktData_um[9]} {pktData_um[10]} {pktData_um[11]} {pktData_um[12]} {pktData_um[13]} {pktData_um[14]} {pktData_um[15]} {pktData_um[16]} {pktData_um[17]} {pktData_um[18]} {pktData_um[19]} {pktData_um[20]} {pktData_um[21]} {pktData_um[22]} {pktData_um[23]} {pktData_um[24]} {pktData_um[25]} {pktData_um[26]} {pktData_um[27]} {pktData_um[28]} {pktData_um[29]} {pktData_um[30]} {pktData_um[31]} {pktData_um[32]} {pktData_um[33]} {pktData_um[34]} {pktData_um[35]} {pktData_um[36]} {pktData_um[37]} {pktData_um[38]} {pktData_um[39]} {pktData_um[40]} {pktData_um[41]} {pktData_um[42]} {pktData_um[43]} {pktData_um[44]} {pktData_um[45]} {pktData_um[46]} {pktData_um[47]} {pktData_um[48]} {pktData_um[49]} {pktData_um[50]} {pktData_um[51]} {pktData_um[52]} {pktData_um[53]} {pktData_um[54]} {pktData_um[55]} {pktData_um[56]} {pktData_um[57]} {pktData_um[58]} {pktData_um[59]} {pktData_um[60]} {pktData_um[61]} {pktData_um[62]} {pktData_um[63]} {pktData_um[64]} {pktData_um[65]} {pktData_um[66]} {pktData_um[67]} {pktData_um[68]} {pktData_um[69]} {pktData_um[70]} {pktData_um[71]} {pktData_um[72]} {pktData_um[73]} {pktData_um[74]} {pktData_um[75]} {pktData_um[76]} {pktData_um[77]} {pktData_um[78]} {pktData_um[79]} {pktData_um[80]} {pktData_um[81]} {pktData_um[82]} {pktData_um[83]} {pktData_um[84]} {pktData_um[85]} {pktData_um[86]} {pktData_um[87]} {pktData_um[88]} {pktData_um[89]} {pktData_um[90]} {pktData_um[91]} {pktData_um[92]} {pktData_um[93]} {pktData_um[94]} {pktData_um[95]} {pktData_um[96]} {pktData_um[97]} {pktData_um[98]} {pktData_um[99]} {pktData_um[100]} {pktData_um[101]} {pktData_um[102]} {pktData_um[103]} {pktData_um[104]} {pktData_um[105]} {pktData_um[106]} {pktData_um[107]} {pktData_um[108]} {pktData_um[109]} {pktData_um[110]} {pktData_um[111]} {pktData_um[112]} {pktData_um[113]} {pktData_um[114]} {pktData_um[115]} {pktData_um[116]} {pktData_um[117]} {pktData_um[118]} {pktData_um[119]} {pktData_um[120]} {pktData_um[121]} {pktData_um[122]} {pktData_um[123]} {pktData_um[124]} {pktData_um[125]} {pktData_um[126]} {pktData_um[127]} {pktData_um[128]} {pktData_um[129]} {pktData_um[130]} {pktData_um[131]} {pktData_um[132]} {pktData_um[133]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 7 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {HyPipe_Top/parser_top/w_type_offset[0]_39[0]} {HyPipe_Top/parser_top/w_type_offset[0]_39[1]} {HyPipe_Top/parser_top/w_type_offset[0]_39[2]} {HyPipe_Top/parser_top/w_type_offset[0]_39[3]} {HyPipe_Top/parser_top/w_type_offset[0]_39[4]} {HyPipe_Top/parser_top/w_type_offset[0]_39[5]} {HyPipe_Top/parser_top/w_type_offset[0]_39[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 7 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {HyPipe_Top/parser_top/w_type_offset[2]_37[0]} {HyPipe_Top/parser_top/w_type_offset[2]_37[1]} {HyPipe_Top/parser_top/w_type_offset[2]_37[2]} {HyPipe_Top/parser_top/w_type_offset[2]_37[3]} {HyPipe_Top/parser_top/w_type_offset[2]_37[4]} {HyPipe_Top/parser_top/w_type_offset[2]_37[5]} {HyPipe_Top/parser_top/w_type_offset[2]_37[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 7 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {HyPipe_Top/parser_top/w_type_offset[1]_38[0]} {HyPipe_Top/parser_top/w_type_offset[1]_38[1]} {HyPipe_Top/parser_top/w_type_offset[1]_38[2]} {HyPipe_Top/parser_top/w_type_offset[1]_38[3]} {HyPipe_Top/parser_top/w_type_offset[1]_38[4]} {HyPipe_Top/parser_top/w_type_offset[1]_38[5]} {HyPipe_Top/parser_top/w_type_offset[1]_38[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 7 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {HyPipe_Top/parser_top/w_type_offset[3]_36[0]} {HyPipe_Top/parser_top/w_type_offset[3]_36[1]} {HyPipe_Top/parser_top/w_type_offset[3]_36[2]} {HyPipe_Top/parser_top/w_type_offset[3]_36[3]} {HyPipe_Top/parser_top/w_type_offset[3]_36[4]} {HyPipe_Top/parser_top/w_type_offset[3]_36[5]} {HyPipe_Top/parser_top/w_type_offset[3]_36[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {HyPipe_Top/parser_top/lookup_type/w_hit_rule[0]} {HyPipe_Top/parser_top/lookup_type/w_hit_rule[1]} {HyPipe_Top/parser_top/lookup_type/w_hit_rule[2]} {HyPipe_Top/parser_top/lookup_type/w_hit_rule[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {HyPipe_Top/parser_top/lookup_type/r_rule_valid[0]} {HyPipe_Top/parser_top/lookup_type/r_rule_valid[1]} {HyPipe_Top/parser_top/lookup_type/r_rule_valid[2]} {HyPipe_Top/parser_top/lookup_type/r_rule_valid[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list pktData_valid_gmii]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list pktData_valid_um]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_125m]
