
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00004240  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80006400  80006400  00006800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000035e0  80006600  80006600  00006a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000684  00000004  80009be0  0000a004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001280  00000688  8000a264  0000a688  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  0000a688  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000dc0  00000000  00000000  0000a6b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000248c  00000000  00000000  0000b478  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000174f5  00000000  00000000  0000d904  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003339  00000000  00000000  00024df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e6c8  00000000  00000000  00028132  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002840  00000000  00000000  000367fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000438b  00000000  00000000  0003903c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000062dc  00000000  00000000  0003d3c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 01548e2a  00000000  00000000  000436a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000e68  00000000  00000000  0158c4d0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ea 80 	sub	pc,pc,-5504

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	09 cc       	ld.ub	r12,r4[0x4]
8000210c:	00 00       	add	r0,r0
8000210e:	09 ca       	ld.ub	r10,r4[0x4]
80002110:	00 00       	add	r0,r0
80002112:	09 b8       	ld.ub	r8,r4[0x3]
80002114:	00 00       	add	r0,r0
80002116:	09 c0       	ld.ub	r0,r4[0x4]
80002118:	00 00       	add	r0,r0
8000211a:	09 c4       	ld.ub	r4,r4[0x4]
8000211c:	00 00       	add	r0,r0
8000211e:	09 c2       	ld.ub	r2,r4[0x4]

80002120 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002120:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002122:	e0 6b 00 ff 	mov	r11,255
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 0e 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000212e:	e0 6b 00 ff 	mov	r11,255
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 0b 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
8000213a:	e0 6b 00 ff 	mov	r11,255
8000213e:	fe 7c 28 00 	mov	r12,-55296
80002142:	f0 1f 00 08 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002146:	e0 6b 00 ff 	mov	r11,255
8000214a:	fe 7c 28 00 	mov	r12,-55296
8000214e:	f0 1f 00 05 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002152:	30 1b       	mov	r11,1
80002154:	fe 7c 28 00 	mov	r12,-55296
80002158:	f0 1f 00 03 	mcall	80002164 <sd_mmc_spi_read_close_PDCA+0x44>

}
8000215c:	d8 02       	popm	pc
8000215e:	00 00       	add	r0,r0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	30 9a       	mov	r10,9
80002164:	80 00       	ld.sh	r0,r0[0x0]
80002166:	2f b6       	sub	r6,-5

80002168 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002168:	d4 01       	pushm	lr
8000216a:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
8000216c:	18 9b       	mov	r11,r12
8000216e:	fe 7c 28 00 	mov	r12,-55296
80002172:	f0 1f 00 09 	mcall	80002194 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002176:	fa cb ff fe 	sub	r11,sp,-2
8000217a:	fe 7c 28 00 	mov	r12,-55296
8000217e:	f0 1f 00 07 	mcall	80002198 <sd_mmc_spi_send_and_read+0x30>
80002182:	58 1c       	cp.w	r12,1
80002184:	c0 41       	brne	8000218c <sd_mmc_spi_send_and_read+0x24>
80002186:	e0 6c 00 ff 	mov	r12,255
8000218a:	c0 28       	rjmp	8000218e <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
8000218c:	1b bc       	ld.ub	r12,sp[0x3]
}
8000218e:	2f fd       	sub	sp,-4
80002190:	d8 02       	popm	pc
80002192:	00 00       	add	r0,r0
80002194:	80 00       	ld.sh	r0,r0[0x0]
80002196:	30 9a       	mov	r10,9
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	30 b6       	mov	r6,11

8000219c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000219c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000219e:	30 1b       	mov	r11,1
800021a0:	fe 7c 28 00 	mov	r12,-55296
800021a4:	f0 1f 00 10 	mcall	800021e4 <sd_mmc_spi_wait_not_busy+0x48>
800021a8:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021aa:	e0 65 00 ff 	mov	r5,255
800021ae:	48 f4       	lddpc	r4,800021e8 <sd_mmc_spi_wait_not_busy+0x4c>
800021b0:	3f f6       	mov	r6,-1
800021b2:	c0 b8       	rjmp	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021b4:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021b6:	e2 57 0d 40 	cp.w	r7,200000
800021ba:	c0 71       	brne	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021bc:	30 1b       	mov	r11,1
800021be:	fe 7c 28 00 	mov	r12,-55296
800021c2:	f0 1f 00 0b 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021c6:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021c8:	0a 9c       	mov	r12,r5
800021ca:	f0 1f 00 0a 	mcall	800021f0 <sd_mmc_spi_wait_not_busy+0x54>
800021ce:	a8 8c       	st.b	r4[0x0],r12
800021d0:	ec 0c 18 00 	cp.b	r12,r6
800021d4:	cf 01       	brne	800021b4 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021d6:	30 1b       	mov	r11,1
800021d8:	fe 7c 28 00 	mov	r12,-55296
800021dc:	f0 1f 00 04 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021e0:	da 2a       	popm	r4-r7,pc,r12=1
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	2f 6a       	sub	r10,-10
800021e8:	00 00       	add	r0,r0
800021ea:	09 dc       	ld.ub	r12,r4[0x5]
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2f b6       	sub	r6,-5
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	21 68       	sub	r8,22

800021f4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021f4:	eb cd 40 f8 	pushm	r3-r7,lr
800021f8:	18 96       	mov	r6,r12
800021fa:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021fc:	e0 6b 00 ff 	mov	r11,255
80002200:	fe 7c 28 00 	mov	r12,-55296
80002204:	f0 1f 00 2b 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002208:	0c 9b       	mov	r11,r6
8000220a:	a7 ab       	sbr	r11,0x6
8000220c:	5c 5b       	castu.b	r11
8000220e:	fe 7c 28 00 	mov	r12,-55296
80002212:	f0 1f 00 28 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002216:	ee 0b 16 18 	lsr	r11,r7,0x18
8000221a:	fe 7c 28 00 	mov	r12,-55296
8000221e:	f0 1f 00 25 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002222:	ee 0b 16 10 	lsr	r11,r7,0x10
80002226:	fe 7c 28 00 	mov	r12,-55296
8000222a:	f0 1f 00 22 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000222e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002232:	fe 7c 28 00 	mov	r12,-55296
80002236:	f0 1f 00 1f 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000223a:	0e 9b       	mov	r11,r7
8000223c:	5c 7b       	castu.h	r11
8000223e:	fe 7c 28 00 	mov	r12,-55296
80002242:	f0 1f 00 1c 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002246:	30 08       	mov	r8,0
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c0 60       	breq	80002258 <sd_mmc_spi_command+0x64>
8000224e:	30 88       	mov	r8,8
80002250:	f0 06 18 00 	cp.b	r6,r8
80002254:	c1 01       	brne	80002274 <sd_mmc_spi_command+0x80>
80002256:	c0 88       	rjmp	80002266 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002258:	e0 6b 00 95 	mov	r11,149
8000225c:	fe 7c 28 00 	mov	r12,-55296
80002260:	f0 1f 00 14 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002264:	c0 e8       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002266:	e0 6b 00 87 	mov	r11,135
8000226a:	fe 7c 28 00 	mov	r12,-55296
8000226e:	f0 1f 00 11 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002272:	c0 78       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002274:	e0 6b 00 ff 	mov	r11,255
80002278:	fe 7c 28 00 	mov	r12,-55296
8000227c:	f0 1f 00 0d 	mcall	800022b0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002280:	3f f9       	mov	r9,-1
80002282:	48 d8       	lddpc	r8,800022b4 <sd_mmc_spi_command+0xc0>
80002284:	b0 89       	st.b	r8[0x0],r9
80002286:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002288:	e0 64 00 ff 	mov	r4,255
8000228c:	10 93       	mov	r3,r8
8000228e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002290:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002292:	c0 68       	rjmp	8000229e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002294:	2f f7       	sub	r7,-1
80002296:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002298:	ea 07 18 00 	cp.b	r7,r5
8000229c:	c0 80       	breq	800022ac <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000229e:	08 9c       	mov	r12,r4
800022a0:	f0 1f 00 06 	mcall	800022b8 <sd_mmc_spi_command+0xc4>
800022a4:	a6 8c       	st.b	r3[0x0],r12
800022a6:	ec 0c 18 00 	cp.b	r12,r6
800022aa:	cf 50       	breq	80002294 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	30 9a       	mov	r10,9
800022b4:	00 00       	add	r0,r0
800022b6:	09 dc       	ld.ub	r12,r4[0x5]
800022b8:	80 00       	ld.sh	r0,r0[0x0]
800022ba:	21 68       	sub	r8,22

800022bc <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022bc:	eb cd 40 c0 	pushm	r6-r7,lr
800022c0:	18 97       	mov	r7,r12
800022c2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022c4:	30 1b       	mov	r11,1
800022c6:	fe 7c 28 00 	mov	r12,-55296
800022ca:	f0 1f 00 09 	mcall	800022ec <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022ce:	0c 9b       	mov	r11,r6
800022d0:	0e 9c       	mov	r12,r7
800022d2:	f0 1f 00 08 	mcall	800022f0 <sd_mmc_spi_send_command+0x34>
800022d6:	48 87       	lddpc	r7,800022f4 <sd_mmc_spi_send_command+0x38>
800022d8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022da:	30 1b       	mov	r11,1
800022dc:	fe 7c 28 00 	mov	r12,-55296
800022e0:	f0 1f 00 06 	mcall	800022f8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022e4:	0f 8c       	ld.ub	r12,r7[0x0]
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	2f 6a       	sub	r10,-10
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	21 f4       	sub	r4,31
800022f4:	00 00       	add	r0,r0
800022f6:	09 dc       	ld.ub	r12,r4[0x5]
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2f b6       	sub	r6,-5

800022fc <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022fc:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002300:	49 a8       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
80002302:	11 89       	ld.ub	r9,r8[0x0]
80002304:	30 08       	mov	r8,0
80002306:	f0 09 18 00 	cp.b	r9,r8
8000230a:	c1 f1       	brne	80002348 <sd_mmc_spi_check_presence+0x4c>
8000230c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000230e:	0e 94       	mov	r4,r7
80002310:	49 73       	lddpc	r3,8000236c <sd_mmc_spi_check_presence+0x70>
80002312:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002314:	e0 62 00 ff 	mov	r2,255
80002318:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
8000231c:	30 b5       	mov	r5,11
8000231e:	c0 c8       	rjmp	80002336 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002320:	04 9b       	mov	r11,r2
80002322:	02 9c       	mov	r12,r1
80002324:	f0 1f 00 13 	mcall	80002370 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002328:	2f f7       	sub	r7,-1
8000232a:	5c 87       	casts.h	r7
      if (retry > 10)
8000232c:	ea 07 19 00 	cp.h	r7,r5
80002330:	c0 31       	brne	80002336 <sd_mmc_spi_check_presence+0x3a>
80002332:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002336:	08 9b       	mov	r11,r4
80002338:	08 9c       	mov	r12,r4
8000233a:	f0 1f 00 0f 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
8000233e:	a6 8c       	st.b	r3[0x0],r12
80002340:	ec 0c 18 00 	cp.b	r12,r6
80002344:	ce e1       	brne	80002320 <sd_mmc_spi_check_presence+0x24>
80002346:	c0 e8       	rjmp	80002362 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002348:	30 0b       	mov	r11,0
8000234a:	33 bc       	mov	r12,59
8000234c:	f0 1f 00 0a 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
80002350:	48 78       	lddpc	r8,8000236c <sd_mmc_spi_check_presence+0x70>
80002352:	b0 8c       	st.b	r8[0x0],r12
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 60       	breq	80002362 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002358:	30 09       	mov	r9,0
8000235a:	48 48       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
8000235c:	b0 89       	st.b	r8[0x0],r9
8000235e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002362:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002366:	00 00       	add	r0,r0
80002368:	00 00       	add	r0,r0
8000236a:	06 a4       	st.w	r3++,r4
8000236c:	00 00       	add	r0,r0
8000236e:	09 dc       	ld.ub	r12,r4[0x5]
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	30 9a       	mov	r10,9
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	22 bc       	sub	r12,43

80002378 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002378:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;                    // gl_ptr_mem = pos * 512
8000237a:	4a e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
8000237c:	f8 09 16 17 	lsr	r9,r12,0x17
80002380:	91 09       	st.w	r8[0x0],r9
80002382:	a9 7c       	lsl	r12,0x9
80002384:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002386:	f0 1f 00 2c 	mcall	80002434 <sd_mmc_spi_read_open_PDCA+0xbc>
8000238a:	c5 20       	breq	8000242e <sd_mmc_spi_read_open_PDCA+0xb6>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
8000238c:	30 1b       	mov	r11,1
8000238e:	fe 7c 28 00 	mov	r12,-55296
80002392:	f0 1f 00 2a 	mcall	80002438 <sd_mmc_spi_read_open_PDCA+0xc0>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002396:	4a a8       	lddpc	r8,8000243c <sd_mmc_spi_read_open_PDCA+0xc4>
80002398:	11 89       	ld.ub	r9,r8[0x0]
8000239a:	30 38       	mov	r8,3
8000239c:	f0 09 18 00 	cp.b	r9,r8
800023a0:	c0 d1       	brne	800023ba <sd_mmc_spi_read_open_PDCA+0x42>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
800023a2:	4a 48       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023a4:	70 0b       	ld.w	r11,r8[0x0]
800023a6:	70 18       	ld.w	r8,r8[0x4]
800023a8:	a9 98       	lsr	r8,0x9
800023aa:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
800023ae:	31 1c       	mov	r12,17
800023b0:	f0 1f 00 24 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023b4:	4a 48       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023b6:	b0 8c       	st.b	r8[0x0],r12
800023b8:	c0 88       	rjmp	800023c8 <sd_mmc_spi_read_open_PDCA+0x50>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
800023ba:	49 e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023bc:	70 1b       	ld.w	r11,r8[0x4]
800023be:	31 1c       	mov	r12,17
800023c0:	f0 1f 00 20 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023c4:	4a 08       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023c6:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
800023c8:	49 f8       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023ca:	11 89       	ld.ub	r9,r8[0x0]
800023cc:	30 08       	mov	r8,0
800023ce:	f0 09 18 00 	cp.b	r9,r8
800023d2:	c1 00       	breq	800023f2 <sd_mmc_spi_read_open_PDCA+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023d4:	30 1b       	mov	r11,1
800023d6:	fe 7c 28 00 	mov	r12,-55296
800023da:	f0 1f 00 1c 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023de:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
800023e0:	20 17       	sub	r7,1
800023e2:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
800023e4:	c0 d1       	brne	800023fe <sd_mmc_spi_read_open_PDCA+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800023e6:	30 1b       	mov	r11,1
800023e8:	fe 7c 28 00 	mov	r12,-55296
800023ec:	f0 1f 00 17 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023f0:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
800023f2:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800023f6:	e0 65 00 ff 	mov	r5,255
800023fa:	49 34       	lddpc	r4,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023fc:	3f f6       	mov	r6,-1
800023fe:	0a 9c       	mov	r12,r5
80002400:	f0 1f 00 13 	mcall	8000244c <sd_mmc_spi_read_open_PDCA+0xd4>
80002404:	a8 8c       	st.b	r4[0x0],r12
80002406:	ec 0c 18 00 	cp.b	r12,r6
8000240a:	ce b0       	breq	800023e0 <sd_mmc_spi_read_open_PDCA+0x68>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000240c:	3f e8       	mov	r8,-2
8000240e:	f0 0c 18 00 	cp.b	r12,r8
80002412:	c0 21       	brne	80002416 <sd_mmc_spi_read_open_PDCA+0x9e>
80002414:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002416:	e0 6b 00 ff 	mov	r11,255
8000241a:	fe 7c 28 00 	mov	r12,-55296
8000241e:	f0 1f 00 0d 	mcall	80002450 <sd_mmc_spi_read_open_PDCA+0xd8>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002422:	30 1b       	mov	r11,1
80002424:	fe 7c 28 00 	mov	r12,-55296
80002428:	f0 1f 00 08 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
8000242c:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
8000242e:	d8 22       	popm	r4-r7,pc
80002430:	00 00       	add	r0,r0
80002432:	06 88       	andn	r8,r3
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	21 9c       	sub	r12,25
80002438:	80 00       	ld.sh	r0,r0[0x0]
8000243a:	2f 6a       	sub	r10,-10
8000243c:	00 00       	add	r0,r0
8000243e:	09 ca       	ld.ub	r10,r4[0x4]
80002440:	80 00       	ld.sh	r0,r0[0x0]
80002442:	21 f4       	sub	r4,31
80002444:	00 00       	add	r0,r0
80002446:	09 dc       	ld.ub	r12,r4[0x5]
80002448:	80 00       	ld.sh	r0,r0[0x0]
8000244a:	2f b6       	sub	r6,-5
8000244c:	80 00       	ld.sh	r0,r0[0x0]
8000244e:	21 68       	sub	r8,22
80002450:	80 00       	ld.sh	r0,r0[0x0]
80002452:	30 9a       	mov	r10,9

80002454 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002454:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002458:	f0 1f 00 1c 	mcall	800024c8 <sd_mmc_spi_check_hc+0x74>
8000245c:	c0 31       	brne	80002462 <sd_mmc_spi_check_hc+0xe>
8000245e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002462:	30 1b       	mov	r11,1
80002464:	fe 7c 28 00 	mov	r12,-55296
80002468:	f0 1f 00 19 	mcall	800024cc <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
8000246c:	30 0b       	mov	r11,0
8000246e:	33 ac       	mov	r12,58
80002470:	f0 1f 00 18 	mcall	800024d0 <sd_mmc_spi_check_hc+0x7c>
80002474:	49 88       	lddpc	r8,800024d4 <sd_mmc_spi_check_hc+0x80>
80002476:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002478:	58 0c       	cp.w	r12,0
8000247a:	c0 80       	breq	8000248a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000247c:	30 1b       	mov	r11,1
8000247e:	fe 7c 28 00 	mov	r12,-55296
80002482:	f0 1f 00 16 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
80002486:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000248a:	e0 6c 00 ff 	mov	r12,255
8000248e:	f0 1f 00 14 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
80002492:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002494:	e0 6c 00 ff 	mov	r12,255
80002498:	f0 1f 00 11 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
8000249c:	48 e7       	lddpc	r7,800024d4 <sd_mmc_spi_check_hc+0x80>
8000249e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024a0:	e0 6c 00 ff 	mov	r12,255
800024a4:	f0 1f 00 0e 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024a8:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024aa:	e0 6c 00 ff 	mov	r12,255
800024ae:	f0 1f 00 0c 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024b2:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024b4:	30 1b       	mov	r11,1
800024b6:	fe 7c 28 00 	mov	r12,-55296
800024ba:	f0 1f 00 08 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
800024be:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
800024c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800024c6:	00 00       	add	r0,r0
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	21 9c       	sub	r12,25
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	2f 6a       	sub	r10,-10
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	21 f4       	sub	r4,31
800024d4:	00 00       	add	r0,r0
800024d6:	09 dc       	ld.ub	r12,r4[0x5]
800024d8:	80 00       	ld.sh	r0,r0[0x0]
800024da:	2f b6       	sub	r6,-5
800024dc:	80 00       	ld.sh	r0,r0[0x0]
800024de:	21 68       	sub	r8,22

800024e0 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
800024e0:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024e4:	f0 1f 00 27 	mcall	80002580 <sd_mmc_spi_get_if+0xa0>
800024e8:	c0 31       	brne	800024ee <sd_mmc_spi_get_if+0xe>
800024ea:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ee:	30 1b       	mov	r11,1
800024f0:	fe 7c 28 00 	mov	r12,-55296
800024f4:	f0 1f 00 24 	mcall	80002584 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800024f8:	e0 6b 01 aa 	mov	r11,426
800024fc:	30 8c       	mov	r12,8
800024fe:	f0 1f 00 23 	mcall	80002588 <sd_mmc_spi_get_if+0xa8>
80002502:	4a 38       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002504:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002506:	e2 1c 00 04 	andl	r12,0x4,COH
8000250a:	c0 80       	breq	8000251a <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000250c:	30 1b       	mov	r11,1
8000250e:	fe 7c 28 00 	mov	r12,-55296
80002512:	f0 1f 00 20 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
80002516:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000251a:	e0 6c 00 ff 	mov	r12,255
8000251e:	f0 1f 00 1e 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002522:	49 b7       	lddpc	r7,8000258c <sd_mmc_spi_get_if+0xac>
80002524:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002526:	e0 6c 00 ff 	mov	r12,255
8000252a:	f0 1f 00 1b 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
8000252e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002530:	e0 6c 00 ff 	mov	r12,255
80002534:	f0 1f 00 18 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002538:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000253a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000253e:	c0 81       	brne	8000254e <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002540:	30 1b       	mov	r11,1
80002542:	fe 7c 28 00 	mov	r12,-55296
80002546:	f0 1f 00 13 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000254a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000254e:	e0 6c 00 ff 	mov	r12,255
80002552:	f0 1f 00 11 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002556:	48 e8       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002558:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
8000255a:	3a a8       	mov	r8,-86
8000255c:	f0 0c 18 00 	cp.b	r12,r8
80002560:	c0 80       	breq	80002570 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002562:	30 1b       	mov	r11,1
80002564:	fe 7c 28 00 	mov	r12,-55296
80002568:	f0 1f 00 0a 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000256c:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002570:	30 1b       	mov	r11,1
80002572:	fe 7c 28 00 	mov	r12,-55296
80002576:	f0 1f 00 07 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000257a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000257e:	00 00       	add	r0,r0
80002580:	80 00       	ld.sh	r0,r0[0x0]
80002582:	21 9c       	sub	r12,25
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	2f 6a       	sub	r10,-10
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	21 f4       	sub	r4,31
8000258c:	00 00       	add	r0,r0
8000258e:	09 dc       	ld.ub	r12,r4[0x5]
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	2f b6       	sub	r6,-5
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	21 68       	sub	r8,22

80002598 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002598:	eb cd 40 fc 	pushm	r2-r7,lr
8000259c:	20 1d       	sub	sp,4
8000259e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800025a0:	f0 1f 00 32 	mcall	80002668 <sd_mmc_spi_get_csd+0xd0>
800025a4:	c5 f0       	breq	80002662 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025a6:	30 1b       	mov	r11,1
800025a8:	fe 7c 28 00 	mov	r12,-55296
800025ac:	f0 1f 00 30 	mcall	8000266c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800025b0:	30 0b       	mov	r11,0
800025b2:	30 9c       	mov	r12,9
800025b4:	f0 1f 00 2f 	mcall	80002670 <sd_mmc_spi_get_csd+0xd8>
800025b8:	4a f8       	lddpc	r8,80002674 <sd_mmc_spi_get_csd+0xdc>
800025ba:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800025bc:	58 0c       	cp.w	r12,0
800025be:	c0 81       	brne	800025ce <sd_mmc_spi_get_csd+0x36>
800025c0:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025c2:	e0 64 00 ff 	mov	r4,255
800025c6:	10 93       	mov	r3,r8
800025c8:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800025ca:	30 95       	mov	r5,9
800025cc:	c1 78       	rjmp	800025fa <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ce:	30 1b       	mov	r11,1
800025d0:	fe 7c 28 00 	mov	r12,-55296
800025d4:	f0 1f 00 29 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800025d8:	30 09       	mov	r9,0
800025da:	4a 98       	lddpc	r8,8000267c <sd_mmc_spi_get_csd+0xe4>
800025dc:	b0 89       	st.b	r8[0x0],r9
800025de:	30 0c       	mov	r12,0
    return false;
800025e0:	c4 18       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800025e2:	ea 07 18 00 	cp.b	r7,r5
800025e6:	c0 81       	brne	800025f6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025e8:	30 1b       	mov	r11,1
800025ea:	fe 7c 28 00 	mov	r12,-55296
800025ee:	f0 1f 00 23 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
800025f2:	30 0c       	mov	r12,0
      return false;
800025f4:	c3 78       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800025f6:	2f f7       	sub	r7,-1
800025f8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025fa:	08 9c       	mov	r12,r4
800025fc:	f0 1f 00 21 	mcall	80002680 <sd_mmc_spi_get_csd+0xe8>
80002600:	a6 8c       	st.b	r3[0x0],r12
80002602:	ec 0c 18 00 	cp.b	r12,r6
80002606:	ce e1       	brne	800025e2 <sd_mmc_spi_get_csd+0x4a>
80002608:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000260a:	e0 65 00 ff 	mov	r5,255
8000260e:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
80002612:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002616:	0a 9b       	mov	r11,r5
80002618:	0c 9c       	mov	r12,r6
8000261a:	f0 1f 00 1b 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
8000261e:	08 9b       	mov	r11,r4
80002620:	0c 9c       	mov	r12,r6
80002622:	f0 1f 00 1a 	mcall	80002688 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002626:	9a 18       	ld.sh	r8,sp[0x2]
80002628:	e4 07 0b 08 	st.b	r2[r7],r8
8000262c:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000262e:	59 07       	cp.w	r7,16
80002630:	cf 31       	brne	80002616 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002632:	e0 6b 00 ff 	mov	r11,255
80002636:	fe 7c 28 00 	mov	r12,-55296
8000263a:	f0 1f 00 13 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000263e:	e0 6b 00 ff 	mov	r11,255
80002642:	fe 7c 28 00 	mov	r12,-55296
80002646:	f0 1f 00 10 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000264a:	e0 6b 00 ff 	mov	r11,255
8000264e:	fe 7c 28 00 	mov	r12,-55296
80002652:	f0 1f 00 0d 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002656:	30 1b       	mov	r11,1
80002658:	fe 7c 28 00 	mov	r12,-55296
8000265c:	f0 1f 00 07 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
80002660:	30 1c       	mov	r12,1
  return true;
}
80002662:	2f fd       	sub	sp,-4
80002664:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	21 9c       	sub	r12,25
8000266c:	80 00       	ld.sh	r0,r0[0x0]
8000266e:	2f 6a       	sub	r10,-10
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	21 f4       	sub	r4,31
80002674:	00 00       	add	r0,r0
80002676:	09 dc       	ld.ub	r12,r4[0x5]
80002678:	80 00       	ld.sh	r0,r0[0x0]
8000267a:	2f b6       	sub	r6,-5
8000267c:	00 00       	add	r0,r0
8000267e:	06 a4       	st.w	r3++,r4
80002680:	80 00       	ld.sh	r0,r0[0x0]
80002682:	21 68       	sub	r8,22
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	30 9a       	mov	r10,9
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	30 b6       	mov	r6,11

8000268c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000268c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000268e:	fe fb 02 66 	ld.w	r11,pc[614]
80002692:	e6 68 1a 80 	mov	r8,400000
80002696:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002698:	fe f8 02 60 	ld.w	r8,pc[608]
8000269c:	70 0a       	ld.w	r10,r8[0x0]
8000269e:	fe 7c 28 00 	mov	r12,-55296
800026a2:	f0 1f 00 97 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800026a6:	30 1b       	mov	r11,1
800026a8:	fe 7c 28 00 	mov	r12,-55296
800026ac:	f0 1f 00 95 	mcall	80002900 <sd_mmc_spi_internal_init+0x274>
800026b0:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800026b2:	e0 66 00 ff 	mov	r6,255
800026b6:	fe 75 28 00 	mov	r5,-55296
800026ba:	0c 9b       	mov	r11,r6
800026bc:	0a 9c       	mov	r12,r5
800026be:	f0 1f 00 92 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800026c2:	2f f7       	sub	r7,-1
800026c4:	58 a7       	cp.w	r7,10
800026c6:	cf a1       	brne	800026ba <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026c8:	30 1b       	mov	r11,1
800026ca:	fe 7c 28 00 	mov	r12,-55296
800026ce:	f0 1f 00 8f 	mcall	80002908 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800026d2:	30 08       	mov	r8,0
800026d4:	fe f9 02 38 	ld.w	r9,pc[568]
800026d8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800026da:	fe f9 02 36 	ld.w	r9,pc[566]
800026de:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026e0:	30 0b       	mov	r11,0
800026e2:	16 9c       	mov	r12,r11
800026e4:	f0 1f 00 8c 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800026e8:	fe f8 02 30 	ld.w	r8,pc[560]
800026ec:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ee:	e0 6b 00 ff 	mov	r11,255
800026f2:	fe 7c 28 00 	mov	r12,-55296
800026f6:	f0 1f 00 84 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800026fa:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800026fc:	fe f6 02 1c 	ld.w	r6,pc[540]
80002700:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002702:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002704:	e0 62 00 ff 	mov	r2,255
80002708:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
8000270c:	36 54       	mov	r4,101
8000270e:	c1 08       	rjmp	8000272e <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002710:	06 9b       	mov	r11,r3
80002712:	06 9c       	mov	r12,r3
80002714:	f0 1f 00 80 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002718:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000271a:	04 9b       	mov	r11,r2
8000271c:	02 9c       	mov	r12,r1
8000271e:	f0 1f 00 7a 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002722:	2f f7       	sub	r7,-1
80002724:	5c 87       	casts.h	r7
    if(retry > 100)
80002726:	e8 07 19 00 	cp.h	r7,r4
8000272a:	e0 80 00 e4 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
8000272e:	0d 88       	ld.ub	r8,r6[0x0]
80002730:	ea 08 18 00 	cp.b	r8,r5
80002734:	ce e1       	brne	80002710 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002736:	f0 1f 00 7a 	mcall	8000291c <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000273a:	5b fc       	cp.w	r12,-1
8000273c:	e0 80 00 db 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002740:	58 1c       	cp.w	r12,1
80002742:	c0 51       	brne	8000274c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002744:	30 29       	mov	r9,2
80002746:	4f 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002748:	b0 89       	st.b	r8[0x0],r9
8000274a:	c4 c8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000274c:	30 0b       	mov	r11,0
8000274e:	33 7c       	mov	r12,55
80002750:	f0 1f 00 71 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002754:	4f 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002756:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002758:	e0 6b 00 ff 	mov	r11,255
8000275c:	fe 7c 28 00 	mov	r12,-55296
80002760:	f0 1f 00 69 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002764:	30 0b       	mov	r11,0
80002766:	32 9c       	mov	r12,41
80002768:	f0 1f 00 6b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000276c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000276e:	e0 6b 00 ff 	mov	r11,255
80002772:	fe 7c 28 00 	mov	r12,-55296
80002776:	f0 1f 00 64 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000277a:	0f 88       	ld.ub	r8,r7[0x0]
8000277c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002780:	c0 51       	brne	8000278a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002782:	30 19       	mov	r9,1
80002784:	4e 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002786:	b0 89       	st.b	r8[0x0],r9
80002788:	c2 d8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000278a:	30 09       	mov	r9,0
8000278c:	4e 18       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000278e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002790:	30 0b       	mov	r11,0
80002792:	16 9c       	mov	r12,r11
80002794:	f0 1f 00 60 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002798:	4e 08       	lddpc	r8,80002918 <sd_mmc_spi_internal_init+0x28c>
8000279a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000279c:	e0 6b 00 ff 	mov	r11,255
800027a0:	fe 7c 28 00 	mov	r12,-55296
800027a4:	f0 1f 00 58 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800027a8:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027aa:	4d c6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
800027ac:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027ae:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027b0:	e0 62 00 ff 	mov	r2,255
800027b4:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
800027b8:	36 54       	mov	r4,101
800027ba:	c1 08       	rjmp	800027da <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027bc:	06 9b       	mov	r11,r3
800027be:	06 9c       	mov	r12,r3
800027c0:	f0 1f 00 55 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800027c4:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027c6:	04 9b       	mov	r11,r2
800027c8:	02 9c       	mov	r12,r1
800027ca:	f0 1f 00 4f 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800027ce:	2f f7       	sub	r7,-1
800027d0:	5c 87       	casts.h	r7
        if(retry > 100)
800027d2:	e8 07 19 00 	cp.h	r7,r4
800027d6:	e0 80 00 8e 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027da:	0d 88       	ld.ub	r8,r6[0x0]
800027dc:	ea 08 18 00 	cp.b	r8,r5
800027e0:	ce e1       	brne	800027bc <sd_mmc_spi_internal_init+0x130>
800027e2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027e4:	4c b4       	lddpc	r4,80002910 <sd_mmc_spi_internal_init+0x284>
800027e6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800027e8:	0e 93       	mov	r3,r7
800027ea:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800027ec:	4c b6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027ee:	e0 62 00 ff 	mov	r2,255
800027f2:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027f6:	09 88       	ld.ub	r8,r4[0x0]
800027f8:	ea 08 18 00 	cp.b	r8,r5
800027fc:	c1 10       	breq	8000281e <sd_mmc_spi_internal_init+0x192>
800027fe:	c0 63       	brcs	8000280a <sd_mmc_spi_internal_init+0x17e>
80002800:	30 29       	mov	r9,2
80002802:	f2 08 18 00 	cp.b	r8,r9
80002806:	c2 81       	brne	80002856 <sd_mmc_spi_internal_init+0x1ca>
80002808:	c1 98       	rjmp	8000283a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000280a:	06 9b       	mov	r11,r3
8000280c:	30 1c       	mov	r12,1
8000280e:	f0 1f 00 42 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002812:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002814:	04 9b       	mov	r11,r2
80002816:	02 9c       	mov	r12,r1
80002818:	f0 1f 00 3b 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
8000281c:	c1 d8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000281e:	06 9b       	mov	r11,r3
80002820:	00 9c       	mov	r12,r0
80002822:	f0 1f 00 3d 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002826:	06 9b       	mov	r11,r3
80002828:	32 9c       	mov	r12,41
8000282a:	f0 1f 00 3b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000282e:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002830:	04 9b       	mov	r11,r2
80002832:	02 9c       	mov	r12,r1
80002834:	f0 1f 00 34 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
80002838:	c0 f8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000283a:	06 9b       	mov	r11,r3
8000283c:	00 9c       	mov	r12,r0
8000283e:	f0 1f 00 36 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002842:	fc 1b 40 00 	movh	r11,0x4000
80002846:	32 9c       	mov	r12,41
80002848:	f0 1f 00 33 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000284c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000284e:	04 9b       	mov	r11,r2
80002850:	02 9c       	mov	r12,r1
80002852:	f0 1f 00 2d 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002856:	2f f7       	sub	r7,-1
80002858:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000285a:	fe 78 c3 50 	mov	r8,-15536
8000285e:	f0 07 19 00 	cp.h	r7,r8
80002862:	c4 80       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002864:	0d 89       	ld.ub	r9,r6[0x0]
80002866:	30 08       	mov	r8,0
80002868:	f0 09 18 00 	cp.b	r9,r8
8000286c:	cc 51       	brne	800027f6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000286e:	4a 98       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002870:	11 89       	ld.ub	r9,r8[0x0]
80002872:	30 28       	mov	r8,2
80002874:	f0 09 18 00 	cp.b	r9,r8
80002878:	c0 a1       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000287a:	f0 1f 00 2a 	mcall	80002920 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000287e:	5b fc       	cp.w	r12,-1
80002880:	c3 90       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002882:	58 1c       	cp.w	r12,1
80002884:	c0 41       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002886:	30 39       	mov	r9,3
80002888:	4a 28       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000288a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000288c:	30 0b       	mov	r11,0
8000288e:	33 bc       	mov	r12,59
80002890:	f0 1f 00 21 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002894:	4a 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002896:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002898:	e0 6b 00 ff 	mov	r11,255
8000289c:	fe 7c 28 00 	mov	r12,-55296
800028a0:	f0 1f 00 19 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800028a4:	e0 6b 02 00 	mov	r11,512
800028a8:	31 0c       	mov	r12,16
800028aa:	f0 1f 00 1b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800028ae:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028b0:	e0 6b 00 ff 	mov	r11,255
800028b4:	fe 7c 28 00 	mov	r12,-55296
800028b8:	f0 1f 00 13 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
800028bc:	0f 89       	ld.ub	r9,r7[0x0]
800028be:	30 08       	mov	r8,0
800028c0:	f0 09 18 00 	cp.b	r9,r8
800028c4:	c1 71       	brne	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800028c6:	49 8c       	lddpc	r12,80002924 <sd_mmc_spi_internal_init+0x298>
800028c8:	f0 1f 00 18 	mcall	80002928 <sd_mmc_spi_internal_init+0x29c>
800028cc:	c1 30       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800028ce:	f0 1f 00 18 	mcall	8000292c <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800028d2:	30 19       	mov	r9,1
800028d4:	48 e8       	lddpc	r8,8000290c <sd_mmc_spi_internal_init+0x280>
800028d6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800028d8:	48 7b       	lddpc	r11,800028f4 <sd_mmc_spi_internal_init+0x268>
800028da:	e0 68 1b 00 	mov	r8,6912
800028de:	ea 18 00 b7 	orh	r8,0xb7
800028e2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800028e4:	48 58       	lddpc	r8,800028f8 <sd_mmc_spi_internal_init+0x26c>
800028e6:	70 0a       	ld.w	r10,r8[0x0]
800028e8:	fe 7c 28 00 	mov	r12,-55296
800028ec:	f0 1f 00 04 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>
800028f0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800028f2:	d8 3a       	popm	r0-r7,pc,r12=0
800028f4:	00 00       	add	r0,r0
800028f6:	06 90       	mov	r0,r3
800028f8:	00 00       	add	r0,r0
800028fa:	06 a0       	st.w	r3++,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	2f dc       	sub	r12,-3
80002900:	80 00       	ld.sh	r0,r0[0x0]
80002902:	2f 6a       	sub	r10,-10
80002904:	80 00       	ld.sh	r0,r0[0x0]
80002906:	30 9a       	mov	r10,9
80002908:	80 00       	ld.sh	r0,r0[0x0]
8000290a:	2f b6       	sub	r6,-5
8000290c:	00 00       	add	r0,r0
8000290e:	06 a4       	st.w	r3++,r4
80002910:	00 00       	add	r0,r0
80002912:	09 ca       	ld.ub	r10,r4[0x4]
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	22 bc       	sub	r12,43
80002918:	00 00       	add	r0,r0
8000291a:	09 dc       	ld.ub	r12,r4[0x5]
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	24 e0       	sub	r0,78
80002920:	80 00       	ld.sh	r0,r0[0x0]
80002922:	24 54       	sub	r4,69
80002924:	00 00       	add	r0,r0
80002926:	09 cc       	ld.ub	r12,r4[0x4]
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	25 98       	sub	r8,89
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	20 04       	sub	r4,0

80002930 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002930:	eb cd 40 10 	pushm	r4,lr
80002934:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002938:	48 88       	lddpc	r8,80002958 <sd_mmc_spi_init+0x28>
8000293a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
8000293c:	48 88       	lddpc	r8,8000295c <sd_mmc_spi_init+0x2c>
8000293e:	e8 ea 00 00 	ld.d	r10,r4[0]
80002942:	f0 eb 00 00 	st.d	r8[0],r10
80002946:	e8 ea 00 08 	ld.d	r10,r4[8]
8000294a:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
8000294e:	f0 1f 00 05 	mcall	80002960 <sd_mmc_spi_init+0x30>
}
80002952:	e3 cd 80 10 	ldm	sp++,r4,pc
80002956:	00 00       	add	r0,r0
80002958:	00 00       	add	r0,r0
8000295a:	06 a0       	st.w	r3++,r0
8000295c:	00 00       	add	r0,r0
8000295e:	06 90       	mov	r0,r3
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	26 8c       	sub	r12,104

80002964 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002964:	fe 68 14 00 	mov	r8,-125952
80002968:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000296a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000296e:	91 09       	st.w	r8[0x0],r9
}
80002970:	5e fc       	retal	r12

80002972 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002972:	f8 08 16 05 	lsr	r8,r12,0x5
80002976:	a9 68       	lsl	r8,0x8
80002978:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000297c:	58 1b       	cp.w	r11,1
8000297e:	c0 d0       	breq	80002998 <gpio_enable_module_pin+0x26>
80002980:	c0 63       	brcs	8000298c <gpio_enable_module_pin+0x1a>
80002982:	58 2b       	cp.w	r11,2
80002984:	c1 00       	breq	800029a4 <gpio_enable_module_pin+0x32>
80002986:	58 3b       	cp.w	r11,3
80002988:	c1 40       	breq	800029b0 <gpio_enable_module_pin+0x3e>
8000298a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000298c:	30 19       	mov	r9,1
8000298e:	f2 0c 09 49 	lsl	r9,r9,r12
80002992:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002994:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002996:	c1 28       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002998:	30 19       	mov	r9,1
8000299a:	f2 0c 09 49 	lsl	r9,r9,r12
8000299e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800029a0:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029a2:	c0 c8       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800029a4:	30 19       	mov	r9,1
800029a6:	f2 0c 09 49 	lsl	r9,r9,r12
800029aa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029ac:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029ae:	c0 68       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800029b0:	30 19       	mov	r9,1
800029b2:	f2 0c 09 49 	lsl	r9,r9,r12
800029b6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029b8:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800029ba:	30 19       	mov	r9,1
800029bc:	f2 0c 09 4c 	lsl	r12,r9,r12
800029c0:	91 2c       	st.w	r8[0x8],r12
800029c2:	5e fd       	retal	0

800029c4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800029c4:	d4 21       	pushm	r4-r7,lr
800029c6:	18 97       	mov	r7,r12
800029c8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029ca:	58 0b       	cp.w	r11,0
800029cc:	c0 31       	brne	800029d2 <gpio_enable_module+0xe>
800029ce:	30 05       	mov	r5,0
800029d0:	c0 d8       	rjmp	800029ea <gpio_enable_module+0x26>
800029d2:	30 06       	mov	r6,0
800029d4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800029d6:	6e 1b       	ld.w	r11,r7[0x4]
800029d8:	6e 0c       	ld.w	r12,r7[0x0]
800029da:	f0 1f 00 06 	mcall	800029f0 <gpio_enable_module+0x2c>
800029de:	18 45       	or	r5,r12
		gpiomap++;
800029e0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029e2:	2f f6       	sub	r6,-1
800029e4:	0c 34       	cp.w	r4,r6
800029e6:	fe 9b ff f8 	brhi	800029d6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800029ea:	0a 9c       	mov	r12,r5
800029ec:	d8 22       	popm	r4-r7,pc
800029ee:	00 00       	add	r0,r0
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 72       	sub	r2,-105

800029f4 <gpio_enable_pin_pull_up>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_pull_up(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800029f4:	f8 08 16 05 	lsr	r8,r12,0x5
800029f8:	a9 68       	lsl	r8,0x8
800029fa:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->puers = 1 << (pin & 0x1F);
800029fe:	30 19       	mov	r9,1
80002a00:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a04:	f1 4c 00 74 	st.w	r8[116],r12
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	gpio_port->pderc = 1 << (pin & 0x1F);
#endif
}
80002a08:	5e fc       	retal	r12

80002a0a <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a0a:	f8 08 16 05 	lsr	r8,r12,0x5
80002a0e:	a9 68       	lsl	r8,0x8
80002a10:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002a14:	30 19       	mov	r9,1
80002a16:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a1a:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002a1e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a22:	91 1c       	st.w	r8[0x4],r12
}
80002a24:	5e fc       	retal	r12

80002a26 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a26:	f8 08 16 05 	lsr	r8,r12,0x5
80002a2a:	a9 68       	lsl	r8,0x8
80002a2c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002a30:	30 19       	mov	r9,1
80002a32:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a36:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002a3a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a3e:	91 1c       	st.w	r8[0x4],r12
}
80002a40:	5e fc       	retal	r12

80002a42 <gpio_enable_pin_glitch_filter>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_glitch_filter(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a42:	f8 08 16 05 	lsr	r8,r12,0x5
80002a46:	a9 68       	lsl	r8,0x8
80002a48:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->gfers = 1 << (pin & 0x1F);
80002a4c:	30 19       	mov	r9,1
80002a4e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a52:	f1 4c 00 c4 	st.w	r8[196],r12
}
80002a56:	5e fc       	retal	r12

80002a58 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a58:	f8 08 16 05 	lsr	r8,r12,0x5
80002a5c:	a9 68       	lsl	r8,0x8
80002a5e:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80002a62:	30 19       	mov	r9,1
80002a64:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a68:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80002a6c:	12 3b       	cp.w	r11,r9
80002a6e:	c0 a0       	breq	80002a82 <gpio_enable_pin_interrupt+0x2a>
80002a70:	c0 43       	brcs	80002a78 <gpio_enable_pin_interrupt+0x20>
80002a72:	58 2b       	cp.w	r11,2
80002a74:	c1 11       	brne	80002a96 <gpio_enable_pin_interrupt+0x3e>
80002a76:	c0 b8       	rjmp	80002a8c <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002a78:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002a7c:	f1 4c 00 b8 	st.w	r8[184],r12
80002a80:	c0 c8       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80002a82:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002a86:	f1 4c 00 b8 	st.w	r8[184],r12
80002a8a:	c0 78       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002a8c:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80002a90:	f1 4c 00 b4 	st.w	r8[180],r12
80002a94:	c0 28       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
80002a96:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80002a98:	f1 4c 00 94 	st.w	r8[148],r12
80002a9c:	5e fd       	retal	0

80002a9e <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a9e:	f8 08 16 05 	lsr	r8,r12,0x5
80002aa2:	a9 68       	lsl	r8,0x8
80002aa4:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80002aa8:	f0 f8 00 d0 	ld.w	r8,r8[208]
80002aac:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002ab0:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002ab4:	5e fc       	retal	r12

80002ab6 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002ab6:	f8 08 16 05 	lsr	r8,r12,0x5
80002aba:	a9 68       	lsl	r8,0x8
80002abc:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002ac0:	30 19       	mov	r9,1
80002ac2:	f2 0c 09 4c 	lsl	r12,r9,r12
80002ac6:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
80002aca:	5e fc       	retal	r12

80002acc <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002acc:	c0 08       	rjmp	80002acc <_unhandled_interrupt>
80002ace:	d7 03       	nop

80002ad0 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002ad0:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002ad4:	49 99       	lddpc	r9,80002b38 <INTC_register_interrupt+0x68>
80002ad6:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002ada:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002ade:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002ae0:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002ae4:	58 0a       	cp.w	r10,0
80002ae6:	c0 91       	brne	80002af8 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002ae8:	49 59       	lddpc	r9,80002b3c <INTC_register_interrupt+0x6c>
80002aea:	49 6a       	lddpc	r10,80002b40 <INTC_register_interrupt+0x70>
80002aec:	12 1a       	sub	r10,r9
80002aee:	fe 79 08 00 	mov	r9,-63488
80002af2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002af6:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002af8:	58 1a       	cp.w	r10,1
80002afa:	c0 a1       	brne	80002b0e <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002afc:	49 09       	lddpc	r9,80002b3c <INTC_register_interrupt+0x6c>
80002afe:	49 2a       	lddpc	r10,80002b44 <INTC_register_interrupt+0x74>
80002b00:	12 1a       	sub	r10,r9
80002b02:	bf aa       	sbr	r10,0x1e
80002b04:	fe 79 08 00 	mov	r9,-63488
80002b08:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b0c:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002b0e:	58 2a       	cp.w	r10,2
80002b10:	c0 a1       	brne	80002b24 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002b12:	48 b9       	lddpc	r9,80002b3c <INTC_register_interrupt+0x6c>
80002b14:	48 da       	lddpc	r10,80002b48 <INTC_register_interrupt+0x78>
80002b16:	12 1a       	sub	r10,r9
80002b18:	bf ba       	sbr	r10,0x1f
80002b1a:	fe 79 08 00 	mov	r9,-63488
80002b1e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b22:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002b24:	48 69       	lddpc	r9,80002b3c <INTC_register_interrupt+0x6c>
80002b26:	48 aa       	lddpc	r10,80002b4c <INTC_register_interrupt+0x7c>
80002b28:	12 1a       	sub	r10,r9
80002b2a:	ea 1a c0 00 	orh	r10,0xc000
80002b2e:	fe 79 08 00 	mov	r9,-63488
80002b32:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b36:	5e fc       	retal	r12
80002b38:	80 00       	ld.sh	r0,r0[0x0]
80002b3a:	66 00       	ld.w	r0,r3[0x0]
80002b3c:	80 00       	ld.sh	r0,r0[0x0]
80002b3e:	64 00       	ld.w	r0,r2[0x0]
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	65 04       	ld.w	r4,r2[0x40]
80002b44:	80 00       	ld.sh	r0,r0[0x0]
80002b46:	65 12       	ld.w	r2,r2[0x44]
80002b48:	80 00       	ld.sh	r0,r0[0x0]
80002b4a:	65 20       	ld.w	r0,r2[0x48]
80002b4c:	80 00       	ld.sh	r0,r0[0x0]
80002b4e:	65 2e       	ld.w	lr,r2[0x48]

80002b50 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002b50:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002b52:	49 18       	lddpc	r8,80002b94 <INTC_init_interrupts+0x44>
80002b54:	e3 b8 00 01 	mtsr	0x4,r8
80002b58:	49 0e       	lddpc	lr,80002b98 <INTC_init_interrupts+0x48>
80002b5a:	30 07       	mov	r7,0
80002b5c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002b5e:	49 0c       	lddpc	r12,80002b9c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002b60:	49 05       	lddpc	r5,80002ba0 <INTC_init_interrupts+0x50>
80002b62:	10 15       	sub	r5,r8
80002b64:	fe 76 08 00 	mov	r6,-63488
80002b68:	c1 08       	rjmp	80002b88 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002b6a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002b6c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b6e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002b70:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002b74:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b76:	10 3a       	cp.w	r10,r8
80002b78:	fe 9b ff fc 	brhi	80002b70 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002b7c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002b80:	2f f7       	sub	r7,-1
80002b82:	2f 8e       	sub	lr,-8
80002b84:	59 47       	cp.w	r7,20
80002b86:	c0 50       	breq	80002b90 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b88:	7c 08       	ld.w	r8,lr[0x0]
80002b8a:	58 08       	cp.w	r8,0
80002b8c:	ce f1       	brne	80002b6a <INTC_init_interrupts+0x1a>
80002b8e:	cf 7b       	rjmp	80002b7c <INTC_init_interrupts+0x2c>
80002b90:	d8 22       	popm	r4-r7,pc
80002b92:	00 00       	add	r0,r0
80002b94:	80 00       	ld.sh	r0,r0[0x0]
80002b96:	64 00       	ld.w	r0,r2[0x0]
80002b98:	80 00       	ld.sh	r0,r0[0x0]
80002b9a:	66 00       	ld.w	r0,r3[0x0]
80002b9c:	80 00       	ld.sh	r0,r0[0x0]
80002b9e:	2a cc       	sub	r12,-84
80002ba0:	80 00       	ld.sh	r0,r0[0x0]
80002ba2:	65 04       	ld.w	r4,r2[0x40]

80002ba4 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002ba4:	fe 78 08 00 	mov	r8,-63488
80002ba8:	e0 69 00 83 	mov	r9,131
80002bac:	f2 0c 01 0c 	sub	r12,r9,r12
80002bb0:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002bb4:	f2 ca ff c0 	sub	r10,r9,-64
80002bb8:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002bbc:	58 08       	cp.w	r8,0
80002bbe:	c0 21       	brne	80002bc2 <_get_interrupt_handler+0x1e>
80002bc0:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002bc2:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002bc6:	48 5a       	lddpc	r10,80002bd8 <_get_interrupt_handler+0x34>
80002bc8:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002bcc:	f0 08 11 1f 	rsub	r8,r8,31
80002bd0:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002bd2:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002bd6:	5e fc       	retal	r12
80002bd8:	80 00       	ld.sh	r0,r0[0x0]
80002bda:	66 00       	ld.w	r0,r3[0x0]

80002bdc <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002bdc:	30 e8       	mov	r8,14
80002bde:	f0 0c 18 00 	cp.b	r12,r8
80002be2:	e0 88 00 03 	brls	80002be8 <pdca_get_handler+0xc>
80002be6:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002be8:	a7 6c       	lsl	r12,0x6
80002bea:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002bee:	5e fc       	retal	r12

80002bf0 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002bf0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bf2:	f0 1f 00 03 	mcall	80002bfc <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002bf6:	30 28       	mov	r8,2
80002bf8:	99 58       	st.w	r12[0x14],r8
}
80002bfa:	d8 02       	popm	pc
80002bfc:	80 00       	ld.sh	r0,r0[0x0]
80002bfe:	2b dc       	sub	r12,-67

80002c00 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002c00:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c02:	f0 1f 00 03 	mcall	80002c0c <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002c06:	30 18       	mov	r8,1
80002c08:	99 58       	st.w	r12[0x14],r8
}
80002c0a:	d8 02       	popm	pc
80002c0c:	80 00       	ld.sh	r0,r0[0x0]
80002c0e:	2b dc       	sub	r12,-67

80002c10 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002c10:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c12:	f0 1f 00 03 	mcall	80002c1c <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002c16:	30 28       	mov	r8,2
80002c18:	99 88       	st.w	r12[0x20],r8
}
80002c1a:	d8 02       	popm	pc
80002c1c:	80 00       	ld.sh	r0,r0[0x0]
80002c1e:	2b dc       	sub	r12,-67

80002c20 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002c20:	d4 01       	pushm	lr
80002c22:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c24:	f0 1f 00 08 	mcall	80002c44 <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c28:	e1 b8 00 00 	mfsr	r8,0x0
80002c2c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c2e:	d3 03       	ssrf	0x10

	return flags;
80002c30:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002c32:	30 19       	mov	r9,1
80002c34:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002c36:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c38:	e6 18 00 01 	andh	r8,0x1,COH
80002c3c:	c0 21       	brne	80002c40 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002c3e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c40:	2f fd       	sub	sp,-4
80002c42:	d8 02       	popm	pc
80002c44:	80 00       	ld.sh	r0,r0[0x0]
80002c46:	2b dc       	sub	r12,-67

80002c48 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002c48:	d4 01       	pushm	lr
80002c4a:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c4c:	f0 1f 00 08 	mcall	80002c6c <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c50:	e1 b8 00 00 	mfsr	r8,0x0
80002c54:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c56:	d3 03       	ssrf	0x10

	return flags;
80002c58:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002c5a:	30 29       	mov	r9,2
80002c5c:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002c5e:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c60:	e6 18 00 01 	andh	r8,0x1,COH
80002c64:	c0 21       	brne	80002c68 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002c66:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c68:	2f fd       	sub	sp,-4
80002c6a:	d8 02       	popm	pc
80002c6c:	80 00       	ld.sh	r0,r0[0x0]
80002c6e:	2b dc       	sub	r12,-67

80002c70 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80002c70:	eb cd 40 c0 	pushm	r6-r7,lr
80002c74:	20 1d       	sub	sp,4
80002c76:	16 96       	mov	r6,r11
80002c78:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c7a:	f0 1f 00 0b 	mcall	80002ca4 <pdca_load_channel+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c7e:	e1 b8 00 00 	mfsr	r8,0x0
80002c82:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c84:	d3 03       	ssrf	0x10

	return flags;
80002c86:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80002c88:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80002c8a:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002c8c:	e0 69 01 00 	mov	r9,256
80002c90:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80002c92:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c94:	e6 18 00 01 	andh	r8,0x1,COH
80002c98:	c0 21       	brne	80002c9c <pdca_load_channel+0x2c>
      cpu_irq_enable();
80002c9a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c9c:	2f fd       	sub	sp,-4
80002c9e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ca2:	00 00       	add	r0,r0
80002ca4:	80 00       	ld.sh	r0,r0[0x0]
80002ca6:	2b dc       	sub	r12,-67

80002ca8 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002ca8:	eb cd 40 e0 	pushm	r5-r7,lr
80002cac:	20 1d       	sub	sp,4
80002cae:	18 95       	mov	r5,r12
80002cb0:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002cb2:	f0 1f 00 13 	mcall	80002cfc <pdca_init_channel+0x54>
80002cb6:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002cb8:	0a 9c       	mov	r12,r5
80002cba:	f0 1f 00 12 	mcall	80002d00 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002cbe:	0a 9c       	mov	r12,r5
80002cc0:	f0 1f 00 11 	mcall	80002d04 <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002cc4:	e1 b8 00 00 	mfsr	r8,0x0
80002cc8:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002cca:	d3 03       	ssrf	0x10

	return flags;
80002ccc:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002cce:	6c 09       	ld.w	r9,r6[0x0]
80002cd0:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002cd2:	6c 19       	ld.w	r9,r6[0x4]
80002cd4:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002cd6:	6c 49       	ld.w	r9,r6[0x10]
80002cd8:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002cda:	6c 29       	ld.w	r9,r6[0x8]
80002cdc:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002cde:	6c 39       	ld.w	r9,r6[0xc]
80002ce0:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002ce2:	6c 59       	ld.w	r9,r6[0x14]
80002ce4:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002ce6:	e0 69 01 00 	mov	r9,256
80002cea:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002cec:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002cee:	e6 18 00 01 	andh	r8,0x1,COH
80002cf2:	c0 21       	brne	80002cf6 <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002cf4:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002cf6:	2f fd       	sub	sp,-4
80002cf8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002cfc:	80 00       	ld.sh	r0,r0[0x0]
80002cfe:	2b dc       	sub	r12,-67
80002d00:	80 00       	ld.sh	r0,r0[0x0]
80002d02:	2c 48       	sub	r8,-60
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	2c 20       	sub	r0,-62

80002d08 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002d08:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002d0a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002d0e:	99 a8       	st.w	r12[0x28],r8
}
80002d10:	5e fc       	retal	r12
80002d12:	d7 03       	nop

80002d14 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002d14:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002d16:	ec 5b bb 9f 	cp.w	r11,899999
80002d1a:	e0 8b 00 04 	brhi	80002d22 <pm_enable_osc0_crystal+0xe>
80002d1e:	30 4b       	mov	r11,4
80002d20:	c1 38       	rjmp	80002d46 <pm_enable_osc0_crystal+0x32>
80002d22:	e0 68 c6 bf 	mov	r8,50879
80002d26:	ea 18 00 2d 	orh	r8,0x2d
80002d2a:	10 3b       	cp.w	r11,r8
80002d2c:	e0 8b 00 04 	brhi	80002d34 <pm_enable_osc0_crystal+0x20>
80002d30:	30 5b       	mov	r11,5
80002d32:	c0 a8       	rjmp	80002d46 <pm_enable_osc0_crystal+0x32>
80002d34:	e0 68 12 00 	mov	r8,4608
80002d38:	ea 18 00 7a 	orh	r8,0x7a
80002d3c:	10 3b       	cp.w	r11,r8
80002d3e:	f9 bb 03 06 	movlo	r11,6
80002d42:	f9 bb 02 07 	movhs	r11,7
80002d46:	f0 1f 00 02 	mcall	80002d4c <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002d4a:	d8 02       	popm	pc
80002d4c:	80 00       	ld.sh	r0,r0[0x0]
80002d4e:	2d 08       	sub	r8,-48

80002d50 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002d50:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002d52:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002d56:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002d58:	78 08       	ld.w	r8,r12[0x0]
80002d5a:	a3 a8       	sbr	r8,0x2
80002d5c:	99 08       	st.w	r12[0x0],r8
}
80002d5e:	5e fc       	retal	r12

80002d60 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002d60:	79 58       	ld.w	r8,r12[0x54]
80002d62:	e2 18 00 80 	andl	r8,0x80,COH
80002d66:	cf d0       	breq	80002d60 <pm_wait_for_clk0_ready>
}
80002d68:	5e fc       	retal	r12
80002d6a:	d7 03       	nop

80002d6c <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002d6c:	eb cd 40 80 	pushm	r7,lr
80002d70:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002d72:	f0 1f 00 04 	mcall	80002d80 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002d76:	0e 9c       	mov	r12,r7
80002d78:	f0 1f 00 03 	mcall	80002d84 <pm_enable_clk0+0x18>
}
80002d7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d80:	80 00       	ld.sh	r0,r0[0x0]
80002d82:	2d 50       	sub	r0,-43
80002d84:	80 00       	ld.sh	r0,r0[0x0]
80002d86:	2d 60       	sub	r0,-42

80002d88 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002d88:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002d8c:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002d90:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002d92:	09 f7       	ld.ub	r7,r4[0x7]
80002d94:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002d98:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002d9c:	09 b4       	ld.ub	r4,r4[0x3]
80002d9e:	08 96       	mov	r6,r4
80002da0:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002da4:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002da8:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002dac:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002db0:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002db4:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002db8:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002dbc:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002dc0:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002dc2:	79 58       	ld.w	r8,r12[0x54]
80002dc4:	e2 18 00 20 	andl	r8,0x20,COH
80002dc8:	cf d0       	breq	80002dc2 <pm_cksel+0x3a>
}
80002dca:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002dce <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002dce:	eb cd 40 80 	pushm	r7,lr
80002dd2:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002dd4:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002dd6:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002dda:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002dde:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002de2:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002de6:	2f 8b       	sub	r11,-8
80002de8:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002dec:	e3 cd 80 80 	ldm	sp++,r7,pc

80002df0 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002df0:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002df2:	2f 8b       	sub	r11,-8
80002df4:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002df8:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002dfc:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002e00:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002e04:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002e08:	d8 02       	popm	pc

80002e0a <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002e0a:	2f 8b       	sub	r11,-8
80002e0c:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002e10:	a1 a8       	sbr	r8,0x0
80002e12:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002e16:	5e fc       	retal	r12

80002e18 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002e18:	79 58       	ld.w	r8,r12[0x54]
80002e1a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002e1e:	cf d0       	breq	80002e18 <pm_wait_for_pll0_locked>
}
80002e20:	5e fc       	retal	r12

80002e22 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002e22:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002e24:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002e28:	99 08       	st.w	r12[0x0],r8
}
80002e2a:	5e fc       	retal	r12

80002e2c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002e2c:	eb cd 40 c0 	pushm	r6-r7,lr
80002e30:	18 97       	mov	r7,r12
80002e32:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002e34:	f0 1f 00 06 	mcall	80002e4c <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002e38:	0c 9b       	mov	r11,r6
80002e3a:	0e 9c       	mov	r12,r7
80002e3c:	f0 1f 00 05 	mcall	80002e50 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002e40:	30 1b       	mov	r11,1
80002e42:	0e 9c       	mov	r12,r7
80002e44:	f0 1f 00 04 	mcall	80002e54 <pm_switch_to_osc0+0x28>
}
80002e48:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e4c:	80 00       	ld.sh	r0,r0[0x0]
80002e4e:	2d 14       	sub	r4,-47
80002e50:	80 00       	ld.sh	r0,r0[0x0]
80002e52:	2d 6c       	sub	r12,-42
80002e54:	80 00       	ld.sh	r0,r0[0x0]
80002e56:	2e 22       	sub	r2,-30

80002e58 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002e58:	58 0b       	cp.w	r11,0
80002e5a:	c1 90       	breq	80002e8c <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002e5c:	58 6c       	cp.w	r12,6
80002e5e:	e0 8b 00 17 	brhi	80002e8c <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002e62:	76 0a       	ld.w	r10,r11[0x0]
80002e64:	fe 78 30 00 	mov	r8,-53248
80002e68:	f8 c9 ff f0 	sub	r9,r12,-16
80002e6c:	a5 79       	lsl	r9,0x5
80002e6e:	f0 09 00 09 	add	r9,r8,r9
80002e72:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002e74:	76 19       	ld.w	r9,r11[0x4]
80002e76:	a5 7c       	lsl	r12,0x5
80002e78:	f0 0c 00 0c 	add	r12,r8,r12
80002e7c:	f8 c8 fd fc 	sub	r8,r12,-516
80002e80:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002e82:	76 28       	ld.w	r8,r11[0x8]
80002e84:	f8 cc fd f8 	sub	r12,r12,-520
80002e88:	99 08       	st.w	r12[0x0],r8
80002e8a:	5e fd       	retal	0

  return PWM_SUCCESS;
80002e8c:	5e ff       	retal	1

80002e8e <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002e8e:	18 98       	mov	r8,r12
80002e90:	e0 18 ff 80 	andl	r8,0xff80
80002e94:	c0 20       	breq	80002e98 <pwm_start_channels+0xa>
80002e96:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002e98:	fe 78 30 00 	mov	r8,-53248
80002e9c:	91 1c       	st.w	r8[0x4],r12
80002e9e:	5e fd       	retal	0

80002ea0 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002ea0:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002ea4:	58 0c       	cp.w	r12,0
80002ea6:	c0 21       	brne	80002eaa <pwm_init+0xa>
80002ea8:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002eaa:	e6 18 00 01 	andh	r8,0x1,COH
80002eae:	c0 91       	brne	80002ec0 <pwm_init+0x20>
80002eb0:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002eb2:	fe 78 30 00 	mov	r8,-53248
80002eb6:	37 f9       	mov	r9,127
80002eb8:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002eba:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002ebc:	d5 03       	csrf	0x10
80002ebe:	c0 68       	rjmp	80002eca <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002ec0:	fe 78 30 00 	mov	r8,-53248
80002ec4:	37 f9       	mov	r9,127
80002ec6:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002ec8:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002eca:	78 08       	ld.w	r8,r12[0x0]
80002ecc:	78 39       	ld.w	r9,r12[0xc]
80002ece:	a9 69       	lsl	r9,0x8
80002ed0:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002ed4:	78 18       	ld.w	r8,r12[0x4]
80002ed6:	10 49       	or	r9,r8
80002ed8:	78 28       	ld.w	r8,r12[0x8]
80002eda:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002ede:	fe 78 30 00 	mov	r8,-53248
80002ee2:	91 09       	st.w	r8[0x0],r9
80002ee4:	5e fd       	retal	0

80002ee6 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002ee6:	f8 c8 00 01 	sub	r8,r12,1
80002eea:	f0 0b 00 0b 	add	r11,r8,r11
80002eee:	f6 0c 0d 0a 	divu	r10,r11,r12
80002ef2:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002ef4:	f4 c8 00 01 	sub	r8,r10,1
80002ef8:	e0 48 00 fe 	cp.w	r8,254
80002efc:	e0 88 00 03 	brls	80002f02 <getBaudDiv+0x1c>
80002f00:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002f02:	5c 8c       	casts.h	r12
}
80002f04:	5e fc       	retal	r12

80002f06 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002f06:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002f0a:	30 18       	mov	r8,1
80002f0c:	f0 09 18 00 	cp.b	r9,r8
80002f10:	e0 88 00 04 	brls	80002f18 <spi_initMaster+0x12>
80002f14:	30 2c       	mov	r12,2
80002f16:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002f18:	e0 68 00 80 	mov	r8,128
80002f1c:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002f1e:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002f20:	30 19       	mov	r9,1
80002f22:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002f26:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002f2a:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002f2e:	30 09       	mov	r9,0
80002f30:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002f34:	30 fa       	mov	r10,15
80002f36:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002f3a:	99 18       	st.w	r12[0x4],r8
80002f3c:	5e f9       	retal	r9

80002f3e <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002f3e:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002f40:	30 18       	mov	r8,1
80002f42:	f0 0b 18 00 	cp.b	r11,r8
80002f46:	5f be       	srhi	lr
80002f48:	f0 0a 18 00 	cp.b	r10,r8
80002f4c:	5f b8       	srhi	r8
80002f4e:	fd e8 10 08 	or	r8,lr,r8
80002f52:	c0 30       	breq	80002f58 <spi_selectionMode+0x1a>
80002f54:	30 2c       	mov	r12,2
80002f56:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002f58:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002f5a:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002f5e:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002f62:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002f66:	99 18       	st.w	r12[0x4],r8
80002f68:	d8 0a       	popm	pc,r12=0

80002f6a <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002f6a:	78 18       	ld.w	r8,r12[0x4]
80002f6c:	ea 18 00 0f 	orh	r8,0xf
80002f70:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002f72:	78 18       	ld.w	r8,r12[0x4]
80002f74:	e2 18 00 04 	andl	r8,0x4,COH
80002f78:	c0 f0       	breq	80002f96 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002f7a:	30 e8       	mov	r8,14
80002f7c:	f0 0b 18 00 	cp.b	r11,r8
80002f80:	e0 8b 00 19 	brhi	80002fb2 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002f84:	78 18       	ld.w	r8,r12[0x4]
80002f86:	b1 6b       	lsl	r11,0x10
80002f88:	ea 1b ff f0 	orh	r11,0xfff0
80002f8c:	e8 1b ff ff 	orl	r11,0xffff
80002f90:	10 6b       	and	r11,r8
80002f92:	99 1b       	st.w	r12[0x4],r11
80002f94:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002f96:	30 38       	mov	r8,3
80002f98:	f0 0b 18 00 	cp.b	r11,r8
80002f9c:	e0 8b 00 0b 	brhi	80002fb2 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002fa0:	78 18       	ld.w	r8,r12[0x4]
80002fa2:	2f 0b       	sub	r11,-16
80002fa4:	30 19       	mov	r9,1
80002fa6:	f2 0b 09 4b 	lsl	r11,r9,r11
80002faa:	5c db       	com	r11
80002fac:	10 6b       	and	r11,r8
80002fae:	99 1b       	st.w	r12[0x4],r11
80002fb0:	5e fd       	retal	0
80002fb2:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002fb4:	5e fc       	retal	r12

80002fb6 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002fb6:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002fba:	c0 58       	rjmp	80002fc4 <spi_unselectChip+0xe>
		if (!timeout--) {
80002fbc:	58 08       	cp.w	r8,0
80002fbe:	c0 21       	brne	80002fc2 <spi_unselectChip+0xc>
80002fc0:	5e ff       	retal	1
80002fc2:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002fc4:	78 49       	ld.w	r9,r12[0x10]
80002fc6:	e2 19 02 00 	andl	r9,0x200,COH
80002fca:	cf 90       	breq	80002fbc <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002fcc:	78 18       	ld.w	r8,r12[0x4]
80002fce:	ea 18 00 0f 	orh	r8,0xf
80002fd2:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002fd4:	fc 18 01 00 	movh	r8,0x100
80002fd8:	99 08       	st.w	r12[0x0],r8
80002fda:	5e fd       	retal	0

80002fdc <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002fdc:	eb cd 40 f8 	pushm	r3-r7,lr
80002fe0:	18 95       	mov	r5,r12
80002fe2:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002fe4:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002fe8:	30 38       	mov	r8,3
80002fea:	f0 06 18 00 	cp.b	r6,r8
80002fee:	e0 8b 00 4d 	brhi	80003088 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002ff2:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002ff6:	30 18       	mov	r8,1
80002ff8:	f0 04 18 00 	cp.b	r4,r8
80002ffc:	e0 8b 00 46 	brhi	80003088 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003000:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003004:	30 78       	mov	r8,7
80003006:	f0 03 18 00 	cp.b	r3,r8
8000300a:	e0 88 00 3f 	brls	80003088 <spi_setupChipReg+0xac>
8000300e:	31 08       	mov	r8,16
80003010:	f0 03 18 00 	cp.b	r3,r8
80003014:	e0 8b 00 3a 	brhi	80003088 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80003018:	14 9b       	mov	r11,r10
8000301a:	6e 1c       	ld.w	r12,r7[0x4]
8000301c:	f0 1f 00 1d 	mcall	80003090 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003020:	c3 45       	brlt	80003088 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80003022:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80003024:	ec 09 16 01 	lsr	r9,r6,0x1
80003028:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
8000302c:	ec 16 00 01 	eorl	r6,0x1
80003030:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80003034:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003038:	20 83       	sub	r3,8
8000303a:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000303e:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80003042:	ef 39 00 09 	ld.ub	r9,r7[9]
80003046:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
8000304a:	ef 39 00 0a 	ld.ub	r9,r7[10]
8000304e:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80003052:	0f 89       	ld.ub	r9,r7[0x0]
80003054:	30 1a       	mov	r10,1
80003056:	f4 09 18 00 	cp.b	r9,r10
8000305a:	c0 e0       	breq	80003076 <spi_setupChipReg+0x9a>
8000305c:	c0 a3       	brcs	80003070 <spi_setupChipReg+0x94>
8000305e:	30 2a       	mov	r10,2
80003060:	f4 09 18 00 	cp.b	r9,r10
80003064:	c0 c0       	breq	8000307c <spi_setupChipReg+0xa0>
80003066:	30 3a       	mov	r10,3
80003068:	f4 09 18 00 	cp.b	r9,r10
8000306c:	c0 e1       	brne	80003088 <spi_setupChipReg+0xac>
8000306e:	c0 a8       	rjmp	80003082 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003070:	8b c8       	st.w	r5[0x30],r8
80003072:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80003076:	8b d8       	st.w	r5[0x34],r8
80003078:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000307c:	8b e8       	st.w	r5[0x38],r8
8000307e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003082:	8b f8       	st.w	r5[0x3c],r8
80003084:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003088:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000308a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000308e:	00 00       	add	r0,r0
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2e e6       	sub	r6,-18

80003094 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003094:	30 18       	mov	r8,1
80003096:	99 08       	st.w	r12[0x0],r8
}
80003098:	5e fc       	retal	r12

8000309a <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
8000309a:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
8000309e:	c0 58       	rjmp	800030a8 <spi_write+0xe>
		if (!timeout--) {
800030a0:	58 08       	cp.w	r8,0
800030a2:	c0 21       	brne	800030a6 <spi_write+0xc>
800030a4:	5e ff       	retal	1
800030a6:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800030a8:	78 49       	ld.w	r9,r12[0x10]
800030aa:	e2 19 00 02 	andl	r9,0x2,COH
800030ae:	cf 90       	breq	800030a0 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800030b0:	5c 7b       	castu.h	r11
800030b2:	99 3b       	st.w	r12[0xc],r11
800030b4:	5e fd       	retal	0

800030b6 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
800030b6:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800030ba:	c0 58       	rjmp	800030c4 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
800030bc:	58 08       	cp.w	r8,0
800030be:	c0 21       	brne	800030c2 <spi_read+0xc>
800030c0:	5e ff       	retal	1
800030c2:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800030c4:	78 49       	ld.w	r9,r12[0x10]
800030c6:	e2 19 02 01 	andl	r9,0x201,COH
800030ca:	e0 49 02 01 	cp.w	r9,513
800030ce:	cf 71       	brne	800030bc <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
800030d0:	78 28       	ld.w	r8,r12[0x8]
800030d2:	b6 08       	st.h	r11[0x0],r8
800030d4:	5e fd       	retal	0

800030d6 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800030d6:	76 09       	ld.w	r9,r11[0x0]
800030d8:	58 29       	cp.w	r9,2
800030da:	e0 88 00 03 	brls	800030e0 <tc_init_waveform+0xa>
800030de:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800030e0:	76 18       	ld.w	r8,r11[0x4]
800030e2:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800030e6:	af ba       	sbr	r10,0xf
800030e8:	10 9b       	mov	r11,r8
800030ea:	e6 1b c0 00 	andh	r11,0xc000,COH
800030ee:	16 4a       	or	r10,r11
800030f0:	10 9b       	mov	r11,r8
800030f2:	e6 1b 30 00 	andh	r11,0x3000,COH
800030f6:	16 4a       	or	r10,r11
800030f8:	10 9b       	mov	r11,r8
800030fa:	e6 1b 0c 00 	andh	r11,0xc00,COH
800030fe:	16 4a       	or	r10,r11
80003100:	10 9b       	mov	r11,r8
80003102:	e6 1b 03 00 	andh	r11,0x300,COH
80003106:	16 4a       	or	r10,r11
80003108:	10 9b       	mov	r11,r8
8000310a:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000310e:	16 4a       	or	r10,r11
80003110:	10 9b       	mov	r11,r8
80003112:	e6 1b 00 30 	andh	r11,0x30,COH
80003116:	16 4a       	or	r10,r11
80003118:	10 9b       	mov	r11,r8
8000311a:	e6 1b 00 0c 	andh	r11,0xc,COH
8000311e:	16 4a       	or	r10,r11
80003120:	10 9b       	mov	r11,r8
80003122:	e6 1b 00 03 	andh	r11,0x3,COH
80003126:	16 4a       	or	r10,r11
80003128:	10 9b       	mov	r11,r8
8000312a:	e2 1b 60 00 	andl	r11,0x6000,COH
8000312e:	16 4a       	or	r10,r11
80003130:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80003134:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80003138:	10 9b       	mov	r11,r8
8000313a:	e2 1b 0c 00 	andl	r11,0xc00,COH
8000313e:	16 4a       	or	r10,r11
80003140:	10 9b       	mov	r11,r8
80003142:	e2 1b 03 00 	andl	r11,0x300,COH
80003146:	16 4a       	or	r10,r11
80003148:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
8000314c:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003150:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80003154:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003158:	10 9b       	mov	r11,r8
8000315a:	e2 1b 00 30 	andl	r11,0x30,COH
8000315e:	16 4a       	or	r10,r11
80003160:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003164:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003168:	a5 69       	lsl	r9,0x4
8000316a:	2f f9       	sub	r9,-1
8000316c:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003170:	5e fd       	retal	0

80003172 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003172:	58 2b       	cp.w	r11,2
80003174:	e0 88 00 03 	brls	8000317a <tc_start+0x8>
80003178:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
8000317a:	a7 6b       	lsl	r11,0x6
8000317c:	16 0c       	add	r12,r11
8000317e:	30 58       	mov	r8,5
80003180:	99 08       	st.w	r12[0x0],r8
80003182:	5e fd       	retal	0

80003184 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003184:	58 2b       	cp.w	r11,2
80003186:	e0 88 00 03 	brls	8000318c <tc_stop+0x8>
8000318a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
8000318c:	a7 6b       	lsl	r11,0x6
8000318e:	16 0c       	add	r12,r11
80003190:	30 28       	mov	r8,2
80003192:	99 08       	st.w	r12[0x0],r8
80003194:	5e fd       	retal	0

80003196 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003196:	58 2b       	cp.w	r11,2
80003198:	e0 88 00 03 	brls	8000319e <tc_write_rc+0x8>
8000319c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
8000319e:	f6 08 15 04 	lsl	r8,r11,0x4
800031a2:	2f f8       	sub	r8,-1
800031a4:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800031a8:	e2 18 80 00 	andl	r8,0x8000,COH
800031ac:	c0 c0       	breq	800031c4 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800031ae:	a7 6b       	lsl	r11,0x6
800031b0:	16 0c       	add	r12,r11
800031b2:	2e 4c       	sub	r12,-28
800031b4:	78 08       	ld.w	r8,r12[0x0]
800031b6:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800031ba:	e0 18 00 00 	andl	r8,0x0
800031be:	f3 e8 10 08 	or	r8,r9,r8
800031c2:	99 08       	st.w	r12[0x0],r8

  return value;
800031c4:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800031c8:	5e fc       	retal	r12

800031ca <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800031ca:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800031ce:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800031d2:	58 2b       	cp.w	r11,2
800031d4:	e0 88 00 04 	brls	800031dc <tc_configure_interrupts+0x12>
800031d8:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800031dc:	ee 19 00 01 	eorh	r9,0x1
800031e0:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800031e4:	74 08       	ld.w	r8,r10[0x0]
800031e6:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
800031ea:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
800031ee:	a7 6e       	lsl	lr,0x6
800031f0:	fd e7 10 7e 	or	lr,lr,r7<<0x7
800031f4:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
800031f8:	0e 4e       	or	lr,r7
800031fa:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
800031fe:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003202:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80003206:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000320a:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
8000320e:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003212:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80003216:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000321a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000321e:	fd e8 10 18 	or	r8,lr,r8<<0x1
80003222:	f6 0e 15 06 	lsl	lr,r11,0x6
80003226:	f8 0e 00 0e 	add	lr,r12,lr
8000322a:	2d ce       	sub	lr,-36
8000322c:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000322e:	58 09       	cp.w	r9,0
80003230:	c0 20       	breq	80003234 <tc_configure_interrupts+0x6a>
80003232:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003234:	74 08       	ld.w	r8,r10[0x0]
80003236:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000323a:	e0 65 00 80 	mov	r5,128
8000323e:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80003242:	74 08       	ld.w	r8,r10[0x0]
80003244:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80003248:	f9 b4 00 40 	moveq	r4,64
8000324c:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003250:	74 08       	ld.w	r8,r10[0x0]
80003252:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80003256:	f9 b3 00 20 	moveq	r3,32
8000325a:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
8000325e:	74 08       	ld.w	r8,r10[0x0]
80003260:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80003264:	f9 b2 00 10 	moveq	r2,16
80003268:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000326c:	74 08       	ld.w	r8,r10[0x0]
8000326e:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003272:	f9 b6 00 08 	moveq	r6,8
80003276:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
8000327a:	74 08       	ld.w	r8,r10[0x0]
8000327c:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003280:	f9 b7 00 04 	moveq	r7,4
80003284:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003288:	74 08       	ld.w	r8,r10[0x0]
8000328a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000328e:	f9 be 00 02 	moveq	lr,2
80003292:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003296:	74 08       	ld.w	r8,r10[0x0]
80003298:	ec 18 00 01 	eorl	r8,0x1
8000329c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800032a0:	eb e8 10 08 	or	r8,r5,r8
800032a4:	08 48       	or	r8,r4
800032a6:	06 48       	or	r8,r3
800032a8:	04 48       	or	r8,r2
800032aa:	0c 48       	or	r8,r6
800032ac:	0e 48       	or	r8,r7
800032ae:	1c 48       	or	r8,lr
800032b0:	f6 0a 15 06 	lsl	r10,r11,0x6
800032b4:	f8 0a 00 0a 	add	r10,r12,r10
800032b8:	2d 8a       	sub	r10,-40
800032ba:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800032bc:	a7 6b       	lsl	r11,0x6
800032be:	2e 0b       	sub	r11,-32
800032c0:	16 0c       	add	r12,r11
800032c2:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800032c4:	58 09       	cp.w	r9,0
800032c6:	c0 31       	brne	800032cc <tc_configure_interrupts+0x102>
800032c8:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800032cc:	d5 03       	csrf	0x10
800032ce:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800032d2:	d7 03       	nop

800032d4 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
800032d4:	4a 78       	lddpc	r8,80003370 <twi_master_interrupt_handler+0x9c>
800032d6:	70 08       	ld.w	r8,r8[0x0]
800032d8:	70 89       	ld.w	r9,r8[0x20]
800032da:	4a 7a       	lddpc	r10,80003374 <twi_master_interrupt_handler+0xa0>
800032dc:	74 0a       	ld.w	r10,r10[0x0]
800032de:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
800032e2:	12 9a       	mov	r10,r9
800032e4:	e2 1a 01 00 	andl	r10,0x100,COH
800032e8:	c3 91       	brne	8000335a <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
800032ea:	12 9a       	mov	r10,r9
800032ec:	e2 1a 00 02 	andl	r10,0x2,COH
800032f0:	c1 70       	breq	8000331e <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
800032f2:	4a 29       	lddpc	r9,80003378 <twi_master_interrupt_handler+0xa4>
800032f4:	72 0a       	ld.w	r10,r9[0x0]
800032f6:	70 cb       	ld.w	r11,r8[0x30]
800032f8:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
800032fa:	72 0a       	ld.w	r10,r9[0x0]
800032fc:	2f fa       	sub	r10,-1
800032fe:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80003300:	49 f9       	lddpc	r9,8000337c <twi_master_interrupt_handler+0xa8>
80003302:	72 0a       	ld.w	r10,r9[0x0]
80003304:	20 1a       	sub	r10,1
80003306:	93 0a       	st.w	r9[0x0],r10
80003308:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
8000330a:	58 19       	cp.w	r9,1
8000330c:	f9 b9 00 02 	moveq	r9,2
80003310:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80003314:	49 a9       	lddpc	r9,8000337c <twi_master_interrupt_handler+0xa8>
80003316:	72 09       	ld.w	r9,r9[0x0]
80003318:	58 09       	cp.w	r9,0
8000331a:	c2 30       	breq	80003360 <twi_master_interrupt_handler+0x8c>
8000331c:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
8000331e:	12 9a       	mov	r10,r9
80003320:	e2 1a 00 04 	andl	r10,0x4,COH
80003324:	c1 70       	breq	80003352 <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
80003326:	49 79       	lddpc	r9,80003380 <twi_master_interrupt_handler+0xac>
80003328:	72 0a       	ld.w	r10,r9[0x0]
8000332a:	20 1a       	sub	r10,1
8000332c:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
8000332e:	72 09       	ld.w	r9,r9[0x0]
80003330:	58 09       	cp.w	r9,0
80003332:	e0 89 00 0a 	brgt	80003346 <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
80003336:	49 09       	lddpc	r9,80003374 <twi_master_interrupt_handler+0xa0>
80003338:	30 1a       	mov	r10,1
8000333a:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
8000333c:	3f fa       	mov	r10,-1
8000333e:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
80003340:	72 09       	ld.w	r9,r9[0x0]
80003342:	91 99       	st.w	r8[0x24],r9
80003344:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
80003346:	49 0a       	lddpc	r10,80003384 <twi_master_interrupt_handler+0xb0>
80003348:	74 09       	ld.w	r9,r10[0x0]
8000334a:	13 3b       	ld.ub	r11,r9++
8000334c:	91 db       	st.w	r8[0x34],r11
8000334e:	95 09       	st.w	r10[0x0],r9
80003350:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
80003352:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003356:	c0 51       	brne	80003360 <twi_master_interrupt_handler+0x8c>
80003358:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
8000335a:	30 1a       	mov	r10,1
8000335c:	48 b9       	lddpc	r9,80003388 <twi_master_interrupt_handler+0xb4>
8000335e:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80003360:	3f f9       	mov	r9,-1
80003362:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80003364:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
80003366:	30 09       	mov	r9,0
80003368:	48 98       	lddpc	r8,8000338c <twi_master_interrupt_handler+0xb8>
8000336a:	b0 89       	st.b	r8[0x0],r9
8000336c:	d6 03       	rete
8000336e:	00 00       	add	r0,r0
80003370:	00 00       	add	r0,r0
80003372:	07 8c       	ld.ub	r12,r3[0x0]
80003374:	00 00       	add	r0,r0
80003376:	07 88       	ld.ub	r8,r3[0x0]
80003378:	00 00       	add	r0,r0
8000337a:	07 98       	ld.ub	r8,r3[0x1]
8000337c:	00 00       	add	r0,r0
8000337e:	07 94       	ld.ub	r4,r3[0x1]
80003380:	00 00       	add	r0,r0
80003382:	07 84       	ld.ub	r4,r3[0x0]
80003384:	00 00       	add	r0,r0
80003386:	07 90       	ld.ub	r0,r3[0x1]
80003388:	00 00       	add	r0,r0
8000338a:	07 81       	ld.ub	r1,r3[0x0]
8000338c:	00 00       	add	r0,r0
8000338e:	07 80       	ld.ub	r0,r3[0x0]

80003390 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80003390:	eb cd 40 e0 	pushm	r5-r7,lr
80003394:	20 1d       	sub	sp,4
80003396:	18 97       	mov	r7,r12
80003398:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
8000339a:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
8000339e:	4a 19       	lddpc	r9,80003420 <twi_master_init+0x90>
800033a0:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
800033a2:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
800033a4:	3f f9       	mov	r9,-1
800033a6:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
800033a8:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
800033aa:	e0 69 00 80 	mov	r9,128
800033ae:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800033b0:	e6 18 00 01 	andh	r8,0x1,COH
800033b4:	c0 21       	brne	800033b8 <twi_master_init+0x28>
      cpu_irq_enable();
800033b6:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
800033b8:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800033ba:	e1 b8 00 00 	mfsr	r8,0x0
800033be:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800033c0:	d3 03       	ssrf	0x10

	return flags;
800033c2:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
800033c4:	30 3a       	mov	r10,3
800033c6:	e0 6b 01 60 	mov	r11,352
800033ca:	49 7c       	lddpc	r12,80003424 <twi_master_init+0x94>
800033cc:	f0 1f 00 17 	mcall	80003428 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800033d0:	e6 16 00 01 	andh	r6,0x1,COH
800033d4:	c0 21       	brne	800033d8 <twi_master_init+0x48>
      cpu_irq_enable();
800033d6:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
800033d8:	6a 19       	ld.w	r9,r5[0x4]
800033da:	a1 79       	lsl	r9,0x1
800033dc:	6a 08       	ld.w	r8,r5[0x0]
800033de:	f0 09 0d 08 	divu	r8,r8,r9
800033e2:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800033e4:	e0 48 00 ff 	cp.w	r8,255
800033e8:	e0 8b 00 04 	brhi	800033f0 <twi_master_init+0x60>
800033ec:	30 09       	mov	r9,0
800033ee:	c0 f8       	rjmp	8000340c <twi_master_init+0x7c>
800033f0:	30 09       	mov	r9,0
800033f2:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
800033f4:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
800033f6:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800033f8:	e0 48 00 ff 	cp.w	r8,255
800033fc:	5f bb       	srhi	r11
800033fe:	58 69       	cp.w	r9,6
80003400:	5f 8a       	srls	r10
80003402:	f7 ea 00 0a 	and	r10,r11,r10
80003406:	f8 0a 18 00 	cp.b	r10,r12
8000340a:	cf 51       	brne	800033f4 <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
8000340c:	b1 69       	lsl	r9,0x10
8000340e:	f3 e8 10 89 	or	r9,r9,r8<<0x8
80003412:	f3 e8 10 08 	or	r8,r9,r8
80003416:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80003418:	2f fd       	sub	sp,-4
8000341a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000341e:	00 00       	add	r0,r0
80003420:	00 00       	add	r0,r0
80003422:	07 8c       	ld.ub	r12,r3[0x0]
80003424:	80 00       	ld.sh	r0,r0[0x0]
80003426:	32 d4       	mov	r4,45
80003428:	80 00       	ld.sh	r0,r0[0x0]
8000342a:	2a d0       	sub	r0,-83

8000342c <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
8000342c:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
8000342e:	f6 08 15 04 	lsl	r8,r11,0x4
80003432:	14 38       	cp.w	r8,r10
80003434:	f9 b8 08 10 	movls	r8,16
80003438:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
8000343c:	f0 0b 02 4b 	mul	r11,r8,r11
80003440:	f6 09 16 01 	lsr	r9,r11,0x1
80003444:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003448:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
8000344c:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003450:	f2 cb 00 01 	sub	r11,r9,1
80003454:	e0 4b ff fe 	cp.w	r11,65534
80003458:	e0 88 00 03 	brls	8000345e <usart_set_async_baudrate+0x32>
8000345c:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
8000345e:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003460:	e8 6e 00 00 	mov	lr,524288
80003464:	59 08       	cp.w	r8,16
80003466:	fc 08 17 10 	movne	r8,lr
8000346a:	f9 b8 00 00 	moveq	r8,0
8000346e:	e4 1b ff f7 	andh	r11,0xfff7
80003472:	e0 1b fe cf 	andl	r11,0xfecf
80003476:	16 48       	or	r8,r11
80003478:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
8000347a:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
8000347e:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003482:	99 89       	st.w	r12[0x20],r9
80003484:	d8 0a       	popm	pc,r12=0

80003486 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003486:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
8000348a:	e6 18 00 01 	andh	r8,0x1,COH
8000348e:	c0 71       	brne	8000349c <usart_reset+0x16>
80003490:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003492:	3f f8       	mov	r8,-1
80003494:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003496:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003498:	d5 03       	csrf	0x10
8000349a:	c0 48       	rjmp	800034a2 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000349c:	3f f8       	mov	r8,-1
8000349e:	99 38       	st.w	r12[0xc],r8
  usart->csr;
800034a0:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
800034a2:	30 08       	mov	r8,0
800034a4:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
800034a6:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
800034a8:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
800034aa:	ea 68 61 0c 	mov	r8,680204
800034ae:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
800034b0:	5e fc       	retal	r12
800034b2:	d7 03       	nop

800034b4 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
800034b4:	eb cd 40 e0 	pushm	r5-r7,lr
800034b8:	18 96       	mov	r6,r12
800034ba:	16 97       	mov	r7,r11
800034bc:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
800034be:	f0 1f 00 2f 	mcall	80003578 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
800034c2:	58 07       	cp.w	r7,0
800034c4:	c5 80       	breq	80003574 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
800034c6:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800034c8:	30 49       	mov	r9,4
800034ca:	f2 08 18 00 	cp.b	r8,r9
800034ce:	e0 88 00 53 	brls	80003574 <usart_init_rs232+0xc0>
800034d2:	30 99       	mov	r9,9
800034d4:	f2 08 18 00 	cp.b	r8,r9
800034d8:	e0 8b 00 4e 	brhi	80003574 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
800034dc:	0f d9       	ld.ub	r9,r7[0x5]
800034de:	30 78       	mov	r8,7
800034e0:	f0 09 18 00 	cp.b	r9,r8
800034e4:	e0 8b 00 48 	brhi	80003574 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
800034e8:	8e 39       	ld.sh	r9,r7[0x6]
800034ea:	e0 68 01 01 	mov	r8,257
800034ee:	f0 09 19 00 	cp.h	r9,r8
800034f2:	e0 8b 00 41 	brhi	80003574 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
800034f6:	ef 39 00 08 	ld.ub	r9,r7[8]
800034fa:	30 38       	mov	r8,3
800034fc:	f0 09 18 00 	cp.b	r9,r8
80003500:	e0 8b 00 3a 	brhi	80003574 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003504:	0a 9a       	mov	r10,r5
80003506:	6e 0b       	ld.w	r11,r7[0x0]
80003508:	0c 9c       	mov	r12,r6
8000350a:	f0 1f 00 1d 	mcall	8000357c <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000350e:	58 1c       	cp.w	r12,1
80003510:	c3 20       	breq	80003574 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003512:	0f c8       	ld.ub	r8,r7[0x4]
80003514:	30 99       	mov	r9,9
80003516:	f2 08 18 00 	cp.b	r8,r9
8000351a:	c0 51       	brne	80003524 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
8000351c:	6c 18       	ld.w	r8,r6[0x4]
8000351e:	b1 b8       	sbr	r8,0x11
80003520:	8d 18       	st.w	r6[0x4],r8
80003522:	c0 68       	rjmp	8000352e <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003524:	6c 19       	ld.w	r9,r6[0x4]
80003526:	20 58       	sub	r8,5
80003528:	f3 e8 10 68 	or	r8,r9,r8<<0x6
8000352c:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
8000352e:	6c 19       	ld.w	r9,r6[0x4]
80003530:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003534:	0f d8       	ld.ub	r8,r7[0x5]
80003536:	a9 78       	lsl	r8,0x9
80003538:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
8000353c:	12 48       	or	r8,r9
8000353e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003540:	8e 38       	ld.sh	r8,r7[0x6]
80003542:	30 29       	mov	r9,2
80003544:	f2 08 19 00 	cp.h	r8,r9
80003548:	e0 88 00 09 	brls	8000355a <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
8000354c:	6c 18       	ld.w	r8,r6[0x4]
8000354e:	ad b8       	sbr	r8,0xd
80003550:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80003552:	8e b8       	ld.uh	r8,r7[0x6]
80003554:	20 28       	sub	r8,2
80003556:	8d a8       	st.w	r6[0x28],r8
80003558:	c0 68       	rjmp	80003564 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
8000355a:	6c 19       	ld.w	r9,r6[0x4]
8000355c:	5c 78       	castu.h	r8
8000355e:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80003562:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003564:	6c 18       	ld.w	r8,r6[0x4]
80003566:	e0 18 ff f0 	andl	r8,0xfff0
8000356a:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
8000356c:	35 08       	mov	r8,80
8000356e:	8d 08       	st.w	r6[0x0],r8
80003570:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003574:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003578:	80 00       	ld.sh	r0,r0[0x0]
8000357a:	34 86       	mov	r6,72
8000357c:	80 00       	ld.sh	r0,r0[0x0]
8000357e:	34 2c       	mov	r12,66

80003580 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003580:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003584:	fe c0 d1 84 	sub	r0,pc,-11900

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003588:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
8000358c:	d5 53       	csrf	0x15
  cp      r0, r1
8000358e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80003590:	e0 61 06 88 	mov	r1,1672
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003594:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003596:	c0 72       	brcc	800035a4 <idata_load_loop_end>
  cp      r0, r1
80003598:	fe c2 99 b8 	sub	r2,pc,-26184

8000359c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
8000359c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
8000359e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
800035a0:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
800035a2:	cf d3       	brcs	8000359c <idata_load_loop>

800035a4 <idata_load_loop_end>:
  mov     r2, 0
800035a4:	e0 60 06 88 	mov	r0,1672
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
800035a8:	e0 61 19 08 	mov	r1,6408
  cp      r0, r1
  brlo    udata_clear_loop
800035ac:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800035ae:	c0 62       	brcc	800035ba <udata_clear_loop_end>
800035b0:	30 02       	mov	r2,0
800035b2:	30 03       	mov	r3,0

800035b4 <udata_clear_loop>:
800035b4:	a1 22       	st.d	r0++,r2
800035b6:	02 30       	cp.w	r0,r1
800035b8:	cf e3       	brcs	800035b4 <udata_clear_loop>

800035ba <udata_clear_loop_end>:
800035ba:	fe cf d4 ca 	sub	pc,pc,-11062
800035be:	d7 03       	nop

800035c0 <_setOutput>:
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_CS_PIN & 0x1F);
	
	*/
	
	// Selecting chip
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_CS_PIN & 0x1F);
800035c0:	fe 78 10 00 	mov	r8,-61440
800035c4:	e0 69 10 00 	mov	r9,4096
800035c8:	f1 49 01 58 	st.w	r8[344],r9
	// Writing parallel input (10-bit)
	AVR32_GPIO.port[1].ovrs = (0x000003FF & inputB);
800035cc:	5c 7b       	castu.h	r11
800035ce:	f5 db c0 0a 	bfextu	r10,r11,0x0,0xa
800035d2:	f1 4a 01 54 	st.w	r8[340],r10
	AVR32_GPIO.port[1].ovrc = (0x000003FF & ~(inputB));
800035d6:	5c db       	com	r11
800035d8:	f7 db c0 0a 	bfextu	r11,r11,0x0,0xa
800035dc:	f1 4b 01 58 	st.w	r8[344],r11
	// Writing input registers B
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
800035e0:	e0 6a 20 00 	mov	r10,8192
800035e4:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
800035e8:	f1 4a 01 54 	st.w	r8[340],r10
	// Writing parallel input (10-bit)
	AVR32_GPIO.port[1].ovrs = (0x000003FF & inputA);
800035ec:	5c 7c       	castu.h	r12
800035ee:	f7 dc c0 0a 	bfextu	r11,r12,0x0,0xa
800035f2:	f1 4b 01 54 	st.w	r8[340],r11
	AVR32_GPIO.port[1].ovrc = (0x000003FF & ~(inputA));
800035f6:	5c dc       	com	r12
800035f8:	f9 dc c0 0a 	bfextu	r12,r12,0x0,0xa
800035fc:	f1 4c 01 58 	st.w	r8[344],r12
	// Selecting channel A
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_A0_PIN & 0x1F);
80003600:	e0 6b 08 00 	mov	r11,2048
80003604:	f1 4b 01 54 	st.w	r8[340],r11
	// Writing input register A
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
80003608:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
8000360c:	f1 4a 01 54 	st.w	r8[340],r10
	// Selecting channel B
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_A0_PIN & 0x1F);
80003610:	f1 4b 01 58 	st.w	r8[344],r11
	// Loading data from input to output registers
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_LDAC_PIN & 0x1F);
80003614:	e0 6a 40 00 	mov	r10,16384
80003618:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_LDAC_PIN & 0x1F);
8000361c:	f1 4a 01 54 	st.w	r8[340],r10
	// De-selecting chip
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_CS_PIN & 0x1F);
80003620:	f1 49 01 54 	st.w	r8[340],r9
	
}
80003624:	5e fc       	retal	r12
80003626:	d7 03       	nop

80003628 <_fileVerification>:
 * Returns program-wide error codes as defined in audio.h
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t _fileVerification(){
80003628:	d4 21       	pushm	r4-r7,lr
	uint16_t headerIndex = 8;
	// Verifying file format ID in RIFF header
	if (wavData1[headerIndex] != 'W' || wavData1[headerIndex + 1] != 'A' || wavData1[headerIndex + 2] != 'V' || wavData1[headerIndex + 3] != 'E'){
8000362a:	4f 08       	lddpc	r8,800037e8 <_fileVerification+0x1c0>
8000362c:	f1 39 00 08 	ld.ub	r9,r8[8]
80003630:	35 78       	mov	r8,87
80003632:	f0 09 18 00 	cp.b	r9,r8
80003636:	e0 81 00 d4 	brne	800037de <_fileVerification+0x1b6>
8000363a:	4e c8       	lddpc	r8,800037e8 <_fileVerification+0x1c0>
8000363c:	f1 39 00 09 	ld.ub	r9,r8[9]
80003640:	34 18       	mov	r8,65
80003642:	f0 09 18 00 	cp.b	r9,r8
80003646:	e0 81 00 cc 	brne	800037de <_fileVerification+0x1b6>
8000364a:	4e 88       	lddpc	r8,800037e8 <_fileVerification+0x1c0>
8000364c:	f1 39 00 0a 	ld.ub	r9,r8[10]
80003650:	35 68       	mov	r8,86
80003652:	f0 09 18 00 	cp.b	r9,r8
80003656:	e0 81 00 c4 	brne	800037de <_fileVerification+0x1b6>
8000365a:	4e 48       	lddpc	r8,800037e8 <_fileVerification+0x1c0>
8000365c:	f1 39 00 0b 	ld.ub	r9,r8[11]
80003660:	34 58       	mov	r8,69
80003662:	f0 09 18 00 	cp.b	r9,r8
80003666:	e0 81 00 bc 	brne	800037de <_fileVerification+0x1b6>
8000366a:	4e 0b       	lddpc	r11,800037e8 <_fileVerification+0x1c0>
8000366c:	2f 7b       	sub	r11,-9
8000366e:	30 88       	mov	r8,8
80003670:	10 9a       	mov	r10,r8
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003672:	4d e9       	lddpc	r9,800037e8 <_fileVerification+0x1c0>
80003674:	36 de       	mov	lr,109
80003676:	37 47       	mov	r7,116
80003678:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
8000367a:	e0 65 02 01 	mov	r5,513
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000367e:	36 64       	mov	r4,102
80003680:	c0 e8       	rjmp	8000369c <_fileVerification+0x74>
		headerIndex++;
80003682:	2f fa       	sub	r10,-1
80003684:	5c 8a       	casts.h	r10
		if (headerIndex > SECTOR_SIZE){
80003686:	ea 0a 19 00 	cp.h	r10,r5
8000368a:	c0 31       	brne	80003690 <_fileVerification+0x68>
8000368c:	30 6c       	mov	r12,6
8000368e:	d8 22       	popm	r4-r7,pc
80003690:	f6 09 01 08 	sub	r8,r11,r9
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003694:	17 3c       	ld.ub	r12,r11++
80003696:	e8 0c 18 00 	cp.b	r12,r4
8000369a:	c1 30       	breq	800036c0 <_fileVerification+0x98>
8000369c:	f2 08 00 0c 	add	r12,r9,r8
800036a0:	19 9c       	ld.ub	r12,r12[0x1]
800036a2:	fc 0c 18 00 	cp.b	r12,lr
800036a6:	c0 d0       	breq	800036c0 <_fileVerification+0x98>
800036a8:	f2 08 00 0c 	add	r12,r9,r8
800036ac:	19 ac       	ld.ub	r12,r12[0x2]
800036ae:	ee 0c 18 00 	cp.b	r12,r7
800036b2:	c0 70       	breq	800036c0 <_fileVerification+0x98>
800036b4:	f2 08 00 08 	add	r8,r9,r8
800036b8:	11 b8       	ld.ub	r8,r8[0x3]
800036ba:	ec 08 18 00 	cp.b	r8,r6
800036be:	ce 21       	brne	80003682 <_fileVerification+0x5a>
		}
	}
	// Jumps to Subchunk1Size block
	headerIndex += 4;
	// Jumps to AudioFormat block
	headerIndex += 4;
800036c0:	2f 8a       	sub	r10,-8
800036c2:	5c 8a       	casts.h	r10
	
	if (wavData1[headerIndex + 0] != 1) {
800036c4:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
800036c8:	4c 89       	lddpc	r9,800037e8 <_fileVerification+0x1c0>
800036ca:	f2 08 07 09 	ld.ub	r9,r9[r8]
800036ce:	30 18       	mov	r8,1
800036d0:	f0 09 18 00 	cp.b	r9,r8
800036d4:	c0 30       	breq	800036da <_fileVerification+0xb2>
800036d6:	30 5c       	mov	r12,5
800036d8:	d8 22       	popm	r4-r7,pc
		return ERROR_FILE_COMPRESSED;
	}
	
	// Jumps to NumChannels block
	headerIndex += 2;
800036da:	f4 c9 ff fe 	sub	r9,r10,-2
	fileData.channelNumber = wavData1[headerIndex + 0];
800036de:	4c 38       	lddpc	r8,800037e8 <_fileVerification+0x1c0>
800036e0:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800036e4:	f0 0a 07 05 	ld.ub	r5,r8[r10]
800036e8:	4c 1a       	lddpc	r10,800037ec <_fileVerification+0x1c4>
800036ea:	b4 85       	st.b	r10[0x0],r5
	
	// Jumps to SampleRate block
	headerIndex += 2;
800036ec:	f2 cb ff fe 	sub	r11,r9,-2
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
		(wavData1[headerIndex + 3] << 24) |
800036f0:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
	fileData.channelNumber = wavData1[headerIndex + 0];
	
	// Jumps to SampleRate block
	headerIndex += 2;
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
800036f4:	f0 0c 00 09 	add	r9,r8,r12
800036f8:	13 b7       	ld.ub	r7,r9[0x3]
800036fa:	13 ae       	ld.ub	lr,r9[0x2]
800036fc:	b1 6e       	lsl	lr,0x10
800036fe:	fd e7 11 8e 	or	lr,lr,r7<<0x18
80003702:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80003706:	fd ec 10 0c 	or	r12,lr,r12
8000370a:	13 94       	ld.ub	r4,r9[0x1]
8000370c:	f9 e4 10 84 	or	r4,r12,r4<<0x8
80003710:	95 14       	st.w	r10[0x4],r4
	
	// Jumps to ByteRate block
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
80003712:	f6 c9 ff f8 	sub	r9,r11,-8
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
		(wavData1[headerIndex + 1] << 8) |
80003716:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
8000371a:	f0 0b 00 0c 	add	r12,r8,r11
8000371e:	19 9c       	ld.ub	r12,r12[0x1]
80003720:	f0 0b 07 0b 	ld.ub	r11,r8[r11]
80003724:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003728:	b4 4b       	st.h	r10[0x8],r11
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
8000372a:	2f e9       	sub	r9,-2
8000372c:	5c 89       	casts.h	r9
	fileData.bitsPerSample =
		(wavData1[headerIndex + 1] << 8) |
8000372e:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
	fileData.bitsPerSample =
80003732:	f0 0b 00 0c 	add	r12,r8,r11
80003736:	19 9c       	ld.ub	r12,r12[0x1]
80003738:	f0 0b 07 08 	ld.ub	r8,r8[r11]
8000373c:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80003740:	b4 58       	st.h	r10[0xa],r8
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
80003742:	4a aa       	lddpc	r10,800037e8 <_fileVerification+0x1c0>
80003744:	36 4e       	mov	lr,100
80003746:	36 1b       	mov	r11,97
80003748:	37 47       	mov	r7,116
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
8000374a:	e0 66 02 00 	mov	r6,512
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000374e:	c0 98       	rjmp	80003760 <_fileVerification+0x138>
		headerIndex++;
80003750:	2f f9       	sub	r9,-1
80003752:	5c 89       	casts.h	r9
		if (headerIndex > SECTOR_SIZE){
80003754:	ec 09 19 00 	cp.h	r9,r6
80003758:	e0 88 00 04 	brls	80003760 <_fileVerification+0x138>
8000375c:	30 7c       	mov	r12,7
8000375e:	d8 22       	popm	r4-r7,pc
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
80003760:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80003764:	f4 08 07 0c 	ld.ub	r12,r10[r8]
80003768:	fc 0c 18 00 	cp.b	r12,lr
8000376c:	c1 30       	breq	80003792 <_fileVerification+0x16a>
8000376e:	f4 08 00 0c 	add	r12,r10,r8
80003772:	19 9c       	ld.ub	r12,r12[0x1]
80003774:	f6 0c 18 00 	cp.b	r12,r11
80003778:	c0 d0       	breq	80003792 <_fileVerification+0x16a>
8000377a:	f4 08 00 0c 	add	r12,r10,r8
8000377e:	19 ac       	ld.ub	r12,r12[0x2]
80003780:	ee 0c 18 00 	cp.b	r12,r7
80003784:	c0 70       	breq	80003792 <_fileVerification+0x16a>
80003786:	f4 08 00 08 	add	r8,r10,r8
8000378a:	11 b8       	ld.ub	r8,r8[0x3]
8000378c:	f6 08 18 00 	cp.b	r8,r11
80003790:	ce 01       	brne	80003750 <_fileVerification+0x128>
			return ERROR_NO_DATA_SUBCHUNK;
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
80003792:	2f c9       	sub	r9,-4
	fileData.audioSampleBytes =
		(wavData1[headerIndex + 3] << 24) |
80003794:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
	fileData.audioSampleBytes =
80003798:	49 4b       	lddpc	r11,800037e8 <_fileVerification+0x1c0>
8000379a:	f6 0a 00 08 	add	r8,r11,r10
8000379e:	11 be       	ld.ub	lr,r8[0x3]
800037a0:	11 ac       	ld.ub	r12,r8[0x2]
800037a2:	b1 6c       	lsl	r12,0x10
800037a4:	f9 ee 11 8c 	or	r12,r12,lr<<0x18
800037a8:	f6 0a 07 0a 	ld.ub	r10,r11[r10]
800037ac:	f9 ea 10 0a 	or	r10,r12,r10
800037b0:	11 98       	ld.ub	r8,r8[0x1]
800037b2:	f5 e8 10 8a 	or	r10,r10,r8<<0x8
800037b6:	48 e8       	lddpc	r8,800037ec <_fileVerification+0x1c4>
800037b8:	91 3a       	st.w	r8[0xc],r10
		(wavData1[headerIndex + 2] << 16) |
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	fileData.audioSampleTables = fileData.audioSampleBytes / WAVDATA_SIZE;
800037ba:	a9 9a       	lsr	r10,0x9
800037bc:	91 4a       	st.w	r8[0x10],r10
	
	// Jumps to Data
	headerIndex += 4;
	fileData.firstDataByteIndex = headerIndex;
800037be:	2f c9       	sub	r9,-4
800037c0:	f1 69 00 14 	st.b	r8[20],r9
	
	// Ending fetch AudioInfo routine
	
	
	// Verifying fileData parameters
	if (
800037c4:	30 28       	mov	r8,2
800037c6:	f0 05 18 00 	cp.b	r5,r8
800037ca:	c0 c1       	brne	800037e2 <_fileVerification+0x1ba>
800037cc:	e0 44 ac 44 	cp.w	r4,44100
800037d0:	c0 91       	brne	800037e2 <_fileVerification+0x1ba>
800037d2:	48 78       	lddpc	r8,800037ec <_fileVerification+0x1c4>
800037d4:	70 28       	ld.w	r8,r8[0x8]
800037d6:	e4 48 00 10 	cp.w	r8,262160
800037da:	c0 41       	brne	800037e2 <_fileVerification+0x1ba>
800037dc:	da 2a       	popm	r4-r7,pc,r12=1
800037de:	30 4c       	mov	r12,4
800037e0:	d8 22       	popm	r4-r7,pc
800037e2:	30 8c       	mov	r12,8
		(fileData.bitsPerSample != AUDIO_BPS)
	) {
		return ERROR_INCOMPATIBLE_FILE;
	}
	return true;
}
800037e4:	d8 22       	popm	r4-r7,pc
800037e6:	00 00       	add	r0,r0
800037e8:	00 00       	add	r0,r0
800037ea:	00 0c       	add	r12,r0
800037ec:	00 00       	add	r0,r0
800037ee:	09 e0       	ld.ub	r0,r4[0x6]

800037f0 <tc1_irq>:
 * audio output if it has not changed since last interruption
 *
 * Created 09.11.17 MLN
 * Last modified 23.11.17 MLN
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
800037f0:	eb cd 40 80 	pushm	r7,lr
	// from the data fetching time
	static uint16_t audioR;
	static uint16_t audioL;
	
	
	_setOutput(audioR, audioL);
800037f4:	4b 78       	lddpc	r8,800038d0 <tc1_irq+0xe0>
800037f6:	90 8b       	ld.uh	r11,r8[0x0]
800037f8:	4b 78       	lddpc	r8,800038d4 <tc1_irq+0xe4>
800037fa:	90 8c       	ld.uh	r12,r8[0x0]
800037fc:	f0 1f 00 37 	mcall	800038d8 <tc1_irq+0xe8>
		//loadNextSector = NO_LOAD;
	//}
	
	
	// Audio loading version 3
	audioL = *(wavDataPointer + wavDataIndex);
80003800:	4b 78       	lddpc	r8,800038dc <tc1_irq+0xec>
80003802:	70 09       	ld.w	r9,r8[0x0]
80003804:	4b 7a       	lddpc	r10,800038e0 <tc1_irq+0xf0>
80003806:	74 08       	ld.w	r8,r10[0x0]
80003808:	f2 08 07 0c 	ld.ub	r12,r9[r8]
	audioL += (*(wavDataPointer + wavDataIndex + 1)) << 8;
8000380c:	f2 08 00 0b 	add	r11,r9,r8
80003810:	17 9b       	ld.ub	r11,r11[0x1]
	
	wavDataIndex += 2;
80003812:	2f e8       	sub	r8,-2
80003814:	95 08       	st.w	r10[0x0],r8
	if (wavDataIndex >= WAVDATA_SIZE){
80003816:	e0 48 01 ff 	cp.w	r8,511
8000381a:	e0 88 00 16 	brls	80003846 <tc1_irq+0x56>
		//audioR = AUDIOMAXINPUT;
		wavDataIndex = 0;
8000381e:	30 0a       	mov	r10,0
80003820:	4b 08       	lddpc	r8,800038e0 <tc1_irq+0xf0>
80003822:	91 0a       	st.w	r8[0x0],r10
		if (wavDataPointer == wavData1) {
80003824:	4b 08       	lddpc	r8,800038e4 <tc1_irq+0xf4>
80003826:	10 39       	cp.w	r9,r8
80003828:	c0 81       	brne	80003838 <tc1_irq+0x48>
			wavDataPointer = wavData2;
8000382a:	4b 09       	lddpc	r9,800038e8 <tc1_irq+0xf8>
8000382c:	4a c8       	lddpc	r8,800038dc <tc1_irq+0xec>
8000382e:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA1;
80003830:	30 19       	mov	r9,1
80003832:	4a f8       	lddpc	r8,800038ec <tc1_irq+0xfc>
80003834:	b0 89       	st.b	r8[0x0],r9
80003836:	c4 28       	rjmp	800038ba <tc1_irq+0xca>
		}
		else {
			wavDataPointer = wavData1;
80003838:	4a b9       	lddpc	r9,800038e4 <tc1_irq+0xf4>
8000383a:	4a 98       	lddpc	r8,800038dc <tc1_irq+0xec>
8000383c:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA2;
8000383e:	30 29       	mov	r9,2
80003840:	4a b8       	lddpc	r8,800038ec <tc1_irq+0xfc>
80003842:	b0 89       	st.b	r8[0x0],r9
80003844:	c3 b8       	rjmp	800038ba <tc1_irq+0xca>
		}
	}
	
	audioR = *(wavDataPointer + wavDataIndex);
80003846:	4a 68       	lddpc	r8,800038dc <tc1_irq+0xec>
80003848:	70 08       	ld.w	r8,r8[0x0]
8000384a:	4a 67       	lddpc	r7,800038e0 <tc1_irq+0xf0>
8000384c:	6e 0e       	ld.w	lr,r7[0x0]
8000384e:	f0 0e 07 0a 	ld.ub	r10,r8[lr]
	audioR += (*(wavDataPointer + wavDataIndex + 1)) << 8;
80003852:	f0 0e 00 09 	add	r9,r8,lr
80003856:	13 99       	ld.ub	r9,r9[0x1]
	
	wavDataIndex += 2;
80003858:	2f ee       	sub	lr,-2
8000385a:	8f 0e       	st.w	r7[0x0],lr
	if (wavDataIndex >= WAVDATA_SIZE){
8000385c:	e0 4e 01 ff 	cp.w	lr,511
80003860:	e0 88 00 15 	brls	8000388a <tc1_irq+0x9a>
		//audioR = AUDIOMAXINPUT;
		wavDataIndex = 0;
80003864:	30 07       	mov	r7,0
80003866:	49 fe       	lddpc	lr,800038e0 <tc1_irq+0xf0>
80003868:	9d 07       	st.w	lr[0x0],r7
		if (wavDataPointer == wavData1) {
8000386a:	49 fe       	lddpc	lr,800038e4 <tc1_irq+0xf4>
8000386c:	1c 38       	cp.w	r8,lr
8000386e:	c0 81       	brne	8000387e <tc1_irq+0x8e>
			wavDataPointer = wavData2;
80003870:	49 ee       	lddpc	lr,800038e8 <tc1_irq+0xf8>
80003872:	49 b8       	lddpc	r8,800038dc <tc1_irq+0xec>
80003874:	91 0e       	st.w	r8[0x0],lr
			loadNextSector = LOAD_WAVDATA1;
80003876:	30 1e       	mov	lr,1
80003878:	49 d8       	lddpc	r8,800038ec <tc1_irq+0xfc>
8000387a:	b0 8e       	st.b	r8[0x0],lr
8000387c:	c0 78       	rjmp	8000388a <tc1_irq+0x9a>
		}
		else {
			wavDataPointer = wavData1;
8000387e:	49 ae       	lddpc	lr,800038e4 <tc1_irq+0xf4>
80003880:	49 78       	lddpc	r8,800038dc <tc1_irq+0xec>
80003882:	91 0e       	st.w	r8[0x0],lr
			loadNextSector = LOAD_WAVDATA2;
80003884:	30 2e       	mov	lr,2
80003886:	49 a8       	lddpc	r8,800038ec <tc1_irq+0xfc>
80003888:	b0 8e       	st.b	r8[0x0],lr
		}
	}
	
	// Converting signed audio samples into unsigned ones with a DC component of 0x8000
	audioL += 0x8000;
	audioL >>= 6;
8000388a:	e0 2c 80 00 	sub	r12,32768
8000388e:	a9 6b       	lsl	r11,0x8
80003890:	f8 0b 00 0b 	add	r11,r12,r11
80003894:	f7 db c0 ca 	bfextu	r11,r11,0x6,0xa
80003898:	48 e8       	lddpc	r8,800038d0 <tc1_irq+0xe0>
8000389a:	b0 0b       	st.h	r8[0x0],r11
	audioR += 0x8000;
	audioR >>= 6;
8000389c:	e0 2a 80 00 	sub	r10,32768
800038a0:	a9 69       	lsl	r9,0x8
800038a2:	f4 09 00 09 	add	r9,r10,r9
800038a6:	f3 d9 c0 ca 	bfextu	r9,r9,0x6,0xa
800038aa:	48 b8       	lddpc	r8,800038d4 <tc1_irq+0xe4>
800038ac:	b0 09       	st.h	r8[0x0],r9
	
	// Clearing interrupt flag
	AVR32_TC.channel[TC1_CHANNEL].SR;
800038ae:	fe 78 38 00 	mov	r8,-51200
800038b2:	71 88       	ld.w	r8,r8[0x60]
}
800038b4:	e3 cd 40 80 	ldm	sp++,r7,lr
800038b8:	d6 03       	rete
			wavDataPointer = wavData1;
			loadNextSector = LOAD_WAVDATA2;
		}
	}
	
	audioR = *(wavDataPointer + wavDataIndex);
800038ba:	48 98       	lddpc	r8,800038dc <tc1_irq+0xec>
800038bc:	70 09       	ld.w	r9,r8[0x0]
800038be:	48 9e       	lddpc	lr,800038e0 <tc1_irq+0xf0>
800038c0:	7c 08       	ld.w	r8,lr[0x0]
800038c2:	f2 08 07 0a 	ld.ub	r10,r9[r8]
	audioR += (*(wavDataPointer + wavDataIndex + 1)) << 8;
800038c6:	10 09       	add	r9,r8
800038c8:	13 99       	ld.ub	r9,r9[0x1]
	
	wavDataIndex += 2;
800038ca:	2f e8       	sub	r8,-2
800038cc:	9d 08       	st.w	lr[0x0],r8
800038ce:	cd eb       	rjmp	8000388a <tc1_irq+0x9a>
800038d0:	00 00       	add	r0,r0
800038d2:	07 a2       	ld.ub	r2,r3[0x2]
800038d4:	00 00       	add	r0,r0
800038d6:	07 a0       	ld.ub	r0,r3[0x2]
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	35 c0       	mov	r0,92
800038dc:	00 00       	add	r0,r0
800038de:	00 04       	add	r4,r0
800038e0:	00 00       	add	r0,r0
800038e2:	07 9c       	ld.ub	r12,r3[0x1]
800038e4:	00 00       	add	r0,r0
800038e6:	00 0c       	add	r12,r0
800038e8:	00 00       	add	r0,r0
800038ea:	02 0c       	add	r12,r1
800038ec:	00 00       	add	r0,r0
800038ee:	00 08       	add	r8,r0

800038f0 <audio_togglePausePlay>:
	loadNextSector = NO_LOAD;
}



void audio_togglePausePlay(void){
800038f0:	d4 01       	pushm	lr
	if(isFilePlaying){
800038f2:	48 c8       	lddpc	r8,80003920 <audio_togglePausePlay+0x30>
800038f4:	11 89       	ld.ub	r9,r8[0x0]
800038f6:	30 08       	mov	r8,0
800038f8:	f0 09 18 00 	cp.b	r9,r8
800038fc:	c0 70       	breq	8000390a <audio_togglePausePlay+0x1a>
		tc_stop(&AVR32_TC, TC1_CHANNEL);
800038fe:	30 1b       	mov	r11,1
80003900:	fe 7c 38 00 	mov	r12,-51200
80003904:	f0 1f 00 08 	mcall	80003924 <audio_togglePausePlay+0x34>
80003908:	c0 68       	rjmp	80003914 <audio_togglePausePlay+0x24>
	}else{
		tc_start(&AVR32_TC, TC1_CHANNEL);
8000390a:	30 1b       	mov	r11,1
8000390c:	fe 7c 38 00 	mov	r12,-51200
80003910:	f0 1f 00 06 	mcall	80003928 <audio_togglePausePlay+0x38>
	}
	isFilePlaying = ! isFilePlaying;
80003914:	48 38       	lddpc	r8,80003920 <audio_togglePausePlay+0x30>
80003916:	11 89       	ld.ub	r9,r8[0x0]
80003918:	ec 19 00 01 	eorl	r9,0x1
8000391c:	b0 89       	st.b	r8[0x0],r9
}
8000391e:	d8 02       	popm	pc
80003920:	00 00       	add	r0,r0
80003922:	09 f8       	ld.ub	r8,r4[0x7]
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	31 84       	mov	r4,24
80003928:	80 00       	ld.sh	r0,r0[0x0]
8000392a:	31 72       	mov	r2,23

8000392c <audio_stop>:



void audio_stop(void){
8000392c:	d4 01       	pushm	lr
	tc_stop(&AVR32_TC, TC1_CHANNEL);
8000392e:	30 1b       	mov	r11,1
80003930:	fe 7c 38 00 	mov	r12,-51200
80003934:	f0 1f 00 08 	mcall	80003954 <audio_stop+0x28>
	memset(&fileData,0,sizeof(AudioInfo));
80003938:	30 0a       	mov	r10,0
8000393a:	30 0b       	mov	r11,0
8000393c:	48 78       	lddpc	r8,80003958 <audio_stop+0x2c>
8000393e:	b1 2a       	st.d	r8++,r10
80003940:	b1 2a       	st.d	r8++,r10
80003942:	f0 eb 00 00 	st.d	r8[0],r10
	wavDataIndex = 0;
80003946:	30 08       	mov	r8,0
80003948:	48 59       	lddpc	r9,8000395c <audio_stop+0x30>
8000394a:	93 08       	st.w	r9[0x0],r8
	wavDataPointer = NULL;
8000394c:	48 59       	lddpc	r9,80003960 <audio_stop+0x34>
8000394e:	93 08       	st.w	r9[0x0],r8
}
80003950:	d8 02       	popm	pc
80003952:	00 00       	add	r0,r0
80003954:	80 00       	ld.sh	r0,r0[0x0]
80003956:	31 84       	mov	r4,24
80003958:	00 00       	add	r0,r0
8000395a:	09 e0       	ld.ub	r0,r4[0x6]
8000395c:	00 00       	add	r0,r0
8000395e:	07 9c       	ld.ub	r12,r3[0x1]
80003960:	00 00       	add	r0,r0
80003962:	00 04       	add	r4,r0

80003964 <audio_playFile>:
 * timer 1 interruption.
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t audio_playFile(uint8_t fileNumber){
80003964:	eb cd 40 80 	pushm	r7,lr
	
	if(!isFilePlaying){
80003968:	4a 38       	lddpc	r8,800039f4 <audio_playFile+0x90>
8000396a:	11 89       	ld.ub	r9,r8[0x0]
8000396c:	30 08       	mov	r8,0
8000396e:	f0 09 18 00 	cp.b	r9,r8
80003972:	c0 31       	brne	80003978 <audio_playFile+0x14>
80003974:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	
	
	
	
	// Audio loading version 2
	switch(loadNextSector){
80003978:	4a 08       	lddpc	r8,800039f8 <audio_playFile+0x94>
8000397a:	11 88       	ld.ub	r8,r8[0x0]
8000397c:	30 19       	mov	r9,1
8000397e:	f2 08 18 00 	cp.b	r8,r9
80003982:	c0 60       	breq	8000398e <audio_playFile+0x2a>
80003984:	30 29       	mov	r9,2
80003986:	f2 08 18 00 	cp.b	r8,r9
8000398a:	c1 b1       	brne	800039c0 <audio_playFile+0x5c>
8000398c:	c0 e8       	rjmp	800039a8 <audio_playFile+0x44>
			
		case LOAD_WAVDATA1:
			//wavDataPointer = wavData2;
			while(!sdcard_getNextSectorFast(wavData1));
8000398e:	49 c7       	lddpc	r7,800039fc <audio_playFile+0x98>
80003990:	0e 9c       	mov	r12,r7
80003992:	f0 1f 00 1c 	mcall	80003a00 <audio_playFile+0x9c>
80003996:	cf d0       	breq	80003990 <audio_playFile+0x2c>
			loadNextSector = NO_LOAD;
80003998:	30 09       	mov	r9,0
8000399a:	49 88       	lddpc	r8,800039f8 <audio_playFile+0x94>
8000399c:	b0 89       	st.b	r8[0x0],r9
			fileData.audioSampleTables--;
8000399e:	49 a8       	lddpc	r8,80003a04 <audio_playFile+0xa0>
800039a0:	70 49       	ld.w	r9,r8[0x10]
800039a2:	20 19       	sub	r9,1
800039a4:	91 49       	st.w	r8[0x10],r9
			break;
800039a6:	c0 d8       	rjmp	800039c0 <audio_playFile+0x5c>
			
		case LOAD_WAVDATA2:
			//wavDataPointer = wavData1;
			while(!sdcard_getNextSectorFast(wavData2));
800039a8:	49 87       	lddpc	r7,80003a08 <audio_playFile+0xa4>
800039aa:	0e 9c       	mov	r12,r7
800039ac:	f0 1f 00 15 	mcall	80003a00 <audio_playFile+0x9c>
800039b0:	cf d0       	breq	800039aa <audio_playFile+0x46>
			loadNextSector = NO_LOAD;
800039b2:	30 09       	mov	r9,0
800039b4:	49 18       	lddpc	r8,800039f8 <audio_playFile+0x94>
800039b6:	b0 89       	st.b	r8[0x0],r9
			fileData.audioSampleTables--;
800039b8:	49 38       	lddpc	r8,80003a04 <audio_playFile+0xa0>
800039ba:	70 49       	ld.w	r9,r8[0x10]
800039bc:	20 19       	sub	r9,1
800039be:	91 49       	st.w	r8[0x10],r9
	/************************************************************************/
	/* END OF FILE ROUTINE													*/
	/* Stops audio playback by stopping the timer and returns a finish code	*/
	/************************************************************************/
	
	if (fileData.audioSampleTables <= 1){
800039c0:	49 18       	lddpc	r8,80003a04 <audio_playFile+0xa0>
800039c2:	70 48       	ld.w	r8,r8[0x10]
800039c4:	58 18       	cp.w	r8,1
800039c6:	e0 88 00 05 	brls	800039d0 <audio_playFile+0x6c>
800039ca:	30 9c       	mov	r12,9
800039cc:	e3 cd 80 80 	ldm	sp++,r7,pc
		tc_stop(&AVR32_TC, TC1_CHANNEL);
800039d0:	30 1b       	mov	r11,1
800039d2:	fe 7c 38 00 	mov	r12,-51200
800039d6:	f0 1f 00 0e 	mcall	80003a0c <audio_playFile+0xa8>
		fileData.audioSampleTables = fileData.audioSampleBytes / WAVDATA_SIZE;
800039da:	48 b8       	lddpc	r8,80003a04 <audio_playFile+0xa0>
800039dc:	70 39       	ld.w	r9,r8[0xc]
800039de:	a9 99       	lsr	r9,0x9
800039e0:	91 49       	st.w	r8[0x10],r9
		//audio_firstCall = true;
		isFilePlaying = false;
800039e2:	30 09       	mov	r9,0
800039e4:	48 48       	lddpc	r8,800039f4 <audio_playFile+0x90>
800039e6:	b0 89       	st.b	r8[0x0],r9
		wavDataIndex = 0;
800039e8:	30 09       	mov	r9,0
800039ea:	48 a8       	lddpc	r8,80003a10 <audio_playFile+0xac>
800039ec:	91 09       	st.w	r8[0x0],r9
800039ee:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800039f2:	00 00       	add	r0,r0
800039f4:	00 00       	add	r0,r0
800039f6:	09 f8       	ld.ub	r8,r4[0x7]
800039f8:	00 00       	add	r0,r0
800039fa:	00 08       	add	r8,r0
800039fc:	00 00       	add	r0,r0
800039fe:	00 0c       	add	r12,r0
80003a00:	80 00       	ld.sh	r0,r0[0x0]
80003a02:	5a 60       	cp.w	r0,-26
80003a04:	00 00       	add	r0,r0
80003a06:	09 e0       	ld.ub	r0,r4[0x6]
80003a08:	00 00       	add	r0,r0
80003a0a:	02 0c       	add	r12,r1
80003a0c:	80 00       	ld.sh	r0,r0[0x0]
80003a0e:	31 84       	mov	r4,24
80003a10:	00 00       	add	r0,r0
80003a12:	07 9c       	ld.ub	r12,r3[0x1]

80003a14 <audio_setVolume>:
 * amplifier.
 * 
 * Created 06.11.17 MLN
 * Last modified 13.11.17 MLN
 */
void audio_setVolume (uint8_t volume){
80003a14:	eb cd 40 80 	pushm	r7,lr
	
	if (volume != currentVolume){
80003a18:	49 38       	lddpc	r8,80003a64 <audio_setVolume+0x50>
80003a1a:	11 88       	ld.ub	r8,r8[0x0]
80003a1c:	f8 08 18 00 	cp.b	r8,r12
80003a20:	c2 00       	breq	80003a60 <audio_setVolume+0x4c>
		currentVolume = volume;
80003a22:	49 17       	lddpc	r7,80003a64 <audio_setVolume+0x50>
80003a24:	ae 8c       	st.b	r7[0x0],r12
		// Selecting DAC1
		spi_selectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
80003a26:	30 2b       	mov	r11,2
80003a28:	fe 7c 28 00 	mov	r12,-55296
80003a2c:	f0 1f 00 0f 	mcall	80003a68 <audio_setVolume+0x54>
	
		/* Sending volume level to DAC1
		 * Volume has to be in the middle nibbles of a 2-byte integer
		 * as per AD5300BRMZ datasheet
		 */
		spi_write((volatile struct avr32_spi_t*)DAC1_SPI, (currentVolume<<4) & 0x0FF0);
80003a30:	0f 8b       	ld.ub	r11,r7[0x0]
80003a32:	a5 6b       	lsl	r11,0x4
80003a34:	fe 7c 28 00 	mov	r12,-55296
80003a38:	f0 1f 00 0d 	mcall	80003a6c <audio_setVolume+0x58>
	
		// Deselecting DAC1
		spi_unselectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
80003a3c:	30 2b       	mov	r11,2
80003a3e:	fe 7c 28 00 	mov	r12,-55296
80003a42:	f0 1f 00 0c 	mcall	80003a70 <audio_setVolume+0x5c>
	
		if (currentVolume == 0) {
80003a46:	0f 89       	ld.ub	r9,r7[0x0]
80003a48:	30 08       	mov	r8,0
80003a4a:	f0 09 18 00 	cp.b	r9,r8
80003a4e:	c0 61       	brne	80003a5a <audio_setVolume+0x46>
			// If volume superior to 0, do not shutdown amplifier
			gpio_clr_gpio_pin(PIN_SHUTDOWN);
80003a50:	31 9c       	mov	r12,25
80003a52:	f0 1f 00 09 	mcall	80003a74 <audio_setVolume+0x60>
80003a56:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else {
			gpio_set_gpio_pin(PIN_SHUTDOWN);
80003a5a:	31 9c       	mov	r12,25
80003a5c:	f0 1f 00 07 	mcall	80003a78 <audio_setVolume+0x64>
80003a60:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a64:	00 00       	add	r0,r0
80003a66:	07 a4       	ld.ub	r4,r3[0x2]
80003a68:	80 00       	ld.sh	r0,r0[0x0]
80003a6a:	2f 6a       	sub	r10,-10
80003a6c:	80 00       	ld.sh	r0,r0[0x0]
80003a6e:	30 9a       	mov	r10,9
80003a70:	80 00       	ld.sh	r0,r0[0x0]
80003a72:	2f b6       	sub	r6,-5
80003a74:	80 00       	ld.sh	r0,r0[0x0]
80003a76:	2a 26       	sub	r6,-94
80003a78:	80 00       	ld.sh	r0,r0[0x0]
80003a7a:	2a 0a       	sub	r10,-96

80003a7c <audio_setFileToPlay>:
/************************************************************************/

void _setOutput (uint16_t, uint16_t);
uint8_t _fileVerification();

uint8_t audio_setFileToPlay(uint8_t fileNumber){
80003a7c:	eb cd 40 80 	pushm	r7,lr
	if (sdcard_setFileToRead(fileNumber) == false){
80003a80:	f0 1f 00 13 	mcall	80003acc <audio_setFileToPlay+0x50>
80003a84:	c2 10       	breq	80003ac6 <audio_setFileToPlay+0x4a>
		return ERROR_NO_FILE;
	}
	
	sdcard_getNextSectorFast(wavData1);
80003a86:	49 37       	lddpc	r7,80003ad0 <audio_setFileToPlay+0x54>
80003a88:	0e 9c       	mov	r12,r7
80003a8a:	f0 1f 00 13 	mcall	80003ad4 <audio_setFileToPlay+0x58>
	sdcard_getNextSectorFast(wavData2);
80003a8e:	49 3c       	lddpc	r12,80003ad8 <audio_setFileToPlay+0x5c>
80003a90:	f0 1f 00 11 	mcall	80003ad4 <audio_setFileToPlay+0x58>
	
	uint8_t fileVerif = _fileVerification(wavData1);
80003a94:	0e 9c       	mov	r12,r7
80003a96:	f0 1f 00 12 	mcall	80003adc <audio_setFileToPlay+0x60>
	if (fileVerif != FILE_VERIFICATION_SUCCEDED){
80003a9a:	30 18       	mov	r8,1
80003a9c:	f0 0c 18 00 	cp.b	r12,r8
80003aa0:	c1 41       	brne	80003ac8 <audio_setFileToPlay+0x4c>
		return fileVerif;
	}
	isFilePlaying = true;
80003aa2:	10 99       	mov	r9,r8
80003aa4:	48 f8       	lddpc	r8,80003ae0 <audio_setFileToPlay+0x64>
80003aa6:	b0 89       	st.b	r8[0x0],r9
	
	wavDataIndex = fileData.firstDataByteIndex;
80003aa8:	48 f8       	lddpc	r8,80003ae4 <audio_setFileToPlay+0x68>
80003aaa:	f1 39 00 14 	ld.ub	r9,r8[20]
80003aae:	48 f8       	lddpc	r8,80003ae8 <audio_setFileToPlay+0x6c>
80003ab0:	91 09       	st.w	r8[0x0],r9
	
	// Volume setting, optimized to be as light as possible
	audio_setVolume(DEFAULTVOLUME);
80003ab2:	34 0c       	mov	r12,64
80003ab4:	f0 1f 00 0e 	mcall	80003aec <audio_setFileToPlay+0x70>
	tc_start(&AVR32_TC, TC1_CHANNEL);
80003ab8:	30 1b       	mov	r11,1
80003aba:	fe 7c 38 00 	mov	r12,-51200
80003abe:	f0 1f 00 0d 	mcall	80003af0 <audio_setFileToPlay+0x74>
80003ac2:	e3 cd 80 80 	ldm	sp++,r7,pc
}
80003ac6:	30 3c       	mov	r12,3
80003ac8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003acc:	80 00       	ld.sh	r0,r0[0x0]
80003ace:	58 ac       	cp.w	r12,10
80003ad0:	00 00       	add	r0,r0
80003ad2:	00 0c       	add	r12,r0
80003ad4:	80 00       	ld.sh	r0,r0[0x0]
80003ad6:	5a 60       	cp.w	r0,-26
80003ad8:	00 00       	add	r0,r0
80003ada:	02 0c       	add	r12,r1
80003adc:	80 00       	ld.sh	r0,r0[0x0]
80003ade:	36 28       	mov	r8,98
80003ae0:	00 00       	add	r0,r0
80003ae2:	09 f8       	ld.ub	r8,r4[0x7]
80003ae4:	00 00       	add	r0,r0
80003ae6:	09 e0       	ld.ub	r0,r4[0x6]
80003ae8:	00 00       	add	r0,r0
80003aea:	07 9c       	ld.ub	r12,r3[0x1]
80003aec:	80 00       	ld.sh	r0,r0[0x0]
80003aee:	3a 14       	mov	r4,-95
80003af0:	80 00       	ld.sh	r0,r0[0x0]
80003af2:	31 72       	mov	r2,23

80003af4 <gfx_BeginNewTerminal>:
			}
		}
	}
}

void gfx_BeginNewTerminal(Vector2 topLeft){
80003af4:	eb cd 00 10 	pushm	r4
80003af8:	fa c4 ff fc 	sub	r4,sp,-4
80003afc:	88 09       	ld.sh	r9,r4[0x0]
	newLinePosition = topLeft;
80003afe:	48 48       	lddpc	r8,80003b0c <gfx_BeginNewTerminal+0x18>
80003b00:	09 aa       	ld.ub	r10,r4[0x2]
80003b02:	b0 aa       	st.b	r8[0x2],r10
80003b04:	b0 09       	st.h	r8[0x0],r9
}
80003b06:	e3 cd 00 10 	ldm	sp++,r4
80003b0a:	5e fc       	retal	r12
80003b0c:	00 00       	add	r0,r0
80003b0e:	07 a6       	ld.ub	r6,r3[0x2]

80003b10 <gfx_Label>:
void gfx_FillScreen(Color color){


}

void gfx_Label(Vector2 position, char *content, uint8_t contentSize,TextSize textSize, Color color){
80003b10:	d4 31       	pushm	r0-r7,lr
80003b12:	20 cd       	sub	sp,48
80003b14:	fa c1 ff ac 	sub	r1,sp,-84
80003b18:	18 90       	mov	r0,r12
80003b1a:	50 7b       	stdsp	sp[0x1c],r11
80003b1c:	50 0a       	stdsp	sp[0x0],r10
	if(*content == '\0' || contentSize == 0)
80003b1e:	19 89       	ld.ub	r9,r12[0x0]
80003b20:	30 08       	mov	r8,0
80003b22:	f0 09 18 00 	cp.b	r9,r8
80003b26:	5f 09       	sreq	r9
80003b28:	f0 0b 18 00 	cp.b	r11,r8
80003b2c:	5f 0a       	sreq	r10
80003b2e:	f3 ea 10 0a 	or	r10,r9,r10
80003b32:	f0 0a 18 00 	cp.b	r10,r8
80003b36:	e0 81 00 a3 	brne	80003c7c <gfx_Label+0x16c>
		return;
	Vector2 fontSize = {8,8};
	if(textSize == Medium){
80003b3a:	40 0a       	lddsp	r10,sp[0x0]
80003b3c:	58 1a       	cp.w	r10,1
80003b3e:	f9 b8 00 14 	moveq	r8,20
80003b42:	fb f8 0a 02 	st.weq	sp[0x8],r8
80003b46:	f9 b2 00 10 	moveq	r2,16
80003b4a:	f9 b2 01 08 	movne	r2,8
80003b4e:	58 12       	cp.w	r2,1
80003b50:	fb f2 1a 02 	st.wne	sp[0x8],r2
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80003b54:	40 78       	lddsp	r8,sp[0x1c]
80003b56:	58 08       	cp.w	r8,0
80003b58:	e0 80 00 92 	breq	80003c7c <gfx_Label+0x16c>
		if(*content == '\0')
80003b5c:	58 09       	cp.w	r9,0
80003b5e:	e0 81 00 8f 	brne	80003c7c <gfx_Label+0x16c>
80003b62:	30 8a       	mov	r10,8
80003b64:	50 5a       	stdsp	sp[0x14],r10
80003b66:	31 09       	mov	r9,16
80003b68:	50 39       	stdsp	sp[0xc],r9
80003b6a:	30 08       	mov	r8,0
80003b6c:	50 68       	stdsp	sp[0x18],r8
80003b6e:	c0 f8       	rjmp	80003b8c <gfx_Label+0x7c>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80003b70:	2f f0       	sub	r0,-1
80003b72:	40 38       	lddsp	r8,sp[0xc]
80003b74:	2f 28       	sub	r8,-14
80003b76:	5c 88       	casts.h	r8
80003b78:	50 38       	stdsp	sp[0xc],r8
80003b7a:	40 58       	lddsp	r8,sp[0x14]
80003b7c:	2f 68       	sub	r8,-10
80003b7e:	5c 88       	casts.h	r8
80003b80:	50 58       	stdsp	sp[0x14],r8
		if(*content == '\0')
80003b82:	01 89       	ld.ub	r9,r0[0x0]
80003b84:	30 08       	mov	r8,0
80003b86:	f0 09 18 00 	cp.b	r9,r8
80003b8a:	c7 90       	breq	80003c7c <gfx_Label+0x16c>
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80003b8c:	40 2a       	lddsp	r10,sp[0x8]
80003b8e:	58 0a       	cp.w	r10,0
80003b90:	c6 d0       	breq	80003c6a <gfx_Label+0x15a>
80003b92:	30 03       	mov	r3,0
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003b94:	40 59       	lddsp	r9,sp[0x14]
80003b96:	5c 89       	casts.h	r9
80003b98:	50 49       	stdsp	sp[0x10],r9
80003b9a:	c5 a8       	rjmp	80003c4e <gfx_Label+0x13e>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
				}
				mask <<= 1;
80003b9c:	a1 74       	lsl	r4,0x1
80003b9e:	5c 84       	casts.h	r4
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
80003ba0:	40 08       	lddsp	r8,sp[0x0]
80003ba2:	58 18       	cp.w	r8,1
80003ba4:	c2 61       	brne	80003bf0 <gfx_Label+0xe0>
					if(FONT16x12[*content - 31][x] & mask)
80003ba6:	01 88       	ld.ub	r8,r0[0x0]
80003ba8:	f0 08 00 28 	add	r8,r8,r8<<0x2
80003bac:	e6 08 00 28 	add	r8,r3,r8<<0x2
80003bb0:	f0 c8 02 6c 	sub	r8,r8,620
80003bb4:	4b 3a       	lddpc	r10,80003c80 <gfx_Label+0x170>
80003bb6:	f4 08 04 18 	ld.sh	r8,r10[r8<<0x1]
80003bba:	e9 e8 00 08 	and	r8,r4,r8
80003bbe:	30 09       	mov	r9,0
80003bc0:	f2 08 19 00 	cp.h	r8,r9
80003bc4:	c3 60       	breq	80003c30 <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
80003bc6:	fb 55 00 20 	st.h	sp[32],r5
80003bca:	1b f8       	ld.ub	r8,sp[0x7]
80003bcc:	fb 68 00 22 	st.b	sp[34],r8
80003bd0:	40 88       	lddsp	r8,sp[0x20]
80003bd2:	1a d8       	st.w	--sp,r8
80003bd4:	62 08       	ld.w	r8,r1[0x0]
80003bd6:	1a d8       	st.w	--sp,r8
80003bd8:	fa cc ff d4 	sub	r12,sp,-44
80003bdc:	f0 1f 00 2a 	mcall	80003c84 <gfx_Label+0x174>
80003be0:	62 18       	ld.w	r8,r1[0x4]
80003be2:	1a d8       	st.w	--sp,r8
80003be4:	40 c8       	lddsp	r8,sp[0x30]
80003be6:	1a d8       	st.w	--sp,r8
80003be8:	f0 1f 00 28 	mcall	80003c88 <gfx_Label+0x178>
80003bec:	2f cd       	sub	sp,-16
80003bee:	c2 18       	rjmp	80003c30 <gfx_Label+0x120>
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
80003bf0:	01 88       	ld.ub	r8,r0[0x0]
80003bf2:	21 f8       	sub	r8,31
80003bf4:	e6 08 00 38 	add	r8,r3,r8<<0x3
80003bf8:	4a 5a       	lddpc	r10,80003c8c <gfx_Label+0x17c>
80003bfa:	f4 08 07 08 	ld.ub	r8,r10[r8]
80003bfe:	f0 07 08 48 	asr	r8,r8,r7
80003c02:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c06:	c1 50       	breq	80003c30 <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
80003c08:	fb 56 00 28 	st.h	sp[40],r6
80003c0c:	1b e9       	ld.ub	r9,sp[0x6]
80003c0e:	fb 69 00 2a 	st.b	sp[42],r9
80003c12:	40 a8       	lddsp	r8,sp[0x28]
80003c14:	1a d8       	st.w	--sp,r8
80003c16:	62 08       	ld.w	r8,r1[0x0]
80003c18:	1a d8       	st.w	--sp,r8
80003c1a:	fa cc ff cc 	sub	r12,sp,-52
80003c1e:	f0 1f 00 1a 	mcall	80003c84 <gfx_Label+0x174>
80003c22:	62 18       	ld.w	r8,r1[0x4]
80003c24:	1a d8       	st.w	--sp,r8
80003c26:	40 e8       	lddsp	r8,sp[0x38]
80003c28:	1a d8       	st.w	--sp,r8
80003c2a:	f0 1f 00 18 	mcall	80003c88 <gfx_Label+0x178>
80003c2e:	2f cd       	sub	sp,-16
80003c30:	2f f7       	sub	r7,-1
80003c32:	20 15       	sub	r5,1
80003c34:	5c 85       	casts.h	r5
80003c36:	20 16       	sub	r6,1
80003c38:	5c 86       	casts.h	r6
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003c3a:	ee 02 18 00 	cp.b	r2,r7
80003c3e:	fe 9b ff af 	brhi	80003b9c <gfx_Label+0x8c>
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80003c42:	2f f3       	sub	r3,-1
80003c44:	5c 53       	castu.b	r3
80003c46:	40 2a       	lddsp	r10,sp[0x8]
80003c48:	f4 03 19 00 	cp.h	r3,r10
80003c4c:	c0 f2       	brcc	80003c6a <gfx_Label+0x15a>
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003c4e:	58 02       	cp.w	r2,0
80003c50:	cf 90       	breq	80003c42 <gfx_Label+0x132>
80003c52:	40 46       	lddsp	r6,sp[0x10]
80003c54:	40 35       	lddsp	r5,sp[0xc]
80003c56:	5c 85       	casts.h	r5
80003c58:	30 07       	mov	r7,0
80003c5a:	30 14       	mov	r4,1
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
80003c5c:	e6 09 11 08 	rsub	r9,r3,8
80003c60:	ba e9       	st.b	sp[0x6],r9
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
80003c62:	e6 08 11 0c 	rsub	r8,r3,12
80003c66:	ba f8       	st.b	sp[0x7],r8
80003c68:	c9 cb       	rjmp	80003ba0 <gfx_Label+0x90>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80003c6a:	40 68       	lddsp	r8,sp[0x18]
80003c6c:	2f f8       	sub	r8,-1
80003c6e:	5c 58       	castu.b	r8
80003c70:	50 68       	stdsp	sp[0x18],r8
80003c72:	40 7a       	lddsp	r10,sp[0x1c]
80003c74:	f0 0a 18 00 	cp.b	r10,r8
80003c78:	fe 9b ff 7c 	brhi	80003b70 <gfx_Label+0x60>
				}
				mask <<= 1;
			}
		}
	}
}
80003c7c:	2f 4d       	sub	sp,-48
80003c7e:	d8 32       	popm	r0-r7,pc
80003c80:	80 00       	ld.sh	r0,r0[0x0]
80003c82:	69 a8       	ld.w	r8,r4[0x68]
80003c84:	80 00       	ld.sh	r0,r0[0x0]
80003c86:	55 40       	stdsp	sp[0x150],r0
80003c88:	80 00       	ld.sh	r0,r0[0x0]
80003c8a:	51 28       	stdsp	sp[0x48],r8
80003c8c:	80 00       	ld.sh	r0,r0[0x0]
80003c8e:	66 a0       	ld.w	r0,r3[0x28]

80003c90 <gfx_cmdLine>:
	gfx_Label(position,shortcut, 1, Small, (Color){BLACK});
	position.x += 10;
	gfx_Label(position,description, 7, Small, color);
}

void gfx_cmdLine(char *content, uint8_t contentSize, Color color, bool firstDraw){
80003c90:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003c94:	20 1d       	sub	sp,4
80003c96:	fa c4 ff ec 	sub	r4,sp,-20
80003c9a:	18 96       	mov	r6,r12
80003c9c:	16 97       	mov	r7,r11
	//static uint32_t counter = 0;
	//counter ++;
	
	if(firstDraw){
80003c9e:	58 0a       	cp.w	r10,0
80003ca0:	c1 00       	breq	80003cc0 <gfx_cmdLine+0x30>
		//counter = 0;
		gfx_Label((Vector2){20,40}, content, contentSize, Small, color);
80003ca2:	30 4a       	mov	r10,4
80003ca4:	48 9b       	lddpc	r11,80003cc8 <gfx_cmdLine+0x38>
80003ca6:	1a 9c       	mov	r12,sp
80003ca8:	f0 1f 00 09 	mcall	80003ccc <gfx_cmdLine+0x3c>
80003cac:	68 08       	ld.w	r8,r4[0x0]
80003cae:	1a d8       	st.w	--sp,r8
80003cb0:	40 18       	lddsp	r8,sp[0x4]
80003cb2:	1a d8       	st.w	--sp,r8
80003cb4:	30 0a       	mov	r10,0
80003cb6:	0e 9b       	mov	r11,r7
80003cb8:	0c 9c       	mov	r12,r6
80003cba:	f0 1f 00 06 	mcall	80003cd0 <gfx_cmdLine+0x40>
80003cbe:	2f ed       	sub	sp,-8
	//}
	//else if (counter == 256){
		//screen_SetPixels(Rect((contentSize) * 10 + 20,40,(contentSize + 2) * 10 + 20,50),(Color){BLACK});
			//counter = 0;
	//}
80003cc0:	2f fd       	sub	sp,-4
80003cc2:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
80003cc6:	00 00       	add	r0,r0
80003cc8:	80 00       	ld.sh	r0,r0[0x0]
80003cca:	98 8a       	ld.uh	r10,r12[0x0]
80003ccc:	80 00       	ld.sh	r0,r0[0x0]
80003cce:	60 fc       	ld.w	r12,r0[0x3c]
80003cd0:	80 00       	ld.sh	r0,r0[0x0]
80003cd2:	3b 10       	mov	r0,-79

80003cd4 <gfx_DrawTerminalButton>:
		//for animations purpose only
		cpu_delay_ms(100,BOARD_OSC0_HZ);
	}
}

void gfx_DrawTerminalButton(Vector2 position, char* shortcut, char *description, uint8_t size, Color color){
80003cd4:	eb cd 40 fc 	pushm	r2-r7,lr
80003cd8:	20 3d       	sub	sp,12
80003cda:	fa c4 ff d8 	sub	r4,sp,-40
80003cde:	18 93       	mov	r3,r12
80003ce0:	16 92       	mov	r2,r11
80003ce2:	09 a7       	ld.ub	r7,r4[0x2]
80003ce4:	88 06       	ld.sh	r6,r4[0x0]
	
	screen_SetPixels(Rect(position.x,position.y-2,position.x+8,position.y+10),color);
80003ce6:	0e 98       	mov	r8,r7
80003ce8:	2f 68       	sub	r8,-10
80003cea:	ec c9 ff f8 	sub	r9,r6,-8
80003cee:	0e 9a       	mov	r10,r7
80003cf0:	20 2a       	sub	r10,2
80003cf2:	5c 58       	castu.b	r8
80003cf4:	5c 79       	castu.h	r9
80003cf6:	5c 5a       	castu.b	r10
80003cf8:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
80003cfc:	1a 9c       	mov	r12,sp
80003cfe:	f0 1f 00 13 	mcall	80003d48 <gfx_DrawTerminalButton+0x74>
80003d02:	68 18       	ld.w	r8,r4[0x4]
80003d04:	1a d8       	st.w	--sp,r8
80003d06:	fa e8 00 04 	ld.d	r8,sp[4]
80003d0a:	bb 29       	st.d	--sp,r8
80003d0c:	f0 1f 00 10 	mcall	80003d4c <gfx_DrawTerminalButton+0x78>
	gfx_Label(position,shortcut, 1, Small, (Color){BLACK});
80003d10:	30 05       	mov	r5,0
80003d12:	50 55       	stdsp	sp[0x14],r5
80003d14:	a8 a7       	st.b	r4[0x2],r7
80003d16:	a8 06       	st.h	r4[0x0],r6
80003d18:	1a d5       	st.w	--sp,r5
80003d1a:	68 08       	ld.w	r8,r4[0x0]
80003d1c:	1a d8       	st.w	--sp,r8
80003d1e:	0a 9a       	mov	r10,r5
80003d20:	30 1b       	mov	r11,1
80003d22:	06 9c       	mov	r12,r3
80003d24:	f0 1f 00 0b 	mcall	80003d50 <gfx_DrawTerminalButton+0x7c>
	position.x += 10;
	gfx_Label(position,description, 7, Small, color);
80003d28:	a8 a7       	st.b	r4[0x2],r7
80003d2a:	2f 66       	sub	r6,-10
80003d2c:	a8 06       	st.h	r4[0x0],r6
80003d2e:	68 18       	ld.w	r8,r4[0x4]
80003d30:	1a d8       	st.w	--sp,r8
80003d32:	68 08       	ld.w	r8,r4[0x0]
80003d34:	1a d8       	st.w	--sp,r8
80003d36:	0a 9a       	mov	r10,r5
80003d38:	30 7b       	mov	r11,7
80003d3a:	04 9c       	mov	r12,r2
80003d3c:	f0 1f 00 05 	mcall	80003d50 <gfx_DrawTerminalButton+0x7c>
80003d40:	2f 9d       	sub	sp,-28
}
80003d42:	2f dd       	sub	sp,-12
80003d44:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003d48:	80 00       	ld.sh	r0,r0[0x0]
80003d4a:	4f 14       	lddpc	r4,80003f0c <_musicInput+0x5c>
80003d4c:	80 00       	ld.sh	r0,r0[0x0]
80003d4e:	50 88       	stdsp	sp[0x20],r8
80003d50:	80 00       	ld.sh	r0,r0[0x0]
80003d52:	3b 10       	mov	r0,-79

80003d54 <gfx_AddOptionToTerminal>:
		//for animations purpose only
		cpu_delay_ms(100,BOARD_OSC0_HZ);
	}
}

void gfx_AddOptionToTerminal(char *content, uint8_t contentSize, Color color, bool isSelected, bool firstDraw, bool isDelayed){
80003d54:	eb cd 40 f8 	pushm	r3-r7,lr
80003d58:	20 3d       	sub	sp,12
80003d5a:	fa c4 ff dc 	sub	r4,sp,-36
80003d5e:	18 93       	mov	r3,r12
80003d60:	16 95       	mov	r5,r11
80003d62:	12 97       	mov	r7,r9
80003d64:	10 96       	mov	r6,r8
	if(isSelected){
80003d66:	58 0a       	cp.w	r10,0
80003d68:	c1 00       	breq	80003d88 <gfx_AddOptionToTerminal+0x34>
		gfx_Label(newLinePosition, ">", 1, Small, color);
80003d6a:	68 08       	ld.w	r8,r4[0x0]
80003d6c:	1a d8       	st.w	--sp,r8
80003d6e:	20 1d       	sub	sp,4
80003d70:	30 4a       	mov	r10,4
80003d72:	4a eb       	lddpc	r11,80003e28 <gfx_AddOptionToTerminal+0xd4>
80003d74:	1a 9c       	mov	r12,sp
80003d76:	f0 1f 00 2e 	mcall	80003e2c <gfx_AddOptionToTerminal+0xd8>
80003d7a:	30 0a       	mov	r10,0
80003d7c:	30 1b       	mov	r11,1
80003d7e:	4a dc       	lddpc	r12,80003e30 <gfx_AddOptionToTerminal+0xdc>
80003d80:	f0 1f 00 2d 	mcall	80003e34 <gfx_AddOptionToTerminal+0xe0>
80003d84:	2f ed       	sub	sp,-8
80003d86:	c1 98       	rjmp	80003db8 <gfx_AddOptionToTerminal+0x64>
	}
	else{
		screen_SetPixels(Rect(newLinePosition.x,newLinePosition.y, newLinePosition.x + 8, newLinePosition.y + 8), (Color){BLACK});
80003d88:	30 08       	mov	r8,0
80003d8a:	50 08       	stdsp	sp[0x0],r8
80003d8c:	4a 78       	lddpc	r8,80003e28 <gfx_AddOptionToTerminal+0xd4>
80003d8e:	11 aa       	ld.ub	r10,r8[0x2]
80003d90:	90 0b       	ld.sh	r11,r8[0x0]
80003d92:	f4 c8 ff f8 	sub	r8,r10,-8
80003d96:	f6 c9 ff f8 	sub	r9,r11,-8
80003d9a:	5c 58       	castu.b	r8
80003d9c:	5c 79       	castu.h	r9
80003d9e:	5c 7b       	castu.h	r11
80003da0:	fa cc ff fc 	sub	r12,sp,-4
80003da4:	f0 1f 00 25 	mcall	80003e38 <gfx_AddOptionToTerminal+0xe4>
80003da8:	40 08       	lddsp	r8,sp[0x0]
80003daa:	1a d8       	st.w	--sp,r8
80003dac:	fa e8 00 08 	ld.d	r8,sp[8]
80003db0:	bb 29       	st.d	--sp,r8
80003db2:	f0 1f 00 23 	mcall	80003e3c <gfx_AddOptionToTerminal+0xe8>
80003db6:	2f dd       	sub	sp,-12
	}
	
	if(firstDraw){
80003db8:	58 07       	cp.w	r7,0
80003dba:	c1 60       	breq	80003de6 <gfx_AddOptionToTerminal+0x92>
		newLinePosition.x += 20;
80003dbc:	49 b7       	lddpc	r7,80003e28 <gfx_AddOptionToTerminal+0xd4>
80003dbe:	8e 08       	ld.sh	r8,r7[0x0]
80003dc0:	2e c8       	sub	r8,-20
80003dc2:	ae 08       	st.h	r7[0x0],r8
		gfx_Label(newLinePosition, content, contentSize, Small, color);
80003dc4:	68 08       	ld.w	r8,r4[0x0]
80003dc6:	1a d8       	st.w	--sp,r8
80003dc8:	20 1d       	sub	sp,4
80003dca:	30 4a       	mov	r10,4
80003dcc:	0e 9b       	mov	r11,r7
80003dce:	1a 9c       	mov	r12,sp
80003dd0:	f0 1f 00 17 	mcall	80003e2c <gfx_AddOptionToTerminal+0xd8>
80003dd4:	30 0a       	mov	r10,0
80003dd6:	0a 9b       	mov	r11,r5
80003dd8:	06 9c       	mov	r12,r3
80003dda:	f0 1f 00 17 	mcall	80003e34 <gfx_AddOptionToTerminal+0xe0>
		newLinePosition.x -= 20;
80003dde:	8e 08       	ld.sh	r8,r7[0x0]
80003de0:	21 48       	sub	r8,20
80003de2:	ae 08       	st.h	r7[0x0],r8
80003de4:	2f ed       	sub	sp,-8
	}
	
	newLinePosition.y -= 20;
80003de6:	49 18       	lddpc	r8,80003e28 <gfx_AddOptionToTerminal+0xd4>
80003de8:	11 a9       	ld.ub	r9,r8[0x2]
80003dea:	21 49       	sub	r9,20
80003dec:	b0 a9       	st.b	r8[0x2],r9
	if(isDelayed){
80003dee:	58 06       	cp.w	r6,0
80003df0:	c1 90       	breq	80003e22 <gfx_AddOptionToTerminal+0xce>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003df2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003df6:	e0 6a a8 00 	mov	r10,43008
80003dfa:	ea 1a 00 61 	orh	r10,0x61
80003dfe:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003e02:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003e06:	14 38       	cp.w	r8,r10
80003e08:	e0 88 00 08 	brls	80003e18 <gfx_AddOptionToTerminal+0xc4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003e0c:	12 38       	cp.w	r8,r9
80003e0e:	fe 98 ff fa 	brls	80003e02 <gfx_AddOptionToTerminal+0xae>
80003e12:	12 3a       	cp.w	r10,r9
80003e14:	c0 73       	brcs	80003e22 <gfx_AddOptionToTerminal+0xce>
80003e16:	cf 6b       	rjmp	80003e02 <gfx_AddOptionToTerminal+0xae>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003e18:	12 38       	cp.w	r8,r9
80003e1a:	e0 8b 00 04 	brhi	80003e22 <gfx_AddOptionToTerminal+0xce>
80003e1e:	12 3a       	cp.w	r10,r9
80003e20:	cf 12       	brcc	80003e02 <gfx_AddOptionToTerminal+0xae>
		//for animations purpose only
		cpu_delay_ms(100,BOARD_OSC0_HZ);
	}
}
80003e22:	2f dd       	sub	sp,-12
80003e24:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003e28:	00 00       	add	r0,r0
80003e2a:	07 a6       	ld.ub	r6,r3[0x2]
80003e2c:	80 00       	ld.sh	r0,r0[0x0]
80003e2e:	60 fc       	ld.w	r12,r0[0x3c]
80003e30:	80 00       	ld.sh	r0,r0[0x0]
80003e32:	98 88       	ld.uh	r8,r12[0x0]
80003e34:	80 00       	ld.sh	r0,r0[0x0]
80003e36:	3b 10       	mov	r0,-79
80003e38:	80 00       	ld.sh	r0,r0[0x0]
80003e3a:	4f 14       	lddpc	r4,80003ffc <_alarmInput+0x20>
80003e3c:	80 00       	ld.sh	r0,r0[0x0]
80003e3e:	50 88       	stdsp	sp[0x20],r8

80003e40 <gfx_AddLineToTerminal>:

void gfx_BeginNewTerminal(Vector2 topLeft){
	newLinePosition = topLeft;
}

void gfx_AddLineToTerminal(char *content, uint8_t contentSize, Color color, bool isDelayed){
80003e40:	d4 21       	pushm	r4-r7,lr
80003e42:	18 95       	mov	r5,r12
80003e44:	16 96       	mov	r6,r11
80003e46:	14 94       	mov	r4,r10
	gfx_Label(newLinePosition, content, contentSize, Small, color);
80003e48:	40 58       	lddsp	r8,sp[0x14]
80003e4a:	1a d8       	st.w	--sp,r8
80003e4c:	49 67       	lddpc	r7,80003ea4 <gfx_AddLineToTerminal+0x64>
80003e4e:	20 1d       	sub	sp,4
80003e50:	30 4a       	mov	r10,4
80003e52:	0e 9b       	mov	r11,r7
80003e54:	1a 9c       	mov	r12,sp
80003e56:	f0 1f 00 15 	mcall	80003ea8 <gfx_AddLineToTerminal+0x68>
80003e5a:	30 0a       	mov	r10,0
80003e5c:	0c 9b       	mov	r11,r6
80003e5e:	0a 9c       	mov	r12,r5
80003e60:	f0 1f 00 13 	mcall	80003eac <gfx_AddLineToTerminal+0x6c>
	newLinePosition.y -= 20;
80003e64:	0f a8       	ld.ub	r8,r7[0x2]
80003e66:	21 48       	sub	r8,20
80003e68:	ae a8       	st.b	r7[0x2],r8
	if(isDelayed){
80003e6a:	2f ed       	sub	sp,-8
80003e6c:	58 04       	cp.w	r4,0
80003e6e:	c1 90       	breq	80003ea0 <gfx_AddLineToTerminal+0x60>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003e70:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003e74:	e0 6a a8 00 	mov	r10,43008
80003e78:	ea 1a 00 61 	orh	r10,0x61
80003e7c:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003e80:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003e84:	14 38       	cp.w	r8,r10
80003e86:	e0 88 00 08 	brls	80003e96 <gfx_AddLineToTerminal+0x56>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003e8a:	12 38       	cp.w	r8,r9
80003e8c:	fe 98 ff fa 	brls	80003e80 <gfx_AddLineToTerminal+0x40>
80003e90:	12 3a       	cp.w	r10,r9
80003e92:	c0 73       	brcs	80003ea0 <gfx_AddLineToTerminal+0x60>
80003e94:	cf 6b       	rjmp	80003e80 <gfx_AddLineToTerminal+0x40>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003e96:	12 38       	cp.w	r8,r9
80003e98:	e0 8b 00 04 	brhi	80003ea0 <gfx_AddLineToTerminal+0x60>
80003e9c:	12 3a       	cp.w	r10,r9
80003e9e:	cf 12       	brcc	80003e80 <gfx_AddLineToTerminal+0x40>
80003ea0:	d8 22       	popm	r4-r7,pc
80003ea2:	00 00       	add	r0,r0
80003ea4:	00 00       	add	r0,r0
80003ea6:	07 a6       	ld.ub	r6,r3[0x2]
80003ea8:	80 00       	ld.sh	r0,r0[0x0]
80003eaa:	60 fc       	ld.w	r12,r0[0x3c]
80003eac:	80 00       	ld.sh	r0,r0[0x0]
80003eae:	3b 10       	mov	r0,-79

80003eb0 <_musicInput>:
 * Handle input for the musics menu
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _musicInput(void){
80003eb0:	d4 01       	pushm	lr
	if(switchState == 0)
80003eb2:	4a d8       	lddpc	r8,80003f64 <_musicInput+0xb4>
80003eb4:	11 88       	ld.ub	r8,r8[0x0]
80003eb6:	58 08       	cp.w	r8,0
80003eb8:	c5 40       	breq	80003f60 <_musicInput+0xb0>
		return;
	needRepaint = true;
80003eba:	30 19       	mov	r9,1
80003ebc:	4a ba       	lddpc	r10,80003f68 <_musicInput+0xb8>
80003ebe:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
80003ec0:	f2 08 18 00 	cp.b	r8,r9
80003ec4:	c0 a1       	brne	80003ed8 <_musicInput+0x28>
		currentMenuId = MAIN;
80003ec6:	30 09       	mov	r9,0
80003ec8:	4a 98       	lddpc	r8,80003f6c <_musicInput+0xbc>
80003eca:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
80003ecc:	30 18       	mov	r8,1
80003ece:	4a 99       	lddpc	r9,80003f70 <_musicInput+0xc0>
80003ed0:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
80003ed2:	4a 99       	lddpc	r9,80003f74 <_musicInput+0xc4>
80003ed4:	b2 88       	st.b	r9[0x0],r8
80003ed6:	c4 28       	rjmp	80003f5a <_musicInput+0xaa>
	}
	else if(switchState == 2){
80003ed8:	30 29       	mov	r9,2
80003eda:	f2 08 18 00 	cp.b	r8,r9
80003ede:	c1 61       	brne	80003f0a <_musicInput+0x5a>
		(selectedOption &(1<<0))?(selectedOption = (1<<(min(6,nbrOfFiles)-1))):(selectedOption>>=1);
80003ee0:	4a 68       	lddpc	r8,80003f78 <_musicInput+0xc8>
80003ee2:	11 88       	ld.ub	r8,r8[0x0]
80003ee4:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80003ee8:	c0 d0       	breq	80003f02 <_musicInput+0x52>
80003eea:	4a 58       	lddpc	r8,80003f7c <_musicInput+0xcc>
80003eec:	11 89       	ld.ub	r9,r8[0x0]
80003eee:	30 68       	mov	r8,6
80003ef0:	f0 09 0d 48 	min	r8,r8,r9
80003ef4:	20 18       	sub	r8,1
80003ef6:	30 19       	mov	r9,1
80003ef8:	f2 08 09 49 	lsl	r9,r9,r8
80003efc:	49 f8       	lddpc	r8,80003f78 <_musicInput+0xc8>
80003efe:	b0 89       	st.b	r8[0x0],r9
80003f00:	c2 d8       	rjmp	80003f5a <_musicInput+0xaa>
80003f02:	a1 98       	lsr	r8,0x1
80003f04:	49 d9       	lddpc	r9,80003f78 <_musicInput+0xc8>
80003f06:	b2 88       	st.b	r9[0x0],r8
80003f08:	c2 98       	rjmp	80003f5a <_musicInput+0xaa>
	}
	else if (switchState == 3){
80003f0a:	30 39       	mov	r9,3
80003f0c:	f2 08 18 00 	cp.b	r8,r9
80003f10:	c1 61       	brne	80003f3c <_musicInput+0x8c>
		(selectedOption &(1<<(min(6,nbrOfFiles)-1)))?(selectedOption = (1<<0)):(selectedOption<<=1);
80003f12:	49 a8       	lddpc	r8,80003f78 <_musicInput+0xc8>
80003f14:	11 88       	ld.ub	r8,r8[0x0]
80003f16:	49 a9       	lddpc	r9,80003f7c <_musicInput+0xcc>
80003f18:	13 8a       	ld.ub	r10,r9[0x0]
80003f1a:	30 69       	mov	r9,6
80003f1c:	f2 0a 0d 49 	min	r9,r9,r10
80003f20:	20 19       	sub	r9,1
80003f22:	f0 09 08 49 	asr	r9,r8,r9
80003f26:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003f2a:	c0 50       	breq	80003f34 <_musicInput+0x84>
80003f2c:	30 19       	mov	r9,1
80003f2e:	49 38       	lddpc	r8,80003f78 <_musicInput+0xc8>
80003f30:	b0 89       	st.b	r8[0x0],r9
80003f32:	c1 48       	rjmp	80003f5a <_musicInput+0xaa>
80003f34:	a1 78       	lsl	r8,0x1
80003f36:	49 19       	lddpc	r9,80003f78 <_musicInput+0xc8>
80003f38:	b2 88       	st.b	r9[0x0],r8
80003f3a:	c1 08       	rjmp	80003f5a <_musicInput+0xaa>
	}else if(switchState == 4){
80003f3c:	30 49       	mov	r9,4
80003f3e:	f2 08 18 00 	cp.b	r8,r9
80003f42:	c0 c1       	brne	80003f5a <_musicInput+0xaa>
		binding[MUSIC][0](selectedOption);
80003f44:	48 f8       	lddpc	r8,80003f80 <_musicInput+0xd0>
80003f46:	70 28       	ld.w	r8,r8[0x8]
80003f48:	48 c9       	lddpc	r9,80003f78 <_musicInput+0xc8>
80003f4a:	13 8c       	ld.ub	r12,r9[0x0]
80003f4c:	5d 18       	icall	r8
		currentMenuId = MUSIC_PLAYER;
80003f4e:	30 49       	mov	r9,4
80003f50:	48 78       	lddpc	r8,80003f6c <_musicInput+0xbc>
80003f52:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
80003f54:	30 19       	mov	r9,1
80003f56:	48 78       	lddpc	r8,80003f70 <_musicInput+0xc0>
80003f58:	b0 89       	st.b	r8[0x0],r9
	}
	switchState = 0;
80003f5a:	30 09       	mov	r9,0
80003f5c:	48 28       	lddpc	r8,80003f64 <_musicInput+0xb4>
80003f5e:	b0 89       	st.b	r8[0x0],r9
80003f60:	d8 02       	popm	pc
80003f62:	00 00       	add	r0,r0
80003f64:	00 00       	add	r0,r0
80003f66:	07 ac       	ld.ub	r12,r3[0x2]
80003f68:	00 00       	add	r0,r0
80003f6a:	07 aa       	ld.ub	r10,r3[0x2]
80003f6c:	00 00       	add	r0,r0
80003f6e:	07 ae       	ld.ub	lr,r3[0x2]
80003f70:	00 00       	add	r0,r0
80003f72:	07 af       	ld.ub	pc,r3[0x2]
80003f74:	00 00       	add	r0,r0
80003f76:	04 11       	sub	r1,r2
80003f78:	00 00       	add	r0,r0
80003f7a:	04 10       	sub	r0,r2
80003f7c:	00 00       	add	r0,r0
80003f7e:	16 ec       	st.h	--r11,r12
80003f80:	00 00       	add	r0,r0
80003f82:	04 44       	or	r4,r2

80003f84 <_settingsInput>:
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _settingsInput(void)	{
	if(switchState == 0)
80003f84:	49 18       	lddpc	r8,80003fc8 <_settingsInput+0x44>
80003f86:	11 88       	ld.ub	r8,r8[0x0]
80003f88:	58 08       	cp.w	r8,0
80003f8a:	5e 0c       	reteq	r12
		return;
	needRepaint = true;
80003f8c:	30 19       	mov	r9,1
80003f8e:	49 0a       	lddpc	r10,80003fcc <_settingsInput+0x48>
80003f90:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
80003f92:	f2 08 18 00 	cp.b	r8,r9
80003f96:	c0 a1       	brne	80003faa <_settingsInput+0x26>
		currentMenuId = MAIN;
80003f98:	30 09       	mov	r9,0
80003f9a:	48 e8       	lddpc	r8,80003fd0 <_settingsInput+0x4c>
80003f9c:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
80003f9e:	30 18       	mov	r8,1
80003fa0:	48 d9       	lddpc	r9,80003fd4 <_settingsInput+0x50>
80003fa2:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
80003fa4:	48 d9       	lddpc	r9,80003fd8 <_settingsInput+0x54>
80003fa6:	b2 88       	st.b	r9[0x0],r8
80003fa8:	c0 b8       	rjmp	80003fbe <_settingsInput+0x3a>
	}
	else if(switchState == 4){
80003faa:	30 49       	mov	r9,4
80003fac:	f2 08 18 00 	cp.b	r8,r9
80003fb0:	c0 71       	brne	80003fbe <_settingsInput+0x3a>
		currentMenuId = SETTINGS_HOUR;
80003fb2:	30 59       	mov	r9,5
80003fb4:	48 78       	lddpc	r8,80003fd0 <_settingsInput+0x4c>
80003fb6:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
80003fb8:	30 19       	mov	r9,1
80003fba:	48 78       	lddpc	r8,80003fd4 <_settingsInput+0x50>
80003fbc:	b0 89       	st.b	r8[0x0],r9
	}
	switchState = 0;
80003fbe:	30 09       	mov	r9,0
80003fc0:	48 28       	lddpc	r8,80003fc8 <_settingsInput+0x44>
80003fc2:	b0 89       	st.b	r8[0x0],r9
80003fc4:	5e fc       	retal	r12
80003fc6:	00 00       	add	r0,r0
80003fc8:	00 00       	add	r0,r0
80003fca:	07 ac       	ld.ub	r12,r3[0x2]
80003fcc:	00 00       	add	r0,r0
80003fce:	07 aa       	ld.ub	r10,r3[0x2]
80003fd0:	00 00       	add	r0,r0
80003fd2:	07 ae       	ld.ub	lr,r3[0x2]
80003fd4:	00 00       	add	r0,r0
80003fd6:	07 af       	ld.ub	pc,r3[0x2]
80003fd8:	00 00       	add	r0,r0
80003fda:	04 11       	sub	r1,r2

80003fdc <_alarmInput>:
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _alarmInput(void){
	if(switchState == 0)
80003fdc:	49 f8       	lddpc	r8,80004058 <_alarmInput+0x7c>
80003fde:	11 88       	ld.ub	r8,r8[0x0]
80003fe0:	58 08       	cp.w	r8,0
80003fe2:	5e 0c       	reteq	r12
		return;
	needRepaint = true;
80003fe4:	30 19       	mov	r9,1
80003fe6:	49 ea       	lddpc	r10,8000405c <_alarmInput+0x80>
80003fe8:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
80003fea:	f2 08 18 00 	cp.b	r8,r9
80003fee:	c0 c1       	brne	80004006 <_alarmInput+0x2a>
		currentMenuId = MAIN;
80003ff0:	30 08       	mov	r8,0
80003ff2:	49 c9       	lddpc	r9,80004060 <_alarmInput+0x84>
80003ff4:	b2 88       	st.b	r9[0x0],r8
		menuChanged = true;
80003ff6:	30 19       	mov	r9,1
80003ff8:	49 ba       	lddpc	r10,80004064 <_alarmInput+0x88>
80003ffa:	b4 89       	st.b	r10[0x0],r9
		commandChanged = true;
80003ffc:	49 ba       	lddpc	r10,80004068 <_alarmInput+0x8c>
80003ffe:	b4 89       	st.b	r10[0x0],r9
		switchState = 0;
80004000:	49 69       	lddpc	r9,80004058 <_alarmInput+0x7c>
80004002:	b2 88       	st.b	r9[0x0],r8
80004004:	5e fc       	retal	r12
	}
	else if(switchState == 2){
80004006:	30 29       	mov	r9,2
80004008:	f2 08 18 00 	cp.b	r8,r9
8000400c:	c1 11       	brne	8000402e <_alarmInput+0x52>
		(selectedOption &(1<<0))?(selectedOption = (1<<3)):(selectedOption>>=1);
8000400e:	49 88       	lddpc	r8,8000406c <_alarmInput+0x90>
80004010:	11 88       	ld.ub	r8,r8[0x0]
80004012:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80004016:	c0 50       	breq	80004020 <_alarmInput+0x44>
80004018:	30 89       	mov	r9,8
8000401a:	49 58       	lddpc	r8,8000406c <_alarmInput+0x90>
8000401c:	b0 89       	st.b	r8[0x0],r9
8000401e:	c0 48       	rjmp	80004026 <_alarmInput+0x4a>
80004020:	a1 98       	lsr	r8,0x1
80004022:	49 39       	lddpc	r9,8000406c <_alarmInput+0x90>
80004024:	b2 88       	st.b	r9[0x0],r8
		switchState = 0;
80004026:	30 09       	mov	r9,0
80004028:	48 c8       	lddpc	r8,80004058 <_alarmInput+0x7c>
8000402a:	b0 89       	st.b	r8[0x0],r9
8000402c:	5e fc       	retal	r12
	}
	else if (switchState == 3){
8000402e:	30 39       	mov	r9,3
80004030:	f2 08 18 00 	cp.b	r8,r9
80004034:	5e 1c       	retne	r12
		(selectedOption &(1<<3))?(selectedOption = (1<<0)):(selectedOption<<=1);
80004036:	48 e8       	lddpc	r8,8000406c <_alarmInput+0x90>
80004038:	11 88       	ld.ub	r8,r8[0x0]
8000403a:	10 99       	mov	r9,r8
8000403c:	e2 19 00 08 	andl	r9,0x8,COH
80004040:	c0 50       	breq	8000404a <_alarmInput+0x6e>
80004042:	30 19       	mov	r9,1
80004044:	48 a8       	lddpc	r8,8000406c <_alarmInput+0x90>
80004046:	b0 89       	st.b	r8[0x0],r9
80004048:	c0 48       	rjmp	80004050 <_alarmInput+0x74>
8000404a:	a1 78       	lsl	r8,0x1
8000404c:	48 89       	lddpc	r9,8000406c <_alarmInput+0x90>
8000404e:	b2 88       	st.b	r9[0x0],r8
		switchState = 0;
80004050:	30 09       	mov	r9,0
80004052:	48 28       	lddpc	r8,80004058 <_alarmInput+0x7c>
80004054:	b0 89       	st.b	r8[0x0],r9
80004056:	5e fc       	retal	r12
80004058:	00 00       	add	r0,r0
8000405a:	07 ac       	ld.ub	r12,r3[0x2]
8000405c:	00 00       	add	r0,r0
8000405e:	07 aa       	ld.ub	r10,r3[0x2]
80004060:	00 00       	add	r0,r0
80004062:	07 ae       	ld.ub	lr,r3[0x2]
80004064:	00 00       	add	r0,r0
80004066:	07 af       	ld.ub	pc,r3[0x2]
80004068:	00 00       	add	r0,r0
8000406a:	04 11       	sub	r1,r2
8000406c:	00 00       	add	r0,r0
8000406e:	04 10       	sub	r0,r2

80004070 <_settingsHourInput>:
	}
	switchState = 0;
}

void _settingsHourInput(void){
	if(switchState == 0)
80004070:	4a d8       	lddpc	r8,80004124 <_settingsHourInput+0xb4>
80004072:	11 88       	ld.ub	r8,r8[0x0]
80004074:	58 08       	cp.w	r8,0
80004076:	5e 0c       	reteq	r12
		return;
	needRepaint = true;
80004078:	30 19       	mov	r9,1
8000407a:	4a ca       	lddpc	r10,80004128 <_settingsHourInput+0xb8>
8000407c:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
8000407e:	f2 08 18 00 	cp.b	r8,r9
80004082:	c0 81       	brne	80004092 <_settingsHourInput+0x22>
		currentMenuId = SETTINGS;
80004084:	30 29       	mov	r9,2
80004086:	4a a8       	lddpc	r8,8000412c <_settingsHourInput+0xbc>
80004088:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
8000408a:	30 19       	mov	r9,1
8000408c:	4a 98       	lddpc	r8,80004130 <_settingsHourInput+0xc0>
8000408e:	b0 89       	st.b	r8[0x0],r9
80004090:	c4 58       	rjmp	8000411a <_settingsHourInput+0xaa>
	}
	else if(switchState == 2){
80004092:	30 29       	mov	r9,2
80004094:	f2 08 18 00 	cp.b	r8,r9
80004098:	c1 61       	brne	800040c4 <_settingsHourInput+0x54>
		switch(selectedOption){
8000409a:	4a 78       	lddpc	r8,80004134 <_settingsHourInput+0xc4>
8000409c:	11 88       	ld.ub	r8,r8[0x0]
8000409e:	30 19       	mov	r9,1
800040a0:	f2 08 18 00 	cp.b	r8,r9
800040a4:	c0 60       	breq	800040b0 <_settingsHourInput+0x40>
800040a6:	30 29       	mov	r9,2
800040a8:	f2 08 18 00 	cp.b	r8,r9
800040ac:	c3 71       	brne	8000411a <_settingsHourInput+0xaa>
800040ae:	c0 68       	rjmp	800040ba <_settingsHourInput+0x4a>
			case 1:
				currentTime.hours++;
800040b0:	4a 28       	lddpc	r8,80004138 <_settingsHourInput+0xc8>
800040b2:	11 c9       	ld.ub	r9,r8[0x4]
800040b4:	2f e9       	sub	r9,-2
800040b6:	b0 c9       	st.b	r8[0x4],r9
				break;
800040b8:	c3 18       	rjmp	8000411a <_settingsHourInput+0xaa>
			case 2:
				currentTime.minutes++;
800040ba:	4a 08       	lddpc	r8,80004138 <_settingsHourInput+0xc8>
800040bc:	11 d9       	ld.ub	r9,r8[0x5]
800040be:	2f e9       	sub	r9,-2
800040c0:	b0 d9       	st.b	r8[0x5],r9
800040c2:	c2 c8       	rjmp	8000411a <_settingsHourInput+0xaa>
			/*case 3:
				currentTime.seconds++;
				break;*/
		}
	}
	else if(switchState == 3){
800040c4:	30 39       	mov	r9,3
800040c6:	f2 08 18 00 	cp.b	r8,r9
800040ca:	c1 61       	brne	800040f6 <_settingsHourInput+0x86>
		switch(selectedOption){
800040cc:	49 a8       	lddpc	r8,80004134 <_settingsHourInput+0xc4>
800040ce:	11 88       	ld.ub	r8,r8[0x0]
800040d0:	30 19       	mov	r9,1
800040d2:	f2 08 18 00 	cp.b	r8,r9
800040d6:	c0 60       	breq	800040e2 <_settingsHourInput+0x72>
800040d8:	30 29       	mov	r9,2
800040da:	f2 08 18 00 	cp.b	r8,r9
800040de:	c1 e1       	brne	8000411a <_settingsHourInput+0xaa>
800040e0:	c0 68       	rjmp	800040ec <_settingsHourInput+0x7c>
			case 1:
				currentTime.hours--;
800040e2:	49 68       	lddpc	r8,80004138 <_settingsHourInput+0xc8>
800040e4:	11 c9       	ld.ub	r9,r8[0x4]
800040e6:	20 29       	sub	r9,2
800040e8:	b0 c9       	st.b	r8[0x4],r9
				break;
800040ea:	c1 88       	rjmp	8000411a <_settingsHourInput+0xaa>
			case 2:
				currentTime.minutes--;
800040ec:	49 38       	lddpc	r8,80004138 <_settingsHourInput+0xc8>
800040ee:	11 d9       	ld.ub	r9,r8[0x5]
800040f0:	20 29       	sub	r9,2
800040f2:	b0 d9       	st.b	r8[0x5],r9
800040f4:	c1 38       	rjmp	8000411a <_settingsHourInput+0xaa>
			/*case 3:
				currentTime.seconds--;
				break;*/
		}
	}
	else if(switchState == 4){
800040f6:	30 49       	mov	r9,4
800040f8:	f2 08 18 00 	cp.b	r8,r9
800040fc:	c0 f1       	brne	8000411a <_settingsHourInput+0xaa>
		selectedOption++;
800040fe:	48 e9       	lddpc	r9,80004134 <_settingsHourInput+0xc4>
80004100:	13 88       	ld.ub	r8,r9[0x0]
80004102:	2f f8       	sub	r8,-1
80004104:	b2 88       	st.b	r9[0x0],r8
		
		//Hour, minutes /*and seconds*/ are set
		if(selectedOption > 2){
80004106:	30 29       	mov	r9,2
80004108:	f2 08 18 00 	cp.b	r8,r9
8000410c:	e0 88 00 07 	brls	8000411a <_settingsHourInput+0xaa>
			currentMenuId = SETTINGS;
80004110:	48 78       	lddpc	r8,8000412c <_settingsHourInput+0xbc>
80004112:	b0 89       	st.b	r8[0x0],r9
			menuChanged = true;
80004114:	30 19       	mov	r9,1
80004116:	48 78       	lddpc	r8,80004130 <_settingsHourInput+0xc0>
80004118:	b0 89       	st.b	r8[0x0],r9
		}
	}
	switchState = 0;
8000411a:	30 09       	mov	r9,0
8000411c:	48 28       	lddpc	r8,80004124 <_settingsHourInput+0xb4>
8000411e:	b0 89       	st.b	r8[0x0],r9
80004120:	5e fc       	retal	r12
80004122:	00 00       	add	r0,r0
80004124:	00 00       	add	r0,r0
80004126:	07 ac       	ld.ub	r12,r3[0x2]
80004128:	00 00       	add	r0,r0
8000412a:	07 aa       	ld.ub	r10,r3[0x2]
8000412c:	00 00       	add	r0,r0
8000412e:	07 ae       	ld.ub	lr,r3[0x2]
80004130:	00 00       	add	r0,r0
80004132:	07 af       	ld.ub	pc,r3[0x2]
80004134:	00 00       	add	r0,r0
80004136:	04 10       	sub	r0,r2
80004138:	00 00       	add	r0,r0
8000413a:	0a 53       	eor	r3,r5

8000413c <switch_irq>:
			audio_togglePausePlay();
		}
	}
}

__attribute__((__interrupt__)) void switch_irq(void){
8000413c:	d4 01       	pushm	lr
	if 	(gpio_get_pin_interrupt_flag(PIN_SWITCH0))	{
8000413e:	33 8c       	mov	r12,56
80004140:	f0 1f 00 13 	mcall	8000418c <switch_irq+0x50>
80004144:	c0 50       	breq	8000414e <switch_irq+0x12>
		switchState = 1;
80004146:	30 19       	mov	r9,1
80004148:	49 28       	lddpc	r8,80004190 <switch_irq+0x54>
8000414a:	b0 89       	st.b	r8[0x0],r9
8000414c:	c1 88       	rjmp	8000417c <switch_irq+0x40>
	}
	else if (gpio_get_pin_interrupt_flag(PIN_SWITCH1)){
8000414e:	33 9c       	mov	r12,57
80004150:	f0 1f 00 0f 	mcall	8000418c <switch_irq+0x50>
80004154:	c0 50       	breq	8000415e <switch_irq+0x22>
		switchState = 2;
80004156:	30 29       	mov	r9,2
80004158:	48 e8       	lddpc	r8,80004190 <switch_irq+0x54>
8000415a:	b0 89       	st.b	r8[0x0],r9
8000415c:	c1 08       	rjmp	8000417c <switch_irq+0x40>
	}
	else if (gpio_get_pin_interrupt_flag(PIN_SWITCH2)){
8000415e:	33 ac       	mov	r12,58
80004160:	f0 1f 00 0b 	mcall	8000418c <switch_irq+0x50>
80004164:	c0 50       	breq	8000416e <switch_irq+0x32>
		switchState = 3;
80004166:	30 39       	mov	r9,3
80004168:	48 a8       	lddpc	r8,80004190 <switch_irq+0x54>
8000416a:	b0 89       	st.b	r8[0x0],r9
8000416c:	c0 88       	rjmp	8000417c <switch_irq+0x40>
	}
	else if (gpio_get_pin_interrupt_flag(PIN_SWITCH3)){
8000416e:	33 bc       	mov	r12,59
80004170:	f0 1f 00 07 	mcall	8000418c <switch_irq+0x50>
80004174:	c0 40       	breq	8000417c <switch_irq+0x40>
		switchState = 4;
80004176:	30 49       	mov	r9,4
80004178:	48 68       	lddpc	r8,80004190 <switch_irq+0x54>
8000417a:	b0 89       	st.b	r8[0x0],r9
	}
	AVR32_GPIO.port[1].ifrc = 0xFF000000;
8000417c:	fc 19 ff 00 	movh	r9,0xff00
80004180:	fe 78 10 00 	mov	r8,-61440
80004184:	f1 49 01 d8 	st.w	r8[472],r9
80004188:	d4 02       	popm	lr
8000418a:	d6 03       	rete
8000418c:	80 00       	ld.sh	r0,r0[0x0]
8000418e:	2a 9e       	sub	lr,-87
80004190:	00 00       	add	r0,r0
80004192:	07 ac       	ld.ub	r12,r3[0x2]

80004194 <_playFile>:

/************************************************************************/
/* BINDING FUNCTIONS                                                    */
/************************************************************************/

void _playFile(uint8_t fileNbr){
80004194:	d4 21       	pushm	r4-r7,lr
80004196:	18 94       	mov	r4,r12
	for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
80004198:	48 f8       	lddpc	r8,800041d4 <_playFile+0x40>
8000419a:	11 89       	ld.ub	r9,r8[0x0]
8000419c:	30 68       	mov	r8,6
8000419e:	f0 09 0d 48 	min	r8,r8,r9
800041a2:	58 08       	cp.w	r8,0
800041a4:	e0 8a 00 17 	brle	800041d2 <_playFile+0x3e>
800041a8:	30 0c       	mov	r12,0
800041aa:	18 97       	mov	r7,r12
800041ac:	30 66       	mov	r6,6
800041ae:	48 a5       	lddpc	r5,800041d4 <_playFile+0x40>
		if(fileNbr & (1<<i)){
800041b0:	e8 0c 08 48 	asr	r8,r4,r12
800041b4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800041b8:	c0 50       	breq	800041c2 <_playFile+0x2e>
			audio_setFileToPlay(i);
800041ba:	f0 1f 00 08 	mcall	800041d8 <_playFile+0x44>
			audio_togglePausePlay();
800041be:	f0 1f 00 08 	mcall	800041dc <_playFile+0x48>
/************************************************************************/
/* BINDING FUNCTIONS                                                    */
/************************************************************************/

void _playFile(uint8_t fileNbr){
	for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
800041c2:	2f f7       	sub	r7,-1
800041c4:	5c 57       	castu.b	r7
800041c6:	0e 9c       	mov	r12,r7
800041c8:	0b 88       	ld.ub	r8,r5[0x0]
800041ca:	ec 08 0d 48 	min	r8,r6,r8
800041ce:	10 37       	cp.w	r7,r8
800041d0:	cf 05       	brlt	800041b0 <_playFile+0x1c>
800041d2:	d8 22       	popm	r4-r7,pc
800041d4:	00 00       	add	r0,r0
800041d6:	16 ec       	st.h	--r11,r12
800041d8:	80 00       	ld.sh	r0,r0[0x0]
800041da:	3a 7c       	mov	r12,-89
800041dc:	80 00       	ld.sh	r0,r0[0x0]
800041de:	38 f0       	mov	r0,-113

800041e0 <_musicPlayerInput>:
		(selectedOption &(1<<3))?(selectedOption = (1<<0)):(selectedOption<<=1);
		switchState = 0;
	}
}

void _musicPlayerInput(void){
800041e0:	d4 01       	pushm	lr
	if(switchState == 0)
800041e2:	49 a8       	lddpc	r8,80004248 <_musicPlayerInput+0x68>
800041e4:	11 88       	ld.ub	r8,r8[0x0]
800041e6:	58 08       	cp.w	r8,0
800041e8:	c2 e0       	breq	80004244 <_musicPlayerInput+0x64>
		return;
	needRepaint = true;
800041ea:	30 19       	mov	r9,1
800041ec:	49 8a       	lddpc	r10,8000424c <_musicPlayerInput+0x6c>
800041ee:	b4 89       	st.b	r10[0x0],r9
		
	if(switchState == 1){
800041f0:	f2 08 18 00 	cp.b	r8,r9
800041f4:	c0 91       	brne	80004206 <_musicPlayerInput+0x26>
		//stop audio and return to previous menu
		audio_stop();
800041f6:	f0 1f 00 17 	mcall	80004250 <_musicPlayerInput+0x70>
		currentMenuId = MUSIC;
800041fa:	30 18       	mov	r8,1
800041fc:	49 69       	lddpc	r9,80004254 <_musicPlayerInput+0x74>
800041fe:	b2 88       	st.b	r9[0x0],r8
		menuChanged = true;
80004200:	49 69       	lddpc	r9,80004258 <_musicPlayerInput+0x78>
80004202:	b2 88       	st.b	r9[0x0],r8
80004204:	c1 d8       	rjmp	8000423e <_musicPlayerInput+0x5e>
	}
	else if(switchState == 2){
80004206:	30 29       	mov	r9,2
80004208:	f2 08 18 00 	cp.b	r8,r9
8000420c:	c0 81       	brne	8000421c <_musicPlayerInput+0x3c>
		//volume down
		audio_setVolume(currentVolume - 10);
8000420e:	49 48       	lddpc	r8,8000425c <_musicPlayerInput+0x7c>
80004210:	11 8c       	ld.ub	r12,r8[0x0]
80004212:	20 ac       	sub	r12,10
80004214:	5c 5c       	castu.b	r12
80004216:	f0 1f 00 13 	mcall	80004260 <_musicPlayerInput+0x80>
8000421a:	c1 28       	rjmp	8000423e <_musicPlayerInput+0x5e>
	}
	else if(switchState == 3){
8000421c:	30 39       	mov	r9,3
8000421e:	f2 08 18 00 	cp.b	r8,r9
80004222:	c0 81       	brne	80004232 <_musicPlayerInput+0x52>
		//volume up
		audio_setVolume(currentVolume + 10);
80004224:	48 e8       	lddpc	r8,8000425c <_musicPlayerInput+0x7c>
80004226:	11 8c       	ld.ub	r12,r8[0x0]
80004228:	2f 6c       	sub	r12,-10
8000422a:	5c 5c       	castu.b	r12
8000422c:	f0 1f 00 0d 	mcall	80004260 <_musicPlayerInput+0x80>
80004230:	c0 78       	rjmp	8000423e <_musicPlayerInput+0x5e>
	}
	else if(switchState == 4){
80004232:	30 49       	mov	r9,4
80004234:	f2 08 18 00 	cp.b	r8,r9
80004238:	c0 31       	brne	8000423e <_musicPlayerInput+0x5e>
		//toggle between pause and play
		audio_togglePausePlay();
8000423a:	f0 1f 00 0b 	mcall	80004264 <_musicPlayerInput+0x84>
		
	}
	switchState = 0;
8000423e:	30 09       	mov	r9,0
80004240:	48 28       	lddpc	r8,80004248 <_musicPlayerInput+0x68>
80004242:	b0 89       	st.b	r8[0x0],r9
80004244:	d8 02       	popm	pc
80004246:	00 00       	add	r0,r0
80004248:	00 00       	add	r0,r0
8000424a:	07 ac       	ld.ub	r12,r3[0x2]
8000424c:	00 00       	add	r0,r0
8000424e:	07 aa       	ld.ub	r10,r3[0x2]
80004250:	80 00       	ld.sh	r0,r0[0x0]
80004252:	39 2c       	mov	r12,-110
80004254:	00 00       	add	r0,r0
80004256:	07 ae       	ld.ub	lr,r3[0x2]
80004258:	00 00       	add	r0,r0
8000425a:	07 af       	ld.ub	pc,r3[0x2]
8000425c:	00 00       	add	r0,r0
8000425e:	07 a4       	ld.ub	r4,r3[0x2]
80004260:	80 00       	ld.sh	r0,r0[0x0]
80004262:	3a 14       	mov	r4,-95
80004264:	80 00       	ld.sh	r0,r0[0x0]
80004266:	38 f0       	mov	r0,-113

80004268 <_mainInput>:
 * Handle input for the main menu
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _mainInput(void){
80004268:	d4 01       	pushm	lr
8000426a:	20 6d       	sub	sp,24
	if(switchState == 0)
8000426c:	4b 78       	lddpc	r8,80004348 <_mainInput+0xe0>
8000426e:	11 88       	ld.ub	r8,r8[0x0]
80004270:	58 08       	cp.w	r8,0
80004272:	c6 80       	breq	80004342 <_mainInput+0xda>
		return;
	needRepaint = true;
80004274:	30 1a       	mov	r10,1
80004276:	4b 69       	lddpc	r9,8000434c <_mainInput+0xe4>
80004278:	b2 8a       	st.b	r9[0x0],r10
	
	if(switchState == 4){
8000427a:	30 49       	mov	r9,4
8000427c:	f2 08 18 00 	cp.b	r8,r9
80004280:	c1 71       	brne	800042ae <_mainInput+0x46>
		if(selectedCommand == 0)
80004282:	4b 48       	lddpc	r8,80004350 <_mainInput+0xe8>
80004284:	11 88       	ld.ub	r8,r8[0x0]
80004286:	58 08       	cp.w	r8,0
80004288:	c0 41       	brne	80004290 <_mainInput+0x28>
			currentMenuId = MUSIC;
8000428a:	4b 38       	lddpc	r8,80004354 <_mainInput+0xec>
8000428c:	b0 8a       	st.b	r8[0x0],r10
8000428e:	c0 c8       	rjmp	800042a6 <_mainInput+0x3e>
		else if(selectedCommand == 1)
80004290:	30 19       	mov	r9,1
80004292:	f2 08 18 00 	cp.b	r8,r9
80004296:	c0 51       	brne	800042a0 <_mainInput+0x38>
			currentMenuId = SETTINGS;
80004298:	30 29       	mov	r9,2
8000429a:	4a f8       	lddpc	r8,80004354 <_mainInput+0xec>
8000429c:	b0 89       	st.b	r8[0x0],r9
8000429e:	c0 48       	rjmp	800042a6 <_mainInput+0x3e>
		else
			currentMenuId = ALARM;
800042a0:	30 39       	mov	r9,3
800042a2:	4a d8       	lddpc	r8,80004354 <_mainInput+0xec>
800042a4:	b0 89       	st.b	r8[0x0],r9
			
		menuChanged = true;
800042a6:	30 19       	mov	r9,1
800042a8:	4a c8       	lddpc	r8,80004358 <_mainInput+0xf0>
800042aa:	b0 89       	st.b	r8[0x0],r9
800042ac:	c4 88       	rjmp	8000433c <_mainInput+0xd4>
	}
	else if(switchState == 2){
800042ae:	30 29       	mov	r9,2
800042b0:	f2 08 18 00 	cp.b	r8,r9
800042b4:	c2 21       	brne	800042f8 <_mainInput+0x90>
		selectedCommand = (selectedCommand == NBR_OF_MENU - 1)?(0):(selectedCommand+1);
800042b6:	4a 78       	lddpc	r8,80004350 <_mainInput+0xe8>
800042b8:	11 88       	ld.ub	r8,r8[0x0]
800042ba:	30 49       	mov	r9,4
800042bc:	f2 08 18 00 	cp.b	r8,r9
800042c0:	c0 31       	brne	800042c6 <_mainInput+0x5e>
800042c2:	30 08       	mov	r8,0
800042c4:	c0 28       	rjmp	800042c8 <_mainInput+0x60>
800042c6:	2f f8       	sub	r8,-1
800042c8:	4a 29       	lddpc	r9,80004350 <_mainInput+0xe8>
800042ca:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
800042cc:	30 19       	mov	r9,1
800042ce:	4a 48       	lddpc	r8,8000435c <_mainInput+0xf4>
800042d0:	b0 89       	st.b	r8[0x0],r9
		screen_SetPixels(Rect(0,40,320,50),(Color){BLACK});
800042d2:	30 0b       	mov	r11,0
800042d4:	50 0b       	stdsp	sp[0x0],r11
800042d6:	33 28       	mov	r8,50
800042d8:	e0 69 01 40 	mov	r9,320
800042dc:	32 8a       	mov	r10,40
800042de:	fa cc ff fc 	sub	r12,sp,-4
800042e2:	f0 1f 00 20 	mcall	80004360 <_mainInput+0xf8>
800042e6:	40 08       	lddsp	r8,sp[0x0]
800042e8:	1a d8       	st.w	--sp,r8
800042ea:	fa e8 00 08 	ld.d	r8,sp[8]
800042ee:	bb 29       	st.d	--sp,r8
800042f0:	f0 1f 00 1d 	mcall	80004364 <_mainInput+0xfc>
800042f4:	2f dd       	sub	sp,-12
800042f6:	c2 38       	rjmp	8000433c <_mainInput+0xd4>
	}
	else if(switchState == 3){
800042f8:	30 39       	mov	r9,3
800042fa:	f2 08 18 00 	cp.b	r8,r9
800042fe:	c1 f1       	brne	8000433c <_mainInput+0xd4>
		selectedCommand = (selectedCommand == 0)?(NBR_OF_MENU - 1):(selectedCommand-1);
80004300:	49 48       	lddpc	r8,80004350 <_mainInput+0xe8>
80004302:	11 88       	ld.ub	r8,r8[0x0]
80004304:	58 08       	cp.w	r8,0
80004306:	c0 31       	brne	8000430c <_mainInput+0xa4>
80004308:	30 48       	mov	r8,4
8000430a:	c0 28       	rjmp	8000430e <_mainInput+0xa6>
8000430c:	20 18       	sub	r8,1
8000430e:	49 19       	lddpc	r9,80004350 <_mainInput+0xe8>
80004310:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
80004312:	30 19       	mov	r9,1
80004314:	49 28       	lddpc	r8,8000435c <_mainInput+0xf4>
80004316:	b0 89       	st.b	r8[0x0],r9
		screen_SetPixels(Rect(0,40,320,50),(Color){BLACK});
80004318:	30 0b       	mov	r11,0
8000431a:	50 3b       	stdsp	sp[0xc],r11
8000431c:	33 28       	mov	r8,50
8000431e:	e0 69 01 40 	mov	r9,320
80004322:	32 8a       	mov	r10,40
80004324:	fa cc ff f0 	sub	r12,sp,-16
80004328:	f0 1f 00 0e 	mcall	80004360 <_mainInput+0xf8>
8000432c:	40 38       	lddsp	r8,sp[0xc]
8000432e:	1a d8       	st.w	--sp,r8
80004330:	fa e8 00 14 	ld.d	r8,sp[20]
80004334:	bb 29       	st.d	--sp,r8
80004336:	f0 1f 00 0c 	mcall	80004364 <_mainInput+0xfc>
8000433a:	2f dd       	sub	sp,-12
	}
	switchState = 0;
8000433c:	30 09       	mov	r9,0
8000433e:	48 38       	lddpc	r8,80004348 <_mainInput+0xe0>
80004340:	b0 89       	st.b	r8[0x0],r9
}
80004342:	2f ad       	sub	sp,-24
80004344:	d8 02       	popm	pc
80004346:	00 00       	add	r0,r0
80004348:	00 00       	add	r0,r0
8000434a:	07 ac       	ld.ub	r12,r3[0x2]
8000434c:	00 00       	add	r0,r0
8000434e:	07 aa       	ld.ub	r10,r3[0x2]
80004350:	00 00       	add	r0,r0
80004352:	07 ad       	ld.ub	sp,r3[0x2]
80004354:	00 00       	add	r0,r0
80004356:	07 ae       	ld.ub	lr,r3[0x2]
80004358:	00 00       	add	r0,r0
8000435a:	07 af       	ld.ub	pc,r3[0x2]
8000435c:	00 00       	add	r0,r0
8000435e:	04 11       	sub	r1,r2
80004360:	80 00       	ld.sh	r0,r0[0x0]
80004362:	4f 14       	lddpc	r4,80004524 <_settingsHourMenu+0xd8>
80004364:	80 00       	ld.sh	r0,r0[0x0]
80004366:	50 88       	stdsp	sp[0x20],r8

80004368 <_drawSettingsButton>:
	gfx_DrawTerminalButton((Vector2){82,4},"<","VolDwn",7,textColor);
	gfx_DrawTerminalButton((Vector2){160,4},">","VolUp",5,textColor);
	gfx_DrawTerminalButton((Vector2){238,4},"P","Pause",5,textColor);
}

void _drawSettingsButton(void){
80004368:	eb cd 40 c0 	pushm	r6-r7,lr
8000436c:	20 4d       	sub	sp,16
	gfx_DrawTerminalButton((Vector2){4,4},"<","Back",4,textColor);
8000436e:	30 47       	mov	r7,4
80004370:	0e 9a       	mov	r10,r7
80004372:	4a 8b       	lddpc	r11,80004410 <_drawSettingsButton+0xa8>
80004374:	1a 9c       	mov	r12,sp
80004376:	f0 1f 00 28 	mcall	80004414 <_drawSettingsButton+0xac>
8000437a:	4a 86       	lddpc	r6,80004418 <_drawSettingsButton+0xb0>
8000437c:	20 1d       	sub	sp,4
8000437e:	0e 9a       	mov	r10,r7
80004380:	0c 9b       	mov	r11,r6
80004382:	1a 9c       	mov	r12,sp
80004384:	f0 1f 00 24 	mcall	80004414 <_drawSettingsButton+0xac>
80004388:	40 18       	lddsp	r8,sp[0x4]
8000438a:	1a d8       	st.w	--sp,r8
8000438c:	0e 9a       	mov	r10,r7
8000438e:	4a 4b       	lddpc	r11,8000441c <_drawSettingsButton+0xb4>
80004390:	4a 4c       	lddpc	r12,80004420 <_drawSettingsButton+0xb8>
80004392:	f0 1f 00 25 	mcall	80004424 <_drawSettingsButton+0xbc>
	gfx_DrawTerminalButton((Vector2){82,4},"+","Plus",4,textColor);
80004396:	0e 9a       	mov	r10,r7
80004398:	4a 4b       	lddpc	r11,80004428 <_drawSettingsButton+0xc0>
8000439a:	fa cc ff f4 	sub	r12,sp,-12
8000439e:	f0 1f 00 1e 	mcall	80004414 <_drawSettingsButton+0xac>
800043a2:	20 1d       	sub	sp,4
800043a4:	0e 9a       	mov	r10,r7
800043a6:	0c 9b       	mov	r11,r6
800043a8:	1a 9c       	mov	r12,sp
800043aa:	f0 1f 00 1b 	mcall	80004414 <_drawSettingsButton+0xac>
800043ae:	40 48       	lddsp	r8,sp[0x10]
800043b0:	1a d8       	st.w	--sp,r8
800043b2:	0e 9a       	mov	r10,r7
800043b4:	49 eb       	lddpc	r11,8000442c <_drawSettingsButton+0xc4>
800043b6:	49 fc       	lddpc	r12,80004430 <_drawSettingsButton+0xc8>
800043b8:	f0 1f 00 1b 	mcall	80004424 <_drawSettingsButton+0xbc>
	gfx_DrawTerminalButton((Vector2){160,4},"-","Minus",5,textColor);
800043bc:	0e 9a       	mov	r10,r7
800043be:	49 eb       	lddpc	r11,80004434 <_drawSettingsButton+0xcc>
800043c0:	fa cc ff e8 	sub	r12,sp,-24
800043c4:	f0 1f 00 14 	mcall	80004414 <_drawSettingsButton+0xac>
800043c8:	20 1d       	sub	sp,4
800043ca:	0e 9a       	mov	r10,r7
800043cc:	0c 9b       	mov	r11,r6
800043ce:	1a 9c       	mov	r12,sp
800043d0:	f0 1f 00 11 	mcall	80004414 <_drawSettingsButton+0xac>
800043d4:	40 78       	lddsp	r8,sp[0x1c]
800043d6:	1a d8       	st.w	--sp,r8
800043d8:	30 5a       	mov	r10,5
800043da:	49 8b       	lddpc	r11,80004438 <_drawSettingsButton+0xd0>
800043dc:	49 8c       	lddpc	r12,8000443c <_drawSettingsButton+0xd4>
800043de:	f0 1f 00 12 	mcall	80004424 <_drawSettingsButton+0xbc>
	gfx_DrawTerminalButton((Vector2){238,4},"v","OK",2,textColor);
800043e2:	0e 9a       	mov	r10,r7
800043e4:	49 7b       	lddpc	r11,80004440 <_drawSettingsButton+0xd8>
800043e6:	fa cc ff dc 	sub	r12,sp,-36
800043ea:	f0 1f 00 0b 	mcall	80004414 <_drawSettingsButton+0xac>
800043ee:	20 1d       	sub	sp,4
800043f0:	0e 9a       	mov	r10,r7
800043f2:	0c 9b       	mov	r11,r6
800043f4:	1a 9c       	mov	r12,sp
800043f6:	f0 1f 00 08 	mcall	80004414 <_drawSettingsButton+0xac>
800043fa:	40 a8       	lddsp	r8,sp[0x28]
800043fc:	1a d8       	st.w	--sp,r8
800043fe:	30 2a       	mov	r10,2
80004400:	49 1b       	lddpc	r11,80004444 <_drawSettingsButton+0xdc>
80004402:	49 2c       	lddpc	r12,80004448 <_drawSettingsButton+0xe0>
80004404:	f0 1f 00 08 	mcall	80004424 <_drawSettingsButton+0xbc>
80004408:	2f 8d       	sub	sp,-32
}
8000440a:	2f cd       	sub	sp,-16
8000440c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004410:	80 00       	ld.sh	r0,r0[0x0]
80004412:	98 ea       	ld.uh	r10,r12[0xc]
80004414:	80 00       	ld.sh	r0,r0[0x0]
80004416:	60 fc       	ld.w	r12,r0[0x3c]
80004418:	00 00       	add	r0,r0
8000441a:	04 0c       	add	r12,r2
8000441c:	80 00       	ld.sh	r0,r0[0x0]
8000441e:	98 f0       	ld.uh	r0,r12[0xe]
80004420:	80 00       	ld.sh	r0,r0[0x0]
80004422:	98 f8       	ld.uh	r8,r12[0xe]
80004424:	80 00       	ld.sh	r0,r0[0x0]
80004426:	3c d4       	mov	r4,-51
80004428:	80 00       	ld.sh	r0,r0[0x0]
8000442a:	98 96       	ld.uh	r6,r12[0x2]
8000442c:	80 00       	ld.sh	r0,r0[0x0]
8000442e:	98 fc       	ld.uh	r12,r12[0xe]
80004430:	80 00       	ld.sh	r0,r0[0x0]
80004432:	99 04       	st.w	r12[0x0],r4
80004434:	80 00       	ld.sh	r0,r0[0x0]
80004436:	98 d6       	ld.uh	r6,r12[0xa]
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	99 08       	st.w	r12[0x0],r8
8000443c:	80 00       	ld.sh	r0,r0[0x0]
8000443e:	99 10       	st.w	r12[0x4],r0
80004440:	80 00       	ld.sh	r0,r0[0x0]
80004442:	98 d2       	ld.uh	r2,r12[0xa]
80004444:	80 00       	ld.sh	r0,r0[0x0]
80004446:	99 14       	st.w	r12[0x4],r4
80004448:	80 00       	ld.sh	r0,r0[0x0]
8000444a:	99 18       	st.w	r12[0x4],r8

8000444c <_settingsHourMenu>:
		menuChanged = false;
		audio_togglePausePlay();
	}
}

void _settingsHourMenu(bool firstDraw){
8000444c:	eb cd 40 e0 	pushm	r5-r7,lr
80004450:	20 fd       	sub	sp,60
	if(firstDraw){
80004452:	58 0c       	cp.w	r12,0
80004454:	c5 00       	breq	800044f4 <_settingsHourMenu+0xa8>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004456:	30 06       	mov	r6,0
80004458:	50 26       	stdsp	sp[0x8],r6
8000445a:	e0 68 00 f0 	mov	r8,240
8000445e:	e0 69 01 40 	mov	r9,320
80004462:	0c 9a       	mov	r10,r6
80004464:	0c 9b       	mov	r11,r6
80004466:	fa cc ff f4 	sub	r12,sp,-12
8000446a:	f0 1f 00 61 	mcall	800045ec <_settingsHourMenu+0x1a0>
8000446e:	40 28       	lddsp	r8,sp[0x8]
80004470:	1a d8       	st.w	--sp,r8
80004472:	fa e8 00 10 	ld.d	r8,sp[16]
80004476:	bb 29       	st.d	--sp,r8
80004478:	f0 1f 00 5e 	mcall	800045f0 <_settingsHourMenu+0x1a4>
		
		_drawSettingsButton();
8000447c:	f0 1f 00 5e 	mcall	800045f4 <_settingsHourMenu+0x1a8>
		
		gfx_BeginNewTerminal((Vector2){20,220});
80004480:	30 47       	mov	r7,4
80004482:	0e 9a       	mov	r10,r7
80004484:	4d db       	lddpc	r11,800045f8 <_settingsHourMenu+0x1ac>
80004486:	fa cc ff e0 	sub	r12,sp,-32
8000448a:	f0 1f 00 5d 	mcall	800045fc <_settingsHourMenu+0x1b0>
8000448e:	40 88       	lddsp	r8,sp[0x20]
80004490:	1a d8       	st.w	--sp,r8
80004492:	f0 1f 00 5c 	mcall	80004600 <_settingsHourMenu+0x1b4>
		gfx_AddLineToTerminal("time -set -hours", 16, textColor, firstDraw);
80004496:	4d c5       	lddpc	r5,80004604 <_settingsHourMenu+0x1b8>
80004498:	20 1d       	sub	sp,4
8000449a:	0e 9a       	mov	r10,r7
8000449c:	0a 9b       	mov	r11,r5
8000449e:	1a 9c       	mov	r12,sp
800044a0:	f0 1f 00 57 	mcall	800045fc <_settingsHourMenu+0x1b0>
800044a4:	30 1a       	mov	r10,1
800044a6:	31 0b       	mov	r11,16
800044a8:	4d 8c       	lddpc	r12,80004608 <_settingsHourMenu+0x1bc>
800044aa:	f0 1f 00 59 	mcall	8000460c <_settingsHourMenu+0x1c0>
		
		menuChanged = false;
800044ae:	4d 98       	lddpc	r8,80004610 <_settingsHourMenu+0x1c4>
800044b0:	b0 86       	st.b	r8[0x0],r6
		
		gfx_BeginNewTerminal((Vector2){40,200});
800044b2:	0e 9a       	mov	r10,r7
800044b4:	4d 8b       	lddpc	r11,80004614 <_settingsHourMenu+0x1c8>
800044b6:	fa cc ff d4 	sub	r12,sp,-44
800044ba:	f0 1f 00 51 	mcall	800045fc <_settingsHourMenu+0x1b0>
800044be:	40 b8       	lddsp	r8,sp[0x2c]
800044c0:	1a d8       	st.w	--sp,r8
800044c2:	f0 1f 00 50 	mcall	80004600 <_settingsHourMenu+0x1b4>
		gfx_AddLineToTerminal("Hour = ",7,textColor, true);
800044c6:	20 1d       	sub	sp,4
800044c8:	0e 9a       	mov	r10,r7
800044ca:	0a 9b       	mov	r11,r5
800044cc:	1a 9c       	mov	r12,sp
800044ce:	f0 1f 00 4c 	mcall	800045fc <_settingsHourMenu+0x1b0>
800044d2:	30 1a       	mov	r10,1
800044d4:	30 7b       	mov	r11,7
800044d6:	4d 1c       	lddpc	r12,80004618 <_settingsHourMenu+0x1cc>
800044d8:	f0 1f 00 4d 	mcall	8000460c <_settingsHourMenu+0x1c0>
		gfx_AddLineToTerminal("Minute = ",9,textColor, true);
800044dc:	20 1d       	sub	sp,4
800044de:	0e 9a       	mov	r10,r7
800044e0:	0a 9b       	mov	r11,r5
800044e2:	1a 9c       	mov	r12,sp
800044e4:	f0 1f 00 46 	mcall	800045fc <_settingsHourMenu+0x1b0>
800044e8:	30 1a       	mov	r10,1
800044ea:	30 9b       	mov	r11,9
800044ec:	4c cc       	lddpc	r12,8000461c <_settingsHourMenu+0x1d0>
800044ee:	f0 1f 00 48 	mcall	8000460c <_settingsHourMenu+0x1c0>
800044f2:	2f 8d       	sub	sp,-32
	}
	
	uint8_t h[2] = {currentTime.hours/10 + 48, currentTime.hours % 10 + 48};
800044f4:	4c ba       	lddpc	r10,80004620 <_settingsHourMenu+0x1d4>
800044f6:	15 cb       	ld.ub	r11,r10[0x4]
800044f8:	f7 db c0 27 	bfextu	r11,r11,0x1,0x7
800044fc:	e0 68 66 67 	mov	r8,26215
80004500:	ea 18 66 66 	orh	r8,0x6666
80004504:	f6 08 04 46 	muls.d	r6,r11,r8
80004508:	0e 99       	mov	r9,r7
8000450a:	a3 49       	asr	r9,0x2
8000450c:	f2 cc ff d0 	sub	r12,r9,-48
80004510:	ba cc       	st.b	sp[0x4],r12
80004512:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004516:	f6 09 01 1b 	sub	r11,r11,r9<<0x1
8000451a:	2d 0b       	sub	r11,-48
8000451c:	ba db       	st.b	sp[0x5],r11
	uint8_t m[2] = {currentTime.minutes/10 + 48, currentTime.minutes % 10 + 48};
8000451e:	15 d9       	ld.ub	r9,r10[0x5]
80004520:	f3 d9 c0 27 	bfextu	r9,r9,0x1,0x7
80004524:	f2 08 04 4a 	muls.d	r10,r9,r8
80004528:	f6 08 14 02 	asr	r8,r11,0x2
8000452c:	f0 ca ff d0 	sub	r10,r8,-48
80004530:	ba 8a       	st.b	sp[0x0],r10
80004532:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004536:	f2 08 01 19 	sub	r9,r9,r8<<0x1
8000453a:	2d 09       	sub	r9,-48
8000453c:	ba 99       	st.b	sp[0x1],r9
		
	screen_SetPixels(Rect(40 + 7*10, 200, 40 + 9*10, 220),(Color){BLACK});
8000453e:	30 07       	mov	r7,0
80004540:	50 77       	stdsp	sp[0x1c],r7
80004542:	e0 68 00 dc 	mov	r8,220
80004546:	e0 69 00 82 	mov	r9,130
8000454a:	e0 6a 00 c8 	mov	r10,200
8000454e:	36 eb       	mov	r11,110
80004550:	fa cc ff e0 	sub	r12,sp,-32
80004554:	f0 1f 00 26 	mcall	800045ec <_settingsHourMenu+0x1a0>
80004558:	40 78       	lddsp	r8,sp[0x1c]
8000455a:	1a d8       	st.w	--sp,r8
8000455c:	fa e8 00 24 	ld.d	r8,sp[36]
80004560:	bb 29       	st.d	--sp,r8
80004562:	f0 1f 00 24 	mcall	800045f0 <_settingsHourMenu+0x1a4>
	gfx_Label((Vector2){40 + 7 * 10, 200},(char*)h, 2, Small, textColor);
80004566:	30 46       	mov	r6,4
80004568:	0c 9a       	mov	r10,r6
8000456a:	4a fb       	lddpc	r11,80004624 <_settingsHourMenu+0x1d8>
8000456c:	fa cc ff cc 	sub	r12,sp,-52
80004570:	f0 1f 00 23 	mcall	800045fc <_settingsHourMenu+0x1b0>
80004574:	4a 45       	lddpc	r5,80004604 <_settingsHourMenu+0x1b8>
80004576:	20 1d       	sub	sp,4
80004578:	0c 9a       	mov	r10,r6
8000457a:	0a 9b       	mov	r11,r5
8000457c:	1a 9c       	mov	r12,sp
8000457e:	f0 1f 00 20 	mcall	800045fc <_settingsHourMenu+0x1b0>
80004582:	40 e8       	lddsp	r8,sp[0x38]
80004584:	1a d8       	st.w	--sp,r8
80004586:	0e 9a       	mov	r10,r7
80004588:	30 2b       	mov	r11,2
8000458a:	fa cc ff e8 	sub	r12,sp,-24
8000458e:	f0 1f 00 27 	mcall	80004628 <_settingsHourMenu+0x1dc>
	//gfx_Label((Vector2){40 + 7 * 10, 200},(char*)((currentTime.hours/10) + 48), 1, Small, textColor);
	//gfx_Label((Vector2){40 + 8 * 10, 200},(char*)((currentTime.hours%10) + 48), 1, Small, textColor);
		
	screen_SetPixels(Rect(40 + 9*10, 180, 40 + 11*10, 200),(Color){BLACK});
80004592:	51 07       	stdsp	sp[0x40],r7
80004594:	e0 68 00 c8 	mov	r8,200
80004598:	e0 69 00 96 	mov	r9,150
8000459c:	e0 6a 00 b4 	mov	r10,180
800045a0:	e0 6b 00 82 	mov	r11,130
800045a4:	fa cc ff bc 	sub	r12,sp,-68
800045a8:	f0 1f 00 11 	mcall	800045ec <_settingsHourMenu+0x1a0>
800045ac:	41 08       	lddsp	r8,sp[0x40]
800045ae:	1a d8       	st.w	--sp,r8
800045b0:	fa e8 00 48 	ld.d	r8,sp[72]
800045b4:	bb 29       	st.d	--sp,r8
800045b6:	f0 1f 00 0f 	mcall	800045f0 <_settingsHourMenu+0x1a4>
	gfx_Label((Vector2){40 + 9 * 10, 180},(char*)m, 2, Small, textColor);
800045ba:	2f 8d       	sub	sp,-32
800045bc:	0c 9a       	mov	r10,r6
800045be:	49 cb       	lddpc	r11,8000462c <_settingsHourMenu+0x1e0>
800045c0:	fa cc ff c8 	sub	r12,sp,-56
800045c4:	f0 1f 00 0e 	mcall	800045fc <_settingsHourMenu+0x1b0>
800045c8:	20 1d       	sub	sp,4
800045ca:	0c 9a       	mov	r10,r6
800045cc:	0a 9b       	mov	r11,r5
800045ce:	1a 9c       	mov	r12,sp
800045d0:	f0 1f 00 0b 	mcall	800045fc <_settingsHourMenu+0x1b0>
800045d4:	40 f8       	lddsp	r8,sp[0x3c]
800045d6:	1a d8       	st.w	--sp,r8
800045d8:	0e 9a       	mov	r10,r7
800045da:	30 2b       	mov	r11,2
800045dc:	fa cc ff f8 	sub	r12,sp,-8
800045e0:	f0 1f 00 12 	mcall	80004628 <_settingsHourMenu+0x1dc>
800045e4:	2f ed       	sub	sp,-8
	//gfx_Label((Vector2){40 + 9 * 10, 180},(char*)(currentTime.minutes/10 + 48), 1, Small, textColor);
	//gfx_Label((Vector2){40 + 10 * 10, 180},(char*)(currentTime.minutes%10 + 48), 1, Small, textColor);
}
800045e6:	2f 1d       	sub	sp,-60
800045e8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	4f 14       	lddpc	r4,800047b0 <_drawCommonButton>
800045f0:	80 00       	ld.sh	r0,r0[0x0]
800045f2:	50 88       	stdsp	sp[0x20],r8
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	43 68       	lddsp	r8,sp[0xd8]
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	98 a2       	ld.uh	r2,r12[0x4]
800045fc:	80 00       	ld.sh	r0,r0[0x0]
800045fe:	60 fc       	ld.w	r12,r0[0x3c]
80004600:	80 00       	ld.sh	r0,r0[0x0]
80004602:	3a f4       	mov	r4,-81
80004604:	00 00       	add	r0,r0
80004606:	04 0c       	add	r12,r2
80004608:	80 00       	ld.sh	r0,r0[0x0]
8000460a:	99 1c       	st.w	r12[0x4],r12
8000460c:	80 00       	ld.sh	r0,r0[0x0]
8000460e:	3e 40       	mov	r0,-28
80004610:	00 00       	add	r0,r0
80004612:	07 af       	ld.ub	pc,r3[0x2]
80004614:	80 00       	ld.sh	r0,r0[0x0]
80004616:	98 b6       	ld.uh	r6,r12[0x6]
80004618:	80 00       	ld.sh	r0,r0[0x0]
8000461a:	99 30       	st.w	r12[0xc],r0
8000461c:	80 00       	ld.sh	r0,r0[0x0]
8000461e:	99 38       	st.w	r12[0xc],r8
80004620:	00 00       	add	r0,r0
80004622:	0a 53       	eor	r3,r5
80004624:	80 00       	ld.sh	r0,r0[0x0]
80004626:	98 ba       	ld.uh	r10,r12[0x6]
80004628:	80 00       	ld.sh	r0,r0[0x0]
8000462a:	3b 10       	mov	r0,-79
8000462c:	80 00       	ld.sh	r0,r0[0x0]
8000462e:	98 c6       	ld.uh	r6,r12[0x8]

80004630 <_drawMusicButton>:
	gfx_DrawTerminalButton((Vector2){82,4},"^","Up",4,textColor);
	gfx_DrawTerminalButton((Vector2){160,4},"v","Down",4,textColor);
	gfx_DrawTerminalButton((Vector2){238,4},">","Ok",4,textColor);
}

void _drawMusicButton(void){
80004630:	eb cd 40 c0 	pushm	r6-r7,lr
80004634:	20 4d       	sub	sp,16
	gfx_DrawTerminalButton((Vector2){4,4},"X","Back",4,textColor);
80004636:	30 47       	mov	r7,4
80004638:	0e 9a       	mov	r10,r7
8000463a:	4a 8b       	lddpc	r11,800046d8 <_drawMusicButton+0xa8>
8000463c:	1a 9c       	mov	r12,sp
8000463e:	f0 1f 00 28 	mcall	800046dc <_drawMusicButton+0xac>
80004642:	4a 86       	lddpc	r6,800046e0 <_drawMusicButton+0xb0>
80004644:	20 1d       	sub	sp,4
80004646:	0e 9a       	mov	r10,r7
80004648:	0c 9b       	mov	r11,r6
8000464a:	1a 9c       	mov	r12,sp
8000464c:	f0 1f 00 24 	mcall	800046dc <_drawMusicButton+0xac>
80004650:	40 18       	lddsp	r8,sp[0x4]
80004652:	1a d8       	st.w	--sp,r8
80004654:	0e 9a       	mov	r10,r7
80004656:	4a 4b       	lddpc	r11,800046e4 <_drawMusicButton+0xb4>
80004658:	4a 4c       	lddpc	r12,800046e8 <_drawMusicButton+0xb8>
8000465a:	f0 1f 00 25 	mcall	800046ec <_drawMusicButton+0xbc>
	gfx_DrawTerminalButton((Vector2){82,4},"<","VolDwn",7,textColor);
8000465e:	0e 9a       	mov	r10,r7
80004660:	4a 4b       	lddpc	r11,800046f0 <_drawMusicButton+0xc0>
80004662:	fa cc ff f4 	sub	r12,sp,-12
80004666:	f0 1f 00 1e 	mcall	800046dc <_drawMusicButton+0xac>
8000466a:	20 1d       	sub	sp,4
8000466c:	0e 9a       	mov	r10,r7
8000466e:	0c 9b       	mov	r11,r6
80004670:	1a 9c       	mov	r12,sp
80004672:	f0 1f 00 1b 	mcall	800046dc <_drawMusicButton+0xac>
80004676:	40 48       	lddsp	r8,sp[0x10]
80004678:	1a d8       	st.w	--sp,r8
8000467a:	30 7a       	mov	r10,7
8000467c:	49 eb       	lddpc	r11,800046f4 <_drawMusicButton+0xc4>
8000467e:	49 fc       	lddpc	r12,800046f8 <_drawMusicButton+0xc8>
80004680:	f0 1f 00 1b 	mcall	800046ec <_drawMusicButton+0xbc>
	gfx_DrawTerminalButton((Vector2){160,4},">","VolUp",5,textColor);
80004684:	0e 9a       	mov	r10,r7
80004686:	49 eb       	lddpc	r11,800046fc <_drawMusicButton+0xcc>
80004688:	fa cc ff e8 	sub	r12,sp,-24
8000468c:	f0 1f 00 14 	mcall	800046dc <_drawMusicButton+0xac>
80004690:	20 1d       	sub	sp,4
80004692:	0e 9a       	mov	r10,r7
80004694:	0c 9b       	mov	r11,r6
80004696:	1a 9c       	mov	r12,sp
80004698:	f0 1f 00 11 	mcall	800046dc <_drawMusicButton+0xac>
8000469c:	40 78       	lddsp	r8,sp[0x1c]
8000469e:	1a d8       	st.w	--sp,r8
800046a0:	30 5a       	mov	r10,5
800046a2:	49 8b       	lddpc	r11,80004700 <_drawMusicButton+0xd0>
800046a4:	49 8c       	lddpc	r12,80004704 <_drawMusicButton+0xd4>
800046a6:	f0 1f 00 12 	mcall	800046ec <_drawMusicButton+0xbc>
	gfx_DrawTerminalButton((Vector2){238,4},"P","Pause",5,textColor);
800046aa:	0e 9a       	mov	r10,r7
800046ac:	49 7b       	lddpc	r11,80004708 <_drawMusicButton+0xd8>
800046ae:	fa cc ff dc 	sub	r12,sp,-36
800046b2:	f0 1f 00 0b 	mcall	800046dc <_drawMusicButton+0xac>
800046b6:	20 1d       	sub	sp,4
800046b8:	0e 9a       	mov	r10,r7
800046ba:	0c 9b       	mov	r11,r6
800046bc:	1a 9c       	mov	r12,sp
800046be:	f0 1f 00 08 	mcall	800046dc <_drawMusicButton+0xac>
800046c2:	40 a8       	lddsp	r8,sp[0x28]
800046c4:	1a d8       	st.w	--sp,r8
800046c6:	30 5a       	mov	r10,5
800046c8:	49 1b       	lddpc	r11,8000470c <_drawMusicButton+0xdc>
800046ca:	49 2c       	lddpc	r12,80004710 <_drawMusicButton+0xe0>
800046cc:	f0 1f 00 08 	mcall	800046ec <_drawMusicButton+0xbc>
800046d0:	2f 8d       	sub	sp,-32
}
800046d2:	2f cd       	sub	sp,-16
800046d4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800046d8:	80 00       	ld.sh	r0,r0[0x0]
800046da:	98 8e       	ld.uh	lr,r12[0x0]
800046dc:	80 00       	ld.sh	r0,r0[0x0]
800046de:	60 fc       	ld.w	r12,r0[0x3c]
800046e0:	00 00       	add	r0,r0
800046e2:	04 0c       	add	r12,r2
800046e4:	80 00       	ld.sh	r0,r0[0x0]
800046e6:	98 f0       	ld.uh	r0,r12[0xe]
800046e8:	80 00       	ld.sh	r0,r0[0x0]
800046ea:	99 44       	st.w	r12[0x10],r4
800046ec:	80 00       	ld.sh	r0,r0[0x0]
800046ee:	3c d4       	mov	r4,-51
800046f0:	80 00       	ld.sh	r0,r0[0x0]
800046f2:	98 9e       	ld.uh	lr,r12[0x2]
800046f4:	80 00       	ld.sh	r0,r0[0x0]
800046f6:	99 48       	st.w	r12[0x10],r8
800046f8:	80 00       	ld.sh	r0,r0[0x0]
800046fa:	98 f8       	ld.uh	r8,r12[0xe]
800046fc:	80 00       	ld.sh	r0,r0[0x0]
800046fe:	98 aa       	ld.uh	r10,r12[0x4]
80004700:	80 00       	ld.sh	r0,r0[0x0]
80004702:	99 50       	st.w	r12[0x14],r0
80004704:	80 00       	ld.sh	r0,r0[0x0]
80004706:	98 88       	ld.uh	r8,r12[0x0]
80004708:	80 00       	ld.sh	r0,r0[0x0]
8000470a:	98 e6       	ld.uh	r6,r12[0xc]
8000470c:	80 00       	ld.sh	r0,r0[0x0]
8000470e:	99 58       	st.w	r12[0x14],r8
80004710:	80 00       	ld.sh	r0,r0[0x0]
80004712:	99 60       	st.w	r12[0x18],r0

80004714 <_musicPlayerMenu>:
	gfx_AddOptionToTerminal("Alarme 2 : 09h 35m", 18,textColor, selectedOption & (1<<1), firstDraw, firstDraw);
	gfx_AddOptionToTerminal("Alarme 3 : 12h 00m", 18,textColor, selectedOption & (1<<2), firstDraw, firstDraw);
	gfx_AddOptionToTerminal("Alarme 4 : 06h 18m", 18,textColor, selectedOption & (1<<3), firstDraw, firstDraw);
}

void _musicPlayerMenu(bool firstDraw){
80004714:	eb cd 40 c0 	pushm	r6-r7,lr
80004718:	20 4d       	sub	sp,16
	if(firstDraw){
8000471a:	58 0c       	cp.w	r12,0
8000471c:	c3 10       	breq	8000477e <_musicPlayerMenu+0x6a>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
8000471e:	30 07       	mov	r7,0
80004720:	50 07       	stdsp	sp[0x0],r7
80004722:	e0 68 00 f0 	mov	r8,240
80004726:	e0 69 01 40 	mov	r9,320
8000472a:	0e 9a       	mov	r10,r7
8000472c:	0e 9b       	mov	r11,r7
8000472e:	fa cc ff fc 	sub	r12,sp,-4
80004732:	f0 1f 00 15 	mcall	80004784 <_musicPlayerMenu+0x70>
80004736:	40 08       	lddsp	r8,sp[0x0]
80004738:	1a d8       	st.w	--sp,r8
8000473a:	fa e8 00 08 	ld.d	r8,sp[8]
8000473e:	bb 29       	st.d	--sp,r8
80004740:	f0 1f 00 12 	mcall	80004788 <_musicPlayerMenu+0x74>
			
		_drawMusicButton();
80004744:	f0 1f 00 12 	mcall	8000478c <_musicPlayerMenu+0x78>
			
		gfx_BeginNewTerminal((Vector2){20,220});
80004748:	30 46       	mov	r6,4
8000474a:	0c 9a       	mov	r10,r6
8000474c:	49 1b       	lddpc	r11,80004790 <_musicPlayerMenu+0x7c>
8000474e:	fa cc ff e8 	sub	r12,sp,-24
80004752:	f0 1f 00 11 	mcall	80004794 <_musicPlayerMenu+0x80>
80004756:	40 68       	lddsp	r8,sp[0x18]
80004758:	1a d8       	st.w	--sp,r8
8000475a:	f0 1f 00 10 	mcall	80004798 <_musicPlayerMenu+0x84>
		gfx_AddLineToTerminal("play *.wav", 10, textColor, firstDraw);
8000475e:	20 1d       	sub	sp,4
80004760:	0c 9a       	mov	r10,r6
80004762:	48 fb       	lddpc	r11,8000479c <_musicPlayerMenu+0x88>
80004764:	1a 9c       	mov	r12,sp
80004766:	f0 1f 00 0c 	mcall	80004794 <_musicPlayerMenu+0x80>
8000476a:	30 1a       	mov	r10,1
8000476c:	30 ab       	mov	r11,10
8000476e:	48 dc       	lddpc	r12,800047a0 <_musicPlayerMenu+0x8c>
80004770:	f0 1f 00 0d 	mcall	800047a4 <_musicPlayerMenu+0x90>
		
		menuChanged = false;
80004774:	48 d8       	lddpc	r8,800047a8 <_musicPlayerMenu+0x94>
80004776:	b0 87       	st.b	r8[0x0],r7
		audio_togglePausePlay();
80004778:	f0 1f 00 0d 	mcall	800047ac <_musicPlayerMenu+0x98>
8000477c:	2f bd       	sub	sp,-20
	}
}
8000477e:	2f cd       	sub	sp,-16
80004780:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004784:	80 00       	ld.sh	r0,r0[0x0]
80004786:	4f 14       	lddpc	r4,80004948 <_alarmMenu+0xb4>
80004788:	80 00       	ld.sh	r0,r0[0x0]
8000478a:	50 88       	stdsp	sp[0x20],r8
8000478c:	80 00       	ld.sh	r0,r0[0x0]
8000478e:	46 30       	lddsp	r0,sp[0x18c]
80004790:	80 00       	ld.sh	r0,r0[0x0]
80004792:	98 ce       	ld.uh	lr,r12[0x8]
80004794:	80 00       	ld.sh	r0,r0[0x0]
80004796:	60 fc       	ld.w	r12,r0[0x3c]
80004798:	80 00       	ld.sh	r0,r0[0x0]
8000479a:	3a f4       	mov	r4,-81
8000479c:	00 00       	add	r0,r0
8000479e:	04 0c       	add	r12,r2
800047a0:	80 00       	ld.sh	r0,r0[0x0]
800047a2:	99 64       	st.w	r12[0x18],r4
800047a4:	80 00       	ld.sh	r0,r0[0x0]
800047a6:	3e 40       	mov	r0,-28
800047a8:	00 00       	add	r0,r0
800047aa:	07 af       	ld.ub	pc,r3[0x2]
800047ac:	80 00       	ld.sh	r0,r0[0x0]
800047ae:	38 f0       	mov	r0,-113

800047b0 <_drawCommonButton>:
	gfx_DrawLine((Vector2){99,99}, (Vector2){150, 186}, (Color){WHITE}, 15);
	char text[] = "LogoRetro.pixel";
	gfx_Label((Vector2){40,40}, text, sizeof(text)/sizeof(*text), Small, (Color){WHITE});
}

void _drawCommonButton(void){
800047b0:	eb cd 40 c0 	pushm	r6-r7,lr
800047b4:	20 4d       	sub	sp,16
	gfx_DrawTerminalButton((Vector2){4,4},"<","Back",4,textColor);
800047b6:	30 47       	mov	r7,4
800047b8:	0e 9a       	mov	r10,r7
800047ba:	4a 8b       	lddpc	r11,80004858 <_drawCommonButton+0xa8>
800047bc:	1a 9c       	mov	r12,sp
800047be:	f0 1f 00 28 	mcall	8000485c <_drawCommonButton+0xac>
800047c2:	4a 86       	lddpc	r6,80004860 <_drawCommonButton+0xb0>
800047c4:	20 1d       	sub	sp,4
800047c6:	0e 9a       	mov	r10,r7
800047c8:	0c 9b       	mov	r11,r6
800047ca:	1a 9c       	mov	r12,sp
800047cc:	f0 1f 00 24 	mcall	8000485c <_drawCommonButton+0xac>
800047d0:	40 18       	lddsp	r8,sp[0x4]
800047d2:	1a d8       	st.w	--sp,r8
800047d4:	0e 9a       	mov	r10,r7
800047d6:	4a 4b       	lddpc	r11,80004864 <_drawCommonButton+0xb4>
800047d8:	4a 4c       	lddpc	r12,80004868 <_drawCommonButton+0xb8>
800047da:	f0 1f 00 25 	mcall	8000486c <_drawCommonButton+0xbc>
	gfx_DrawTerminalButton((Vector2){82,4},"^","Up",4,textColor);
800047de:	0e 9a       	mov	r10,r7
800047e0:	4a 4b       	lddpc	r11,80004870 <_drawCommonButton+0xc0>
800047e2:	fa cc ff f4 	sub	r12,sp,-12
800047e6:	f0 1f 00 1e 	mcall	8000485c <_drawCommonButton+0xac>
800047ea:	20 1d       	sub	sp,4
800047ec:	0e 9a       	mov	r10,r7
800047ee:	0c 9b       	mov	r11,r6
800047f0:	1a 9c       	mov	r12,sp
800047f2:	f0 1f 00 1b 	mcall	8000485c <_drawCommonButton+0xac>
800047f6:	40 48       	lddsp	r8,sp[0x10]
800047f8:	1a d8       	st.w	--sp,r8
800047fa:	0e 9a       	mov	r10,r7
800047fc:	49 eb       	lddpc	r11,80004874 <_drawCommonButton+0xc4>
800047fe:	49 fc       	lddpc	r12,80004878 <_drawCommonButton+0xc8>
80004800:	f0 1f 00 1b 	mcall	8000486c <_drawCommonButton+0xbc>
	gfx_DrawTerminalButton((Vector2){160,4},"v","Down",4,textColor);
80004804:	0e 9a       	mov	r10,r7
80004806:	49 eb       	lddpc	r11,8000487c <_drawCommonButton+0xcc>
80004808:	fa cc ff e8 	sub	r12,sp,-24
8000480c:	f0 1f 00 14 	mcall	8000485c <_drawCommonButton+0xac>
80004810:	20 1d       	sub	sp,4
80004812:	0e 9a       	mov	r10,r7
80004814:	0c 9b       	mov	r11,r6
80004816:	1a 9c       	mov	r12,sp
80004818:	f0 1f 00 11 	mcall	8000485c <_drawCommonButton+0xac>
8000481c:	40 78       	lddsp	r8,sp[0x1c]
8000481e:	1a d8       	st.w	--sp,r8
80004820:	0e 9a       	mov	r10,r7
80004822:	49 8b       	lddpc	r11,80004880 <_drawCommonButton+0xd0>
80004824:	49 8c       	lddpc	r12,80004884 <_drawCommonButton+0xd4>
80004826:	f0 1f 00 12 	mcall	8000486c <_drawCommonButton+0xbc>
	gfx_DrawTerminalButton((Vector2){238,4},">","Ok",4,textColor);
8000482a:	0e 9a       	mov	r10,r7
8000482c:	49 7b       	lddpc	r11,80004888 <_drawCommonButton+0xd8>
8000482e:	fa cc ff dc 	sub	r12,sp,-36
80004832:	f0 1f 00 0b 	mcall	8000485c <_drawCommonButton+0xac>
80004836:	20 1d       	sub	sp,4
80004838:	0e 9a       	mov	r10,r7
8000483a:	0c 9b       	mov	r11,r6
8000483c:	1a 9c       	mov	r12,sp
8000483e:	f0 1f 00 08 	mcall	8000485c <_drawCommonButton+0xac>
80004842:	40 a8       	lddsp	r8,sp[0x28]
80004844:	1a d8       	st.w	--sp,r8
80004846:	0e 9a       	mov	r10,r7
80004848:	49 1b       	lddpc	r11,8000488c <_drawCommonButton+0xdc>
8000484a:	49 2c       	lddpc	r12,80004890 <_drawCommonButton+0xe0>
8000484c:	f0 1f 00 08 	mcall	8000486c <_drawCommonButton+0xbc>
80004850:	2f 8d       	sub	sp,-32
}
80004852:	2f cd       	sub	sp,-16
80004854:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004858:	80 00       	ld.sh	r0,r0[0x0]
8000485a:	98 ae       	ld.uh	lr,r12[0x4]
8000485c:	80 00       	ld.sh	r0,r0[0x0]
8000485e:	60 fc       	ld.w	r12,r0[0x3c]
80004860:	00 00       	add	r0,r0
80004862:	04 0c       	add	r12,r2
80004864:	80 00       	ld.sh	r0,r0[0x0]
80004866:	98 f0       	ld.uh	r0,r12[0xe]
80004868:	80 00       	ld.sh	r0,r0[0x0]
8000486a:	98 f8       	ld.uh	r8,r12[0xe]
8000486c:	80 00       	ld.sh	r0,r0[0x0]
8000486e:	3c d4       	mov	r4,-51
80004870:	80 00       	ld.sh	r0,r0[0x0]
80004872:	98 e2       	ld.uh	r2,r12[0xc]
80004874:	80 00       	ld.sh	r0,r0[0x0]
80004876:	99 70       	st.w	r12[0x1c],r0
80004878:	80 00       	ld.sh	r0,r0[0x0]
8000487a:	99 74       	st.w	r12[0x1c],r4
8000487c:	80 00       	ld.sh	r0,r0[0x0]
8000487e:	98 ca       	ld.uh	r10,r12[0x8]
80004880:	80 00       	ld.sh	r0,r0[0x0]
80004882:	99 78       	st.w	r12[0x1c],r8
80004884:	80 00       	ld.sh	r0,r0[0x0]
80004886:	99 18       	st.w	r12[0x4],r8
80004888:	80 00       	ld.sh	r0,r0[0x0]
8000488a:	98 da       	ld.uh	r10,r12[0xa]
8000488c:	80 00       	ld.sh	r0,r0[0x0]
8000488e:	99 80       	st.w	r12[0x20],r0
80004890:	80 00       	ld.sh	r0,r0[0x0]
80004892:	98 88       	ld.uh	r8,r12[0x0]

80004894 <_alarmMenu>:
		gfx_AddLineToTerminal("> Heure : 10h 30m", 18, textColor, firstDraw);
		gfx_AddLineToTerminal("> Date : 09h 35m", 17, textColor, firstDraw);
	}
}

void _alarmMenu(bool firstDraw){
80004894:	eb cd 40 f8 	pushm	r3-r7,lr
80004898:	20 5d       	sub	sp,20
8000489a:	18 97       	mov	r7,r12
	if(firstDraw){
8000489c:	58 0c       	cp.w	r12,0
8000489e:	c2 f0       	breq	800048fc <_alarmMenu+0x68>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
800048a0:	30 06       	mov	r6,0
800048a2:	50 06       	stdsp	sp[0x0],r6
800048a4:	e0 68 00 f0 	mov	r8,240
800048a8:	e0 69 01 40 	mov	r9,320
800048ac:	0c 9a       	mov	r10,r6
800048ae:	0c 9b       	mov	r11,r6
800048b0:	fa cc ff fc 	sub	r12,sp,-4
800048b4:	f0 1f 00 3b 	mcall	800049a0 <_alarmMenu+0x10c>
800048b8:	40 08       	lddsp	r8,sp[0x0]
800048ba:	1a d8       	st.w	--sp,r8
800048bc:	fa e8 00 08 	ld.d	r8,sp[8]
800048c0:	bb 29       	st.d	--sp,r8
800048c2:	f0 1f 00 39 	mcall	800049a4 <_alarmMenu+0x110>
		
		_drawCommonButton();
800048c6:	f0 1f 00 39 	mcall	800049a8 <_alarmMenu+0x114>
		menuChanged = false;
800048ca:	4b 98       	lddpc	r8,800049ac <_alarmMenu+0x118>
800048cc:	b0 86       	st.b	r8[0x0],r6
		
		gfx_BeginNewTerminal((Vector2){20,220});
800048ce:	30 46       	mov	r6,4
800048d0:	0c 9a       	mov	r10,r6
800048d2:	4b 8b       	lddpc	r11,800049b0 <_alarmMenu+0x11c>
800048d4:	fa cc ff e8 	sub	r12,sp,-24
800048d8:	f0 1f 00 37 	mcall	800049b4 <_alarmMenu+0x120>
800048dc:	40 68       	lddsp	r8,sp[0x18]
800048de:	1a d8       	st.w	--sp,r8
800048e0:	f0 1f 00 36 	mcall	800049b8 <_alarmMenu+0x124>
		gfx_AddLineToTerminal("alarme -info", 12, textColor, firstDraw);
800048e4:	20 1d       	sub	sp,4
800048e6:	0c 9a       	mov	r10,r6
800048e8:	4b 5b       	lddpc	r11,800049bc <_alarmMenu+0x128>
800048ea:	1a 9c       	mov	r12,sp
800048ec:	f0 1f 00 32 	mcall	800049b4 <_alarmMenu+0x120>
800048f0:	30 1a       	mov	r10,1
800048f2:	30 cb       	mov	r11,12
800048f4:	4b 3c       	lddpc	r12,800049c0 <_alarmMenu+0x12c>
800048f6:	f0 1f 00 34 	mcall	800049c4 <_alarmMenu+0x130>
800048fa:	2f bd       	sub	sp,-20
		
	}

	gfx_BeginNewTerminal((Vector2){20,200});
800048fc:	30 45       	mov	r5,4
800048fe:	0a 9a       	mov	r10,r5
80004900:	4b 2b       	lddpc	r11,800049c8 <_alarmMenu+0x134>
80004902:	fa cc ff f0 	sub	r12,sp,-16
80004906:	f0 1f 00 2c 	mcall	800049b4 <_alarmMenu+0x120>
8000490a:	40 48       	lddsp	r8,sp[0x10]
8000490c:	1a d8       	st.w	--sp,r8
8000490e:	f0 1f 00 2b 	mcall	800049b8 <_alarmMenu+0x124>
	gfx_AddOptionToTerminal("Alarme 1 : 18h 00m", 18,textColor, selectedOption & (1<<0), firstDraw, firstDraw);
80004912:	4a f4       	lddpc	r4,800049cc <_alarmMenu+0x138>
80004914:	09 86       	ld.ub	r6,r4[0x0]
80004916:	ed d6 c0 01 	bfextu	r6,r6,0x0,0x1
8000491a:	4a 93       	lddpc	r3,800049bc <_alarmMenu+0x128>
8000491c:	20 1d       	sub	sp,4
8000491e:	0a 9a       	mov	r10,r5
80004920:	06 9b       	mov	r11,r3
80004922:	1a 9c       	mov	r12,sp
80004924:	f0 1f 00 24 	mcall	800049b4 <_alarmMenu+0x120>
80004928:	0e 98       	mov	r8,r7
8000492a:	0e 99       	mov	r9,r7
8000492c:	0c 9a       	mov	r10,r6
8000492e:	31 2b       	mov	r11,18
80004930:	4a 8c       	lddpc	r12,800049d0 <_alarmMenu+0x13c>
80004932:	f0 1f 00 29 	mcall	800049d4 <_alarmMenu+0x140>
	gfx_AddOptionToTerminal("Alarme 2 : 09h 35m", 18,textColor, selectedOption & (1<<1), firstDraw, firstDraw);
80004936:	09 86       	ld.ub	r6,r4[0x0]
80004938:	ed d6 c0 21 	bfextu	r6,r6,0x1,0x1
8000493c:	20 1d       	sub	sp,4
8000493e:	0a 9a       	mov	r10,r5
80004940:	06 9b       	mov	r11,r3
80004942:	1a 9c       	mov	r12,sp
80004944:	f0 1f 00 1c 	mcall	800049b4 <_alarmMenu+0x120>
80004948:	0e 98       	mov	r8,r7
8000494a:	0e 99       	mov	r9,r7
8000494c:	0c 9a       	mov	r10,r6
8000494e:	31 2b       	mov	r11,18
80004950:	4a 2c       	lddpc	r12,800049d8 <_alarmMenu+0x144>
80004952:	f0 1f 00 21 	mcall	800049d4 <_alarmMenu+0x140>
	gfx_AddOptionToTerminal("Alarme 3 : 12h 00m", 18,textColor, selectedOption & (1<<2), firstDraw, firstDraw);
80004956:	09 86       	ld.ub	r6,r4[0x0]
80004958:	ed d6 c0 41 	bfextu	r6,r6,0x2,0x1
8000495c:	20 1d       	sub	sp,4
8000495e:	0a 9a       	mov	r10,r5
80004960:	06 9b       	mov	r11,r3
80004962:	1a 9c       	mov	r12,sp
80004964:	f0 1f 00 14 	mcall	800049b4 <_alarmMenu+0x120>
80004968:	0e 98       	mov	r8,r7
8000496a:	0e 99       	mov	r9,r7
8000496c:	0c 9a       	mov	r10,r6
8000496e:	31 2b       	mov	r11,18
80004970:	49 bc       	lddpc	r12,800049dc <_alarmMenu+0x148>
80004972:	f0 1f 00 19 	mcall	800049d4 <_alarmMenu+0x140>
	gfx_AddOptionToTerminal("Alarme 4 : 06h 18m", 18,textColor, selectedOption & (1<<3), firstDraw, firstDraw);
80004976:	09 86       	ld.ub	r6,r4[0x0]
80004978:	ed d6 c0 61 	bfextu	r6,r6,0x3,0x1
8000497c:	20 1d       	sub	sp,4
8000497e:	0a 9a       	mov	r10,r5
80004980:	06 9b       	mov	r11,r3
80004982:	1a 9c       	mov	r12,sp
80004984:	f0 1f 00 0c 	mcall	800049b4 <_alarmMenu+0x120>
80004988:	0e 98       	mov	r8,r7
8000498a:	0e 99       	mov	r9,r7
8000498c:	0c 9a       	mov	r10,r6
8000498e:	31 2b       	mov	r11,18
80004990:	49 4c       	lddpc	r12,800049e0 <_alarmMenu+0x14c>
80004992:	f0 1f 00 11 	mcall	800049d4 <_alarmMenu+0x140>
80004996:	2f bd       	sub	sp,-20
}
80004998:	2f bd       	sub	sp,-20
8000499a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000499e:	00 00       	add	r0,r0
800049a0:	80 00       	ld.sh	r0,r0[0x0]
800049a2:	4f 14       	lddpc	r4,80004b64 <_musicMenu+0x9c>
800049a4:	80 00       	ld.sh	r0,r0[0x0]
800049a6:	50 88       	stdsp	sp[0x20],r8
800049a8:	80 00       	ld.sh	r0,r0[0x0]
800049aa:	47 b0       	lddsp	r0,sp[0x1ec]
800049ac:	00 00       	add	r0,r0
800049ae:	07 af       	ld.ub	pc,r3[0x2]
800049b0:	80 00       	ld.sh	r0,r0[0x0]
800049b2:	98 de       	ld.uh	lr,r12[0xa]
800049b4:	80 00       	ld.sh	r0,r0[0x0]
800049b6:	60 fc       	ld.w	r12,r0[0x3c]
800049b8:	80 00       	ld.sh	r0,r0[0x0]
800049ba:	3a f4       	mov	r4,-81
800049bc:	00 00       	add	r0,r0
800049be:	04 0c       	add	r12,r2
800049c0:	80 00       	ld.sh	r0,r0[0x0]
800049c2:	99 84       	st.w	r12[0x20],r4
800049c4:	80 00       	ld.sh	r0,r0[0x0]
800049c6:	3e 40       	mov	r0,-28
800049c8:	80 00       	ld.sh	r0,r0[0x0]
800049ca:	98 b2       	ld.uh	r2,r12[0x6]
800049cc:	00 00       	add	r0,r0
800049ce:	04 10       	sub	r0,r2
800049d0:	80 00       	ld.sh	r0,r0[0x0]
800049d2:	99 94       	st.w	r12[0x24],r4
800049d4:	80 00       	ld.sh	r0,r0[0x0]
800049d6:	3d 54       	mov	r4,-43
800049d8:	80 00       	ld.sh	r0,r0[0x0]
800049da:	99 a8       	st.w	r12[0x28],r8
800049dc:	80 00       	ld.sh	r0,r0[0x0]
800049de:	99 bc       	st.w	r12[0x2c],r12
800049e0:	80 00       	ld.sh	r0,r0[0x0]
800049e2:	99 d0       	st.w	r12[0x34],r0

800049e4 <_settingsMenu>:
		}
	}
	
}

void _settingsMenu(bool firstDraw){
800049e4:	eb cd 40 c0 	pushm	r6-r7,lr
800049e8:	20 4d       	sub	sp,16
	if(firstDraw){
800049ea:	58 0c       	cp.w	r12,0
800049ec:	c5 10       	breq	80004a8e <_settingsMenu+0xaa>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
800049ee:	30 07       	mov	r7,0
800049f0:	50 07       	stdsp	sp[0x0],r7
800049f2:	e0 68 00 f0 	mov	r8,240
800049f6:	e0 69 01 40 	mov	r9,320
800049fa:	0e 9a       	mov	r10,r7
800049fc:	0e 9b       	mov	r11,r7
800049fe:	fa cc ff fc 	sub	r12,sp,-4
80004a02:	f0 1f 00 25 	mcall	80004a94 <_settingsMenu+0xb0>
80004a06:	40 08       	lddsp	r8,sp[0x0]
80004a08:	1a d8       	st.w	--sp,r8
80004a0a:	fa e8 00 08 	ld.d	r8,sp[8]
80004a0e:	bb 29       	st.d	--sp,r8
80004a10:	f0 1f 00 22 	mcall	80004a98 <_settingsMenu+0xb4>
		
		_drawCommonButton();
80004a14:	f0 1f 00 22 	mcall	80004a9c <_settingsMenu+0xb8>
		menuChanged = false;
80004a18:	4a 28       	lddpc	r8,80004aa0 <_settingsMenu+0xbc>
80004a1a:	b0 87       	st.b	r8[0x0],r7
		
		gfx_BeginNewTerminal((Vector2){20,220});
80004a1c:	30 47       	mov	r7,4
80004a1e:	0e 9a       	mov	r10,r7
80004a20:	4a 1b       	lddpc	r11,80004aa4 <_settingsMenu+0xc0>
80004a22:	fa cc ff e8 	sub	r12,sp,-24
80004a26:	f0 1f 00 21 	mcall	80004aa8 <_settingsMenu+0xc4>
80004a2a:	40 68       	lddsp	r8,sp[0x18]
80004a2c:	1a d8       	st.w	--sp,r8
80004a2e:	f0 1f 00 20 	mcall	80004aac <_settingsMenu+0xc8>
		gfx_AddLineToTerminal("sudo settings -h", 16, textColor, firstDraw);
80004a32:	4a 06       	lddpc	r6,80004ab0 <_settingsMenu+0xcc>
80004a34:	20 1d       	sub	sp,4
80004a36:	0e 9a       	mov	r10,r7
80004a38:	0c 9b       	mov	r11,r6
80004a3a:	1a 9c       	mov	r12,sp
80004a3c:	f0 1f 00 1b 	mcall	80004aa8 <_settingsMenu+0xc4>
80004a40:	30 1a       	mov	r10,1
80004a42:	31 0b       	mov	r11,16
80004a44:	49 cc       	lddpc	r12,80004ab4 <_settingsMenu+0xd0>
80004a46:	f0 1f 00 1d 	mcall	80004ab8 <_settingsMenu+0xd4>
		gfx_AddLineToTerminal("> textColor = Green", 20, textColor, firstDraw);
80004a4a:	20 1d       	sub	sp,4
80004a4c:	0e 9a       	mov	r10,r7
80004a4e:	0c 9b       	mov	r11,r6
80004a50:	1a 9c       	mov	r12,sp
80004a52:	f0 1f 00 16 	mcall	80004aa8 <_settingsMenu+0xc4>
80004a56:	30 1a       	mov	r10,1
80004a58:	31 4b       	mov	r11,20
80004a5a:	49 9c       	lddpc	r12,80004abc <_settingsMenu+0xd8>
80004a5c:	f0 1f 00 17 	mcall	80004ab8 <_settingsMenu+0xd4>
		gfx_AddLineToTerminal("> Heure : 10h 30m", 18, textColor, firstDraw);
80004a60:	20 1d       	sub	sp,4
80004a62:	0e 9a       	mov	r10,r7
80004a64:	0c 9b       	mov	r11,r6
80004a66:	1a 9c       	mov	r12,sp
80004a68:	f0 1f 00 10 	mcall	80004aa8 <_settingsMenu+0xc4>
80004a6c:	30 1a       	mov	r10,1
80004a6e:	31 2b       	mov	r11,18
80004a70:	49 4c       	lddpc	r12,80004ac0 <_settingsMenu+0xdc>
80004a72:	f0 1f 00 12 	mcall	80004ab8 <_settingsMenu+0xd4>
		gfx_AddLineToTerminal("> Date : 09h 35m", 17, textColor, firstDraw);
80004a76:	20 1d       	sub	sp,4
80004a78:	0e 9a       	mov	r10,r7
80004a7a:	0c 9b       	mov	r11,r6
80004a7c:	1a 9c       	mov	r12,sp
80004a7e:	f0 1f 00 0b 	mcall	80004aa8 <_settingsMenu+0xc4>
80004a82:	30 1a       	mov	r10,1
80004a84:	31 1b       	mov	r11,17
80004a86:	49 0c       	lddpc	r12,80004ac4 <_settingsMenu+0xe0>
80004a88:	f0 1f 00 0c 	mcall	80004ab8 <_settingsMenu+0xd4>
80004a8c:	2f 8d       	sub	sp,-32
	}
}
80004a8e:	2f cd       	sub	sp,-16
80004a90:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004a94:	80 00       	ld.sh	r0,r0[0x0]
80004a96:	4f 14       	lddpc	r4,80004c58 <_musicMenu+0x190>
80004a98:	80 00       	ld.sh	r0,r0[0x0]
80004a9a:	50 88       	stdsp	sp[0x20],r8
80004a9c:	80 00       	ld.sh	r0,r0[0x0]
80004a9e:	47 b0       	lddsp	r0,sp[0x1ec]
80004aa0:	00 00       	add	r0,r0
80004aa2:	07 af       	ld.ub	pc,r3[0x2]
80004aa4:	80 00       	ld.sh	r0,r0[0x0]
80004aa6:	98 9a       	ld.uh	r10,r12[0x2]
80004aa8:	80 00       	ld.sh	r0,r0[0x0]
80004aaa:	60 fc       	ld.w	r12,r0[0x3c]
80004aac:	80 00       	ld.sh	r0,r0[0x0]
80004aae:	3a f4       	mov	r4,-81
80004ab0:	00 00       	add	r0,r0
80004ab2:	04 0c       	add	r12,r2
80004ab4:	80 00       	ld.sh	r0,r0[0x0]
80004ab6:	99 e4       	st.w	r12[0x38],r4
80004ab8:	80 00       	ld.sh	r0,r0[0x0]
80004aba:	3e 40       	mov	r0,-28
80004abc:	80 00       	ld.sh	r0,r0[0x0]
80004abe:	99 f8       	st.w	r12[0x3c],r8
80004ac0:	80 00       	ld.sh	r0,r0[0x0]
80004ac2:	9a 0c       	ld.sh	r12,sp[0x0]
80004ac4:	80 00       	ld.sh	r0,r0[0x0]
80004ac6:	9a 20       	ld.sh	r0,sp[0x4]

80004ac8 <_musicMenu>:
 * otherwise only dynamic part are drawn
 *
 * Created 13.11.17 QVT
 * Last modified 13.11.17 QVT
 */
void _musicMenu(bool firstDraw){
80004ac8:	d4 31       	pushm	r0-r7,lr
80004aca:	20 9d       	sub	sp,36
80004acc:	18 95       	mov	r5,r12
	static bool wasSDCardConnected;
	if(firstDraw){
80004ace:	58 0c       	cp.w	r12,0
80004ad0:	c3 a0       	breq	80004b44 <_musicMenu+0x7c>
		selectedOption = 1;
80004ad2:	30 19       	mov	r9,1
80004ad4:	4d 48       	lddpc	r8,80004c24 <_musicMenu+0x15c>
80004ad6:	b0 89       	st.b	r8[0x0],r9
		wasSDCardConnected = false;
80004ad8:	30 09       	mov	r9,0
80004ada:	4d 48       	lddpc	r8,80004c28 <_musicMenu+0x160>
80004adc:	b0 89       	st.b	r8[0x0],r9
		if(sdcard_checkPresence()){
80004ade:	f0 1f 00 54 	mcall	80004c2c <_musicMenu+0x164>
80004ae2:	c0 30       	breq	80004ae8 <_musicMenu+0x20>
			sdcard_mount();
80004ae4:	f0 1f 00 53 	mcall	80004c30 <_musicMenu+0x168>
		}
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004ae8:	30 07       	mov	r7,0
80004aea:	50 07       	stdsp	sp[0x0],r7
80004aec:	e0 68 00 f0 	mov	r8,240
80004af0:	e0 69 01 40 	mov	r9,320
80004af4:	0e 9a       	mov	r10,r7
80004af6:	0e 9b       	mov	r11,r7
80004af8:	fa cc ff fc 	sub	r12,sp,-4
80004afc:	f0 1f 00 4e 	mcall	80004c34 <_musicMenu+0x16c>
80004b00:	40 08       	lddsp	r8,sp[0x0]
80004b02:	1a d8       	st.w	--sp,r8
80004b04:	fa e8 00 08 	ld.d	r8,sp[8]
80004b08:	bb 29       	st.d	--sp,r8
80004b0a:	f0 1f 00 4c 	mcall	80004c38 <_musicMenu+0x170>
	
		_drawCommonButton();
80004b0e:	f0 1f 00 4c 	mcall	80004c3c <_musicMenu+0x174>
		menuChanged = false;
80004b12:	4c c8       	lddpc	r8,80004c40 <_musicMenu+0x178>
80004b14:	b0 87       	st.b	r8[0x0],r7
	
		gfx_BeginNewTerminal((Vector2){20,220});
80004b16:	30 47       	mov	r7,4
80004b18:	0e 9a       	mov	r10,r7
80004b1a:	4c bb       	lddpc	r11,80004c44 <_musicMenu+0x17c>
80004b1c:	fa cc ff e8 	sub	r12,sp,-24
80004b20:	f0 1f 00 4a 	mcall	80004c48 <_musicMenu+0x180>
80004b24:	40 68       	lddsp	r8,sp[0x18]
80004b26:	1a d8       	st.w	--sp,r8
80004b28:	f0 1f 00 49 	mcall	80004c4c <_musicMenu+0x184>
		
		gfx_AddLineToTerminal("ls | grep .wav", 14, textColor, firstDraw);
80004b2c:	20 1d       	sub	sp,4
80004b2e:	0e 9a       	mov	r10,r7
80004b30:	4c 8b       	lddpc	r11,80004c50 <_musicMenu+0x188>
80004b32:	1a 9c       	mov	r12,sp
80004b34:	f0 1f 00 45 	mcall	80004c48 <_musicMenu+0x180>
80004b38:	30 1a       	mov	r10,1
80004b3a:	30 eb       	mov	r11,14
80004b3c:	4c 6c       	lddpc	r12,80004c54 <_musicMenu+0x18c>
80004b3e:	f0 1f 00 47 	mcall	80004c58 <_musicMenu+0x190>
80004b42:	2f bd       	sub	sp,-20
	}
	
	gfx_BeginNewTerminal((Vector2){20,200});
80004b44:	30 4a       	mov	r10,4
80004b46:	4c 6b       	lddpc	r11,80004c5c <_musicMenu+0x194>
80004b48:	fa cc ff f0 	sub	r12,sp,-16
80004b4c:	f0 1f 00 3f 	mcall	80004c48 <_musicMenu+0x180>
80004b50:	40 48       	lddsp	r8,sp[0x10]
80004b52:	1a d8       	st.w	--sp,r8
80004b54:	f0 1f 00 3e 	mcall	80004c4c <_musicMenu+0x184>
		
	if(wasSDCardConnected != sdcard_checkPresence()){
80004b58:	f0 1f 00 35 	mcall	80004c2c <_musicMenu+0x164>
80004b5c:	2f fd       	sub	sp,-4
80004b5e:	4b 38       	lddpc	r8,80004c28 <_musicMenu+0x160>
80004b60:	11 88       	ld.ub	r8,r8[0x0]
80004b62:	f8 08 18 00 	cp.b	r8,r12
80004b66:	c2 80       	breq	80004bb6 <_musicMenu+0xee>
		screen_SetPixels(Rect(20,14,320,220),(Color){BLACK});
80004b68:	30 08       	mov	r8,0
80004b6a:	50 58       	stdsp	sp[0x14],r8
80004b6c:	e0 68 00 dc 	mov	r8,220
80004b70:	e0 69 01 40 	mov	r9,320
80004b74:	30 ea       	mov	r10,14
80004b76:	31 4b       	mov	r11,20
80004b78:	fa cc ff e8 	sub	r12,sp,-24
80004b7c:	f0 1f 00 2e 	mcall	80004c34 <_musicMenu+0x16c>
80004b80:	40 58       	lddsp	r8,sp[0x14]
80004b82:	1a d8       	st.w	--sp,r8
80004b84:	fa e8 00 1c 	ld.d	r8,sp[28]
80004b88:	bb 29       	st.d	--sp,r8
80004b8a:	f0 1f 00 2c 	mcall	80004c38 <_musicMenu+0x170>
		wasSDCardConnected = sdcard_checkPresence();
80004b8e:	f0 1f 00 28 	mcall	80004c2c <_musicMenu+0x164>
80004b92:	4a 68       	lddpc	r8,80004c28 <_musicMenu+0x160>
80004b94:	b0 8c       	st.b	r8[0x0],r12
		if(!wasSDCardConnected){
80004b96:	2f dd       	sub	sp,-12
80004b98:	58 0c       	cp.w	r12,0
80004b9a:	c1 41       	brne	80004bc2 <_musicMenu+0xfa>
			gfx_AddLineToTerminal("> No results",12,(Color){RED}, firstDraw);
80004b9c:	30 08       	mov	r8,0
80004b9e:	50 88       	stdsp	sp[0x20],r8
80004ba0:	31 f8       	mov	r8,31
80004ba2:	fb 58 00 20 	st.h	sp[32],r8
80004ba6:	40 88       	lddsp	r8,sp[0x20]
80004ba8:	1a d8       	st.w	--sp,r8
80004baa:	0a 9a       	mov	r10,r5
80004bac:	30 cb       	mov	r11,12
80004bae:	4a dc       	lddpc	r12,80004c60 <_musicMenu+0x198>
80004bb0:	f0 1f 00 2a 	mcall	80004c58 <_musicMenu+0x190>
80004bb4:	2f fd       	sub	sp,-4
		}
	}
	if(wasSDCardConnected){
80004bb6:	49 d8       	lddpc	r8,80004c28 <_musicMenu+0x160>
80004bb8:	11 89       	ld.ub	r9,r8[0x0]
80004bba:	30 08       	mov	r8,0
80004bbc:	f0 09 18 00 	cp.b	r9,r8
80004bc0:	c3 00       	breq	80004c20 <_musicMenu+0x158>
		for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
80004bc2:	4a 98       	lddpc	r8,80004c64 <_musicMenu+0x19c>
80004bc4:	11 89       	ld.ub	r9,r8[0x0]
80004bc6:	30 68       	mov	r8,6
80004bc8:	f0 09 0d 48 	min	r8,r8,r9
80004bcc:	58 08       	cp.w	r8,0
80004bce:	e0 8a 00 29 	brle	80004c20 <_musicMenu+0x158>
80004bd2:	30 06       	mov	r6,0
80004bd4:	0c 97       	mov	r7,r6
			gfx_AddOptionToTerminal((char*)(files[i].name),25,textColor, selectedOption & (1<<(i)), firstDraw, firstDraw);
80004bd6:	49 43       	lddpc	r3,80004c24 <_musicMenu+0x15c>
80004bd8:	4a 42       	lddpc	r2,80004c68 <_musicMenu+0x1a0>
80004bda:	49 e1       	lddpc	r1,80004c50 <_musicMenu+0x188>
80004bdc:	30 40       	mov	r0,4
		if(!wasSDCardConnected){
			gfx_AddLineToTerminal("> No results",12,(Color){RED}, firstDraw);
		}
	}
	if(wasSDCardConnected){
		for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
80004bde:	0a 94       	mov	r4,r5
80004be0:	0c 95       	mov	r5,r6
			gfx_AddOptionToTerminal((char*)(files[i].name),25,textColor, selectedOption & (1<<(i)), firstDraw, firstDraw);
80004be2:	07 86       	ld.ub	r6,r3[0x0]
80004be4:	ec 07 08 46 	asr	r6,r6,r7
80004be8:	ed d6 c0 01 	bfextu	r6,r6,0x0,0x1
80004bec:	a5 77       	lsl	r7,0x5
80004bee:	04 07       	add	r7,r2
80004bf0:	20 1d       	sub	sp,4
80004bf2:	00 9a       	mov	r10,r0
80004bf4:	02 9b       	mov	r11,r1
80004bf6:	1a 9c       	mov	r12,sp
80004bf8:	f0 1f 00 14 	mcall	80004c48 <_musicMenu+0x180>
80004bfc:	08 98       	mov	r8,r4
80004bfe:	08 99       	mov	r9,r4
80004c00:	0c 9a       	mov	r10,r6
80004c02:	31 9b       	mov	r11,25
80004c04:	0e 9c       	mov	r12,r7
80004c06:	f0 1f 00 1a 	mcall	80004c6c <_musicMenu+0x1a4>
		if(!wasSDCardConnected){
			gfx_AddLineToTerminal("> No results",12,(Color){RED}, firstDraw);
		}
	}
	if(wasSDCardConnected){
		for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
80004c0a:	2f f5       	sub	r5,-1
80004c0c:	5c 55       	castu.b	r5
80004c0e:	0a 97       	mov	r7,r5
80004c10:	49 59       	lddpc	r9,80004c64 <_musicMenu+0x19c>
80004c12:	13 88       	ld.ub	r8,r9[0x0]
80004c14:	30 69       	mov	r9,6
80004c16:	f2 08 0d 48 	min	r8,r9,r8
80004c1a:	2f fd       	sub	sp,-4
80004c1c:	10 35       	cp.w	r5,r8
80004c1e:	ce 25       	brlt	80004be2 <_musicMenu+0x11a>
			gfx_AddOptionToTerminal((char*)(files[i].name),25,textColor, selectedOption & (1<<(i)), firstDraw, firstDraw);
		}
	}
	
}
80004c20:	2f 7d       	sub	sp,-36
80004c22:	d8 32       	popm	r0-r7,pc
80004c24:	00 00       	add	r0,r0
80004c26:	04 10       	sub	r0,r2
80004c28:	00 00       	add	r0,r0
80004c2a:	07 ab       	ld.ub	r11,r3[0x2]
80004c2c:	80 00       	ld.sh	r0,r0[0x0]
80004c2e:	5c 98       	brev	r8
80004c30:	80 00       	ld.sh	r0,r0[0x0]
80004c32:	5c a4       	swap.h	r4
80004c34:	80 00       	ld.sh	r0,r0[0x0]
80004c36:	4f 14       	lddpc	r4,80004df8 <_mainMenu+0x188>
80004c38:	80 00       	ld.sh	r0,r0[0x0]
80004c3a:	50 88       	stdsp	sp[0x20],r8
80004c3c:	80 00       	ld.sh	r0,r0[0x0]
80004c3e:	47 b0       	lddsp	r0,sp[0x1ec]
80004c40:	00 00       	add	r0,r0
80004c42:	07 af       	ld.ub	pc,r3[0x2]
80004c44:	80 00       	ld.sh	r0,r0[0x0]
80004c46:	98 a6       	ld.uh	r6,r12[0x4]
80004c48:	80 00       	ld.sh	r0,r0[0x0]
80004c4a:	60 fc       	ld.w	r12,r0[0x3c]
80004c4c:	80 00       	ld.sh	r0,r0[0x0]
80004c4e:	3a f4       	mov	r4,-81
80004c50:	00 00       	add	r0,r0
80004c52:	04 0c       	add	r12,r2
80004c54:	80 00       	ld.sh	r0,r0[0x0]
80004c56:	9a 34       	ld.sh	r4,sp[0x6]
80004c58:	80 00       	ld.sh	r0,r0[0x0]
80004c5a:	3e 40       	mov	r0,-28
80004c5c:	80 00       	ld.sh	r0,r0[0x0]
80004c5e:	98 c2       	ld.uh	r2,r12[0x8]
80004c60:	80 00       	ld.sh	r0,r0[0x0]
80004c62:	9a 44       	ld.sh	r4,sp[0x8]
80004c64:	00 00       	add	r0,r0
80004c66:	16 ec       	st.h	--r11,r12
80004c68:	00 00       	add	r0,r0
80004c6a:	0a 6c       	and	r12,r5
80004c6c:	80 00       	ld.sh	r0,r0[0x0]
80004c6e:	3d 54       	mov	r4,-43

80004c70 <_mainMenu>:
 * otherwise only dynamic part are drawn
 *
 * Created 10.11.17 QVT
 * Last modified 10.11.17 QVT
 */
void _mainMenu(bool firstDraw){
80004c70:	eb cd 40 e0 	pushm	r5-r7,lr
80004c74:	20 5d       	sub	sp,20
80004c76:	18 97       	mov	r7,r12
	if(firstDraw){
80004c78:	58 0c       	cp.w	r12,0
80004c7a:	c2 f0       	breq	80004cd8 <_mainMenu+0x68>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004c7c:	30 06       	mov	r6,0
80004c7e:	50 06       	stdsp	sp[0x0],r6
80004c80:	e0 68 00 f0 	mov	r8,240
80004c84:	e0 69 01 40 	mov	r9,320
80004c88:	0c 9a       	mov	r10,r6
80004c8a:	0c 9b       	mov	r11,r6
80004c8c:	fa cc ff fc 	sub	r12,sp,-4
80004c90:	f0 1f 00 58 	mcall	80004df0 <_mainMenu+0x180>
80004c94:	40 08       	lddsp	r8,sp[0x0]
80004c96:	1a d8       	st.w	--sp,r8
80004c98:	fa e8 00 08 	ld.d	r8,sp[8]
80004c9c:	bb 29       	st.d	--sp,r8
80004c9e:	f0 1f 00 56 	mcall	80004df4 <_mainMenu+0x184>
	
		_drawCommonButton();
80004ca2:	f0 1f 00 56 	mcall	80004df8 <_mainMenu+0x188>
		menuChanged = false;
80004ca6:	4d 68       	lddpc	r8,80004dfc <_mainMenu+0x18c>
80004ca8:	b0 86       	st.b	r8[0x0],r6
		
		gfx_BeginNewTerminal((Vector2){20,220});
80004caa:	30 46       	mov	r6,4
80004cac:	0c 9a       	mov	r10,r6
80004cae:	4d 5b       	lddpc	r11,80004e00 <_mainMenu+0x190>
80004cb0:	fa cc ff e8 	sub	r12,sp,-24
80004cb4:	f0 1f 00 54 	mcall	80004e04 <_mainMenu+0x194>
80004cb8:	40 68       	lddsp	r8,sp[0x18]
80004cba:	1a d8       	st.w	--sp,r8
80004cbc:	f0 1f 00 53 	mcall	80004e08 <_mainMenu+0x198>
		
		gfx_AddLineToTerminal("status --complete", 17, textColor, firstDraw);
80004cc0:	20 1d       	sub	sp,4
80004cc2:	0c 9a       	mov	r10,r6
80004cc4:	4d 2b       	lddpc	r11,80004e0c <_mainMenu+0x19c>
80004cc6:	1a 9c       	mov	r12,sp
80004cc8:	f0 1f 00 4f 	mcall	80004e04 <_mainMenu+0x194>
80004ccc:	30 1a       	mov	r10,1
80004cce:	31 1b       	mov	r11,17
80004cd0:	4d 0c       	lddpc	r12,80004e10 <_mainMenu+0x1a0>
80004cd2:	f0 1f 00 51 	mcall	80004e14 <_mainMenu+0x1a4>
80004cd6:	2f bd       	sub	sp,-20
	}
	
	gfx_BeginNewTerminal((Vector2){20,200});
80004cd8:	30 46       	mov	r6,4
80004cda:	0c 9a       	mov	r10,r6
80004cdc:	4c fb       	lddpc	r11,80004e18 <_mainMenu+0x1a8>
80004cde:	fa cc ff f0 	sub	r12,sp,-16
80004ce2:	f0 1f 00 49 	mcall	80004e04 <_mainMenu+0x194>
80004ce6:	40 48       	lddsp	r8,sp[0x10]
80004ce8:	1a d8       	st.w	--sp,r8
80004cea:	f0 1f 00 48 	mcall	80004e08 <_mainMenu+0x198>
	gfx_AddOptionToTerminal("Vendredi",8,textColor,false,firstDraw,firstDraw);
80004cee:	4c 85       	lddpc	r5,80004e0c <_mainMenu+0x19c>
80004cf0:	20 1d       	sub	sp,4
80004cf2:	0c 9a       	mov	r10,r6
80004cf4:	0a 9b       	mov	r11,r5
80004cf6:	1a 9c       	mov	r12,sp
80004cf8:	f0 1f 00 43 	mcall	80004e04 <_mainMenu+0x194>
80004cfc:	0e 98       	mov	r8,r7
80004cfe:	0e 99       	mov	r9,r7
80004d00:	30 0a       	mov	r10,0
80004d02:	30 8b       	mov	r11,8
80004d04:	4c 6c       	lddpc	r12,80004e1c <_mainMenu+0x1ac>
80004d06:	f0 1f 00 47 	mcall	80004e20 <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("10/11/17", 8, textColor,false,firstDraw, firstDraw);
80004d0a:	20 1d       	sub	sp,4
80004d0c:	0c 9a       	mov	r10,r6
80004d0e:	0a 9b       	mov	r11,r5
80004d10:	1a 9c       	mov	r12,sp
80004d12:	f0 1f 00 3d 	mcall	80004e04 <_mainMenu+0x194>
80004d16:	0e 98       	mov	r8,r7
80004d18:	0e 99       	mov	r9,r7
80004d1a:	30 0a       	mov	r10,0
80004d1c:	30 8b       	mov	r11,8
80004d1e:	4c 2c       	lddpc	r12,80004e24 <_mainMenu+0x1b4>
80004d20:	f0 1f 00 40 	mcall	80004e20 <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("15h 30m" ,  7, textColor,false,firstDraw, firstDraw);
80004d24:	20 1d       	sub	sp,4
80004d26:	0c 9a       	mov	r10,r6
80004d28:	0a 9b       	mov	r11,r5
80004d2a:	1a 9c       	mov	r12,sp
80004d2c:	f0 1f 00 36 	mcall	80004e04 <_mainMenu+0x194>
80004d30:	0e 98       	mov	r8,r7
80004d32:	0e 99       	mov	r9,r7
80004d34:	30 0a       	mov	r10,0
80004d36:	30 7b       	mov	r11,7
80004d38:	4b cc       	lddpc	r12,80004e28 <_mainMenu+0x1b8>
80004d3a:	f0 1f 00 3a 	mcall	80004e20 <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("Alarme 1 disabled" ,  26, textColor,false,firstDraw, firstDraw);
80004d3e:	20 1d       	sub	sp,4
80004d40:	0c 9a       	mov	r10,r6
80004d42:	0a 9b       	mov	r11,r5
80004d44:	1a 9c       	mov	r12,sp
80004d46:	f0 1f 00 30 	mcall	80004e04 <_mainMenu+0x194>
80004d4a:	0e 98       	mov	r8,r7
80004d4c:	0e 99       	mov	r9,r7
80004d4e:	30 0a       	mov	r10,0
80004d50:	31 ab       	mov	r11,26
80004d52:	4b 7c       	lddpc	r12,80004e2c <_mainMenu+0x1bc>
80004d54:	f0 1f 00 33 	mcall	80004e20 <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("Alarme 2 enabled" ,  25, textColor,false,firstDraw, firstDraw);
80004d58:	20 1d       	sub	sp,4
80004d5a:	0c 9a       	mov	r10,r6
80004d5c:	0a 9b       	mov	r11,r5
80004d5e:	1a 9c       	mov	r12,sp
80004d60:	f0 1f 00 29 	mcall	80004e04 <_mainMenu+0x194>
80004d64:	0e 98       	mov	r8,r7
80004d66:	0e 99       	mov	r9,r7
80004d68:	30 0a       	mov	r10,0
80004d6a:	31 9b       	mov	r11,25
80004d6c:	4b 1c       	lddpc	r12,80004e30 <_mainMenu+0x1c0>
80004d6e:	f0 1f 00 2d 	mcall	80004e20 <_mainMenu+0x1b0>
	
	if(selectedCommand == 0){
80004d72:	4b 18       	lddpc	r8,80004e34 <_mainMenu+0x1c4>
80004d74:	11 88       	ld.ub	r8,r8[0x0]
80004d76:	2f ad       	sub	sp,-24
80004d78:	58 08       	cp.w	r8,0
80004d7a:	c1 21       	brne	80004d9e <_mainMenu+0x12e>
		gfx_cmdLine("ls | grep .wave", 15, textColor,commandChanged);
80004d7c:	4a f7       	lddpc	r7,80004e38 <_mainMenu+0x1c8>
80004d7e:	0f 86       	ld.ub	r6,r7[0x0]
80004d80:	20 1d       	sub	sp,4
80004d82:	30 4a       	mov	r10,4
80004d84:	0a 9b       	mov	r11,r5
80004d86:	1a 9c       	mov	r12,sp
80004d88:	f0 1f 00 1f 	mcall	80004e04 <_mainMenu+0x194>
80004d8c:	0c 9a       	mov	r10,r6
80004d8e:	30 fb       	mov	r11,15
80004d90:	4a bc       	lddpc	r12,80004e3c <_mainMenu+0x1cc>
80004d92:	f0 1f 00 2c 	mcall	80004e40 <_mainMenu+0x1d0>
		commandChanged = false;
80004d96:	30 08       	mov	r8,0
80004d98:	ae 88       	st.b	r7[0x0],r8
80004d9a:	2f fd       	sub	sp,-4
80004d9c:	c2 68       	rjmp	80004de8 <_mainMenu+0x178>
	}
	else if(selectedCommand == 1){
80004d9e:	30 19       	mov	r9,1
80004da0:	f2 08 18 00 	cp.b	r8,r9
80004da4:	c1 21       	brne	80004dc8 <_mainMenu+0x158>
		gfx_cmdLine("sudo settings -h", 16, textColor,commandChanged);
80004da6:	4a 57       	lddpc	r7,80004e38 <_mainMenu+0x1c8>
80004da8:	0f 86       	ld.ub	r6,r7[0x0]
80004daa:	20 1d       	sub	sp,4
80004dac:	30 4a       	mov	r10,4
80004dae:	49 8b       	lddpc	r11,80004e0c <_mainMenu+0x19c>
80004db0:	1a 9c       	mov	r12,sp
80004db2:	f0 1f 00 15 	mcall	80004e04 <_mainMenu+0x194>
80004db6:	0c 9a       	mov	r10,r6
80004db8:	31 0b       	mov	r11,16
80004dba:	4a 3c       	lddpc	r12,80004e44 <_mainMenu+0x1d4>
80004dbc:	f0 1f 00 21 	mcall	80004e40 <_mainMenu+0x1d0>
		commandChanged = false;
80004dc0:	30 08       	mov	r8,0
80004dc2:	ae 88       	st.b	r7[0x0],r8
80004dc4:	2f fd       	sub	sp,-4
80004dc6:	c1 18       	rjmp	80004de8 <_mainMenu+0x178>
	}
	else {
		gfx_cmdLine("alarm -info", 11, textColor,commandChanged);
80004dc8:	49 c7       	lddpc	r7,80004e38 <_mainMenu+0x1c8>
80004dca:	0f 86       	ld.ub	r6,r7[0x0]
80004dcc:	20 1d       	sub	sp,4
80004dce:	30 4a       	mov	r10,4
80004dd0:	48 fb       	lddpc	r11,80004e0c <_mainMenu+0x19c>
80004dd2:	1a 9c       	mov	r12,sp
80004dd4:	f0 1f 00 0c 	mcall	80004e04 <_mainMenu+0x194>
80004dd8:	0c 9a       	mov	r10,r6
80004dda:	30 bb       	mov	r11,11
80004ddc:	49 bc       	lddpc	r12,80004e48 <_mainMenu+0x1d8>
80004dde:	f0 1f 00 19 	mcall	80004e40 <_mainMenu+0x1d0>
		commandChanged = false;
80004de2:	30 08       	mov	r8,0
80004de4:	ae 88       	st.b	r7[0x0],r8
80004de6:	2f fd       	sub	sp,-4
	}
}
80004de8:	2f bd       	sub	sp,-20
80004dea:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004dee:	00 00       	add	r0,r0
80004df0:	80 00       	ld.sh	r0,r0[0x0]
80004df2:	4f 14       	lddpc	r4,80004fb4 <_setStart+0x10>
80004df4:	80 00       	ld.sh	r0,r0[0x0]
80004df6:	50 88       	stdsp	sp[0x20],r8
80004df8:	80 00       	ld.sh	r0,r0[0x0]
80004dfa:	47 b0       	lddsp	r0,sp[0x1ec]
80004dfc:	00 00       	add	r0,r0
80004dfe:	07 af       	ld.ub	pc,r3[0x2]
80004e00:	80 00       	ld.sh	r0,r0[0x0]
80004e02:	98 be       	ld.uh	lr,r12[0x6]
80004e04:	80 00       	ld.sh	r0,r0[0x0]
80004e06:	60 fc       	ld.w	r12,r0[0x3c]
80004e08:	80 00       	ld.sh	r0,r0[0x0]
80004e0a:	3a f4       	mov	r4,-81
80004e0c:	00 00       	add	r0,r0
80004e0e:	04 0c       	add	r12,r2
80004e10:	80 00       	ld.sh	r0,r0[0x0]
80004e12:	9a 54       	ld.sh	r4,sp[0xa]
80004e14:	80 00       	ld.sh	r0,r0[0x0]
80004e16:	3e 40       	mov	r0,-28
80004e18:	80 00       	ld.sh	r0,r0[0x0]
80004e1a:	98 92       	ld.uh	r2,r12[0x2]
80004e1c:	80 00       	ld.sh	r0,r0[0x0]
80004e1e:	9a 68       	ld.sh	r8,sp[0xc]
80004e20:	80 00       	ld.sh	r0,r0[0x0]
80004e22:	3d 54       	mov	r4,-43
80004e24:	80 00       	ld.sh	r0,r0[0x0]
80004e26:	9a 74       	ld.sh	r4,sp[0xe]
80004e28:	80 00       	ld.sh	r0,r0[0x0]
80004e2a:	9a 80       	ld.uh	r0,sp[0x0]
80004e2c:	80 00       	ld.sh	r0,r0[0x0]
80004e2e:	9a 88       	ld.uh	r8,sp[0x0]
80004e30:	80 00       	ld.sh	r0,r0[0x0]
80004e32:	9a 9c       	ld.uh	r12,sp[0x2]
80004e34:	00 00       	add	r0,r0
80004e36:	07 ad       	ld.ub	sp,r3[0x2]
80004e38:	00 00       	add	r0,r0
80004e3a:	04 11       	sub	r1,r2
80004e3c:	80 00       	ld.sh	r0,r0[0x0]
80004e3e:	9a b0       	ld.uh	r0,sp[0x6]
80004e40:	80 00       	ld.sh	r0,r0[0x0]
80004e42:	3c 90       	mov	r0,-55
80004e44:	80 00       	ld.sh	r0,r0[0x0]
80004e46:	99 e4       	st.w	r12[0x38],r4
80004e48:	80 00       	ld.sh	r0,r0[0x0]
80004e4a:	9a c0       	ld.uh	r0,sp[0x8]

80004e4c <gui_Init>:

/************************************************************************/
/* FUNCTIONS                                                            */
/************************************************************************/

void gui_Init(void){
80004e4c:	d4 01       	pushm	lr
	gpio_enable_pin_glitch_filter(PIN_SWITCH0);
80004e4e:	33 8c       	mov	r12,56
80004e50:	f0 1f 00 17 	mcall	80004eac <gui_Init+0x60>
	gpio_enable_pin_pull_up(PIN_SWITCH0);
80004e54:	33 8c       	mov	r12,56
80004e56:	f0 1f 00 17 	mcall	80004eb0 <gui_Init+0x64>
	gpio_enable_pin_interrupt(PIN_SWITCH0, GPIO_RISING_EDGE);
80004e5a:	30 1b       	mov	r11,1
80004e5c:	33 8c       	mov	r12,56
80004e5e:	f0 1f 00 16 	mcall	80004eb4 <gui_Init+0x68>

	gpio_enable_pin_glitch_filter(PIN_SWITCH1);
80004e62:	33 9c       	mov	r12,57
80004e64:	f0 1f 00 12 	mcall	80004eac <gui_Init+0x60>
	gpio_enable_pin_pull_up(PIN_SWITCH1);
80004e68:	33 9c       	mov	r12,57
80004e6a:	f0 1f 00 12 	mcall	80004eb0 <gui_Init+0x64>
	gpio_enable_pin_interrupt(PIN_SWITCH1, GPIO_RISING_EDGE);
80004e6e:	30 1b       	mov	r11,1
80004e70:	33 9c       	mov	r12,57
80004e72:	f0 1f 00 11 	mcall	80004eb4 <gui_Init+0x68>

	gpio_enable_pin_glitch_filter(PIN_SWITCH2);
80004e76:	33 ac       	mov	r12,58
80004e78:	f0 1f 00 0d 	mcall	80004eac <gui_Init+0x60>
	gpio_enable_pin_pull_up(PIN_SWITCH2);
80004e7c:	33 ac       	mov	r12,58
80004e7e:	f0 1f 00 0d 	mcall	80004eb0 <gui_Init+0x64>
	gpio_enable_pin_interrupt(PIN_SWITCH2, GPIO_RISING_EDGE);
80004e82:	30 1b       	mov	r11,1
80004e84:	33 ac       	mov	r12,58
80004e86:	f0 1f 00 0c 	mcall	80004eb4 <gui_Init+0x68>

	gpio_enable_pin_glitch_filter(PIN_SWITCH3);
80004e8a:	33 bc       	mov	r12,59
80004e8c:	f0 1f 00 08 	mcall	80004eac <gui_Init+0x60>
	gpio_enable_pin_pull_up(PIN_SWITCH3);
80004e90:	33 bc       	mov	r12,59
80004e92:	f0 1f 00 08 	mcall	80004eb0 <gui_Init+0x64>
	gpio_enable_pin_interrupt(PIN_SWITCH3, GPIO_RISING_EDGE);
80004e96:	30 1b       	mov	r11,1
80004e98:	33 bc       	mov	r12,59
80004e9a:	f0 1f 00 07 	mcall	80004eb4 <gui_Init+0x68>
	
	INTC_register_interrupt(&switch_irq, AVR32_GPIO_IRQ7, AVR32_INTC_INT0);
80004e9e:	30 0a       	mov	r10,0
80004ea0:	34 7b       	mov	r11,71
80004ea2:	48 6c       	lddpc	r12,80004eb8 <gui_Init+0x6c>
80004ea4:	f0 1f 00 06 	mcall	80004ebc <gui_Init+0x70>
}
80004ea8:	d8 02       	popm	pc
80004eaa:	00 00       	add	r0,r0
80004eac:	80 00       	ld.sh	r0,r0[0x0]
80004eae:	2a 42       	sub	r2,-92
80004eb0:	80 00       	ld.sh	r0,r0[0x0]
80004eb2:	29 f4       	sub	r4,-97
80004eb4:	80 00       	ld.sh	r0,r0[0x0]
80004eb6:	2a 58       	sub	r8,-91
80004eb8:	80 00       	ld.sh	r0,r0[0x0]
80004eba:	41 3c       	lddsp	r12,sp[0x4c]
80004ebc:	80 00       	ld.sh	r0,r0[0x0]
80004ebe:	2a d0       	sub	r0,-83

80004ec0 <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
80004ec0:	eb cd 00 10 	pushm	r4
80004ec4:	20 1d       	sub	sp,4
80004ec6:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
80004eca:	09 e9       	ld.ub	r9,r4[0x6]
80004ecc:	2f f9       	sub	r9,-1
80004ece:	09 aa       	ld.ub	r10,r4[0x2]
80004ed0:	14 19       	sub	r9,r10
80004ed2:	88 a8       	ld.uh	r8,r4[0x4]
80004ed4:	2f f8       	sub	r8,-1
80004ed6:	88 8a       	ld.uh	r10,r4[0x0]
80004ed8:	14 18       	sub	r8,r10
80004eda:	f2 08 02 48 	mul	r8,r9,r8
80004ede:	50 08       	stdsp	sp[0x0],r8
	return value;
80004ee0:	40 0c       	lddsp	r12,sp[0x0]
}
80004ee2:	2f fd       	sub	sp,-4
80004ee4:	e3 cd 00 10 	ldm	sp++,r4
80004ee8:	5e fc       	retal	r12

80004eea <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
80004eea:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
80004eec:	f6 08 19 00 	cp.h	r8,r11
80004ef0:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
80004ef4:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
80004ef6:	f6 08 19 00 	cp.h	r8,r11
80004efa:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
80004efe:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
80004f00:	f4 08 18 00 	cp.b	r8,r10
80004f04:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
80004f08:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
80004f0a:	f4 08 18 00 	cp.b	r8,r10
80004f0e:	f9 fa be 06 	st.bhi	r12[0x6],r10
80004f12:	5e fc       	retal	r12

80004f14 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
80004f14:	d4 01       	pushm	lr
80004f16:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
80004f18:	b8 0b       	st.h	r12[0x0],r11
80004f1a:	b8 aa       	st.b	r12[0x2],r10
80004f1c:	b8 29       	st.h	r12[0x4],r9
80004f1e:	b8 e8       	st.b	r12[0x6],r8
80004f20:	d8 02       	popm	pc
80004f22:	d7 03       	nop

80004f24 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
80004f24:	eb cd 40 c0 	pushm	r6-r7,lr
80004f28:	18 96       	mov	r6,r12
80004f2a:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80004f2c:	30 0b       	mov	r11,0
80004f2e:	fe 7c 24 00 	mov	r12,-56320
80004f32:	f0 1f 00 1a 	mcall	80004f98 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80004f36:	37 0b       	mov	r11,112
80004f38:	fe 7c 24 00 	mov	r12,-56320
80004f3c:	f0 1f 00 18 	mcall	80004f9c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
80004f40:	30 0b       	mov	r11,0
80004f42:	fe 7c 24 00 	mov	r12,-56320
80004f46:	f0 1f 00 16 	mcall	80004f9c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
80004f4a:	0c 9b       	mov	r11,r6
80004f4c:	fe 7c 24 00 	mov	r12,-56320
80004f50:	f0 1f 00 13 	mcall	80004f9c <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80004f54:	30 0b       	mov	r11,0
80004f56:	fe 7c 24 00 	mov	r12,-56320
80004f5a:	f0 1f 00 12 	mcall	80004fa0 <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80004f5e:	30 0b       	mov	r11,0
80004f60:	fe 7c 24 00 	mov	r12,-56320
80004f64:	f0 1f 00 0d 	mcall	80004f98 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
80004f68:	37 2b       	mov	r11,114
80004f6a:	fe 7c 24 00 	mov	r12,-56320
80004f6e:	f0 1f 00 0c 	mcall	80004f9c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
80004f72:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80004f76:	fe 7c 24 00 	mov	r12,-56320
80004f7a:	f0 1f 00 09 	mcall	80004f9c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
80004f7e:	0e 9b       	mov	r11,r7
80004f80:	5c 5b       	castu.b	r11
80004f82:	fe 7c 24 00 	mov	r12,-56320
80004f86:	f0 1f 00 06 	mcall	80004f9c <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80004f8a:	30 0b       	mov	r11,0
80004f8c:	fe 7c 24 00 	mov	r12,-56320
80004f90:	f0 1f 00 04 	mcall	80004fa0 <_writeRegister+0x7c>
}
80004f94:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004f98:	80 00       	ld.sh	r0,r0[0x0]
80004f9a:	2f 6a       	sub	r10,-10
80004f9c:	80 00       	ld.sh	r0,r0[0x0]
80004f9e:	30 9a       	mov	r10,9
80004fa0:	80 00       	ld.sh	r0,r0[0x0]
80004fa2:	2f b6       	sub	r6,-5

80004fa4 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80004fa4:	eb cd 40 10 	pushm	r4,lr
80004fa8:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
80004fac:	09 ab       	ld.ub	r11,r4[0x2]
80004fae:	32 0c       	mov	r12,32
80004fb0:	f0 1f 00 04 	mcall	80004fc0 <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
80004fb4:	88 8b       	ld.uh	r11,r4[0x0]
80004fb6:	32 1c       	mov	r12,33
80004fb8:	f0 1f 00 02 	mcall	80004fc0 <_setStart+0x1c>
}
80004fbc:	e3 cd 80 10 	ldm	sp++,r4,pc
80004fc0:	80 00       	ld.sh	r0,r0[0x0]
80004fc2:	4f 24       	lddpc	r4,80005188 <screen_Init+0x24>

80004fc4 <_setLimits>:

static void _setLimits(Rectangle rect){
80004fc4:	eb cd 40 10 	pushm	r4,lr
80004fc8:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
80004fcc:	09 ab       	ld.ub	r11,r4[0x2]
80004fce:	35 0c       	mov	r12,80
80004fd0:	f0 1f 00 08 	mcall	80004ff0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
80004fd4:	09 eb       	ld.ub	r11,r4[0x6]
80004fd6:	35 1c       	mov	r12,81
80004fd8:	f0 1f 00 06 	mcall	80004ff0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
80004fdc:	88 8b       	ld.uh	r11,r4[0x0]
80004fde:	35 2c       	mov	r12,82
80004fe0:	f0 1f 00 04 	mcall	80004ff0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
80004fe4:	88 ab       	ld.uh	r11,r4[0x4]
80004fe6:	35 2c       	mov	r12,82
80004fe8:	f0 1f 00 02 	mcall	80004ff0 <_setLimits+0x2c>
}
80004fec:	e3 cd 80 10 	ldm	sp++,r4,pc
80004ff0:	80 00       	ld.sh	r0,r0[0x0]
80004ff2:	4f 24       	lddpc	r4,800051b8 <screen_Init+0x54>

80004ff4 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
80004ff4:	eb cd 40 80 	pushm	r7,lr
80004ff8:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80004ffa:	30 0b       	mov	r11,0
80004ffc:	fe 7c 24 00 	mov	r12,-56320
80005000:	f0 1f 00 0c 	mcall	80005030 <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80005004:	37 0b       	mov	r11,112
80005006:	fe 7c 24 00 	mov	r12,-56320
8000500a:	f0 1f 00 0b 	mcall	80005034 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
8000500e:	30 0b       	mov	r11,0
80005010:	fe 7c 24 00 	mov	r12,-56320
80005014:	f0 1f 00 08 	mcall	80005034 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
80005018:	0e 9b       	mov	r11,r7
8000501a:	fe 7c 24 00 	mov	r12,-56320
8000501e:	f0 1f 00 06 	mcall	80005034 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80005022:	30 0b       	mov	r11,0
80005024:	fe 7c 24 00 	mov	r12,-56320
80005028:	f0 1f 00 04 	mcall	80005038 <_selectRegister+0x44>
}
8000502c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005030:	80 00       	ld.sh	r0,r0[0x0]
80005032:	2f 6a       	sub	r10,-10
80005034:	80 00       	ld.sh	r0,r0[0x0]
80005036:	30 9a       	mov	r10,9
80005038:	80 00       	ld.sh	r0,r0[0x0]
8000503a:	2f b6       	sub	r6,-5

8000503c <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
8000503c:	eb cd 40 80 	pushm	r7,lr
80005040:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80005042:	30 0b       	mov	r11,0
80005044:	fe 7c 24 00 	mov	r12,-56320
80005048:	f0 1f 00 0d 	mcall	8000507c <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
8000504c:	37 2b       	mov	r11,114
8000504e:	fe 7c 24 00 	mov	r12,-56320
80005052:	f0 1f 00 0c 	mcall	80005080 <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
80005056:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
8000505a:	fe 7c 24 00 	mov	r12,-56320
8000505e:	f0 1f 00 09 	mcall	80005080 <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
80005062:	0e 9b       	mov	r11,r7
80005064:	5c 5b       	castu.b	r11
80005066:	fe 7c 24 00 	mov	r12,-56320
8000506a:	f0 1f 00 06 	mcall	80005080 <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000506e:	30 0b       	mov	r11,0
80005070:	fe 7c 24 00 	mov	r12,-56320
80005074:	f0 1f 00 04 	mcall	80005084 <_writeRAM+0x48>
}
80005078:	e3 cd 80 80 	ldm	sp++,r7,pc
8000507c:	80 00       	ld.sh	r0,r0[0x0]
8000507e:	2f 6a       	sub	r10,-10
80005080:	80 00       	ld.sh	r0,r0[0x0]
80005082:	30 9a       	mov	r10,9
80005084:	80 00       	ld.sh	r0,r0[0x0]
80005086:	2f b6       	sub	r6,-5

80005088 <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
80005088:	eb cd 40 d0 	pushm	r4,r6-r7,lr
8000508c:	20 3d       	sub	sp,12
8000508e:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
80005092:	e0 6a 00 f0 	mov	r10,240
80005096:	e0 6b 01 40 	mov	r11,320
8000509a:	08 9c       	mov	r12,r4
8000509c:	f0 1f 00 1b 	mcall	80005108 <screen_SetPixels+0x80>

	_setLimits(rect);
800050a0:	e8 e8 00 00 	ld.d	r8,r4[0]
800050a4:	bb 29       	st.d	--sp,r8
800050a6:	f0 1f 00 1a 	mcall	8000510c <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
800050aa:	68 08       	ld.w	r8,r4[0x0]
800050ac:	1a d8       	st.w	--sp,r8
800050ae:	f0 1f 00 19 	mcall	80005110 <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
800050b2:	32 2c       	mov	r12,34
800050b4:	f0 1f 00 18 	mcall	80005114 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
800050b8:	e8 e8 00 00 	ld.d	r8,r4[0]
800050bc:	bb 29       	st.d	--sp,r8
800050be:	f0 1f 00 17 	mcall	80005118 <screen_SetPixels+0x90>
800050c2:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
800050c4:	40 57       	lddsp	r7,sp[0x14]
800050c6:	2f bd       	sub	sp,-20
800050c8:	58 07       	cp.w	r7,0
800050ca:	c0 70       	breq	800050d8 <screen_SetPixels+0x50>
		_writeRAM(color.value);
800050cc:	88 c6       	ld.uh	r6,r4[0x8]
800050ce:	0c 9c       	mov	r12,r6
800050d0:	f0 1f 00 13 	mcall	8000511c <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
800050d4:	20 17       	sub	r7,1
800050d6:	cf c1       	brne	800050ce <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800050d8:	30 0b       	mov	r11,0
800050da:	fe 7c 24 00 	mov	r12,-56320
800050de:	f0 1f 00 11 	mcall	80005120 <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
800050e2:	e0 68 00 f0 	mov	r8,240
800050e6:	e0 69 01 40 	mov	r9,320
800050ea:	30 0a       	mov	r10,0
800050ec:	14 9b       	mov	r11,r10
800050ee:	fa cc ff fc 	sub	r12,sp,-4
800050f2:	f0 1f 00 0d 	mcall	80005124 <screen_SetPixels+0x9c>
800050f6:	fa e8 00 04 	ld.d	r8,sp[4]
800050fa:	bb 29       	st.d	--sp,r8
800050fc:	f0 1f 00 04 	mcall	8000510c <screen_SetPixels+0x84>
80005100:	2f ed       	sub	sp,-8
}
80005102:	2f dd       	sub	sp,-12
80005104:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
80005108:	80 00       	ld.sh	r0,r0[0x0]
8000510a:	4e ea       	lddpc	r10,800052c0 <screen_Init+0x15c>
8000510c:	80 00       	ld.sh	r0,r0[0x0]
8000510e:	4f c4       	lddpc	r4,800052fc <screen_Init+0x198>
80005110:	80 00       	ld.sh	r0,r0[0x0]
80005112:	4f a4       	lddpc	r4,800052f8 <screen_Init+0x194>
80005114:	80 00       	ld.sh	r0,r0[0x0]
80005116:	4f f4       	lddpc	r4,80005310 <screen_Init+0x1ac>
80005118:	80 00       	ld.sh	r0,r0[0x0]
8000511a:	4e c0       	lddpc	r0,800052c8 <screen_Init+0x164>
8000511c:	80 00       	ld.sh	r0,r0[0x0]
8000511e:	50 3c       	stdsp	sp[0xc],r12
80005120:	80 00       	ld.sh	r0,r0[0x0]
80005122:	2f b6       	sub	r6,-5
80005124:	80 00       	ld.sh	r0,r0[0x0]
80005126:	4f 14       	lddpc	r4,800052e8 <screen_Init+0x184>

80005128 <screen_SetPixel>:
void screen_TouchZone(Rectangle rect, void *callback(void)){


}

void screen_SetPixel(Vector2 position, Color color){
80005128:	eb cd 40 10 	pushm	r4,lr
8000512c:	fa c4 ff f8 	sub	r4,sp,-8
	_setStart(position);
80005130:	68 08       	ld.w	r8,r4[0x0]
80005132:	1a d8       	st.w	--sp,r8
80005134:	f0 1f 00 08 	mcall	80005154 <screen_SetPixel+0x2c>
	_selectRegister(R61580_DATA_WRITE);
80005138:	32 2c       	mov	r12,34
8000513a:	f0 1f 00 08 	mcall	80005158 <screen_SetPixel+0x30>
	_writeRAM(color.value);
8000513e:	88 ac       	ld.uh	r12,r4[0x4]
80005140:	f0 1f 00 07 	mcall	8000515c <screen_SetPixel+0x34>
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
80005144:	30 0b       	mov	r11,0
80005146:	fe 7c 24 00 	mov	r12,-56320
8000514a:	f0 1f 00 06 	mcall	80005160 <screen_SetPixel+0x38>
8000514e:	2f fd       	sub	sp,-4
}
80005150:	e3 cd 80 10 	ldm	sp++,r4,pc
80005154:	80 00       	ld.sh	r0,r0[0x0]
80005156:	4f a4       	lddpc	r4,8000533c <screen_Init+0x1d8>
80005158:	80 00       	ld.sh	r0,r0[0x0]
8000515a:	4f f4       	lddpc	r4,80005354 <screen_Init+0x1f0>
8000515c:	80 00       	ld.sh	r0,r0[0x0]
8000515e:	50 3c       	stdsp	sp[0xc],r12
80005160:	80 00       	ld.sh	r0,r0[0x0]
80005162:	2f b6       	sub	r6,-5

80005164 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80005164:	eb cd 40 80 	pushm	r7,lr
80005168:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
8000516a:	fe f8 03 a2 	ld.w	r8,pc[930]
8000516e:	fa cc ff c0 	sub	r12,sp,-64
80005172:	f0 ea 00 00 	ld.d	r10,r8[0]
80005176:	f8 eb 00 00 	st.d	r12[0],r10
8000517a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000517e:	f8 eb 00 08 	st.d	r12[8],r10
80005182:	f0 ea 00 10 	ld.d	r10,r8[16]
80005186:	f8 eb 00 10 	st.d	r12[16],r10
8000518a:	f0 e8 00 18 	ld.d	r8,r8[24]
8000518e:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80005192:	fe f8 03 7e 	ld.w	r8,pc[894]
80005196:	fa c7 ff d0 	sub	r7,sp,-48
8000519a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000519e:	ee eb 00 00 	st.d	r7[0],r10
800051a2:	f0 e8 00 08 	ld.d	r8,r8[8]
800051a6:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
800051aa:	30 4b       	mov	r11,4
800051ac:	f0 1f 00 da 	mcall	80005514 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
800051b0:	0e 9b       	mov	r11,r7
800051b2:	fe 7c 24 00 	mov	r12,-56320
800051b6:	f0 1f 00 d9 	mcall	80005518 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
800051ba:	fe 7c 24 00 	mov	r12,-56320
800051be:	f0 1f 00 d8 	mcall	8000551c <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
800051c2:	e0 6a 90 00 	mov	r10,36864
800051c6:	ea 1a 03 d0 	orh	r10,0x3d0
800051ca:	0e 9b       	mov	r11,r7
800051cc:	fe 7c 24 00 	mov	r12,-56320
800051d0:	f0 1f 00 d4 	mcall	80005520 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
800051d4:	30 ec       	mov	r12,14
800051d6:	f0 1f 00 d4 	mcall	80005524 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800051da:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800051de:	e0 6a a8 00 	mov	r10,43008
800051e2:	ea 1a 00 61 	orh	r10,0x61
800051e6:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800051ea:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800051ee:	14 38       	cp.w	r8,r10
800051f0:	e0 88 00 08 	brls	80005200 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800051f4:	12 38       	cp.w	r8,r9
800051f6:	fe 98 ff fa 	brls	800051ea <screen_Init+0x86>
800051fa:	12 3a       	cp.w	r10,r9
800051fc:	c4 e3       	brcs	80005298 <screen_Init+0x134>
800051fe:	cf 6b       	rjmp	800051ea <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005200:	12 38       	cp.w	r8,r9
80005202:	e0 8b 00 4b 	brhi	80005298 <screen_Init+0x134>
80005206:	12 3a       	cp.w	r10,r9
80005208:	c4 83       	brcs	80005298 <screen_Init+0x134>
8000520a:	cf 0b       	rjmp	800051ea <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000520c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005210:	14 38       	cp.w	r8,r10
80005212:	e0 88 00 08 	brls	80005222 <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005216:	12 38       	cp.w	r8,r9
80005218:	fe 98 ff fa 	brls	8000520c <screen_Init+0xa8>
8000521c:	12 3a       	cp.w	r10,r9
8000521e:	c4 73       	brcs	800052ac <screen_Init+0x148>
80005220:	cf 6b       	rjmp	8000520c <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005222:	12 38       	cp.w	r8,r9
80005224:	e0 8b 00 44 	brhi	800052ac <screen_Init+0x148>
80005228:	12 3a       	cp.w	r10,r9
8000522a:	c4 13       	brcs	800052ac <screen_Init+0x148>
8000522c:	cf 0b       	rjmp	8000520c <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000522e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005232:	14 38       	cp.w	r8,r10
80005234:	e0 88 00 08 	brls	80005244 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005238:	12 38       	cp.w	r8,r9
8000523a:	fe 98 ff fa 	brls	8000522e <screen_Init+0xca>
8000523e:	12 3a       	cp.w	r10,r9
80005240:	c4 73       	brcs	800052ce <screen_Init+0x16a>
80005242:	cf 6b       	rjmp	8000522e <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005244:	12 38       	cp.w	r8,r9
80005246:	e0 8b 00 44 	brhi	800052ce <screen_Init+0x16a>
8000524a:	12 3a       	cp.w	r10,r9
8000524c:	c4 13       	brcs	800052ce <screen_Init+0x16a>
8000524e:	cf 0b       	rjmp	8000522e <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005250:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005254:	14 38       	cp.w	r8,r10
80005256:	e0 88 00 08 	brls	80005266 <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000525a:	12 38       	cp.w	r8,r9
8000525c:	fe 98 ff fa 	brls	80005250 <screen_Init+0xec>
80005260:	12 3a       	cp.w	r10,r9
80005262:	c5 43       	brcs	8000530a <screen_Init+0x1a6>
80005264:	cf 6b       	rjmp	80005250 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005266:	12 38       	cp.w	r8,r9
80005268:	e0 8b 00 51 	brhi	8000530a <screen_Init+0x1a6>
8000526c:	12 3a       	cp.w	r10,r9
8000526e:	c4 e3       	brcs	8000530a <screen_Init+0x1a6>
80005270:	cf 0b       	rjmp	80005250 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005272:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005276:	14 38       	cp.w	r8,r10
80005278:	e0 88 00 09 	brls	8000528a <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000527c:	12 38       	cp.w	r8,r9
8000527e:	fe 98 ff fa 	brls	80005272 <screen_Init+0x10e>
80005282:	12 3a       	cp.w	r10,r9
80005284:	e0 83 00 a0 	brlo	800053c4 <screen_Init+0x260>
80005288:	cf 5b       	rjmp	80005272 <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000528a:	12 38       	cp.w	r8,r9
8000528c:	e0 8b 00 9c 	brhi	800053c4 <screen_Init+0x260>
80005290:	12 3a       	cp.w	r10,r9
80005292:	e0 83 00 99 	brlo	800053c4 <screen_Init+0x260>
80005296:	ce eb       	rjmp	80005272 <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80005298:	30 ec       	mov	r12,14
8000529a:	f0 1f 00 a4 	mcall	80005528 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000529e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800052a2:	e4 69 e2 00 	mov	r9,320000
800052a6:	f0 09 00 0a 	add	r10,r8,r9
800052aa:	cb 1b       	rjmp	8000520c <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800052ac:	30 0b       	mov	r11,0
800052ae:	16 9c       	mov	r12,r11
800052b0:	f0 1f 00 9f 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800052b4:	30 0b       	mov	r11,0
800052b6:	16 9c       	mov	r12,r11
800052b8:	f0 1f 00 9d 	mcall	8000552c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800052bc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800052c0:	e0 6a a8 00 	mov	r10,43008
800052c4:	ea 1a 00 61 	orh	r10,0x61
800052c8:	f0 0a 00 0a 	add	r10,r8,r10
800052cc:	cb 1b       	rjmp	8000522e <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800052ce:	30 0b       	mov	r11,0
800052d0:	16 9c       	mov	r12,r11
800052d2:	f0 1f 00 97 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800052d6:	30 0b       	mov	r11,0
800052d8:	16 9c       	mov	r12,r11
800052da:	f0 1f 00 95 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800052de:	30 0b       	mov	r11,0
800052e0:	16 9c       	mov	r12,r11
800052e2:	f0 1f 00 93 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800052e6:	30 0b       	mov	r11,0
800052e8:	16 9c       	mov	r12,r11
800052ea:	f0 1f 00 91 	mcall	8000552c <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
800052ee:	30 1b       	mov	r11,1
800052f0:	e0 6c 00 a4 	mov	r12,164
800052f4:	f0 1f 00 8e 	mcall	8000552c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800052f8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800052fc:	e0 6a a8 00 	mov	r10,43008
80005300:	ea 1a 00 61 	orh	r10,0x61
80005304:	f0 0a 00 0a 	add	r10,r8,r10
80005308:	ca 4b       	rjmp	80005250 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
8000530a:	e0 6b a7 00 	mov	r11,42752
8000530e:	36 0c       	mov	r12,96
80005310:	f0 1f 00 87 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
80005314:	e0 6b 08 08 	mov	r11,2056
80005318:	30 8c       	mov	r12,8
8000531a:	f0 1f 00 85 	mcall	8000552c <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
8000531e:	e0 6b 02 03 	mov	r11,515
80005322:	33 0c       	mov	r12,48
80005324:	f0 1f 00 82 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
80005328:	e0 6b 08 0f 	mov	r11,2063
8000532c:	33 1c       	mov	r12,49
8000532e:	f0 1f 00 80 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
80005332:	e0 6b 04 01 	mov	r11,1025
80005336:	33 2c       	mov	r12,50
80005338:	f0 1f 00 7d 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
8000533c:	e0 6b 05 0b 	mov	r11,1291
80005340:	33 3c       	mov	r12,51
80005342:	f0 1f 00 7b 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
80005346:	e0 6b 33 30 	mov	r11,13104
8000534a:	33 4c       	mov	r12,52
8000534c:	f0 1f 00 78 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80005350:	e0 6b 0b 05 	mov	r11,2821
80005354:	33 5c       	mov	r12,53
80005356:	f0 1f 00 76 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
8000535a:	30 5b       	mov	r11,5
8000535c:	33 6c       	mov	r12,54
8000535e:	f0 1f 00 74 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80005362:	e0 6b 0f 08 	mov	r11,3848
80005366:	33 7c       	mov	r12,55
80005368:	f0 1f 00 71 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
8000536c:	e0 6b 03 02 	mov	r11,770
80005370:	33 8c       	mov	r12,56
80005372:	f0 1f 00 6f 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80005376:	e0 6b 30 33 	mov	r11,12339
8000537a:	33 9c       	mov	r12,57
8000537c:	f0 1f 00 6c 	mcall	8000552c <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80005380:	31 8b       	mov	r11,24
80005382:	e0 6c 00 90 	mov	r12,144
80005386:	f0 1f 00 6a 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
8000538a:	e0 6b 05 30 	mov	r11,1328
8000538e:	31 0c       	mov	r12,16
80005390:	f0 1f 00 67 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80005394:	e0 6b 02 37 	mov	r11,567
80005398:	31 1c       	mov	r12,17
8000539a:	f0 1f 00 65 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
8000539e:	e0 6b 01 bf 	mov	r11,447
800053a2:	31 2c       	mov	r12,18
800053a4:	f0 1f 00 62 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
800053a8:	e0 6b 10 00 	mov	r11,4096
800053ac:	31 3c       	mov	r12,19
800053ae:	f0 1f 00 60 	mcall	8000552c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800053b2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800053b6:	e0 6a 50 00 	mov	r10,20480
800053ba:	ea 1a 00 c3 	orh	r10,0xc3
800053be:	f0 0a 00 0a 	add	r10,r8,r10
800053c2:	c5 8b       	rjmp	80005272 <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
800053c4:	e0 6b 01 00 	mov	r11,256
800053c8:	30 1c       	mov	r12,1
800053ca:	f0 1f 00 59 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
800053ce:	e0 6b 02 00 	mov	r11,512
800053d2:	30 2c       	mov	r12,2
800053d4:	f0 1f 00 56 	mcall	8000552c <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
800053d8:	33 0b       	mov	r11,48
800053da:	30 3c       	mov	r12,3
800053dc:	f0 1f 00 54 	mcall	8000552c <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
800053e0:	30 1b       	mov	r11,1
800053e2:	30 9c       	mov	r12,9
800053e4:	f0 1f 00 52 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
800053e8:	30 8b       	mov	r11,8
800053ea:	30 ac       	mov	r12,10
800053ec:	f0 1f 00 50 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
800053f0:	30 0b       	mov	r11,0
800053f2:	30 cc       	mov	r12,12
800053f4:	f0 1f 00 4e 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
800053f8:	e0 6b d0 00 	mov	r11,53248
800053fc:	30 dc       	mov	r12,13
800053fe:	f0 1f 00 4c 	mcall	8000552c <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
80005402:	33 0b       	mov	r11,48
80005404:	30 ec       	mov	r12,14
80005406:	f0 1f 00 4a 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
8000540a:	30 0b       	mov	r11,0
8000540c:	30 fc       	mov	r12,15
8000540e:	f0 1f 00 48 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
80005412:	30 0b       	mov	r11,0
80005414:	32 0c       	mov	r12,32
80005416:	f0 1f 00 46 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
8000541a:	30 0b       	mov	r11,0
8000541c:	32 1c       	mov	r12,33
8000541e:	f0 1f 00 44 	mcall	8000552c <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
80005422:	32 eb       	mov	r11,46
80005424:	32 9c       	mov	r12,41
80005426:	f0 1f 00 42 	mcall	8000552c <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
8000542a:	30 0b       	mov	r11,0
8000542c:	35 0c       	mov	r12,80
8000542e:	f0 1f 00 40 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
80005432:	e0 6b 00 f0 	mov	r11,240
80005436:	35 1c       	mov	r12,81
80005438:	f0 1f 00 3d 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
8000543c:	30 0b       	mov	r11,0
8000543e:	35 2c       	mov	r12,82
80005440:	f0 1f 00 3b 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80005444:	e0 6b 01 40 	mov	r11,320
80005448:	35 2c       	mov	r12,82
8000544a:	f0 1f 00 39 	mcall	8000552c <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
8000544e:	30 1b       	mov	r11,1
80005450:	36 1c       	mov	r12,97
80005452:	f0 1f 00 37 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
80005456:	30 0b       	mov	r11,0
80005458:	36 ac       	mov	r12,106
8000545a:	f0 1f 00 35 	mcall	8000552c <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
8000545e:	30 0b       	mov	r11,0
80005460:	e0 6c 00 80 	mov	r12,128
80005464:	f0 1f 00 32 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80005468:	30 0b       	mov	r11,0
8000546a:	e0 6c 00 81 	mov	r12,129
8000546e:	f0 1f 00 30 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80005472:	35 fb       	mov	r11,95
80005474:	e0 6c 00 82 	mov	r12,130
80005478:	f0 1f 00 2d 	mcall	8000552c <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
8000547c:	e0 6b 07 01 	mov	r11,1793
80005480:	e0 6c 00 93 	mov	r12,147
80005484:	f0 1f 00 2a 	mcall	8000552c <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80005488:	e0 6b 01 00 	mov	r11,256
8000548c:	30 7c       	mov	r12,7
8000548e:	f0 1f 00 28 	mcall	8000552c <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80005492:	30 08       	mov	r8,0
80005494:	50 88       	stdsp	sp[0x20],r8
80005496:	50 98       	stdsp	sp[0x24],r8
80005498:	50 a8       	stdsp	sp[0x28],r8
8000549a:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
8000549c:	30 0a       	mov	r10,0
8000549e:	30 0b       	mov	r11,0
800054a0:	fa eb 00 00 	st.d	sp[0],r10
800054a4:	fa c9 ff f8 	sub	r9,sp,-8
800054a8:	f2 eb 00 00 	st.d	r9[0],r10
800054ac:	fa c9 ff f0 	sub	r9,sp,-16
800054b0:	f2 eb 00 00 	st.d	r9[0],r10
800054b4:	fa c9 ff e8 	sub	r9,sp,-24
800054b8:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
800054bc:	30 1b       	mov	r11,1
800054be:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
800054c0:	31 49       	mov	r9,20
800054c2:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
800054c4:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
800054c6:	40 09       	lddsp	r9,sp[0x0]
800054c8:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
800054cc:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
800054ce:	40 09       	lddsp	r9,sp[0x0]
800054d0:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
800054d4:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
800054d6:	40 09       	lddsp	r9,sp[0x0]
800054d8:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
800054dc:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
800054de:	40 08       	lddsp	r8,sp[0x0]
800054e0:	30 57       	mov	r7,5
800054e2:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
800054e6:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
800054e8:	33 cc       	mov	r12,60
800054ea:	f0 1f 00 12 	mcall	80005530 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
800054ee:	fa cc ff e0 	sub	r12,sp,-32
800054f2:	f0 1f 00 11 	mcall	80005534 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
800054f6:	1a 9b       	mov	r11,sp
800054f8:	0e 9c       	mov	r12,r7
800054fa:	f0 1f 00 10 	mcall	80005538 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
800054fe:	32 0c       	mov	r12,32
80005500:	f0 1f 00 0f 	mcall	8000553c <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
80005504:	2e 8d       	sub	sp,-96
80005506:	e3 cd 80 80 	ldm	sp++,r7,pc
8000550a:	00 00       	add	r0,r0
8000550c:	80 00       	ld.sh	r0,r0[0x0]
8000550e:	9a dc       	ld.uh	r12,sp[0xa]
80005510:	80 00       	ld.sh	r0,r0[0x0]
80005512:	9a fc       	ld.uh	r12,sp[0xe]
80005514:	80 00       	ld.sh	r0,r0[0x0]
80005516:	29 c4       	sub	r4,-100
80005518:	80 00       	ld.sh	r0,r0[0x0]
8000551a:	2f 06       	sub	r6,-16
8000551c:	80 00       	ld.sh	r0,r0[0x0]
8000551e:	30 94       	mov	r4,9
80005520:	80 00       	ld.sh	r0,r0[0x0]
80005522:	2f dc       	sub	r12,-3
80005524:	80 00       	ld.sh	r0,r0[0x0]
80005526:	2a 26       	sub	r6,-94
80005528:	80 00       	ld.sh	r0,r0[0x0]
8000552a:	2a 0a       	sub	r10,-96
8000552c:	80 00       	ld.sh	r0,r0[0x0]
8000552e:	4f 24       	lddpc	r4,800056f4 <tc1_Init+0x38>
80005530:	80 00       	ld.sh	r0,r0[0x0]
80005532:	29 72       	sub	r2,-105
80005534:	80 00       	ld.sh	r0,r0[0x0]
80005536:	2e a0       	sub	r0,-22
80005538:	80 00       	ld.sh	r0,r0[0x0]
8000553a:	2e 58       	sub	r8,-27
8000553c:	80 00       	ld.sh	r0,r0[0x0]
8000553e:	2e 8e       	sub	lr,-24

80005540 <vector2_Add>:
 *  Author: voletqu
 */ 

#include "vector2.h"

Vector2 vector2_Add(Vector2 v1, Vector2 v2){
80005540:	eb cd 00 10 	pushm	r4
80005544:	fa c4 ff fc 	sub	r4,sp,-4
	return (Vector2){.x = v1.x + v2.x,
80005548:	09 ea       	ld.ub	r10,r4[0x6]
8000554a:	09 a9       	ld.ub	r9,r4[0x2]
8000554c:	f4 09 00 09 	add	r9,r10,r9
80005550:	88 2b       	ld.sh	r11,r4[0x4]
80005552:	88 0a       	ld.sh	r10,r4[0x0]
80005554:	f6 0a 00 0a 	add	r10,r11,r10
80005558:	b8 0a       	st.h	r12[0x0],r10
8000555a:	b8 a9       	st.b	r12[0x2],r9
					 .y = v1.y + v2.y};
8000555c:	e3 cd 00 10 	ldm	sp++,r4
80005560:	5e fc       	retal	r12
80005562:	d7 03       	nop

80005564 <dac_Init>:
}


// Created 22.11.17 MLN
void dac_Init(void)
{
80005564:	d4 01       	pushm	lr
	// Configuring PB0-15 for audio output
	AVR32_GPIO.port[1].oders = 0x0000FFFF;
80005566:	e0 69 ff ff 	mov	r9,65535
8000556a:	fe 78 10 00 	mov	r8,-61440
8000556e:	f1 49 01 44 	st.w	r8[324],r9
	
	gpio_set_gpio_pin(PIN_SHUTDOWN);
80005572:	31 9c       	mov	r12,25
80005574:	f0 1f 00 0c 	mcall	800055a4 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_CS_PIN);			// Chip select inactive = 1
80005578:	32 cc       	mov	r12,44
8000557a:	f0 1f 00 0b 	mcall	800055a4 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_WR_PIN);			// Write active low
8000557e:	32 dc       	mov	r12,45
80005580:	f0 1f 00 09 	mcall	800055a4 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_LDAC_PIN);		// Transfer active low
80005584:	32 ec       	mov	r12,46
80005586:	f0 1f 00 08 	mcall	800055a4 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_PD_PIN);
8000558a:	32 ac       	mov	r12,42
8000558c:	f0 1f 00 06 	mcall	800055a4 <dac_Init+0x40>
	
	// Deleting DAC contents
	gpio_set_gpio_pin(DAC_CLR_PIN);
80005590:	32 fc       	mov	r12,47
80005592:	f0 1f 00 05 	mcall	800055a4 <dac_Init+0x40>
	gpio_clr_gpio_pin(DAC_CLR_PIN);
80005596:	32 fc       	mov	r12,47
80005598:	f0 1f 00 04 	mcall	800055a8 <dac_Init+0x44>
	gpio_set_gpio_pin(DAC_CLR_PIN);
8000559c:	32 fc       	mov	r12,47
8000559e:	f0 1f 00 02 	mcall	800055a4 <dac_Init+0x40>
800055a2:	d8 02       	popm	pc
800055a4:	80 00       	ld.sh	r0,r0[0x0]
800055a6:	2a 0a       	sub	r10,-96
800055a8:	80 00       	ld.sh	r0,r0[0x0]
800055aa:	2a 26       	sub	r6,-94

800055ac <usart_init>:
	gpio_enable_pin_pull_up(PIN_INT1);
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
}

void usart_init(void){
800055ac:	d4 21       	pushm	r4-r7,lr
800055ae:	20 dd       	sub	sp,52
		.baudrate     = 250000,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};
800055b0:	49 78       	lddpc	r8,8000560c <usart_init+0x60>
800055b2:	fa cb ff d8 	sub	r11,sp,-40
800055b6:	f0 e6 00 00 	ld.d	r6,r8[0]
800055ba:	f6 e7 00 00 	st.d	r11[0],r6
800055be:	70 28       	ld.w	r8,r8[0x8]
800055c0:	97 28       	st.w	r11[0x8],r8
		{USART1_TXD_PIN, USART1_TXD_FCT},
		{USART1_RXD_PIN, USART1_RXD_FCT},
		{USART1_CLK_PIN, USART1_CLK_FCT},
		{USART1_RTS_PIN, USART1_RTS_FCT},
		{USART1_CTS_PIN, USART1_CTS_FCT}
	};
800055c2:	49 48       	lddpc	r8,80005610 <usart_init+0x64>
800055c4:	1a 97       	mov	r7,sp
800055c6:	f0 e4 00 00 	ld.d	r4,r8[0]
800055ca:	fa e5 00 00 	st.d	sp[0],r4
800055ce:	f0 e4 00 08 	ld.d	r4,r8[8]
800055d2:	fa e5 00 08 	st.d	sp[8],r4
800055d6:	f0 e4 00 10 	ld.d	r4,r8[16]
800055da:	fa e5 00 10 	st.d	sp[16],r4
800055de:	f0 e4 00 18 	ld.d	r4,r8[24]
800055e2:	fa e5 00 18 	st.d	sp[24],r4
800055e6:	f0 e8 00 20 	ld.d	r8,r8[32]
800055ea:	fa e9 00 20 	st.d	sp[32],r8
	
	usart_init_rs232(&AVR32_USART1, &USART_OPTIONS, (BOARD_OSC0_HZ / 2));
800055ee:	e0 6a 48 00 	mov	r10,18432
800055f2:	ea 1a 01 e8 	orh	r10,0x1e8
800055f6:	fe 7c 18 00 	mov	r12,-59392
800055fa:	f0 1f 00 07 	mcall	80005614 <usart_init+0x68>
	gpio_enable_module (USART_GPIO_MAP,sizeof(USART_GPIO_MAP)/sizeof(USART_GPIO_MAP[0]));
800055fe:	30 5b       	mov	r11,5
80005600:	1a 9c       	mov	r12,sp
80005602:	f0 1f 00 06 	mcall	80005618 <usart_init+0x6c>
}
80005606:	2f 3d       	sub	sp,-52
80005608:	d8 22       	popm	r4-r7,pc
8000560a:	00 00       	add	r0,r0
8000560c:	80 00       	ld.sh	r0,r0[0x0]
8000560e:	9b 7c       	st.w	sp[0x1c],r12
80005610:	80 00       	ld.sh	r0,r0[0x0]
80005612:	9b 0c       	st.w	sp[0x0],r12
80005614:	80 00       	ld.sh	r0,r0[0x0]
80005616:	34 b4       	mov	r4,75
80005618:	80 00       	ld.sh	r0,r0[0x0]
8000561a:	29 c4       	sub	r4,-100

8000561c <twi_Init>:
 * Initializes Two-Wire Interface for communication with external RTC module
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 MLN
 */
void twi_Init(void){
8000561c:	eb cd 40 80 	pushm	r7,lr
80005620:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
80005622:	31 fc       	mov	r12,31
80005624:	f0 1f 00 1b 	mcall	80005690 <twi_Init+0x74>
	gpio_set_gpio_pin(PIN_SDA);
80005628:	31 dc       	mov	r12,29
8000562a:	f0 1f 00 1a 	mcall	80005690 <twi_Init+0x74>
	gpio_clr_gpio_pin(PIN_RTC_RST);
8000562e:	31 fc       	mov	r12,31
80005630:	f0 1f 00 19 	mcall	80005694 <twi_Init+0x78>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
80005634:	49 98       	lddpc	r8,80005698 <twi_Init+0x7c>
80005636:	fa c7 ff f0 	sub	r7,sp,-16
8000563a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000563e:	ee eb 00 00 	st.d	r7[0],r10
80005642:	70 28       	ld.w	r8,r8[0x8]
80005644:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
80005646:	49 68       	lddpc	r8,8000569c <twi_Init+0x80>
80005648:	1a 9c       	mov	r12,sp
8000564a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000564e:	fa eb 00 00 	st.d	sp[0],r10
80005652:	f0 e8 00 08 	ld.d	r8,r8[8]
80005656:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
8000565a:	30 2b       	mov	r11,2
8000565c:	f0 1f 00 11 	mcall	800056a0 <twi_Init+0x84>
	twi_master_init(&AVR32_TWI, &i2c_options);
80005660:	0e 9b       	mov	r11,r7
80005662:	fe 7c 2c 00 	mov	r12,-54272
80005666:	f0 1f 00 10 	mcall	800056a4 <twi_Init+0x88>
	
	gpio_enable_pin_glitch_filter(PIN_INT1);
8000566a:	31 cc       	mov	r12,28
8000566c:	f0 1f 00 0f 	mcall	800056a8 <twi_Init+0x8c>
	gpio_enable_pin_pull_up(PIN_INT1);
80005670:	31 cc       	mov	r12,28
80005672:	f0 1f 00 0f 	mcall	800056ac <twi_Init+0x90>
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
80005676:	30 2b       	mov	r11,2
80005678:	31 cc       	mov	r12,28
8000567a:	f0 1f 00 0e 	mcall	800056b0 <twi_Init+0x94>
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
8000567e:	30 0a       	mov	r10,0
80005680:	34 3b       	mov	r11,67
80005682:	48 dc       	lddpc	r12,800056b4 <twi_Init+0x98>
80005684:	f0 1f 00 0d 	mcall	800056b8 <twi_Init+0x9c>
}
80005688:	2f 9d       	sub	sp,-28
8000568a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000568e:	00 00       	add	r0,r0
80005690:	80 00       	ld.sh	r0,r0[0x0]
80005692:	2a 0a       	sub	r10,-96
80005694:	80 00       	ld.sh	r0,r0[0x0]
80005696:	2a 26       	sub	r6,-94
80005698:	80 00       	ld.sh	r0,r0[0x0]
8000569a:	9b 34       	st.w	sp[0xc],r4
8000569c:	80 00       	ld.sh	r0,r0[0x0]
8000569e:	9b 6c       	st.w	sp[0x18],r12
800056a0:	80 00       	ld.sh	r0,r0[0x0]
800056a2:	29 c4       	sub	r4,-100
800056a4:	80 00       	ld.sh	r0,r0[0x0]
800056a6:	33 90       	mov	r0,57
800056a8:	80 00       	ld.sh	r0,r0[0x0]
800056aa:	2a 42       	sub	r2,-92
800056ac:	80 00       	ld.sh	r0,r0[0x0]
800056ae:	29 f4       	sub	r4,-97
800056b0:	80 00       	ld.sh	r0,r0[0x0]
800056b2:	2a 58       	sub	r8,-91
800056b4:	80 00       	ld.sh	r0,r0[0x0]
800056b6:	58 90       	cp.w	r0,9
800056b8:	80 00       	ld.sh	r0,r0[0x0]
800056ba:	2a d0       	sub	r0,-83

800056bc <tc1_Init>:
 * Used as audio sample updater.
 *
 * Created 10.11.17 MLN
 * Last modified 11.11.17 MLN
 */
void tc1_Init(void){
800056bc:	d4 01       	pushm	lr
		.etrgs = 0, .ldrbs = 0, .ldras = 0, .cpcs  = 1,
		.cpbs  = 0, .cpas  = 0, .lovrs = 0, .covfs = 0
	};

	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
800056be:	48 db       	lddpc	r11,800056f0 <tc1_Init+0x34>
800056c0:	fe 7c 38 00 	mov	r12,-51200
800056c4:	f0 1f 00 0c 	mcall	800056f4 <tc1_Init+0x38>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value. 181
800056c8:	e0 6a 00 b5 	mov	r10,181
800056cc:	30 1b       	mov	r11,1
800056ce:	fe 7c 38 00 	mov	r12,-51200
800056d2:	f0 1f 00 0a 	mcall	800056f8 <tc1_Init+0x3c>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
800056d6:	48 aa       	lddpc	r10,800056fc <tc1_Init+0x40>
800056d8:	30 1b       	mov	r11,1
800056da:	fe 7c 38 00 	mov	r12,-51200
800056de:	f0 1f 00 09 	mcall	80005700 <tc1_Init+0x44>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
800056e2:	30 0a       	mov	r10,0
800056e4:	e0 6b 01 c1 	mov	r11,449
800056e8:	48 7c       	lddpc	r12,80005704 <tc1_Init+0x48>
800056ea:	f0 1f 00 08 	mcall	80005708 <tc1_Init+0x4c>
}
800056ee:	d8 02       	popm	pc
800056f0:	80 00       	ld.sh	r0,r0[0x0]
800056f2:	9b 60       	st.w	sp[0x18],r0
800056f4:	80 00       	ld.sh	r0,r0[0x0]
800056f6:	30 d6       	mov	r6,13
800056f8:	80 00       	ld.sh	r0,r0[0x0]
800056fa:	31 96       	mov	r6,25
800056fc:	80 00       	ld.sh	r0,r0[0x0]
800056fe:	9b 68       	st.w	sp[0x18],r8
80005700:	80 00       	ld.sh	r0,r0[0x0]
80005702:	31 ca       	mov	r10,28
80005704:	80 00       	ld.sh	r0,r0[0x0]
80005706:	37 f0       	mov	r0,127
80005708:	80 00       	ld.sh	r0,r0[0x0]
8000570a:	2a d0       	sub	r0,-83

8000570c <spi1_Init>:
 * Initializes SPI transmission for DAC volume control
 *
 * Created 06.11.17 MLN
 * Last modified 06.11.17 MLN
 */
void spi1_Init(void) {
8000570c:	eb cd 40 c0 	pushm	r6-r7,lr
80005710:	21 2d       	sub	sp,72
		{ PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{ PIN_NPCS_DA, FCT_NPCS_DA		},
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80005712:	4a b8       	lddpc	r8,800057bc <spi1_Init+0xb0>
80005714:	fa cc ff e0 	sub	r12,sp,-32
80005718:	f0 ea 00 00 	ld.d	r10,r8[0]
8000571c:	f8 eb 00 00 	st.d	r12[0],r10
80005720:	f0 ea 00 08 	ld.d	r10,r8[8]
80005724:	f8 eb 00 08 	st.d	r12[8],r10
80005728:	f0 ea 00 10 	ld.d	r10,r8[16]
8000572c:	f8 eb 00 10 	st.d	r12[16],r10
80005730:	f0 ea 00 18 	ld.d	r10,r8[24]
80005734:	f8 eb 00 18 	st.d	r12[24],r10
80005738:	f0 e8 00 20 	ld.d	r8,r8[32]
8000573c:	f8 e9 00 20 	st.d	r12[32],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80005740:	4a 08       	lddpc	r8,800057c0 <spi1_Init+0xb4>
80005742:	fa c6 ff f0 	sub	r6,sp,-16
80005746:	f0 ea 00 00 	ld.d	r10,r8[0]
8000574a:	ec eb 00 00 	st.d	r6[0],r10
8000574e:	f0 e8 00 08 	ld.d	r8,r8[8]
80005752:	ec e9 00 08 	st.d	r6[8],r8
		.spck_delay		= 	0,			// Delay entre CS et SPCK.
		.trans_delay	= 	0,			// Delay entre deux transfert.
		.stay_act		=	1,			// ?
		.spi_mode		= 	0,			// ?
		.modfdis		=	1			// ?
	};
80005756:	49 c8       	lddpc	r8,800057c4 <spi1_Init+0xb8>
80005758:	1a 97       	mov	r7,sp
8000575a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000575e:	fa eb 00 00 	st.d	sp[0],r10
80005762:	f0 e8 00 08 	ld.d	r8,r8[8]
80005766:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(SPI1_GPIO_MAP, sizeof (SPI1_GPIO_MAP)/ sizeof(SPI1_GPIO_MAP[0]));
8000576a:	30 5b       	mov	r11,5
8000576c:	f0 1f 00 17 	mcall	800057c8 <spi1_Init+0xbc>
	
	// Initializing SPI as master
	spi_initMaster(SD_MMC_SPI, &spiOptionsSD);
80005770:	1a 9b       	mov	r11,sp
80005772:	fe 7c 28 00 	mov	r12,-55296
80005776:	f0 1f 00 16 	mcall	800057cc <spi1_Init+0xc0>
	
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
8000577a:	30 09       	mov	r9,0
8000577c:	12 9a       	mov	r10,r9
8000577e:	12 9b       	mov	r11,r9
80005780:	fe 7c 28 00 	mov	r12,-55296
80005784:	f0 1f 00 13 	mcall	800057d0 <spi1_Init+0xc4>
	// Initializes volume control DAC
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsDA2, BOARD_OSC0_HZ);
80005788:	e0 6a 90 00 	mov	r10,36864
8000578c:	ea 1a 03 d0 	orh	r10,0x3d0
80005790:	0c 9b       	mov	r11,r6
80005792:	fe 7c 28 00 	mov	r12,-55296
80005796:	f0 1f 00 10 	mcall	800057d4 <spi1_Init+0xc8>
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsSD,  BOARD_OSC0_HZ);
8000579a:	e0 6a 90 00 	mov	r10,36864
8000579e:	ea 1a 03 d0 	orh	r10,0x3d0
800057a2:	1a 9b       	mov	r11,sp
800057a4:	fe 7c 28 00 	mov	r12,-55296
800057a8:	f0 1f 00 0b 	mcall	800057d4 <spi1_Init+0xc8>
	
	spi_enable(SD_MMC_SPI);
800057ac:	fe 7c 28 00 	mov	r12,-55296
800057b0:	f0 1f 00 0a 	mcall	800057d8 <spi1_Init+0xcc>
}
800057b4:	2e ed       	sub	sp,-72
800057b6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800057ba:	00 00       	add	r0,r0
800057bc:	80 00       	ld.sh	r0,r0[0x0]
800057be:	9b 88       	st.w	sp[0x20],r8
800057c0:	80 00       	ld.sh	r0,r0[0x0]
800057c2:	9b 40       	st.w	sp[0x10],r0
800057c4:	80 00       	ld.sh	r0,r0[0x0]
800057c6:	9b 50       	st.w	sp[0x14],r0
800057c8:	80 00       	ld.sh	r0,r0[0x0]
800057ca:	29 c4       	sub	r4,-100
800057cc:	80 00       	ld.sh	r0,r0[0x0]
800057ce:	2f 06       	sub	r6,-16
800057d0:	80 00       	ld.sh	r0,r0[0x0]
800057d2:	2f 3e       	sub	lr,-13
800057d4:	80 00       	ld.sh	r0,r0[0x0]
800057d6:	2f dc       	sub	r12,-3
800057d8:	80 00       	ld.sh	r0,r0[0x0]
800057da:	30 94       	mov	r4,9

800057dc <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
800057dc:	d4 01       	pushm	lr
	sysclk_init();
800057de:	f0 1f 00 09 	mcall	80005800 <board_init+0x24>
	
	Disable_global_interrupt();
800057e2:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
800057e4:	f0 1f 00 08 	mcall	80005804 <board_init+0x28>
	cpu_irq_enable();
800057e8:	d5 03       	csrf	0x10
	
	twi_Init();
800057ea:	f0 1f 00 08 	mcall	80005808 <board_init+0x2c>
	usart_init();
800057ee:	f0 1f 00 08 	mcall	8000580c <board_init+0x30>
	spi1_Init();
800057f2:	f0 1f 00 08 	mcall	80005810 <board_init+0x34>
	//tc0_Init();
	tc1_Init();
800057f6:	f0 1f 00 08 	mcall	80005814 <board_init+0x38>
	dac_Init();
800057fa:	f0 1f 00 08 	mcall	80005818 <board_init+0x3c>
}
800057fe:	d8 02       	popm	pc
80005800:	80 00       	ld.sh	r0,r0[0x0]
80005802:	60 5c       	ld.w	r12,r0[0x14]
80005804:	80 00       	ld.sh	r0,r0[0x0]
80005806:	2b 50       	sub	r0,-75
80005808:	80 00       	ld.sh	r0,r0[0x0]
8000580a:	56 1c       	stdsp	sp[0x184],r12
8000580c:	80 00       	ld.sh	r0,r0[0x0]
8000580e:	55 ac       	stdsp	sp[0x168],r12
80005810:	80 00       	ld.sh	r0,r0[0x0]
80005812:	57 0c       	stdsp	sp[0x1c0],r12
80005814:	80 00       	ld.sh	r0,r0[0x0]
80005816:	56 bc       	stdsp	sp[0x1ac],r12
80005818:	80 00       	ld.sh	r0,r0[0x0]
8000581a:	55 64       	stdsp	sp[0x158],r4

8000581c <mainCentre>:
#include "SDCard/sdcard.h"
#include "GFX/screen.h"
#include "GFX/gui.h"


void mainCentre(void){
8000581c:	eb cd 40 fe 	pushm	r1-r7,lr
	board_init();
80005820:	f0 1f 00 13 	mcall	8000586c <mainCentre+0x50>
	
	screen_Init();
80005824:	f0 1f 00 13 	mcall	80005870 <mainCentre+0x54>
	//gui_loadingScreen();
	
	//cpu_delay_ms(500,BOARD_OSC0_HZ);
	
	gui_Init();
80005828:	f0 1f 00 13 	mcall	80005874 <mainCentre+0x58>
	
	menus[currentMenuId](true);
8000582c:	49 38       	lddpc	r8,80005878 <mainCentre+0x5c>
8000582e:	11 89       	ld.ub	r9,r8[0x0]
80005830:	49 38       	lddpc	r8,8000587c <mainCentre+0x60>
80005832:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005836:	30 1c       	mov	r12,1
80005838:	5d 18       	icall	r8
	
	while(1){
		input[currentMenuId]();
8000583a:	49 24       	lddpc	r4,80005880 <mainCentre+0x64>
8000583c:	48 f5       	lddpc	r5,80005878 <mainCentre+0x5c>
		if(needRepaint){
8000583e:	49 26       	lddpc	r6,80005884 <mainCentre+0x68>
80005840:	30 07       	mov	r7,0
			menus[currentMenuId](menuChanged);
80005842:	48 f2       	lddpc	r2,8000587c <mainCentre+0x60>
80005844:	49 11       	lddpc	r1,80005888 <mainCentre+0x6c>
			needRepaint = false;
		}
		audio_playFile(0);
80005846:	30 03       	mov	r3,0
	gui_Init();
	
	menus[currentMenuId](true);
	
	while(1){
		input[currentMenuId]();
80005848:	0b 88       	ld.ub	r8,r5[0x0]
8000584a:	e8 08 03 28 	ld.w	r8,r4[r8<<0x2]
8000584e:	5d 18       	icall	r8
		if(needRepaint){
80005850:	0d 88       	ld.ub	r8,r6[0x0]
80005852:	ee 08 18 00 	cp.b	r8,r7
80005856:	c0 70       	breq	80005864 <mainCentre+0x48>
			menus[currentMenuId](menuChanged);
80005858:	0b 88       	ld.ub	r8,r5[0x0]
8000585a:	e4 08 03 28 	ld.w	r8,r2[r8<<0x2]
8000585e:	03 8c       	ld.ub	r12,r1[0x0]
80005860:	5d 18       	icall	r8
			needRepaint = false;
80005862:	ac 87       	st.b	r6[0x0],r7
		}
		audio_playFile(0);
80005864:	06 9c       	mov	r12,r3
80005866:	f0 1f 00 0a 	mcall	8000588c <mainCentre+0x70>
	}
8000586a:	ce fb       	rjmp	80005848 <mainCentre+0x2c>
8000586c:	80 00       	ld.sh	r0,r0[0x0]
8000586e:	57 dc       	stdsp	sp[0x1f4],r12
80005870:	80 00       	ld.sh	r0,r0[0x0]
80005872:	51 64       	stdsp	sp[0x58],r4
80005874:	80 00       	ld.sh	r0,r0[0x0]
80005876:	4e 4c       	lddpc	r12,80005a04 <_readSectorFast+0x30>
80005878:	00 00       	add	r0,r0
8000587a:	07 ae       	ld.ub	lr,r3[0x2]
8000587c:	00 00       	add	r0,r0
8000587e:	04 14       	sub	r4,r2
80005880:	00 00       	add	r0,r0
80005882:	04 2c       	rsub	r12,r2
80005884:	00 00       	add	r0,r0
80005886:	07 aa       	ld.ub	r10,r3[0x2]
80005888:	00 00       	add	r0,r0
8000588a:	07 af       	ld.ub	pc,r3[0x2]
8000588c:	80 00       	ld.sh	r0,r0[0x0]
8000588e:	39 64       	mov	r4,-106

80005890 <rtc_rtcISR>:
	#else
	
	#endif
}

__attribute__((__interrupt__)) void rtc_rtcISR(void){
80005890:	d4 01       	pushm	lr
	timeChanged  = true;
80005892:	30 19       	mov	r9,1
80005894:	48 48       	lddpc	r8,800058a4 <rtc_rtcISR+0x14>
80005896:	b0 89       	st.b	r8[0x0],r9
	
	gpio_clear_pin_interrupt_flag(PIN_INT1);
80005898:	31 cc       	mov	r12,28
8000589a:	f0 1f 00 04 	mcall	800058a8 <rtc_rtcISR+0x18>
}
8000589e:	d4 02       	popm	lr
800058a0:	d6 03       	rete
800058a2:	00 00       	add	r0,r0
800058a4:	00 00       	add	r0,r0
800058a6:	04 74       	tst	r4,r2
800058a8:	80 00       	ld.sh	r0,r0[0x0]
800058aa:	2a b6       	sub	r6,-85

800058ac <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].firstCluster;
800058ac:	a5 7c       	lsl	r12,0x5
800058ae:	49 78       	lddpc	r8,80005908 <sdcard_setFileToRead+0x5c>
800058b0:	f0 0c 00 0c 	add	r12,r8,r12
800058b4:	78 78       	ld.w	r8,r12[0x1c]
800058b6:	49 69       	lddpc	r9,8000590c <sdcard_setFileToRead+0x60>
800058b8:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
800058ba:	58 08       	cp.w	r8,0
800058bc:	c0 21       	brne	800058c0 <sdcard_setFileToRead+0x14>
800058be:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerCluster + dataSector;
800058c0:	49 49       	lddpc	r9,80005910 <sdcard_setFileToRead+0x64>
800058c2:	13 89       	ld.ub	r9,r9[0x0]
800058c4:	20 28       	sub	r8,2
800058c6:	f2 08 02 48 	mul	r8,r9,r8
800058ca:	49 39       	lddpc	r9,80005914 <sdcard_setFileToRead+0x68>
800058cc:	72 09       	ld.w	r9,r9[0x0]
800058ce:	12 08       	add	r8,r9
800058d0:	49 29       	lddpc	r9,80005918 <sdcard_setFileToRead+0x6c>
800058d2:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
800058d4:	49 29       	lddpc	r9,8000591c <sdcard_setFileToRead+0x70>
800058d6:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
800058d8:	49 28       	lddpc	r8,80005920 <sdcard_setFileToRead+0x74>
800058da:	11 89       	ld.ub	r9,r8[0x0]
800058dc:	30 08       	mov	r8,0
800058de:	f0 09 18 00 	cp.b	r9,r8
800058e2:	c0 b0       	breq	800058f8 <sdcard_setFileToRead+0x4c>
		division = 7;
800058e4:	30 79       	mov	r9,7
800058e6:	49 08       	lddpc	r8,80005924 <sdcard_setFileToRead+0x78>
800058e8:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
800058ea:	e0 69 ff f8 	mov	r9,65528
800058ee:	ea 19 0f ff 	orh	r9,0xfff
800058f2:	48 e8       	lddpc	r8,80005928 <sdcard_setFileToRead+0x7c>
800058f4:	91 09       	st.w	r8[0x0],r9
800058f6:	5e ff       	retal	1
	}
	else{
		division = 8;
800058f8:	30 89       	mov	r9,8
800058fa:	48 b8       	lddpc	r8,80005924 <sdcard_setFileToRead+0x78>
800058fc:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
800058fe:	e0 69 ff ef 	mov	r9,65519
80005902:	48 a8       	lddpc	r8,80005928 <sdcard_setFileToRead+0x7c>
80005904:	91 09       	st.w	r8[0x0],r9
80005906:	5e ff       	retal	1
80005908:	00 00       	add	r0,r0
8000590a:	0a 6c       	and	r12,r5
8000590c:	00 00       	add	r0,r0
8000590e:	0a 60       	and	r0,r5
80005910:	00 00       	add	r0,r0
80005912:	0a 68       	and	r8,r5
80005914:	00 00       	add	r0,r0
80005916:	18 f0       	st.b	--r12,r0
80005918:	00 00       	add	r0,r0
8000591a:	0a 64       	and	r4,r5
8000591c:	00 00       	add	r0,r0
8000591e:	18 fc       	st.b	--r12,r12
80005920:	00 00       	add	r0,r0
80005922:	07 b0       	ld.ub	r0,r3[0x3]
80005924:	00 00       	add	r0,r0
80005926:	19 00       	ld.w	r0,r12++
80005928:	00 00       	add	r0,r0
8000592a:	0a 5c       	eor	r12,r5

8000592c <pdcaISR>:
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
}

__attribute__((__interrupt__)) void pdcaISR(void)
{
8000592c:	d4 01       	pushm	lr
	// Disable all interrupts.
	//Disable_global_interrupt();
	// Disable interrupt channel.
	pdca_disable_interrupt_transfer_complete(0);
8000592e:	30 0c       	mov	r12,0
80005930:	f0 1f 00 08 	mcall	80005950 <pdcaISR+0x24>
	sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80005934:	f0 1f 00 08 	mcall	80005954 <pdcaISR+0x28>
	// Disable unnecessary channel
	pdca_disable(1);
80005938:	30 1c       	mov	r12,1
8000593a:	f0 1f 00 08 	mcall	80005958 <pdcaISR+0x2c>
	pdca_disable(0);
8000593e:	30 0c       	mov	r12,0
80005940:	f0 1f 00 06 	mcall	80005958 <pdcaISR+0x2c>
	// Enable all interrupts.
	//Enable_global_interrupt();
	endOfTransfer = true;
80005944:	30 19       	mov	r9,1
80005946:	48 68       	lddpc	r8,8000595c <pdcaISR+0x30>
80005948:	b0 89       	st.b	r8[0x0],r9
8000594a:	d4 02       	popm	lr
8000594c:	d6 03       	rete
8000594e:	00 00       	add	r0,r0
80005950:	80 00       	ld.sh	r0,r0[0x0]
80005952:	2c 48       	sub	r8,-60
80005954:	80 00       	ld.sh	r0,r0[0x0]
80005956:	21 20       	sub	r0,18
80005958:	80 00       	ld.sh	r0,r0[0x0]
8000595a:	2b f0       	sub	r0,-65
8000595c:	00 00       	add	r0,r0
8000595e:	07 b1       	ld.ub	r1,r3[0x3]

80005960 <_pdcaInit>:
	}
	nbrOfFiles = id;
}

void _pdcaInit(void)
{
80005960:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80005964:	20 cd       	sub	sp,48
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 8,          // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80005966:	49 78       	lddpc	r8,800059c0 <_pdcaInit+0x60>
80005968:	fa c7 ff e8 	sub	r7,sp,-24
8000596c:	f0 ea 00 00 	ld.d	r10,r8[0]
80005970:	ee eb 00 00 	st.d	r7[0],r10
80005974:	f0 ea 00 08 	ld.d	r10,r8[8]
80005978:	ee eb 00 08 	st.d	r7[8],r10
8000597c:	f0 e8 00 10 	ld.d	r8,r8[16]
80005980:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 16,          // select peripheral ID - data are on emission from SPI1 TX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80005984:	49 08       	lddpc	r8,800059c4 <_pdcaInit+0x64>
80005986:	1a 9b       	mov	r11,sp
80005988:	f0 e4 00 00 	ld.d	r4,r8[0]
8000598c:	fa e5 00 00 	st.d	sp[0],r4
80005990:	f0 e4 00 08 	ld.d	r4,r8[8]
80005994:	fa e5 00 08 	st.d	sp[8],r4
80005998:	f0 e8 00 10 	ld.d	r8,r8[16]
8000599c:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(1, &pdca_options_SPI_TX);
800059a0:	30 1c       	mov	r12,1
800059a2:	f0 1f 00 0a 	mcall	800059c8 <_pdcaInit+0x68>
	// Init PDCA Reception channel
	pdca_init_channel(0, &pdca_options_SPI_RX);
800059a6:	0e 9b       	mov	r11,r7
800059a8:	30 0c       	mov	r12,0
800059aa:	f0 1f 00 08 	mcall	800059c8 <_pdcaInit+0x68>
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
800059ae:	30 1a       	mov	r10,1
800059b0:	36 0b       	mov	r11,96
800059b2:	48 7c       	lddpc	r12,800059cc <_pdcaInit+0x6c>
800059b4:	f0 1f 00 07 	mcall	800059d0 <_pdcaInit+0x70>
}
800059b8:	2f 4d       	sub	sp,-48
800059ba:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
800059be:	00 00       	add	r0,r0
800059c0:	80 00       	ld.sh	r0,r0[0x0]
800059c2:	9b b0       	st.w	sp[0x2c],r0
800059c4:	80 00       	ld.sh	r0,r0[0x0]
800059c6:	9b c8       	st.w	sp[0x30],r8
800059c8:	80 00       	ld.sh	r0,r0[0x0]
800059ca:	2c a8       	sub	r8,-54
800059cc:	80 00       	ld.sh	r0,r0[0x0]
800059ce:	59 2c       	cp.w	r12,18
800059d0:	80 00       	ld.sh	r0,r0[0x0]
800059d2:	2a d0       	sub	r0,-83

800059d4 <_readSectorFast>:
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI

	return true;   // Read done.
}

bool _readSectorFast(void *ram, uint32_t sector){
800059d4:	eb cd 40 80 	pushm	r7,lr
800059d8:	16 97       	mov	r7,r11
	pdca_load_channel( 0, ram, 512);
800059da:	e0 6a 02 00 	mov	r10,512
800059de:	18 9b       	mov	r11,r12
800059e0:	30 0c       	mov	r12,0
800059e2:	f0 1f 00 17 	mcall	80005a3c <_readSectorFast+0x68>
	pdca_load_channel( 1, dummyData, 512);
800059e6:	e0 6a 02 00 	mov	r10,512
800059ea:	49 6b       	lddpc	r11,80005a40 <_readSectorFast+0x6c>
800059ec:	30 1c       	mov	r12,1
800059ee:	f0 1f 00 14 	mcall	80005a3c <_readSectorFast+0x68>
	endOfTransfer = false;
800059f2:	30 09       	mov	r9,0
800059f4:	49 48       	lddpc	r8,80005a44 <_readSectorFast+0x70>
800059f6:	b0 89       	st.b	r8[0x0],r9
	
	if(sd_mmc_spi_read_open_PDCA(sector)){
800059f8:	0e 9c       	mov	r12,r7
800059fa:	f0 1f 00 14 	mcall	80005a48 <_readSectorFast+0x74>
800059fe:	c1 b0       	breq	80005a34 <_readSectorFast+0x60>
		pdca_enable_interrupt_transfer_complete(0);
80005a00:	30 0c       	mov	r12,0
80005a02:	f0 1f 00 13 	mcall	80005a4c <_readSectorFast+0x78>
		
		spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80005a06:	30 1b       	mov	r11,1
80005a08:	fe 7c 28 00 	mov	r12,-55296
80005a0c:	f0 1f 00 11 	mcall	80005a50 <_readSectorFast+0x7c>
		spi_write(SD_MMC_SPI, 0xFF);
80005a10:	e0 6b 00 ff 	mov	r11,255
80005a14:	fe 7c 28 00 	mov	r12,-55296
80005a18:	f0 1f 00 0f 	mcall	80005a54 <_readSectorFast+0x80>
		
		pdca_enable(0);
80005a1c:	30 0c       	mov	r12,0
80005a1e:	f0 1f 00 0f 	mcall	80005a58 <_readSectorFast+0x84>
		pdca_enable(1);
80005a22:	30 1c       	mov	r12,1
80005a24:	f0 1f 00 0d 	mcall	80005a58 <_readSectorFast+0x84>
		while(!endOfTransfer);
80005a28:	48 79       	lddpc	r9,80005a44 <_readSectorFast+0x70>
80005a2a:	13 88       	ld.ub	r8,r9[0x0]
80005a2c:	58 08       	cp.w	r8,0
80005a2e:	cf e0       	breq	80005a2a <_readSectorFast+0x56>
80005a30:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		return true;
	}else{
		sd_mmc_spi_read_close_PDCA();
80005a34:	f0 1f 00 0a 	mcall	80005a5c <_readSectorFast+0x88>
80005a38:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80005a3c:	80 00       	ld.sh	r0,r0[0x0]
80005a3e:	2c 70       	sub	r0,-57
80005a40:	00 00       	add	r0,r0
80005a42:	04 88       	andn	r8,r2
80005a44:	00 00       	add	r0,r0
80005a46:	07 b1       	ld.ub	r1,r3[0x3]
80005a48:	80 00       	ld.sh	r0,r0[0x0]
80005a4a:	23 78       	sub	r8,55
80005a4c:	80 00       	ld.sh	r0,r0[0x0]
80005a4e:	2c 10       	sub	r0,-63
80005a50:	80 00       	ld.sh	r0,r0[0x0]
80005a52:	2f 6a       	sub	r10,-10
80005a54:	80 00       	ld.sh	r0,r0[0x0]
80005a56:	30 9a       	mov	r10,9
80005a58:	80 00       	ld.sh	r0,r0[0x0]
80005a5a:	2c 00       	sub	r0,-64
80005a5c:	80 00       	ld.sh	r0,r0[0x0]
80005a5e:	21 20       	sub	r0,18

80005a60 <sdcard_getNextSectorFast>:
		clustersFirstSector = sector;
	}
	return true;
}

bool sdcard_getNextSectorFast(uint8_t *d){
80005a60:	eb cd 40 80 	pushm	r7,lr
	if (sector == sectorsEnd)
80005a64:	4b 98       	lddpc	r8,80005b48 <sdcard_getNextSectorFast+0xe8>
80005a66:	70 0b       	ld.w	r11,r8[0x0]
80005a68:	4b 98       	lddpc	r8,80005b4c <sdcard_getNextSectorFast+0xec>
80005a6a:	70 08       	ld.w	r8,r8[0x0]
80005a6c:	10 3b       	cp.w	r11,r8
80005a6e:	c0 31       	brne	80005a74 <sdcard_getNextSectorFast+0x14>
80005a70:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	return false;
	
	_readSectorFast(d,sector++);
80005a74:	4b 57       	lddpc	r7,80005b48 <sdcard_getNextSectorFast+0xe8>
80005a76:	f6 c8 ff ff 	sub	r8,r11,-1
80005a7a:	8f 08       	st.w	r7[0x0],r8
80005a7c:	f0 1f 00 35 	mcall	80005b50 <sdcard_getNextSectorFast+0xf0>
	
	if(sector >= clustersFirstSector + sectorPerCluster){
80005a80:	4b 58       	lddpc	r8,80005b54 <sdcard_getNextSectorFast+0xf4>
80005a82:	11 89       	ld.ub	r9,r8[0x0]
80005a84:	4b 58       	lddpc	r8,80005b58 <sdcard_getNextSectorFast+0xf8>
80005a86:	70 08       	ld.w	r8,r8[0x0]
80005a88:	10 09       	add	r9,r8
80005a8a:	6e 08       	ld.w	r8,r7[0x0]
80005a8c:	10 39       	cp.w	r9,r8
80005a8e:	e0 88 00 04 	brls	80005a96 <sdcard_getNextSectorFast+0x36>
80005a92:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		_readSectorFast(&data, (cluster >> division) + FATSector);
80005a96:	4b 28       	lddpc	r8,80005b5c <sdcard_getNextSectorFast+0xfc>
80005a98:	11 88       	ld.ub	r8,r8[0x0]
80005a9a:	4b 29       	lddpc	r9,80005b60 <sdcard_getNextSectorFast+0x100>
80005a9c:	72 0b       	ld.w	r11,r9[0x0]
80005a9e:	f6 08 0a 4b 	lsr	r11,r11,r8
80005aa2:	4b 18       	lddpc	r8,80005b64 <sdcard_getNextSectorFast+0x104>
80005aa4:	70 08       	ld.w	r8,r8[0x0]
80005aa6:	10 0b       	add	r11,r8
80005aa8:	4b 0c       	lddpc	r12,80005b68 <sdcard_getNextSectorFast+0x108>
80005aaa:	f0 1f 00 2a 	mcall	80005b50 <sdcard_getNextSectorFast+0xf0>
		if(isFAT32){
80005aae:	4b 08       	lddpc	r8,80005b6c <sdcard_getNextSectorFast+0x10c>
80005ab0:	11 89       	ld.ub	r9,r8[0x0]
80005ab2:	30 08       	mov	r8,0
80005ab4:	f0 09 18 00 	cp.b	r9,r8
80005ab8:	c2 60       	breq	80005b04 <sdcard_getNextSectorFast+0xa4>
			cluster = data[0x01FF & (cluster * 4)]
80005aba:	4a aa       	lddpc	r10,80005b60 <sdcard_getNextSectorFast+0x100>
80005abc:	74 0b       	ld.w	r11,r10[0x0]
80005abe:	f6 09 15 02 	lsl	r9,r11,0x2
80005ac2:	4a a8       	lddpc	r8,80005b68 <sdcard_getNextSectorFast+0x108>
80005ac4:	f2 cc ff ff 	sub	r12,r9,-1
80005ac8:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80005acc:	f0 0c 07 07 	ld.ub	r7,r8[r12]
80005ad0:	a9 67       	lsl	r7,0x8
80005ad2:	f2 cc ff fd 	sub	r12,r9,-3
80005ad6:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80005ada:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80005ade:	b9 6c       	lsl	r12,0x18
80005ae0:	ee 0c 00 0c 	add	r12,r7,r12
80005ae4:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
80005ae8:	f0 09 07 09 	ld.ub	r9,r8[r9]
80005aec:	12 0c       	add	r12,r9
80005aee:	a3 6b       	lsl	r11,0x2
80005af0:	2f eb       	sub	r11,-2
80005af2:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80005af6:	f0 0b 07 09 	ld.ub	r9,r8[r11]
80005afa:	b1 69       	lsl	r9,0x10
80005afc:	f8 09 00 08 	add	r8,r12,r9
80005b00:	95 08       	st.w	r10[0x0],r8
80005b02:	c1 38       	rjmp	80005b28 <sdcard_getNextSectorFast+0xc8>
			+(data[0x01FF & (cluster * 4 + 1)] << 8)
			+(data[0x01FF & (cluster * 4 + 2)] << 16)
			+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
80005b04:	49 78       	lddpc	r8,80005b60 <sdcard_getNextSectorFast+0x100>
80005b06:	70 0a       	ld.w	r10,r8[0x0]
80005b08:	a1 7a       	lsl	r10,0x1
80005b0a:	49 89       	lddpc	r9,80005b68 <sdcard_getNextSectorFast+0x108>
80005b0c:	f4 cb ff ff 	sub	r11,r10,-1
80005b10:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80005b14:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80005b18:	a9 6b       	lsl	r11,0x8
80005b1a:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80005b1e:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
80005b22:	f6 0a 00 09 	add	r9,r11,r10
80005b26:	91 09       	st.w	r8[0x0],r9
			+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		sector = (cluster - 2) * sectorPerCluster + dataSector;
80005b28:	48 b8       	lddpc	r8,80005b54 <sdcard_getNextSectorFast+0xf4>
80005b2a:	11 89       	ld.ub	r9,r8[0x0]
80005b2c:	48 d8       	lddpc	r8,80005b60 <sdcard_getNextSectorFast+0x100>
80005b2e:	70 08       	ld.w	r8,r8[0x0]
80005b30:	20 28       	sub	r8,2
80005b32:	f2 08 02 48 	mul	r8,r9,r8
80005b36:	48 f9       	lddpc	r9,80005b70 <sdcard_getNextSectorFast+0x110>
80005b38:	72 09       	ld.w	r9,r9[0x0]
80005b3a:	12 08       	add	r8,r9
80005b3c:	48 39       	lddpc	r9,80005b48 <sdcard_getNextSectorFast+0xe8>
80005b3e:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
80005b40:	48 69       	lddpc	r9,80005b58 <sdcard_getNextSectorFast+0xf8>
80005b42:	93 08       	st.w	r9[0x0],r8
80005b44:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80005b48:	00 00       	add	r0,r0
80005b4a:	0a 64       	and	r4,r5
80005b4c:	00 00       	add	r0,r0
80005b4e:	0a 5c       	eor	r12,r5
80005b50:	80 00       	ld.sh	r0,r0[0x0]
80005b52:	59 d4       	cp.w	r4,29
80005b54:	00 00       	add	r0,r0
80005b56:	0a 68       	and	r8,r5
80005b58:	00 00       	add	r0,r0
80005b5a:	18 fc       	st.b	--r12,r12
80005b5c:	00 00       	add	r0,r0
80005b5e:	19 00       	ld.w	r0,r12++
80005b60:	00 00       	add	r0,r0
80005b62:	0a 60       	and	r0,r5
80005b64:	00 00       	add	r0,r0
80005b66:	18 f4       	st.b	--r12,r4
80005b68:	00 00       	add	r0,r0
80005b6a:	16 f0       	st.b	--r11,r0
80005b6c:	00 00       	add	r0,r0
80005b6e:	07 b0       	ld.ub	r0,r3[0x3]
80005b70:	00 00       	add	r0,r0
80005b72:	18 f0       	st.b	--r12,r0

80005b74 <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80005b74:	eb cd 40 f8 	pushm	r3-r7,lr
80005b78:	20 1d       	sub	sp,4
80005b7a:	18 94       	mov	r4,r12
80005b7c:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
80005b7e:	f0 1f 00 3f 	mcall	80005c78 <_readSector+0x104>
80005b82:	c7 80       	breq	80005c72 <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80005b84:	30 1b       	mov	r11,1
80005b86:	fe 7c 28 00 	mov	r12,-55296
80005b8a:	f0 1f 00 3d 	mcall	80005c7c <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
80005b8e:	4b d8       	lddpc	r8,80005c80 <_readSector+0x10c>
80005b90:	11 89       	ld.ub	r9,r8[0x0]
80005b92:	30 38       	mov	r8,3
80005b94:	f0 09 18 00 	cp.b	r9,r8
80005b98:	c0 61       	brne	80005ba4 <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
80005b9a:	0e 9b       	mov	r11,r7
80005b9c:	31 1c       	mov	r12,17
80005b9e:	f0 1f 00 3a 	mcall	80005c84 <_readSector+0x110>
80005ba2:	c0 68       	rjmp	80005bae <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
80005ba4:	ee 0b 15 09 	lsl	r11,r7,0x9
80005ba8:	31 1c       	mov	r12,17
80005baa:	f0 1f 00 37 	mcall	80005c84 <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
80005bae:	58 0c       	cp.w	r12,0
80005bb0:	c1 20       	breq	80005bd4 <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80005bb2:	30 1b       	mov	r11,1
80005bb4:	fe 7c 28 00 	mov	r12,-55296
80005bb8:	f0 1f 00 34 	mcall	80005c88 <_readSector+0x114>
80005bbc:	30 0c       	mov	r12,0
		return false;
80005bbe:	c5 a8       	rjmp	80005c72 <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
80005bc0:	20 17       	sub	r7,1
80005bc2:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
80005bc4:	c0 d1       	brne	80005bde <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80005bc6:	30 1b       	mov	r11,1
80005bc8:	fe 7c 28 00 	mov	r12,-55296
80005bcc:	f0 1f 00 2f 	mcall	80005c88 <_readSector+0x114>
80005bd0:	30 0c       	mov	r12,0
			return false;
80005bd2:	c5 08       	rjmp	80005c72 <_readSector+0xfe>
80005bd4:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80005bd8:	e0 65 00 ff 	mov	r5,255
80005bdc:	3f f6       	mov	r6,-1
80005bde:	0a 9c       	mov	r12,r5
80005be0:	f0 1f 00 2b 	mcall	80005c8c <_readSector+0x118>
80005be4:	ec 0c 18 00 	cp.b	r12,r6
80005be8:	ce c0       	breq	80005bc0 <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
80005bea:	3f e8       	mov	r8,-2
80005bec:	f0 0c 18 00 	cp.b	r12,r8
80005bf0:	c0 e0       	breq	80005c0c <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
80005bf2:	e0 6b 00 ff 	mov	r11,255
80005bf6:	fe 7c 28 00 	mov	r12,-55296
80005bfa:	f0 1f 00 26 	mcall	80005c90 <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80005bfe:	30 1b       	mov	r11,1
80005c00:	fe 7c 28 00 	mov	r12,-55296
80005c04:	f0 1f 00 21 	mcall	80005c88 <_readSector+0x114>
80005c08:	30 0c       	mov	r12,0
		return false;
80005c0a:	c3 48       	rjmp	80005c72 <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
80005c0c:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80005c0e:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80005c12:	e0 64 00 ff 	mov	r4,255
80005c16:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
80005c1a:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80005c1e:	08 9b       	mov	r11,r4
80005c20:	0c 9c       	mov	r12,r6
80005c22:	f0 1f 00 1c 	mcall	80005c90 <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
80005c26:	06 9b       	mov	r11,r3
80005c28:	0c 9c       	mov	r12,r6
80005c2a:	f0 1f 00 1b 	mcall	80005c94 <_readSector+0x120>
		*_ram++=data_read;
80005c2e:	9a 18       	ld.sh	r8,sp[0x2]
80005c30:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
80005c32:	0a 37       	cp.w	r7,r5
80005c34:	cf 51       	brne	80005c1e <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
80005c36:	e0 6b 00 ff 	mov	r11,255
80005c3a:	fe 7c 28 00 	mov	r12,-55296
80005c3e:	f0 1f 00 15 	mcall	80005c90 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80005c42:	e0 6b 00 ff 	mov	r11,255
80005c46:	fe 7c 28 00 	mov	r12,-55296
80005c4a:	f0 1f 00 12 	mcall	80005c90 <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
80005c4e:	e0 6b 00 ff 	mov	r11,255
80005c52:	fe 7c 28 00 	mov	r12,-55296
80005c56:	f0 1f 00 0f 	mcall	80005c90 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80005c5a:	e0 6b 00 ff 	mov	r11,255
80005c5e:	fe 7c 28 00 	mov	r12,-55296
80005c62:	f0 1f 00 0c 	mcall	80005c90 <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80005c66:	30 1b       	mov	r11,1
80005c68:	fe 7c 28 00 	mov	r12,-55296
80005c6c:	f0 1f 00 07 	mcall	80005c88 <_readSector+0x114>
80005c70:	30 1c       	mov	r12,1

	return true;   // Read done.
}
80005c72:	2f fd       	sub	sp,-4
80005c74:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80005c78:	80 00       	ld.sh	r0,r0[0x0]
80005c7a:	21 9c       	sub	r12,25
80005c7c:	80 00       	ld.sh	r0,r0[0x0]
80005c7e:	2f 6a       	sub	r10,-10
80005c80:	00 00       	add	r0,r0
80005c82:	09 ca       	ld.ub	r10,r4[0x4]
80005c84:	80 00       	ld.sh	r0,r0[0x0]
80005c86:	21 f4       	sub	r4,31
80005c88:	80 00       	ld.sh	r0,r0[0x0]
80005c8a:	2f b6       	sub	r6,-5
80005c8c:	80 00       	ld.sh	r0,r0[0x0]
80005c8e:	21 68       	sub	r8,22
80005c90:	80 00       	ld.sh	r0,r0[0x0]
80005c92:	30 9a       	mov	r10,9
80005c94:	80 00       	ld.sh	r0,r0[0x0]
80005c96:	30 b6       	mov	r6,11

80005c98 <sdcard_checkPresence>:
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
}

bool sdcard_checkPresence(void){
80005c98:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
80005c9a:	f0 1f 00 02 	mcall	80005ca0 <sdcard_checkPresence+0x8>
}
80005c9e:	d8 02       	popm	pc
80005ca0:	80 00       	ld.sh	r0,r0[0x0]
80005ca2:	22 fc       	sub	r12,47

80005ca4 <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005ca4:	d4 31       	pushm	r0-r7,lr
80005ca6:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
80005ca8:	f0 1f 00 e0 	mcall	80006028 <sdcard_mount+0x384>
80005cac:	e0 80 01 ba 	breq	80006020 <sdcard_mount+0x37c>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
80005cb0:	fe f8 03 7c 	ld.w	r8,pc[892]
80005cb4:	20 4d       	sub	sp,16
80005cb6:	f0 ea 00 00 	ld.d	r10,r8[0]
80005cba:	fa eb 00 00 	st.d	sp[0],r10
80005cbe:	f0 e8 00 08 	ld.d	r8,r8[8]
80005cc2:	fa e9 00 08 	st.d	sp[8],r8
80005cc6:	e0 6c 90 00 	mov	r12,36864
80005cca:	ea 1c 03 d0 	orh	r12,0x3d0
80005cce:	f0 1f 00 d9 	mcall	80006030 <sdcard_mount+0x38c>
80005cd2:	2f cd       	sub	sp,-16
80005cd4:	58 0c       	cp.w	r12,0
80005cd6:	e0 80 01 a5 	breq	80006020 <sdcard_mount+0x37c>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
80005cda:	30 0b       	mov	r11,0
80005cdc:	fe fc 03 58 	ld.w	r12,pc[856]
80005ce0:	f0 1f 00 d6 	mcall	80006038 <sdcard_mount+0x394>
80005ce4:	e0 80 01 9e 	breq	80006020 <sdcard_mount+0x37c>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
80005ce8:	fe f8 03 4c 	ld.w	r8,pc[844]
80005cec:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
80005cf0:	f1 37 01 c7 	ld.ub	r7,r8[455]
80005cf4:	a9 67       	lsl	r7,0x8
80005cf6:	f1 3a 01 c8 	ld.ub	r10,r8[456]
80005cfa:	b1 6a       	lsl	r10,0x10
80005cfc:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
80005cfe:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
80005d00:	f1 39 01 c9 	ld.ub	r9,r8[457]
80005d04:	b9 69       	lsl	r9,0x18
80005d06:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
80005d08:	f1 39 01 c2 	ld.ub	r9,r8[450]
80005d0c:	30 b8       	mov	r8,11
80005d0e:	f0 09 18 00 	cp.b	r9,r8
80005d12:	c0 61       	brne	80005d1e <sdcard_mount+0x7a>
			isFAT32 = true;
80005d14:	30 19       	mov	r9,1
80005d16:	fe f8 03 26 	ld.w	r8,pc[806]
80005d1a:	b0 89       	st.b	r8[0x0],r9
80005d1c:	c0 58       	rjmp	80005d26 <sdcard_mount+0x82>
		else 
			isFAT32 = false;
80005d1e:	30 09       	mov	r9,0
80005d20:	fe f8 03 1c 	ld.w	r8,pc[796]
80005d24:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
80005d26:	0e 9b       	mov	r11,r7
80005d28:	fe fc 03 0c 	ld.w	r12,pc[780]
80005d2c:	f0 1f 00 c3 	mcall	80006038 <sdcard_mount+0x394>
80005d30:	e0 80 01 78 	breq	80006020 <sdcard_mount+0x37c>
80005d34:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
80005d36:	fa cb ff f4 	sub	r11,sp,-12
80005d3a:	fe fa 02 fa 	ld.w	r10,pc[762]
80005d3e:	f4 08 07 09 	ld.ub	r9,r10[r8]
80005d42:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
80005d46:	2f f8       	sub	r8,-1
80005d48:	e0 48 00 30 	cp.w	r8,48
80005d4c:	cf 91       	brne	80005d3e <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
80005d4e:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
80005d52:	fb 36 00 17 	ld.ub	r6,sp[23]
80005d56:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
80005d5a:	fb 39 00 1b 	ld.ub	r9,sp[27]
80005d5e:	a9 69       	lsl	r9,0x8
80005d60:	fb 3a 00 1a 	ld.ub	r10,sp[26]
80005d64:	f4 09 00 09 	add	r9,r10,r9
80005d68:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
80005d6a:	fb 3c 00 1d 	ld.ub	r12,sp[29]
80005d6e:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
80005d72:	fe fa 02 ca 	ld.w	r10,pc[714]
80005d76:	15 8b       	ld.ub	r11,r10[0x0]
80005d78:	30 0a       	mov	r10,0
80005d7a:	f4 0b 18 00 	cp.b	r11,r10
80005d7e:	c2 20       	breq	80005dc2 <sdcard_mount+0x11e>
			FATSize = bpb.components.FAT32SizeInSectors[0] +
80005d80:	fb 3b 00 31 	ld.ub	r11,sp[49]
80005d84:	a9 6b       	lsl	r11,0x8
80005d86:	fb 3a 00 32 	ld.ub	r10,sp[50]
80005d8a:	b1 6a       	lsl	r10,0x10
80005d8c:	14 0b       	add	r11,r10
80005d8e:	fb 3a 00 30 	ld.ub	r10,sp[48]
80005d92:	14 0b       	add	r11,r10
80005d94:	fb 3a 00 33 	ld.ub	r10,sp[51]
80005d98:	b9 6a       	lsl	r10,0x18
80005d9a:	f6 0a 00 0a 	add	r10,r11,r10
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80005d9e:	fb 3c 00 19 	ld.ub	r12,sp[25]
80005da2:	fe fb 02 9e 	ld.w	r11,pc[670]
80005da6:	b6 8c       	st.b	r11[0x0],r12
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80005da8:	5c 79       	castu.h	r9
80005daa:	12 07       	add	r7,r9
80005dac:	f4 08 02 48 	mul	r8,r10,r8
80005db0:	0e 08       	add	r8,r7
80005db2:	fe f9 02 92 	ld.w	r9,pc[658]
80005db6:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80005db8:	fe f9 02 90 	ld.w	r9,pc[656]
80005dbc:	93 07       	st.w	r9[0x0],r7
80005dbe:	30 09       	mov	r9,0
80005dc0:	c2 88       	rjmp	80005e10 <sdcard_mount+0x16c>
					 (bpb.components.FAT32SizeInSectors[1] << 8) +
					 (bpb.components.FAT32SizeInSectors[2] << 16) +
					 (bpb.components.FAT32SizeInSectors[3] << 24);
		}
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
80005dc2:	fb 3b 00 23 	ld.ub	r11,sp[35]
80005dc6:	a9 6b       	lsl	r11,0x8
80005dc8:	fb 3a 00 22 	ld.ub	r10,sp[34]
80005dcc:	f6 0a 00 0a 	add	r10,r11,r10
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80005dd0:	fb 33 00 19 	ld.ub	r3,sp[25]
80005dd4:	fe fb 02 6c 	ld.w	r11,pc[620]
80005dd8:	b6 83       	st.b	r11[0x0],r3
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80005dda:	5c 79       	castu.h	r9
80005ddc:	12 07       	add	r7,r9
80005dde:	f4 08 02 48 	mul	r8,r10,r8
80005de2:	ee 08 00 08 	add	r8,r7,r8
80005de6:	fe f9 02 5e 	ld.w	r9,pc[606]
80005dea:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80005dec:	fe f9 02 5c 	ld.w	r9,pc[604]
80005df0:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
80005df2:	ea 09 15 08 	lsl	r9,r5,0x8
80005df6:	0c 09       	add	r9,r6
80005df8:	5c 79       	castu.h	r9
80005dfa:	f2 cb 00 01 	sub	r11,r9,1
80005dfe:	e8 0a 15 08 	lsl	r10,r4,0x8
80005e02:	18 0a       	add	r10,r12
80005e04:	5c 7a       	castu.h	r10
80005e06:	a5 7a       	lsl	r10,0x5
80005e08:	14 0b       	add	r11,r10
80005e0a:	f6 09 0c 0a 	divs	r10,r11,r9
80005e0e:	14 99       	mov	r9,r10
80005e10:	12 08       	add	r8,r9
80005e12:	fe f9 02 3a 	ld.w	r9,pc[570]
80005e16:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
80005e18:	fe f8 02 2c 	ld.w	r8,pc[556]
80005e1c:	70 08       	ld.w	r8,r8[0x0]
80005e1e:	50 f8       	stdsp	sp[0x3c],r8
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
80005e20:	30 09       	mov	r9,0
80005e22:	fe f8 02 2e 	ld.w	r8,pc[558]
80005e26:	b0 89       	st.b	r8[0x0],r9
80005e28:	30 03       	mov	r3,0
80005e2a:	06 97       	mov	r7,r3
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
80005e2c:	fe f6 02 08 	ld.w	r6,pc[520]
80005e30:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80005e32:	30 12       	mov	r2,1
80005e34:	32 01       	mov	r1,32
80005e36:	12 94       	mov	r4,r9
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80005e38:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005e3a:	0c 9a       	mov	r10,r6
80005e3c:	2f 5a       	sub	r10,-11
80005e3e:	50 1a       	stdsp	sp[0x4],r10
80005e40:	0c 99       	mov	r9,r6
80005e42:	2e 49       	sub	r9,-28
80005e44:	50 29       	stdsp	sp[0x8],r9
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80005e46:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
80005e4a:	c0 a1       	brne	80005e5e <sdcard_mount+0x1ba>
			if(_readSector(&data, sector))
80005e4c:	40 fb       	lddsp	r11,sp[0x3c]
80005e4e:	40 0c       	lddsp	r12,sp[0x0]
80005e50:	f0 1f 00 7a 	mcall	80006038 <sdcard_mount+0x394>
80005e54:	e0 80 00 e2 	breq	80006018 <sdcard_mount+0x374>
				sector++;
80005e58:	40 f8       	lddsp	r8,sp[0x3c]
80005e5a:	2f f8       	sub	r8,-1
80005e5c:	50 f8       	stdsp	sp[0x3c],r8
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80005e5e:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80005e60:	ec 05 00 08 	add	r8,r6,r5
80005e64:	f1 38 00 0b 	ld.ub	r8,r8[11]
80005e68:	e4 08 18 00 	cp.b	r8,r2
80005e6c:	5f 8a       	srls	r10
80005e6e:	e2 08 18 00 	cp.b	r8,r1
80005e72:	5f 09       	sreq	r9
80005e74:	f5 e9 10 09 	or	r9,r10,r9
80005e78:	e8 09 18 00 	cp.b	r9,r4
80005e7c:	c5 20       	breq	80005f20 <sdcard_mount+0x27c>
80005e7e:	ec 05 07 0a 	ld.ub	r10,r6[r5]
80005e82:	3e 59       	mov	r9,-27
80005e84:	f2 0a 18 00 	cp.b	r10,r9
80005e88:	c4 c0       	breq	80005f20 <sdcard_mount+0x27c>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
80005e8a:	ec 05 00 08 	add	r8,r6,r5
80005e8e:	f1 39 00 08 	ld.ub	r9,r8[8]
80005e92:	35 78       	mov	r8,87
80005e94:	f0 09 18 00 	cp.b	r9,r8
80005e98:	e0 81 00 ad 	brne	80005ff2 <sdcard_mount+0x34e>
80005e9c:	ec 05 00 08 	add	r8,r6,r5
80005ea0:	f1 39 00 09 	ld.ub	r9,r8[9]
80005ea4:	34 18       	mov	r8,65
80005ea6:	f0 09 18 00 	cp.b	r9,r8
80005eaa:	e0 81 00 a4 	brne	80005ff2 <sdcard_mount+0x34e>
80005eae:	ec 05 00 08 	add	r8,r6,r5
80005eb2:	f1 39 00 0a 	ld.ub	r9,r8[10]
80005eb6:	35 68       	mov	r8,86
80005eb8:	f0 09 18 00 	cp.b	r9,r8
80005ebc:	e0 81 00 9b 	brne	80005ff2 <sdcard_mount+0x34e>
				//files[id].id = id;
				if(files[id].name[0] == 0){
80005ec0:	06 9c       	mov	r12,r3
80005ec2:	e6 08 15 05 	lsl	r8,r3,0x5
80005ec6:	4e 4a       	lddpc	r10,80006054 <sdcard_mount+0x3b0>
80005ec8:	f4 08 07 08 	ld.ub	r8,r10[r8]
80005ecc:	e8 08 18 00 	cp.b	r8,r4
80005ed0:	c0 e1       	brne	80005eec <sdcard_mount+0x248>
80005ed2:	ea 06 00 08 	add	r8,r5,r6
80005ed6:	e6 09 15 05 	lsl	r9,r3,0x5
80005eda:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005edc:	ec cb ff f5 	sub	r11,r6,-11
80005ee0:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
80005ee4:	11 3a       	ld.ub	r10,r8++
80005ee6:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
80005ee8:	16 38       	cp.w	r8,r11
80005eea:	cf d1       	brne	80005ee4 <sdcard_mount+0x240>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].firstCluster = data[relativeEntry + 26]
80005eec:	f8 08 15 05 	lsl	r8,r12,0x5
80005ef0:	4d 99       	lddpc	r9,80006054 <sdcard_mount+0x3b0>
80005ef2:	f2 08 00 08 	add	r8,r9,r8
80005ef6:	ec 05 00 05 	add	r5,r6,r5
80005efa:	eb 3a 00 1b 	ld.ub	r10,r5[27]
80005efe:	a9 6a       	lsl	r10,0x8
80005f00:	eb 39 00 14 	ld.ub	r9,r5[20]
80005f04:	b1 69       	lsl	r9,0x10
80005f06:	12 0a       	add	r10,r9
80005f08:	eb 39 00 1a 	ld.ub	r9,r5[26]
80005f0c:	12 0a       	add	r10,r9
80005f0e:	eb 39 00 15 	ld.ub	r9,r5[21]
80005f12:	b9 69       	lsl	r9,0x18
80005f14:	f4 09 00 09 	add	r9,r10,r9
80005f18:	91 79       	st.w	r8[0x1c],r9
								+(data[relativeEntry + 27] << 8)
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
80005f1a:	2f f3       	sub	r3,-1
80005f1c:	5c 53       	castu.b	r3
80005f1e:	c6 a8       	rjmp	80005ff2 <sdcard_mount+0x34e>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80005f20:	e0 08 18 00 	cp.b	r8,r0
80005f24:	c6 71       	brne	80005ff2 <sdcard_mount+0x34e>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
80005f26:	ec 05 07 08 	ld.ub	r8,r6[r5]
80005f2a:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80005f2e:	c0 51       	brne	80005f38 <sdcard_mount+0x294>
80005f30:	34 19       	mov	r9,65
80005f32:	f2 08 18 00 	cp.b	r8,r9
80005f36:	c3 01       	brne	80005f96 <sdcard_mount+0x2f2>
80005f38:	ea c8 ff ff 	sub	r8,r5,-1
80005f3c:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
80005f3e:	06 9b       	mov	r11,r3
80005f40:	e6 09 15 05 	lsl	r9,r3,0x5
80005f44:	4c 4a       	lddpc	r10,80006054 <sdcard_mount+0x3b0>
80005f46:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005f48:	40 1a       	lddsp	r10,sp[0x4]
80005f4a:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
80005f4e:	11 8a       	ld.ub	r10,r8[0x0]
80005f50:	12 ca       	st.b	r9++,r10
80005f52:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
80005f54:	18 38       	cp.w	r8,r12
80005f56:	cf c1       	brne	80005f4e <sdcard_mount+0x2aa>
80005f58:	ea c8 ff f2 	sub	r8,r5,-14
80005f5c:	0c 08       	add	r8,r6
80005f5e:	f6 09 15 05 	lsl	r9,r11,0x5
80005f62:	2f b9       	sub	r9,-5
80005f64:	4b ca       	lddpc	r10,80006054 <sdcard_mount+0x3b0>
80005f66:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005f68:	40 2a       	lddsp	r10,sp[0x8]
80005f6a:	ea 0a 00 0c 	add	r12,r5,r10
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
80005f6e:	11 8a       	ld.ub	r10,r8[0x0]
80005f70:	12 ca       	st.b	r9++,r10
80005f72:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
80005f74:	18 38       	cp.w	r8,r12
80005f76:	cf c1       	brne	80005f6e <sdcard_mount+0x2ca>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
80005f78:	a5 7b       	lsl	r11,0x5
80005f7a:	4b 79       	lddpc	r9,80006054 <sdcard_mount+0x3b0>
80005f7c:	f2 0b 00 0b 	add	r11,r9,r11
80005f80:	ec 05 00 05 	add	r5,r6,r5
80005f84:	eb 38 00 1c 	ld.ub	r8,r5[28]
80005f88:	f7 68 00 0b 	st.b	r11[11],r8
80005f8c:	eb 38 00 1e 	ld.ub	r8,r5[30]
80005f90:	f7 68 00 0c 	st.b	r11[12],r8
80005f94:	c2 f8       	rjmp	80005ff2 <sdcard_mount+0x34e>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
80005f96:	30 29       	mov	r9,2
80005f98:	f2 08 18 00 	cp.b	r8,r9
80005f9c:	5f 09       	sreq	r9
80005f9e:	34 2a       	mov	r10,66
80005fa0:	f4 08 18 00 	cp.b	r8,r10
80005fa4:	5f 08       	sreq	r8
80005fa6:	f3 e8 10 08 	or	r8,r9,r8
80005faa:	e8 08 18 00 	cp.b	r8,r4
80005fae:	c2 20       	breq	80005ff2 <sdcard_mount+0x34e>
80005fb0:	ea c8 ff ff 	sub	r8,r5,-1
80005fb4:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80005fb6:	06 9c       	mov	r12,r3
80005fb8:	e6 09 15 05 	lsl	r9,r3,0x5
80005fbc:	2f 39       	sub	r9,-13
80005fbe:	4a 6a       	lddpc	r10,80006054 <sdcard_mount+0x3b0>
80005fc0:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005fc2:	40 1a       	lddsp	r10,sp[0x4]
80005fc4:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80005fc8:	11 8a       	ld.ub	r10,r8[0x0]
80005fca:	12 ca       	st.b	r9++,r10
80005fcc:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
80005fce:	16 38       	cp.w	r8,r11
80005fd0:	cf c1       	brne	80005fc8 <sdcard_mount+0x324>
80005fd2:	ea c8 ff f2 	sub	r8,r5,-14
80005fd6:	0c 08       	add	r8,r6
80005fd8:	f8 09 15 05 	lsl	r9,r12,0x5
80005fdc:	2e e9       	sub	r9,-18
80005fde:	49 ea       	lddpc	r10,80006054 <sdcard_mount+0x3b0>
80005fe0:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80005fe2:	40 0a       	lddsp	r10,sp[0x0]
80005fe4:	2e 8a       	sub	r10,-24
80005fe6:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
80005fe8:	11 8a       	ld.ub	r10,r8[0x0]
80005fea:	12 ca       	st.b	r9++,r10
80005fec:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
80005fee:	0a 38       	cp.w	r8,r5
80005ff0:	cf c1       	brne	80005fe8 <sdcard_mount+0x344>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
80005ff2:	2f f7       	sub	r7,-1
80005ff4:	5c 87       	casts.h	r7
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
	
	while(entry < 512 && id < 100){
80005ff6:	e0 68 01 ff 	mov	r8,511
80005ffa:	f0 07 19 00 	cp.h	r7,r8
80005ffe:	5f 89       	srls	r9
80006000:	36 38       	mov	r8,99
80006002:	f0 03 18 00 	cp.b	r3,r8
80006006:	5f 88       	srls	r8
80006008:	f3 e8 00 08 	and	r8,r9,r8
8000600c:	e8 08 18 00 	cp.b	r8,r4
80006010:	fe 91 ff 1b 	brne	80005e46 <sdcard_mount+0x1a2>
				}
			}
		}
		entry++;
	}
	nbrOfFiles = id;
80006014:	48 f8       	lddpc	r8,80006050 <sdcard_mount+0x3ac>
80006016:	b0 83       	st.b	r8[0x0],r3
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
		return false;
	if(!_initFat())
		return false;
	_getFilesInfos();
	_pdcaInit();
80006018:	f0 1f 00 10 	mcall	80006058 <sdcard_mount+0x3b4>
8000601c:	30 1c       	mov	r12,1
	//gfx_BeginNewTerminal((Vector2){20,200});
	//gfx_AddLineToTerminal(files[0].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[1].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
8000601e:	c0 28       	rjmp	80006022 <sdcard_mount+0x37e>
80006020:	30 0c       	mov	r12,0
}
80006022:	2f 0d       	sub	sp,-64
80006024:	d8 32       	popm	r0-r7,pc
80006026:	00 00       	add	r0,r0
80006028:	80 00       	ld.sh	r0,r0[0x0]
8000602a:	5c 98       	brev	r8
8000602c:	00 00       	add	r0,r0
8000602e:	04 78       	tst	r8,r2
80006030:	80 00       	ld.sh	r0,r0[0x0]
80006032:	29 30       	sub	r0,-109
80006034:	00 00       	add	r0,r0
80006036:	16 f0       	st.b	--r11,r0
80006038:	80 00       	ld.sh	r0,r0[0x0]
8000603a:	5b 74       	cp.w	r4,-9
8000603c:	00 00       	add	r0,r0
8000603e:	07 b0       	ld.ub	r0,r3[0x3]
80006040:	00 00       	add	r0,r0
80006042:	0a 68       	and	r8,r5
80006044:	00 00       	add	r0,r0
80006046:	18 f8       	st.b	--r12,r8
80006048:	00 00       	add	r0,r0
8000604a:	18 f4       	st.b	--r12,r4
8000604c:	00 00       	add	r0,r0
8000604e:	18 f0       	st.b	--r12,r0
80006050:	00 00       	add	r0,r0
80006052:	16 ec       	st.h	--r11,r12
80006054:	00 00       	add	r0,r0
80006056:	0a 6c       	and	r12,r5
80006058:	80 00       	ld.sh	r0,r0[0x0]
8000605a:	59 60       	cp.w	r0,22

8000605c <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
8000605c:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, XTAL_OSC0, OSC0_STARTUP_US);  // Switch main clock to Osc0.
8000605e:	30 3a       	mov	r10,3
80006060:	e0 6b 24 00 	mov	r11,9216
80006064:	ea 1b 00 f4 	orh	r11,0xf4
80006068:	fe 7c 0c 00 	mov	r12,-62464
8000606c:	f0 1f 00 19 	mcall	800060d0 <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
80006070:	31 08       	mov	r8,16
80006072:	1a d8       	st.w	--sp,r8
80006074:	30 08       	mov	r8,0
80006076:	30 19       	mov	r9,1
80006078:	30 7a       	mov	r10,7
8000607a:	10 9b       	mov	r11,r8
8000607c:	fe 7c 0c 00 	mov	r12,-62464
80006080:	f0 1f 00 15 	mcall	800060d4 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
80006084:	30 08       	mov	r8,0
80006086:	30 19       	mov	r9,1
80006088:	12 9a       	mov	r10,r9
8000608a:	10 9b       	mov	r11,r8
8000608c:	fe 7c 0c 00 	mov	r12,-62464
80006090:	f0 1f 00 12 	mcall	800060d8 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80006094:	30 0b       	mov	r11,0
80006096:	fe 7c 0c 00 	mov	r12,-62464
8000609a:	f0 1f 00 11 	mcall	800060dc <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
8000609e:	fe 7c 0c 00 	mov	r12,-62464
800060a2:	f0 1f 00 10 	mcall	800060e0 <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
800060a6:	30 0a       	mov	r10,0
800060a8:	1a da       	st.w	--sp,r10
800060aa:	1a da       	st.w	--sp,r10
800060ac:	14 98       	mov	r8,r10
800060ae:	14 99       	mov	r9,r10
800060b0:	30 1b       	mov	r11,1
800060b2:	fe 7c 0c 00 	mov	r12,-62464
800060b6:	f0 1f 00 0c 	mcall	800060e4 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
800060ba:	30 1c       	mov	r12,1
800060bc:	f0 1f 00 0b 	mcall	800060e8 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
800060c0:	30 2b       	mov	r11,2
800060c2:	fe 7c 0c 00 	mov	r12,-62464
800060c6:	f0 1f 00 0a 	mcall	800060ec <sysclk_init+0x90>
800060ca:	2f dd       	sub	sp,-12
}
800060cc:	d8 02       	popm	pc
800060ce:	00 00       	add	r0,r0
800060d0:	80 00       	ld.sh	r0,r0[0x0]
800060d2:	2e 2c       	sub	r12,-30
800060d4:	80 00       	ld.sh	r0,r0[0x0]
800060d6:	2d ce       	sub	lr,-36
800060d8:	80 00       	ld.sh	r0,r0[0x0]
800060da:	2d f0       	sub	r0,-33
800060dc:	80 00       	ld.sh	r0,r0[0x0]
800060de:	2e 0a       	sub	r10,-32
800060e0:	80 00       	ld.sh	r0,r0[0x0]
800060e2:	2e 18       	sub	r8,-31
800060e4:	80 00       	ld.sh	r0,r0[0x0]
800060e6:	2d 88       	sub	r8,-40
800060e8:	80 00       	ld.sh	r0,r0[0x0]
800060ea:	29 64       	sub	r4,-106
800060ec:	80 00       	ld.sh	r0,r0[0x0]
800060ee:	2e 22       	sub	r2,-30

800060f0 <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
800060f0:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
	#else
		mainCentre();
800060f2:	f0 1f 00 02 	mcall	800060f8 <main+0x8>
	#endif
	
}
800060f6:	d8 0a       	popm	pc,r12=0
800060f8:	80 00       	ld.sh	r0,r0[0x0]
800060fa:	58 1c       	cp.w	r12,1

800060fc <memcpy>:
800060fc:	58 8a       	cp.w	r10,8
800060fe:	c2 f5       	brlt	8000615c <memcpy+0x60>
80006100:	f9 eb 10 09 	or	r9,r12,r11
80006104:	e2 19 00 03 	andl	r9,0x3,COH
80006108:	e0 81 00 97 	brne	80006236 <memcpy+0x13a>
8000610c:	e0 4a 00 20 	cp.w	r10,32
80006110:	c3 b4       	brge	80006186 <memcpy+0x8a>
80006112:	f4 08 14 02 	asr	r8,r10,0x2
80006116:	f0 09 11 08 	rsub	r9,r8,8
8000611a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000611e:	76 69       	ld.w	r9,r11[0x18]
80006120:	99 69       	st.w	r12[0x18],r9
80006122:	76 59       	ld.w	r9,r11[0x14]
80006124:	99 59       	st.w	r12[0x14],r9
80006126:	76 49       	ld.w	r9,r11[0x10]
80006128:	99 49       	st.w	r12[0x10],r9
8000612a:	76 39       	ld.w	r9,r11[0xc]
8000612c:	99 39       	st.w	r12[0xc],r9
8000612e:	76 29       	ld.w	r9,r11[0x8]
80006130:	99 29       	st.w	r12[0x8],r9
80006132:	76 19       	ld.w	r9,r11[0x4]
80006134:	99 19       	st.w	r12[0x4],r9
80006136:	76 09       	ld.w	r9,r11[0x0]
80006138:	99 09       	st.w	r12[0x0],r9
8000613a:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000613e:	f8 08 00 28 	add	r8,r12,r8<<0x2
80006142:	e0 1a 00 03 	andl	r10,0x3
80006146:	f4 0a 11 04 	rsub	r10,r10,4
8000614a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000614e:	17 a9       	ld.ub	r9,r11[0x2]
80006150:	b0 a9       	st.b	r8[0x2],r9
80006152:	17 99       	ld.ub	r9,r11[0x1]
80006154:	b0 99       	st.b	r8[0x1],r9
80006156:	17 89       	ld.ub	r9,r11[0x0]
80006158:	b0 89       	st.b	r8[0x0],r9
8000615a:	5e fc       	retal	r12
8000615c:	f4 0a 11 09 	rsub	r10,r10,9
80006160:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006164:	17 f9       	ld.ub	r9,r11[0x7]
80006166:	b8 f9       	st.b	r12[0x7],r9
80006168:	17 e9       	ld.ub	r9,r11[0x6]
8000616a:	b8 e9       	st.b	r12[0x6],r9
8000616c:	17 d9       	ld.ub	r9,r11[0x5]
8000616e:	b8 d9       	st.b	r12[0x5],r9
80006170:	17 c9       	ld.ub	r9,r11[0x4]
80006172:	b8 c9       	st.b	r12[0x4],r9
80006174:	17 b9       	ld.ub	r9,r11[0x3]
80006176:	b8 b9       	st.b	r12[0x3],r9
80006178:	17 a9       	ld.ub	r9,r11[0x2]
8000617a:	b8 a9       	st.b	r12[0x2],r9
8000617c:	17 99       	ld.ub	r9,r11[0x1]
8000617e:	b8 99       	st.b	r12[0x1],r9
80006180:	17 89       	ld.ub	r9,r11[0x0]
80006182:	b8 89       	st.b	r12[0x0],r9
80006184:	5e fc       	retal	r12
80006186:	eb cd 40 c0 	pushm	r6-r7,lr
8000618a:	18 99       	mov	r9,r12
8000618c:	22 0a       	sub	r10,32
8000618e:	b7 07       	ld.d	r6,r11++
80006190:	b3 26       	st.d	r9++,r6
80006192:	b7 07       	ld.d	r6,r11++
80006194:	b3 26       	st.d	r9++,r6
80006196:	b7 07       	ld.d	r6,r11++
80006198:	b3 26       	st.d	r9++,r6
8000619a:	b7 07       	ld.d	r6,r11++
8000619c:	b3 26       	st.d	r9++,r6
8000619e:	22 0a       	sub	r10,32
800061a0:	cf 74       	brge	8000618e <memcpy+0x92>
800061a2:	2f 0a       	sub	r10,-16
800061a4:	c0 65       	brlt	800061b0 <memcpy+0xb4>
800061a6:	b7 07       	ld.d	r6,r11++
800061a8:	b3 26       	st.d	r9++,r6
800061aa:	b7 07       	ld.d	r6,r11++
800061ac:	b3 26       	st.d	r9++,r6
800061ae:	21 0a       	sub	r10,16
800061b0:	5c 3a       	neg	r10
800061b2:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800061b6:	d7 03       	nop
800061b8:	d7 03       	nop
800061ba:	f7 36 00 0e 	ld.ub	r6,r11[14]
800061be:	f3 66 00 0e 	st.b	r9[14],r6
800061c2:	f7 36 00 0d 	ld.ub	r6,r11[13]
800061c6:	f3 66 00 0d 	st.b	r9[13],r6
800061ca:	f7 36 00 0c 	ld.ub	r6,r11[12]
800061ce:	f3 66 00 0c 	st.b	r9[12],r6
800061d2:	f7 36 00 0b 	ld.ub	r6,r11[11]
800061d6:	f3 66 00 0b 	st.b	r9[11],r6
800061da:	f7 36 00 0a 	ld.ub	r6,r11[10]
800061de:	f3 66 00 0a 	st.b	r9[10],r6
800061e2:	f7 36 00 09 	ld.ub	r6,r11[9]
800061e6:	f3 66 00 09 	st.b	r9[9],r6
800061ea:	f7 36 00 08 	ld.ub	r6,r11[8]
800061ee:	f3 66 00 08 	st.b	r9[8],r6
800061f2:	f7 36 00 07 	ld.ub	r6,r11[7]
800061f6:	f3 66 00 07 	st.b	r9[7],r6
800061fa:	f7 36 00 06 	ld.ub	r6,r11[6]
800061fe:	f3 66 00 06 	st.b	r9[6],r6
80006202:	f7 36 00 05 	ld.ub	r6,r11[5]
80006206:	f3 66 00 05 	st.b	r9[5],r6
8000620a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000620e:	f3 66 00 04 	st.b	r9[4],r6
80006212:	f7 36 00 03 	ld.ub	r6,r11[3]
80006216:	f3 66 00 03 	st.b	r9[3],r6
8000621a:	f7 36 00 02 	ld.ub	r6,r11[2]
8000621e:	f3 66 00 02 	st.b	r9[2],r6
80006222:	f7 36 00 01 	ld.ub	r6,r11[1]
80006226:	f3 66 00 01 	st.b	r9[1],r6
8000622a:	f7 36 00 00 	ld.ub	r6,r11[0]
8000622e:	f3 66 00 00 	st.b	r9[0],r6
80006232:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006236:	20 1a       	sub	r10,1
80006238:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000623c:	f8 0a 0b 09 	st.b	r12[r10],r9
80006240:	cf b1       	brne	80006236 <memcpy+0x13a>
80006242:	5e fc       	retal	r12

Disassembly of section .exception:

80006400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80006400:	c0 08       	rjmp	80006400 <_evba>
	...

80006404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80006404:	c0 08       	rjmp	80006404 <_handle_TLB_Multiple_Hit>
	...

80006408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80006408:	c0 08       	rjmp	80006408 <_handle_Bus_Error_Data_Fetch>
	...

8000640c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000640c:	c0 08       	rjmp	8000640c <_handle_Bus_Error_Instruction_Fetch>
	...

80006410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80006410:	c0 08       	rjmp	80006410 <_handle_NMI>
	...

80006414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80006414:	c0 08       	rjmp	80006414 <_handle_Instruction_Address>
	...

80006418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80006418:	c0 08       	rjmp	80006418 <_handle_ITLB_Protection>
	...

8000641c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000641c:	c0 08       	rjmp	8000641c <_handle_Breakpoint>
	...

80006420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80006420:	c0 08       	rjmp	80006420 <_handle_Illegal_Opcode>
	...

80006424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80006424:	c0 08       	rjmp	80006424 <_handle_Unimplemented_Instruction>
	...

80006428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80006428:	c0 08       	rjmp	80006428 <_handle_Privilege_Violation>
	...

8000642c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000642c:	c0 08       	rjmp	8000642c <_handle_Floating_Point>
	...

80006430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80006430:	c0 08       	rjmp	80006430 <_handle_Coprocessor_Absent>
	...

80006434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80006434:	c0 08       	rjmp	80006434 <_handle_Data_Address_Read>
	...

80006438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80006438:	c0 08       	rjmp	80006438 <_handle_Data_Address_Write>
	...

8000643c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000643c:	c0 08       	rjmp	8000643c <_handle_DTLB_Protection_Read>
	...

80006440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80006440:	c0 08       	rjmp	80006440 <_handle_DTLB_Protection_Write>
	...

80006444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80006444:	c0 08       	rjmp	80006444 <_handle_DTLB_Modified>
	...

80006450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80006450:	c0 08       	rjmp	80006450 <_handle_ITLB_Miss>
	...

80006460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80006460:	c0 08       	rjmp	80006460 <_handle_DTLB_Miss_Read>
	...

80006470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80006470:	c0 08       	rjmp	80006470 <_handle_DTLB_Miss_Write>
	...

80006500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80006500:	c0 08       	rjmp	80006500 <_handle_Supervisor_Call>
80006502:	d7 03       	nop

80006504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006504:	30 0c       	mov	r12,0
80006506:	fe b0 e3 4f 	rcall	80002ba4 <_get_interrupt_handler>
8000650a:	58 0c       	cp.w	r12,0
8000650c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006510:	d6 03       	rete

80006512 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006512:	30 1c       	mov	r12,1
80006514:	fe b0 e3 48 	rcall	80002ba4 <_get_interrupt_handler>
80006518:	58 0c       	cp.w	r12,0
8000651a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000651e:	d6 03       	rete

80006520 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006520:	30 2c       	mov	r12,2
80006522:	fe b0 e3 41 	rcall	80002ba4 <_get_interrupt_handler>
80006526:	58 0c       	cp.w	r12,0
80006528:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000652c:	d6 03       	rete

8000652e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000652e:	30 3c       	mov	r12,3
80006530:	fe b0 e3 3a 	rcall	80002ba4 <_get_interrupt_handler>
80006534:	58 0c       	cp.w	r12,0
80006536:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000653a:	d6 03       	rete
8000653c:	d7 03       	nop
8000653e:	d7 03       	nop
80006540:	d7 03       	nop
80006542:	d7 03       	nop
80006544:	d7 03       	nop
80006546:	d7 03       	nop
80006548:	d7 03       	nop
8000654a:	d7 03       	nop
8000654c:	d7 03       	nop
8000654e:	d7 03       	nop
80006550:	d7 03       	nop
80006552:	d7 03       	nop
80006554:	d7 03       	nop
80006556:	d7 03       	nop
80006558:	d7 03       	nop
8000655a:	d7 03       	nop
8000655c:	d7 03       	nop
8000655e:	d7 03       	nop
80006560:	d7 03       	nop
80006562:	d7 03       	nop
80006564:	d7 03       	nop
80006566:	d7 03       	nop
80006568:	d7 03       	nop
8000656a:	d7 03       	nop
8000656c:	d7 03       	nop
8000656e:	d7 03       	nop
80006570:	d7 03       	nop
80006572:	d7 03       	nop
80006574:	d7 03       	nop
80006576:	d7 03       	nop
80006578:	d7 03       	nop
8000657a:	d7 03       	nop
8000657c:	d7 03       	nop
8000657e:	d7 03       	nop
80006580:	d7 03       	nop
80006582:	d7 03       	nop
80006584:	d7 03       	nop
80006586:	d7 03       	nop
80006588:	d7 03       	nop
8000658a:	d7 03       	nop
8000658c:	d7 03       	nop
8000658e:	d7 03       	nop
80006590:	d7 03       	nop
80006592:	d7 03       	nop
80006594:	d7 03       	nop
80006596:	d7 03       	nop
80006598:	d7 03       	nop
8000659a:	d7 03       	nop
8000659c:	d7 03       	nop
8000659e:	d7 03       	nop
800065a0:	d7 03       	nop
800065a2:	d7 03       	nop
800065a4:	d7 03       	nop
800065a6:	d7 03       	nop
800065a8:	d7 03       	nop
800065aa:	d7 03       	nop
800065ac:	d7 03       	nop
800065ae:	d7 03       	nop
800065b0:	d7 03       	nop
800065b2:	d7 03       	nop
800065b4:	d7 03       	nop
800065b6:	d7 03       	nop
800065b8:	d7 03       	nop
800065ba:	d7 03       	nop
800065bc:	d7 03       	nop
800065be:	d7 03       	nop
800065c0:	d7 03       	nop
800065c2:	d7 03       	nop
800065c4:	d7 03       	nop
800065c6:	d7 03       	nop
800065c8:	d7 03       	nop
800065ca:	d7 03       	nop
800065cc:	d7 03       	nop
800065ce:	d7 03       	nop
800065d0:	d7 03       	nop
800065d2:	d7 03       	nop
800065d4:	d7 03       	nop
800065d6:	d7 03       	nop
800065d8:	d7 03       	nop
800065da:	d7 03       	nop
800065dc:	d7 03       	nop
800065de:	d7 03       	nop
800065e0:	d7 03       	nop
800065e2:	d7 03       	nop
800065e4:	d7 03       	nop
800065e6:	d7 03       	nop
800065e8:	d7 03       	nop
800065ea:	d7 03       	nop
800065ec:	d7 03       	nop
800065ee:	d7 03       	nop
800065f0:	d7 03       	nop
800065f2:	d7 03       	nop
800065f4:	d7 03       	nop
800065f6:	d7 03       	nop
800065f8:	d7 03       	nop
800065fa:	d7 03       	nop
800065fc:	d7 03       	nop
800065fe:	d7 03       	nop
