<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4532" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4532{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4532{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4532{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4532{left:82px;bottom:998px;letter-spacing:-0.2px;}
#t5_4532{left:140px;bottom:998px;letter-spacing:-0.14px;}
#t6_4532{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4532{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_4532{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4532{left:689px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta_4532{left:689px;bottom:964px;letter-spacing:-0.13px;}
#tb_4532{left:689px;bottom:947px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4532{left:189px;bottom:923px;}
#td_4532{left:424px;bottom:923px;letter-spacing:-0.13px;}
#te_4532{left:424px;bottom:901px;letter-spacing:-0.11px;}
#tf_4532{left:424px;bottom:885px;letter-spacing:-0.13px;}
#tg_4532{left:424px;bottom:868px;letter-spacing:-0.11px;}
#th_4532{left:424px;bottom:851px;letter-spacing:-0.11px;}
#ti_4532{left:424px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_4532{left:189px;bottom:810px;letter-spacing:-0.11px;}
#tk_4532{left:424px;bottom:810px;letter-spacing:-0.12px;}
#tl_4532{left:83px;bottom:785px;letter-spacing:-0.17px;}
#tm_4532{left:140px;bottom:785px;letter-spacing:-0.12px;}
#tn_4532{left:189px;bottom:785px;letter-spacing:-0.12px;}
#to_4532{left:189px;bottom:764px;letter-spacing:-0.13px;}
#tp_4532{left:424px;bottom:785px;letter-spacing:-0.12px;}
#tq_4532{left:689px;bottom:785px;letter-spacing:-0.11px;}
#tr_4532{left:689px;bottom:768px;}
#ts_4532{left:83px;bottom:739px;letter-spacing:-0.17px;}
#tt_4532{left:140px;bottom:739px;letter-spacing:-0.12px;}
#tu_4532{left:189px;bottom:739px;letter-spacing:-0.12px;}
#tv_4532{left:189px;bottom:718px;letter-spacing:-0.13px;}
#tw_4532{left:424px;bottom:739px;letter-spacing:-0.12px;}
#tx_4532{left:689px;bottom:739px;letter-spacing:-0.11px;}
#ty_4532{left:689px;bottom:723px;}
#tz_4532{left:83px;bottom:694px;letter-spacing:-0.17px;}
#t10_4532{left:140px;bottom:694px;letter-spacing:-0.13px;}
#t11_4532{left:189px;bottom:694px;letter-spacing:-0.13px;}
#t12_4532{left:424px;bottom:694px;letter-spacing:-0.12px;}
#t13_4532{left:689px;bottom:694px;letter-spacing:-0.11px;}
#t14_4532{left:689px;bottom:677px;}
#t15_4532{left:83px;bottom:652px;letter-spacing:-0.17px;}
#t16_4532{left:140px;bottom:652px;letter-spacing:-0.13px;}
#t17_4532{left:189px;bottom:652px;letter-spacing:-0.13px;}
#t18_4532{left:424px;bottom:652px;letter-spacing:-0.12px;}
#t19_4532{left:689px;bottom:652px;letter-spacing:-0.11px;}
#t1a_4532{left:689px;bottom:635px;}
#t1b_4532{left:83px;bottom:611px;letter-spacing:-0.17px;}
#t1c_4532{left:140px;bottom:611px;letter-spacing:-0.13px;}
#t1d_4532{left:189px;bottom:611px;letter-spacing:-0.14px;}
#t1e_4532{left:424px;bottom:611px;letter-spacing:-0.12px;}
#t1f_4532{left:689px;bottom:611px;letter-spacing:-0.11px;}
#t1g_4532{left:689px;bottom:594px;}
#t1h_4532{left:83px;bottom:570px;letter-spacing:-0.17px;}
#t1i_4532{left:140px;bottom:570px;letter-spacing:-0.13px;}
#t1j_4532{left:189px;bottom:570px;letter-spacing:-0.13px;}
#t1k_4532{left:424px;bottom:570px;letter-spacing:-0.12px;}
#t1l_4532{left:689px;bottom:570px;letter-spacing:-0.11px;}
#t1m_4532{left:689px;bottom:553px;}
#t1n_4532{left:83px;bottom:529px;letter-spacing:-0.17px;}
#t1o_4532{left:140px;bottom:529px;letter-spacing:-0.13px;}
#t1p_4532{left:189px;bottom:529px;letter-spacing:-0.14px;}
#t1q_4532{left:424px;bottom:529px;letter-spacing:-0.12px;}
#t1r_4532{left:689px;bottom:529px;letter-spacing:-0.11px;}
#t1s_4532{left:689px;bottom:512px;}
#t1t_4532{left:83px;bottom:487px;letter-spacing:-0.17px;}
#t1u_4532{left:140px;bottom:487px;letter-spacing:-0.13px;}
#t1v_4532{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t1w_4532{left:424px;bottom:487px;letter-spacing:-0.12px;}
#t1x_4532{left:689px;bottom:487px;letter-spacing:-0.11px;}
#t1y_4532{left:689px;bottom:470px;}
#t1z_4532{left:83px;bottom:446px;letter-spacing:-0.13px;}
#t20_4532{left:140px;bottom:446px;letter-spacing:-0.13px;}
#t21_4532{left:189px;bottom:446px;letter-spacing:-0.13px;}
#t22_4532{left:424px;bottom:446px;letter-spacing:-0.11px;}
#t23_4532{left:689px;bottom:446px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t24_4532{left:689px;bottom:429px;letter-spacing:-0.12px;}
#t25_4532{left:189px;bottom:405px;letter-spacing:-0.12px;}
#t26_4532{left:424px;bottom:405px;letter-spacing:-0.12px;}
#t27_4532{left:689px;bottom:405px;letter-spacing:-0.11px;}
#t28_4532{left:689px;bottom:388px;letter-spacing:-0.1px;}
#t29_4532{left:83px;bottom:364px;letter-spacing:-0.17px;}
#t2a_4532{left:140px;bottom:364px;letter-spacing:-0.14px;}
#t2b_4532{left:189px;bottom:364px;letter-spacing:-0.15px;}
#t2c_4532{left:424px;bottom:364px;letter-spacing:-0.12px;}
#t2d_4532{left:189px;bottom:339px;}
#t2e_4532{left:424px;bottom:339px;letter-spacing:-0.11px;}
#t2f_4532{left:424px;bottom:322px;letter-spacing:-0.11px;}
#t2g_4532{left:189px;bottom:298px;}
#t2h_4532{left:424px;bottom:298px;letter-spacing:-0.13px;}
#t2i_4532{left:189px;bottom:273px;letter-spacing:-0.1px;}
#t2j_4532{left:424px;bottom:273px;letter-spacing:-0.12px;}
#t2k_4532{left:424px;bottom:257px;letter-spacing:-0.11px;}
#t2l_4532{left:424px;bottom:240px;letter-spacing:-0.1px;}
#t2m_4532{left:424px;bottom:223px;letter-spacing:-0.13px;}
#t2n_4532{left:424px;bottom:206px;letter-spacing:-0.11px;}
#t2o_4532{left:424px;bottom:189px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t2p_4532{left:424px;bottom:173px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2q_4532{left:83px;bottom:148px;letter-spacing:-0.17px;}
#t2r_4532{left:140px;bottom:148px;letter-spacing:-0.14px;}
#t2s_4532{left:189px;bottom:148px;letter-spacing:-0.14px;}
#t2t_4532{left:424px;bottom:148px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2u_4532{left:424px;bottom:131px;letter-spacing:-0.08px;}
#t2v_4532{left:689px;bottom:148px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_4532{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2x_4532{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2y_4532{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2z_4532{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t30_4532{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t31_4532{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t32_4532{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t33_4532{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t34_4532{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t35_4532{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4532{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4532{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4532{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4532{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4532{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4532" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4532Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4532" style="-webkit-user-select: none;"><object width="935" height="1210" data="4532/4532.svg" type="image/svg+xml" id="pdf4532" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4532" class="t s1_4532">2-10 </span><span id="t2_4532" class="t s1_4532">Vol. 4 </span>
<span id="t3_4532" class="t s2_4532">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4532" class="t s3_4532">BDH </span><span id="t5_4532" class="t s3_4532">189 </span><span id="t6_4532" class="t s3_4532">IA32_XAPIC_DISABLE_STATUS </span><span id="t7_4532" class="t s3_4532">xAPIC Disable Status (R/O) </span><span id="t8_4532" class="t s3_4532">If CPUID.(EAX-07H, </span>
<span id="t9_4532" class="t s3_4532">ECX=0):EDX[29]=1 and </span>
<span id="ta_4532" class="t s3_4532">IA32_ARCH_CAPABILITIES </span>
<span id="tb_4532" class="t s3_4532">[21] = 1 </span>
<span id="tc_4532" class="t s3_4532">0 </span><span id="td_4532" class="t s3_4532">LEGACY_XAPIC_DISABLED </span>
<span id="te_4532" class="t s3_4532">When set, indicates that the local APIC is in </span>
<span id="tf_4532" class="t s3_4532">x2APIC mode (IA32_APIC_BASE.EXTD = 1) </span>
<span id="tg_4532" class="t s3_4532">and that attempts to clear </span>
<span id="th_4532" class="t s3_4532">IA32_APIC_BASE.EXTD will fail (e.g., </span>
<span id="ti_4532" class="t s3_4532">WRMSR will #GP). </span>
<span id="tj_4532" class="t s3_4532">63:1 </span><span id="tk_4532" class="t s3_4532">Reserved </span>
<span id="tl_4532" class="t s3_4532">C1H </span><span id="tm_4532" class="t s3_4532">193 </span><span id="tn_4532" class="t s3_4532">IA32_PMC0 </span>
<span id="to_4532" class="t s3_4532">(PERFCTR0) </span>
<span id="tp_4532" class="t s3_4532">General Performance Counter 0 (R/W) </span><span id="tq_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tr_4532" class="t s3_4532">0 </span>
<span id="ts_4532" class="t s3_4532">C2H </span><span id="tt_4532" class="t s3_4532">194 </span><span id="tu_4532" class="t s3_4532">IA32_PMC1 </span>
<span id="tv_4532" class="t s3_4532">(PERFCTR1) </span>
<span id="tw_4532" class="t s3_4532">General Performance Counter 1 (R/W) </span><span id="tx_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="ty_4532" class="t s3_4532">1 </span>
<span id="tz_4532" class="t s3_4532">C3H </span><span id="t10_4532" class="t s3_4532">195 </span><span id="t11_4532" class="t s3_4532">IA32_PMC2 </span><span id="t12_4532" class="t s3_4532">General Performance Counter 2 (R/W) </span><span id="t13_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t14_4532" class="t s3_4532">2 </span>
<span id="t15_4532" class="t s3_4532">C4H </span><span id="t16_4532" class="t s3_4532">196 </span><span id="t17_4532" class="t s3_4532">IA32_PMC3 </span><span id="t18_4532" class="t s3_4532">General Performance Counter 3 (R/W) </span><span id="t19_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1a_4532" class="t s3_4532">3 </span>
<span id="t1b_4532" class="t s3_4532">C5H </span><span id="t1c_4532" class="t s3_4532">197 </span><span id="t1d_4532" class="t s3_4532">IA32_PMC4 </span><span id="t1e_4532" class="t s3_4532">General Performance Counter 4 (R/W) </span><span id="t1f_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1g_4532" class="t s3_4532">4 </span>
<span id="t1h_4532" class="t s3_4532">C6H </span><span id="t1i_4532" class="t s3_4532">198 </span><span id="t1j_4532" class="t s3_4532">IA32_PMC5 </span><span id="t1k_4532" class="t s3_4532">General Performance Counter 5 (R/W) </span><span id="t1l_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1m_4532" class="t s3_4532">5 </span>
<span id="t1n_4532" class="t s3_4532">C7H </span><span id="t1o_4532" class="t s3_4532">199 </span><span id="t1p_4532" class="t s3_4532">IA32_PMC6 </span><span id="t1q_4532" class="t s3_4532">General Performance Counter 6 (R/W) </span><span id="t1r_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1s_4532" class="t s3_4532">6 </span>
<span id="t1t_4532" class="t s3_4532">C8H </span><span id="t1u_4532" class="t s3_4532">200 </span><span id="t1v_4532" class="t s3_4532">IA32_PMC7 </span><span id="t1w_4532" class="t s3_4532">General Performance Counter 7 (R/W) </span><span id="t1x_4532" class="t s3_4532">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1y_4532" class="t s3_4532">7 </span>
<span id="t1z_4532" class="t s3_4532">CFH </span><span id="t20_4532" class="t s3_4532">207 </span><span id="t21_4532" class="t s3_4532">IA32_CORE_CAPABILITIES </span><span id="t22_4532" class="t s3_4532">IA32 Core Capabilities Register </span><span id="t23_4532" class="t s3_4532">If CPUID.(EAX=07H, </span>
<span id="t24_4532" class="t s3_4532">ECX=0):EDX[30] = 1 </span>
<span id="t25_4532" class="t s3_4532">63:0 </span><span id="t26_4532" class="t s3_4532">Reserved. </span><span id="t27_4532" class="t s3_4532">No architecturally defined </span>
<span id="t28_4532" class="t s3_4532">bits. </span>
<span id="t29_4532" class="t s3_4532">E1H </span><span id="t2a_4532" class="t s3_4532">225 </span><span id="t2b_4532" class="t s3_4532">IA32_UMWAIT_CONTROL </span><span id="t2c_4532" class="t s3_4532">UMWAIT Control (R/W) </span>
<span id="t2d_4532" class="t s3_4532">0 </span><span id="t2e_4532" class="t s3_4532">C0.2 is not allowed by the OS. Value of “1” </span>
<span id="t2f_4532" class="t s3_4532">means all C0.2 requests revert to C0.1. </span>
<span id="t2g_4532" class="t s3_4532">1 </span><span id="t2h_4532" class="t s3_4532">Reserved </span>
<span id="t2i_4532" class="t s3_4532">31:2 </span><span id="t2j_4532" class="t s3_4532">Determines the maximum time in TSC- </span>
<span id="t2k_4532" class="t s3_4532">quanta that the processor can reside in </span>
<span id="t2l_4532" class="t s3_4532">either C0.1 or C0.2. A zero value indicates </span>
<span id="t2m_4532" class="t s3_4532">no maximum time. The maximum time </span>
<span id="t2n_4532" class="t s3_4532">value is a 32-bit value where the upper 30 </span>
<span id="t2o_4532" class="t s3_4532">bits come from this field and the lower two </span>
<span id="t2p_4532" class="t s3_4532">bits are zero. </span>
<span id="t2q_4532" class="t s3_4532">E7H </span><span id="t2r_4532" class="t s3_4532">231 </span><span id="t2s_4532" class="t s3_4532">IA32_MPERF </span><span id="t2t_4532" class="t s3_4532">TSC Frequency Clock Counter (R/Write to </span>
<span id="t2u_4532" class="t s3_4532">clear) </span>
<span id="t2v_4532" class="t s3_4532">If CPUID.06H: ECX[0] = 1 </span>
<span id="t2w_4532" class="t s4_4532">Table 2-2. </span><span id="t2x_4532" class="t s4_4532">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2y_4532" class="t s5_4532">Register </span>
<span id="t2z_4532" class="t s5_4532">Address </span>
<span id="t30_4532" class="t s5_4532">Architectural MSR Name / Bit Fields </span>
<span id="t31_4532" class="t s5_4532">(Former MSR Name) </span><span id="t32_4532" class="t s5_4532">MSR/Bit Description </span><span id="t33_4532" class="t s5_4532">Comment </span>
<span id="t34_4532" class="t s5_4532">Hex </span><span id="t35_4532" class="t s5_4532">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
