// Seed: 1272469067
module module_0 #(
    parameter id_1 = 32'd27
);
  logic _id_1 = 1;
  assign id_1[id_1 : 1|id_1] = 1;
  type_4(
      1'b0, 1'd0, id_2[1]
  );
  always @* begin
    if (1) begin
      id_1 = id_2;
    end
    if (1'b0) id_2 = 1 * id_1;
    else begin
      id_1 = id_2;
    end
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd69
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  output id_4;
  input _id_3;
  input _id_2;
  output id_1;
  always @(posedge id_4) begin
    id_2 = 1;
  end
  logic id_5;
  always @(id_4 or 1) begin
    id_4 <= ((id_2 || id_3 || "" || 1'h0));
  end
  assign #1 id_1[id_3] = id_5[id_3-id_2[1] : id_3] << id_5;
  always @(negedge 1) begin
    if (id_1) id_3 <= id_3;
  end
endmodule
