[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|FP32radianCaclulatorV2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/FP32radianCaclulatorV2:FP32radianCaclulatorV2",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|FP32radianCaclulatorV2_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/FP32radianCaclulatorV2_1:FP32radianCaclulatorV2",
    "index":0.1
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|decoder",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|dualPortIndexCalculatorV2",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2:dualPortIndexCalculatorV2",
    "index":0.3
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|decoder_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_1:dualPortIndexCalculatorV2/decoder:decoder",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|dualPortIndexCalculatorV2_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/dualPortIndexCalculatorV2_1:dualPortIndexCalculatorV2",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|encoder",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/encoder:encoder",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~multiLaneRoPEmodule_wo_rope_core|encoder_1",
    "duplicate":"~multiLaneRoPEmodule_wo_rope_core|multiLaneRoPEmodule_wo_rope_core/SinCosLut:multiPortSinCosModuleV2/encoder_1:encoder",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]