Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  2 20:51:52 2017
| Host         : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.717      -51.034                    126                 2139        0.013        0.000                      0                 2139        3.750        0.000                       0                  1012  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.717      -51.034                    126                 2139        0.013        0.000                      0                 2139        3.750        0.000                       0                  1012  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          126  Failing Endpoints,  Worst Slack       -0.717ns,  Total Violation      -51.034ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.717ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 7.095ns (69.012%)  route 3.186ns (30.988%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.496 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/O[3]
                         net (fo=10, routed)          0.730    13.226    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_4
    SLICE_X33Y98         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.480    12.659    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][27]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)       -0.225    12.509    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][27]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                 -0.717    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 7.095ns (69.228%)  route 3.154ns (30.772%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.496 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/O[3]
                         net (fo=10, routed)          0.698    13.194    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_4
    SLICE_X35Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.655    12.834    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][27]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)       -0.275    12.534    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][27]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.316ns  (logic 7.095ns (68.780%)  route 3.221ns (31.220%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.496 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/O[3]
                         net (fo=10, routed)          0.764    13.261    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_4
    SLICE_X34Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.655    12.834    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][27]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)       -0.198    12.611    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][27]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 7.209ns (70.459%)  route 3.022ns (29.541%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.281    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.610 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[3]
                         net (fo=10, routed)          0.566    13.176    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_4
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)       -0.275    12.533    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.289ns  (logic 7.115ns (69.150%)  route 3.174ns (30.850%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.281    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.516 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[0]
                         net (fo=10, routed)          0.718    13.234    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_7
    SLICE_X35Y102        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.655    12.834    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][28]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)       -0.218    12.591    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][28]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 7.228ns (70.355%)  route 3.046ns (29.645%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.281    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.629 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[1]
                         net (fo=10, routed)          0.589    13.219    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_6
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)       -0.219    12.589    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][29]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.192ns  (logic 7.136ns (70.014%)  route 3.056ns (29.986%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.281    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.537 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[2]
                         net (fo=10, routed)          0.600    13.137    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_5
    SLICE_X33Y96         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.479    12.658    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.218    12.515    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][30]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -13.137    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 7.114ns (70.144%)  route 3.028ns (29.856%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.515 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/O[1]
                         net (fo=10, routed)          0.572    13.087    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_6
    SLICE_X33Y98         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.480    12.659    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][25]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)       -0.260    12.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[8][25]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 7.209ns (70.349%)  route 3.038ns (29.651%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.281    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.610 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[3]
                         net (fo=10, routed)          0.582    13.192    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_4
    SLICE_X35Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.655    12.834    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)       -0.229    12.580    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 7.228ns (70.485%)  route 3.027ns (29.515%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 RAMS32=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=20, routed)          0.937     4.400    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A0
    SLICE_X38Y92         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.073     4.473 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/O
                         net (fo=79, routed)          0.800     5.274    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[14]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.310 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.312    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.830 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[0]
                         net (fo=2, routed)           0.716    11.546    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[17]
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.053 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.053    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][19]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.167 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.167    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.281 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.281    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.629 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[1]
                         net (fo=10, routed)          0.571    13.200    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_6
    SLICE_X35Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        1.655    12.834    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)       -0.219    12.590    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -13.200    
  -------------------------------------------------------------------
                         slack                                 -0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.330%)  route 0.245ns (65.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.245     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.010     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.119%)  route 0.255ns (60.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.639     0.975    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.255     1.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.556     0.892    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.116     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.555     0.891    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/Q
                         net (fo=19, routed)          0.257     1.289    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/A1
    SLICE_X36Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.823     1.189    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/WCLK
    SLICE_X36Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y92         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.216    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.106     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.393%)  route 0.374ns (72.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.374     1.427    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.075     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.555     0.891    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/Q
                         net (fo=19, routed)          0.286     1.318    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/A1
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.823     1.189    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/WCLK
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.213    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.555     0.891    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/Q
                         net (fo=19, routed)          0.286     1.318    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/A1
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.823     1.189    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/WCLK
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.213    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.555     0.891    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/Q
                         net (fo=19, routed)          0.286     1.318    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/A1
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.823     1.189    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/WCLK
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.213    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.555     0.891    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[1]/Q
                         net (fo=19, routed)          0.286     1.318    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/A1
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1012, routed)        0.823     1.189    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/WCLK
    SLICE_X38Y92         RAMS32                                       r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.213    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/ENABLE_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y86    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y94    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y93    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y102   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y95    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][16]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_3_3/SP/CLK



