# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../improved_modules.srcs/sources_1/imports/548_project/src/util" --include "../../../../improved_modules.srcs/sources_1/imports/548_project/include" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_ar_buffer.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_aw_buffer.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_b_buffer.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_r_buffer.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_slice.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_slice_wrap.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_w_buffer.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/util/cluster_clock_gating.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/util/generic_fifo.sv" \
"../../../../improved_modules.srcs/sources_1/imports/548_project/src/axi_node/axi_node_wrap_with_slices.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
