<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineInstr.h source code [llvm/llvm/include/llvm/CodeGen/MachineInstr.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MachineInstr,llvm::MachineInstrExpressionTrait "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MachineInstr.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='MachineInstr.h.html'>MachineInstr.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/MachineInstr.h - MachineInstr class ---------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the declaration of the MachineInstr class, which is the</i></td></tr>
<tr><th id="10">10</th><td><i>// basic representation for all target dependent machine instructions used by</i></td></tr>
<tr><th id="11">11</th><td><i>// the back end.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_MACHINEINSTR_H">LLVM_CODEGEN_MACHINEINSTR_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_MACHINEINSTR_H" data-ref="_M/LLVM_CODEGEN_MACHINEINSTR_H">LLVM_CODEGEN_MACHINEINSTR_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/DenseMapInfo.h.html">"llvm/ADT/DenseMapInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/PointerSumType.h.html">"llvm/ADT/PointerSumType.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/ilist.h.html">"llvm/ADT/ilist.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/ilist_node.h.html">"llvm/ADT/ilist_node.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../Support/ArrayRecycler.h.html">"llvm/Support/ArrayRecycler.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../Support/TrailingObjects.h.html">"llvm/Support/TrailingObjects.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>template</b> &lt;<b>typename</b> T&gt; <b>class</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" id="llvm::ArrayRef">ArrayRef</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" id="llvm::DIExpression">DIExpression</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable" id="llvm::DILocalVariable">DILocalVariable</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" id="llvm::MachineMemOperand">MachineMemOperand</a>;</td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="MachineOperand.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="47">47</th><td><b>class</b> <a class="type" href="../IR/Value.h.html#llvm::ModuleSlotTracker" title='llvm::ModuleSlotTracker' data-ref="llvm::ModuleSlotTracker" id="llvm::ModuleSlotTracker">ModuleSlotTracker</a>;</td></tr>
<tr><th id="48">48</th><td><b>class</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="49">49</th><td><b>template</b> &lt;<b>typename</b> T&gt; <b>class</b> <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" id="llvm::SmallVectorImpl">SmallVectorImpl</a>;</td></tr>
<tr><th id="50">50</th><td><b>class</b> <dfn class="type" id="llvm::SmallBitVector" title='llvm::SmallBitVector' data-ref="llvm::SmallBitVector">SmallBitVector</dfn>;</td></tr>
<tr><th id="51">51</th><td><b>class</b> <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="52">52</th><td><b>class</b> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="53">53</th><td><b>class</b> <dfn class="type" id="llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</dfn>;</td></tr>
<tr><th id="54">54</th><td><b>class</b> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="57">57</th><td><i>/// Representation of each machine instruction.</i></td></tr>
<tr><th id="58">58</th><td><i>///</i></td></tr>
<tr><th id="59">59</th><td><i>/// This class isn't a POD type, but it must have a trivial destructor. When a</i></td></tr>
<tr><th id="60">60</th><td><i>/// MachineFunction is deleted, all the contained MachineInstrs are deallocated</i></td></tr>
<tr><th id="61">61</th><td><i>/// without having their destructor called.</i></td></tr>
<tr><th id="62">62</th><td><i>///</i></td></tr>
<tr><th id="63">63</th><td><b>class</b> <dfn class="type def" id="llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</dfn></td></tr>
<tr><th id="64">64</th><td>    : <b>public</b> <a class="type" href="../ADT/ilist_node.h.html#llvm::ilist_node_with_parent" title='llvm::ilist_node_with_parent' data-ref="llvm::ilist_node_with_parent">ilist_node_with_parent</a>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>,</td></tr>
<tr><th id="65">65</th><td>                                    <a class="type" href="../ADT/ilist_node_options.h.html#llvm::ilist_sentinel_tracking" title='llvm::ilist_sentinel_tracking' data-ref="llvm::ilist_sentinel_tracking">ilist_sentinel_tracking</a>&lt;<b>true</b>&gt;&gt; {</td></tr>
<tr><th id="66">66</th><td><b>public</b>:</td></tr>
<tr><th id="67">67</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</dfn> = <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt;::<a class="typedef" href="../ADT/ArrayRef.h.html#llvm::ArrayRef{llvm::MachineMemOperand*}::iterator" title='llvm::ArrayRef&lt;llvm::MachineMemOperand *&gt;::iterator' data-type='llvm::MachineMemOperand *const *' data-ref="llvm::ArrayRef{llvm::MachineMemOperand*}::iterator">iterator</a>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Flags to specify different kinds of comments to output in</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// assembly code.  These flags carry semantic information not</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// otherwise easily derivable from the IR text.</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="73">73</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MachineInstr::CommentFlag" title='llvm::MachineInstr::CommentFlag' data-ref="llvm::MachineInstr::CommentFlag">CommentFlag</dfn> {</td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="llvm::MachineInstr::CommentFlag::ReloadReuse" title='llvm::MachineInstr::CommentFlag::ReloadReuse' data-ref="llvm::MachineInstr::CommentFlag::ReloadReuse">ReloadReuse</dfn> = <var>0x1</var>,    <i>// higher bits are reserved for target dep comments.</i></td></tr>
<tr><th id="75">75</th><td>    <dfn class="enum" id="llvm::MachineInstr::CommentFlag::NoSchedComment" title='llvm::MachineInstr::CommentFlag::NoSchedComment' data-ref="llvm::MachineInstr::CommentFlag::NoSchedComment">NoSchedComment</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="76">76</th><td>    <dfn class="enum" id="llvm::MachineInstr::CommentFlag::TAsmComments" title='llvm::MachineInstr::CommentFlag::TAsmComments' data-ref="llvm::MachineInstr::CommentFlag::TAsmComments">TAsmComments</dfn> = <var>0x4</var>    <i>// Target Asm comments should start from this value.</i></td></tr>
<tr><th id="77">77</th><td>  };</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</dfn> {</td></tr>
<tr><th id="80">80</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</dfn>      = <var>0</var>,</td></tr>
<tr><th id="81">81</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FrameSetup" title='llvm::MachineInstr::MIFlag::FrameSetup' data-ref="llvm::MachineInstr::MIFlag::FrameSetup">FrameSetup</dfn>   = <var>1</var> &lt;&lt; <var>0</var>,              <i>// Instruction is used as a part of</i></td></tr>
<tr><th id="82">82</th><td>                                        <i>// function frame setup code.</i></td></tr>
<tr><th id="83">83</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FrameDestroy" title='llvm::MachineInstr::MIFlag::FrameDestroy' data-ref="llvm::MachineInstr::MIFlag::FrameDestroy">FrameDestroy</dfn> = <var>1</var> &lt;&lt; <var>1</var>,              <i>// Instruction is used as a part of</i></td></tr>
<tr><th id="84">84</th><td>                                        <i>// function frame destruction code.</i></td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::BundledPred" title='llvm::MachineInstr::MIFlag::BundledPred' data-ref="llvm::MachineInstr::MIFlag::BundledPred">BundledPred</dfn>  = <var>1</var> &lt;&lt; <var>2</var>,              <i>// Instruction has bundled predecessors.</i></td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::BundledSucc" title='llvm::MachineInstr::MIFlag::BundledSucc' data-ref="llvm::MachineInstr::MIFlag::BundledSucc">BundledSucc</dfn>  = <var>1</var> &lt;&lt; <var>3</var>,              <i>// Instruction has bundled successors.</i></td></tr>
<tr><th id="87">87</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmNoNans" title='llvm::MachineInstr::MIFlag::FmNoNans' data-ref="llvm::MachineInstr::MIFlag::FmNoNans">FmNoNans</dfn>     = <var>1</var> &lt;&lt; <var>4</var>,              <i>// Instruction does not support Fast</i></td></tr>
<tr><th id="88">88</th><td>                                        <i>// math nan values.</i></td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmNoInfs" title='llvm::MachineInstr::MIFlag::FmNoInfs' data-ref="llvm::MachineInstr::MIFlag::FmNoInfs">FmNoInfs</dfn>     = <var>1</var> &lt;&lt; <var>5</var>,              <i>// Instruction does not support Fast</i></td></tr>
<tr><th id="90">90</th><td>                                        <i>// math infinity values.</i></td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmNsz" title='llvm::MachineInstr::MIFlag::FmNsz' data-ref="llvm::MachineInstr::MIFlag::FmNsz">FmNsz</dfn>        = <var>1</var> &lt;&lt; <var>6</var>,              <i>// Instruction is not required to retain</i></td></tr>
<tr><th id="92">92</th><td>                                        <i>// signed zero values.</i></td></tr>
<tr><th id="93">93</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmArcp" title='llvm::MachineInstr::MIFlag::FmArcp' data-ref="llvm::MachineInstr::MIFlag::FmArcp">FmArcp</dfn>       = <var>1</var> &lt;&lt; <var>7</var>,              <i>// Instruction supports Fast math</i></td></tr>
<tr><th id="94">94</th><td>                                        <i>// reciprocal approximations.</i></td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmContract" title='llvm::MachineInstr::MIFlag::FmContract' data-ref="llvm::MachineInstr::MIFlag::FmContract">FmContract</dfn>   = <var>1</var> &lt;&lt; <var>8</var>,              <i>// Instruction supports Fast math</i></td></tr>
<tr><th id="96">96</th><td>                                        <i>// contraction operations like fma.</i></td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmAfn" title='llvm::MachineInstr::MIFlag::FmAfn' data-ref="llvm::MachineInstr::MIFlag::FmAfn">FmAfn</dfn>        = <var>1</var> &lt;&lt; <var>9</var>,              <i>// Instruction may map to Fast math</i></td></tr>
<tr><th id="98">98</th><td>                                        <i>// instrinsic approximation.</i></td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FmReassoc" title='llvm::MachineInstr::MIFlag::FmReassoc' data-ref="llvm::MachineInstr::MIFlag::FmReassoc">FmReassoc</dfn>    = <var>1</var> &lt;&lt; <var>10</var>,             <i>// Instruction supports Fast math</i></td></tr>
<tr><th id="100">100</th><td>                                        <i>// reassociation of operand order.</i></td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::NoUWrap" title='llvm::MachineInstr::MIFlag::NoUWrap' data-ref="llvm::MachineInstr::MIFlag::NoUWrap">NoUWrap</dfn>      = <var>1</var> &lt;&lt; <var>11</var>,             <i>// Instruction supports binary operator</i></td></tr>
<tr><th id="102">102</th><td>                                        <i>// no unsigned wrap.</i></td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::NoSWrap" title='llvm::MachineInstr::MIFlag::NoSWrap' data-ref="llvm::MachineInstr::MIFlag::NoSWrap">NoSWrap</dfn>      = <var>1</var> &lt;&lt; <var>12</var>,             <i>// Instruction supports binary operator</i></td></tr>
<tr><th id="104">104</th><td>                                        <i>// no signed wrap.</i></td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::IsExact" title='llvm::MachineInstr::MIFlag::IsExact' data-ref="llvm::MachineInstr::MIFlag::IsExact">IsExact</dfn>      = <var>1</var> &lt;&lt; <var>13</var>,             <i>// Instruction supports division is</i></td></tr>
<tr><th id="106">106</th><td>                                        <i>// known to be exact.</i></td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::MachineInstr::MIFlag::FPExcept" title='llvm::MachineInstr::MIFlag::FPExcept' data-ref="llvm::MachineInstr::MIFlag::FPExcept">FPExcept</dfn>     = <var>1</var> &lt;&lt; <var>14</var>,             <i>// Instruction may raise floating-point</i></td></tr>
<tr><th id="108">108</th><td>                                        <i>// exceptions.</i></td></tr>
<tr><th id="109">109</th><td>  };</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>private</b>:</td></tr>
<tr><th id="112">112</th><td>  <em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="decl" id="llvm::MachineInstr::MCID" title='llvm::MachineInstr::MCID' data-ref="llvm::MachineInstr::MCID">MCID</dfn>;              <i>// Instruction descriptor.</i></td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::MachineInstr::Parent" title='llvm::MachineInstr::Parent' data-ref="llvm::MachineInstr::Parent">Parent</dfn> = <b>nullptr</b>;  <i>// Pointer to the owning basic block.</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// Operands are allocated by an ArrayRecycler.</i></td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</dfn> = <b>nullptr</b>;   <i>// Pointer to the first operand.</i></td></tr>
<tr><th id="117">117</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineInstr::NumOperands" title='llvm::MachineInstr::NumOperands' data-ref="llvm::MachineInstr::NumOperands">NumOperands</dfn> = <var>0</var>;             <i>// Number of operands on instruction.</i></td></tr>
<tr><th id="118">118</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineInstr::OperandCapacity" title='llvm::MachineInstr::OperandCapacity' data-type='ArrayRecycler&lt;MachineOperand&gt;::Capacity' data-ref="llvm::MachineInstr::OperandCapacity">OperandCapacity</dfn> = <a class="type" href="../Support/ArrayRecycler.h.html#llvm::ArrayRecycler" title='llvm::ArrayRecycler' data-ref="llvm::ArrayRecycler">ArrayRecycler</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt;::<a class="type" href="../Support/ArrayRecycler.h.html#llvm::ArrayRecycler::Capacity" title='llvm::ArrayRecycler::Capacity' data-ref="llvm::ArrayRecycler::Capacity">Capacity</a>;</td></tr>
<tr><th id="119">119</th><td>  <a class="typedef" href="#llvm::MachineInstr::OperandCapacity" title='llvm::MachineInstr::OperandCapacity' data-type='ArrayRecycler&lt;MachineOperand&gt;::Capacity' data-ref="llvm::MachineInstr::OperandCapacity">OperandCapacity</a> <dfn class="decl" id="llvm::MachineInstr::CapOperands" title='llvm::MachineInstr::CapOperands' data-ref="llvm::MachineInstr::CapOperands">CapOperands</dfn>;          <i>// Capacity of the Operands array.</i></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</dfn> = <var>0</var>;                   <i>// Various bits of additional</i></td></tr>
<tr><th id="122">122</th><td>                                        <i>// information about machine</i></td></tr>
<tr><th id="123">123</th><td><i>                                        // instruction.</i></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::MachineInstr::AsmPrinterFlags" title='llvm::MachineInstr::AsmPrinterFlags' data-ref="llvm::MachineInstr::AsmPrinterFlags">AsmPrinterFlags</dfn> = <var>0</var>;          <i>// Various bits of information used by</i></td></tr>
<tr><th id="126">126</th><td>                                        <i>// the AsmPrinter to emit helpful</i></td></tr>
<tr><th id="127">127</th><td><i>                                        // comments.  This is *not* semantic</i></td></tr>
<tr><th id="128">128</th><td><i>                                        // information.  Do not use this for</i></td></tr>
<tr><th id="129">129</th><td><i>                                        // anything other than to convey comment</i></td></tr>
<tr><th id="130">130</th><td><i>                                        // information to AsmPrinter.</i></td></tr>
<tr><th id="131">131</th><td><i></i></td></tr>
<tr><th id="132">132</th><td><i>  /// Internal implementation detail class that provides out-of-line storage for</i></td></tr>
<tr><th id="133">133</th><td><i>  /// extra info used by the machine instruction when this info cannot be stored</i></td></tr>
<tr><th id="134">134</th><td><i>  /// in-line within the instruction itself.</i></td></tr>
<tr><th id="135">135</th><td><i>  ///</i></td></tr>
<tr><th id="136">136</th><td><i>  /// This has to be defined eagerly due to the implementation constraints of</i></td></tr>
<tr><th id="137">137</th><td><i>  /// `PointerSumType` where it is used.</i></td></tr>
<tr><th id="138">138</th><td>  <b>class</b> <dfn class="type def" id="llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</dfn> final</td></tr>
<tr><th id="139">139</th><td>      : <a class="type" href="../Support/TrailingObjects.h.html#llvm::TrailingObjects" title='llvm::TrailingObjects' data-ref="llvm::TrailingObjects">TrailingObjects</a>&lt;<a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a>, <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt; {</td></tr>
<tr><th id="140">140</th><td>  <b>public</b>:</td></tr>
<tr><th id="141">141</th><td>    <em>static</em> <a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a> *<dfn class="decl def" id="_ZN4llvm12MachineInstr9ExtraInfo6createERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_8ArrayRefIPNS_17MachineMemOperandEEEPNS_8MCSymbolESB_" title='llvm::MachineInstr::ExtraInfo::create' data-ref="_ZN4llvm12MachineInstr9ExtraInfo6createERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_8ArrayRefIPNS_17MachineMemOperandEEEPNS_8MCSymbolESB_">create</dfn>(<a class="typedef" href="../Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a> &amp;<dfn class="local col9 decl" id="559Allocator" title='Allocator' data-type='BumpPtrAllocator &amp;' data-ref="559Allocator">Allocator</dfn>,</td></tr>
<tr><th id="142">142</th><td>                             <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="local col0 decl" id="560MMOs" title='MMOs' data-type='ArrayRef&lt;llvm::MachineMemOperand *&gt;' data-ref="560MMOs">MMOs</dfn>,</td></tr>
<tr><th id="143">143</th><td>                             <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="561PreInstrSymbol" title='PreInstrSymbol' data-type='llvm::MCSymbol *' data-ref="561PreInstrSymbol">PreInstrSymbol</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="144">144</th><td>                             <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col2 decl" id="562PostInstrSymbol" title='PostInstrSymbol' data-type='llvm::MCSymbol *' data-ref="562PostInstrSymbol">PostInstrSymbol</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="145">145</th><td>      <em>bool</em> <dfn class="local col3 decl" id="563HasPreInstrSymbol" title='HasPreInstrSymbol' data-type='bool' data-ref="563HasPreInstrSymbol">HasPreInstrSymbol</dfn> = <a class="local col1 ref" href="#561PreInstrSymbol" title='PreInstrSymbol' data-ref="561PreInstrSymbol">PreInstrSymbol</a> != <b>nullptr</b>;</td></tr>
<tr><th id="146">146</th><td>      <em>bool</em> <dfn class="local col4 decl" id="564HasPostInstrSymbol" title='HasPostInstrSymbol' data-type='bool' data-ref="564HasPostInstrSymbol">HasPostInstrSymbol</dfn> = <a class="local col2 ref" href="#562PostInstrSymbol" title='PostInstrSymbol' data-ref="562PostInstrSymbol">PostInstrSymbol</a> != <b>nullptr</b>;</td></tr>
<tr><th id="147">147</th><td>      <em>auto</em> *<dfn class="local col5 decl" id="565Result" title='Result' data-type='llvm::MachineInstr::ExtraInfo *' data-ref="565Result">Result</dfn> = <b>new</b> (<a class="local col9 ref" href="#559Allocator" title='Allocator' data-ref="559Allocator">Allocator</a>.<a class="ref" href="../Support/Allocator.h.html#_ZN4llvm20BumpPtrAllocatorImpl8AllocateEmm" title='llvm::BumpPtrAllocatorImpl::Allocate' data-ref="_ZN4llvm20BumpPtrAllocatorImpl8AllocateEmm">Allocate</a>(</td></tr>
<tr><th id="148">148</th><td>          <a class="member" href="../Support/TrailingObjects.h.html#_ZN4llvm15TrailingObjects16totalSizeToAllocEDpNS_25trailing_objects_internal17ExtractSecondTypeIT0_mE4typeE" title='llvm::TrailingObjects::totalSizeToAlloc' data-ref="_ZN4llvm15TrailingObjects16totalSizeToAllocEDpNS_25trailing_objects_internal17ExtractSecondTypeIT0_mE4typeE">totalSizeToAlloc</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;(</td></tr>
<tr><th id="149">149</th><td>              <a class="local col0 ref" href="#560MMOs" title='MMOs' data-ref="560MMOs">MMOs</a>.<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(), <a class="local col3 ref" href="#563HasPreInstrSymbol" title='HasPreInstrSymbol' data-ref="563HasPreInstrSymbol">HasPreInstrSymbol</a> + <a class="local col4 ref" href="#564HasPostInstrSymbol" title='HasPostInstrSymbol' data-ref="564HasPostInstrSymbol">HasPostInstrSymbol</a>),</td></tr>
<tr><th id="150">150</th><td>          <b>alignof</b>(<a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a>)))</td></tr>
<tr><th id="151">151</th><td>          <a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a><a class="ref" href="#_ZN4llvm12MachineInstr9ExtraInfoC1Eibb" title='llvm::MachineInstr::ExtraInfo::ExtraInfo' data-ref="_ZN4llvm12MachineInstr9ExtraInfoC1Eibb">(</a><a class="local col0 ref" href="#560MMOs" title='MMOs' data-ref="560MMOs">MMOs</a>.<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(), <a class="local col3 ref" href="#563HasPreInstrSymbol" title='HasPreInstrSymbol' data-ref="563HasPreInstrSymbol">HasPreInstrSymbol</a>, <a class="local col4 ref" href="#564HasPostInstrSymbol" title='HasPostInstrSymbol' data-ref="564HasPostInstrSymbol">HasPostInstrSymbol</a>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>      <i>// Copy the actual data into the trailing objects.</i></td></tr>
<tr><th id="154">154</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4copyT_S_T0_" title='std::copy' data-ref="_ZSt4copyT_S_T0_">copy</a>(<a class="local col0 ref" href="#560MMOs" title='MMOs' data-ref="560MMOs">MMOs</a>.<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col0 ref" href="#560MMOs" title='MMOs' data-ref="560MMOs">MMOs</a>.<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="155">155</th><td>                <a class="local col5 ref" href="#565Result" title='Result' data-ref="565Result">Result</a>-&gt;<a class="member" href="../Support/TrailingObjects.h.html#_ZN4llvm15TrailingObjects18getTrailingObjectsEv" title='llvm::TrailingObjects::getTrailingObjects' data-ref="_ZN4llvm15TrailingObjects18getTrailingObjectsEv">getTrailingObjects</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt;());</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>      <b>if</b> (<a class="local col3 ref" href="#563HasPreInstrSymbol" title='HasPreInstrSymbol' data-ref="563HasPreInstrSymbol">HasPreInstrSymbol</a>)</td></tr>
<tr><th id="158">158</th><td>        <a class="local col5 ref" href="#565Result" title='Result' data-ref="565Result">Result</a>-&gt;<a class="member" href="../Support/TrailingObjects.h.html#_ZN4llvm15TrailingObjects18getTrailingObjectsEv" title='llvm::TrailingObjects::getTrailingObjects' data-ref="_ZN4llvm15TrailingObjects18getTrailingObjectsEv">getTrailingObjects</a>&lt;<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;()[<var>0</var>] = <a class="local col1 ref" href="#561PreInstrSymbol" title='PreInstrSymbol' data-ref="561PreInstrSymbol">PreInstrSymbol</a>;</td></tr>
<tr><th id="159">159</th><td>      <b>if</b> (<a class="local col4 ref" href="#564HasPostInstrSymbol" title='HasPostInstrSymbol' data-ref="564HasPostInstrSymbol">HasPostInstrSymbol</a>)</td></tr>
<tr><th id="160">160</th><td>        <a class="local col5 ref" href="#565Result" title='Result' data-ref="565Result">Result</a>-&gt;<a class="member" href="../Support/TrailingObjects.h.html#_ZN4llvm15TrailingObjects18getTrailingObjectsEv" title='llvm::TrailingObjects::getTrailingObjects' data-ref="_ZN4llvm15TrailingObjects18getTrailingObjectsEv">getTrailingObjects</a>&lt;<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;()[<a class="local col3 ref" href="#563HasPreInstrSymbol" title='HasPreInstrSymbol' data-ref="563HasPreInstrSymbol">HasPreInstrSymbol</a>] =</td></tr>
<tr><th id="161">161</th><td>            <a class="local col2 ref" href="#562PostInstrSymbol" title='PostInstrSymbol' data-ref="562PostInstrSymbol">PostInstrSymbol</a>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>      <b>return</b> <a class="local col5 ref" href="#565Result" title='Result' data-ref="565Result">Result</a>;</td></tr>
<tr><th id="164">164</th><td>    }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr9ExtraInfo7getMMOsEv" title='llvm::MachineInstr::ExtraInfo::getMMOs' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo7getMMOsEv">getMMOs</dfn>() <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="member" href="../Support/TrailingObjects.h.html#_ZNK4llvm15TrailingObjects18getTrailingObjectsEv" title='llvm::TrailingObjects::getTrailingObjects' data-ref="_ZNK4llvm15TrailingObjects18getTrailingObjectsEv">getTrailingObjects</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt;(), <a class="member" href="#llvm::MachineInstr::ExtraInfo::NumMMOs" title='llvm::MachineInstr::ExtraInfo::NumMMOs' data-ref="llvm::MachineInstr::ExtraInfo::NumMMOs">NumMMOs</a>);</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl def" id="_ZNK4llvm12MachineInstr9ExtraInfo17getPreInstrSymbolEv" title='llvm::MachineInstr::ExtraInfo::getPreInstrSymbol' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo17getPreInstrSymbolEv">getPreInstrSymbol</dfn>() <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>      <b>return</b> <a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol">HasPreInstrSymbol</a> ? <a class="member" href="../Support/TrailingObjects.h.html#_ZNK4llvm15TrailingObjects18getTrailingObjectsEv" title='llvm::TrailingObjects::getTrailingObjects' data-ref="_ZNK4llvm15TrailingObjects18getTrailingObjectsEv">getTrailingObjects</a>&lt;<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;()[<var>0</var>] : <b>nullptr</b>;</td></tr>
<tr><th id="172">172</th><td>    }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl def" id="_ZNK4llvm12MachineInstr9ExtraInfo18getPostInstrSymbolEv" title='llvm::MachineInstr::ExtraInfo::getPostInstrSymbol' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo18getPostInstrSymbolEv">getPostInstrSymbol</dfn>() <em>const</em> {</td></tr>
<tr><th id="175">175</th><td>      <b>return</b> <a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol">HasPostInstrSymbol</a></td></tr>
<tr><th id="176">176</th><td>                 ? <a class="member" href="../Support/TrailingObjects.h.html#_ZNK4llvm15TrailingObjects18getTrailingObjectsEv" title='llvm::TrailingObjects::getTrailingObjects' data-ref="_ZNK4llvm15TrailingObjects18getTrailingObjectsEv">getTrailingObjects</a>&lt;<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;()[<a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol">HasPreInstrSymbol</a>]</td></tr>
<tr><th id="177">177</th><td>                 : <b>nullptr</b>;</td></tr>
<tr><th id="178">178</th><td>    }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>private</b>:</td></tr>
<tr><th id="181">181</th><td>    <b>friend</b> <a class="type" href="../Support/TrailingObjects.h.html#llvm::TrailingObjects" title='llvm::TrailingObjects' data-ref="llvm::TrailingObjects">TrailingObjects</a>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <i>// Description of the extra info, used to interpret the actual optional</i></td></tr>
<tr><th id="184">184</th><td><i>    // data appended.</i></td></tr>
<tr><th id="185">185</th><td><i>    //</i></td></tr>
<tr><th id="186">186</th><td><i>    // Note that this is not terribly space optimized. This leaves a great deal</i></td></tr>
<tr><th id="187">187</th><td><i>    // of flexibility to fit more in here later.</i></td></tr>
<tr><th id="188">188</th><td>    <em>const</em> <em>int</em> <dfn class="decl" id="llvm::MachineInstr::ExtraInfo::NumMMOs" title='llvm::MachineInstr::ExtraInfo::NumMMOs' data-ref="llvm::MachineInstr::ExtraInfo::NumMMOs">NumMMOs</dfn>;</td></tr>
<tr><th id="189">189</th><td>    <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol">HasPreInstrSymbol</dfn>;</td></tr>
<tr><th id="190">190</th><td>    <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol">HasPostInstrSymbol</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i>// Implement the `TrailingObjects` internal API.</i></td></tr>
<tr><th id="193">193</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9ExtraInfo18numTrailingObjectsENS_25trailing_objects_internal19TrailingObjectsBase13OverloadTokenIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::ExtraInfo::numTrailingObjects' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo18numTrailingObjectsENS_25trailing_objects_internal19TrailingObjectsBase13OverloadTokenIPNS_17MachineMemOperandEEE">numTrailingObjects</dfn>(<a class="type" href="../Support/TrailingObjects.h.html#llvm::trailing_objects_internal::TrailingObjectsBase::OverloadToken" title='llvm::trailing_objects_internal::TrailingObjectsBase::OverloadToken' data-ref="llvm::trailing_objects_internal::TrailingObjectsBase::OverloadToken">OverloadToken</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt;) <em>const</em> {</td></tr>
<tr><th id="194">194</th><td>      <b>return</b> <a class="member" href="#llvm::MachineInstr::ExtraInfo::NumMMOs" title='llvm::MachineInstr::ExtraInfo::NumMMOs' data-ref="llvm::MachineInstr::ExtraInfo::NumMMOs">NumMMOs</a>;</td></tr>
<tr><th id="195">195</th><td>    }</td></tr>
<tr><th id="196">196</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9ExtraInfo18numTrailingObjectsENS_25trailing_objects_internal19TrailingObjectsBase13OverloadTokenIPNS_8MCSymbolEEE" title='llvm::MachineInstr::ExtraInfo::numTrailingObjects' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo18numTrailingObjectsENS_25trailing_objects_internal19TrailingObjectsBase13OverloadTokenIPNS_8MCSymbolEEE">numTrailingObjects</dfn>(<a class="type" href="../Support/TrailingObjects.h.html#llvm::trailing_objects_internal::TrailingObjectsBase::OverloadToken" title='llvm::trailing_objects_internal::TrailingObjectsBase::OverloadToken' data-ref="llvm::trailing_objects_internal::TrailingObjectsBase::OverloadToken">OverloadToken</a>&lt;<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;) <em>const</em> {</td></tr>
<tr><th id="197">197</th><td>      <b>return</b> <a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol">HasPreInstrSymbol</a> + <a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol">HasPostInstrSymbol</a>;</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <i>// Just a boring constructor to allow us to initialize the sizes. Always use</i></td></tr>
<tr><th id="201">201</th><td><i>    // the `create` routine above.</i></td></tr>
<tr><th id="202">202</th><td>    <dfn class="decl def" id="_ZN4llvm12MachineInstr9ExtraInfoC1Eibb" title='llvm::MachineInstr::ExtraInfo::ExtraInfo' data-ref="_ZN4llvm12MachineInstr9ExtraInfoC1Eibb">ExtraInfo</dfn>(<em>int</em> <dfn class="local col6 decl" id="566NumMMOs" title='NumMMOs' data-type='int' data-ref="566NumMMOs">NumMMOs</dfn>, <em>bool</em> <dfn class="local col7 decl" id="567HasPreInstrSymbol" title='HasPreInstrSymbol' data-type='bool' data-ref="567HasPreInstrSymbol">HasPreInstrSymbol</dfn>, <em>bool</em> <dfn class="local col8 decl" id="568HasPostInstrSymbol" title='HasPostInstrSymbol' data-type='bool' data-ref="568HasPostInstrSymbol">HasPostInstrSymbol</dfn>)</td></tr>
<tr><th id="203">203</th><td>        : <a class="member" href="#llvm::MachineInstr::ExtraInfo::NumMMOs" title='llvm::MachineInstr::ExtraInfo::NumMMOs' data-ref="llvm::MachineInstr::ExtraInfo::NumMMOs">NumMMOs</a>(<a class="local col6 ref" href="#566NumMMOs" title='NumMMOs' data-ref="566NumMMOs">NumMMOs</a>), <a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPreInstrSymbol">HasPreInstrSymbol</a>(<a class="local col7 ref" href="#567HasPreInstrSymbol" title='HasPreInstrSymbol' data-ref="567HasPreInstrSymbol">HasPreInstrSymbol</a>),</td></tr>
<tr><th id="204">204</th><td>          <a class="member" href="#llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol" title='llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfo::HasPostInstrSymbol">HasPostInstrSymbol</a>(<a class="local col8 ref" href="#568HasPostInstrSymbol" title='HasPostInstrSymbol' data-ref="568HasPostInstrSymbol">HasPostInstrSymbol</a>) {}</td></tr>
<tr><th id="205">205</th><td>  };</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i class="doc">/// Enumeration of the kinds of inline extra info available. It is important</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// that the `MachineMemOperand` inline kind has a tag value of zero to make</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">  /// it accessible as an `ArrayRef`.</i></td></tr>
<tr><th id="210">210</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MachineInstr::ExtraInfoInlineKinds" title='llvm::MachineInstr::ExtraInfoInlineKinds' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds">ExtraInfoInlineKinds</dfn> {</td></tr>
<tr><th id="211">211</th><td>    <dfn class="enum" id="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO">EIIK_MMO</dfn> = <var>0</var>,</td></tr>
<tr><th id="212">212</th><td>    <dfn class="enum" id="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol">EIIK_PreInstrSymbol</dfn>,</td></tr>
<tr><th id="213">213</th><td>    <dfn class="enum" id="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol">EIIK_PostInstrSymbol</dfn>,</td></tr>
<tr><th id="214">214</th><td>    <dfn class="enum" id="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine">EIIK_OutOfLine</dfn></td></tr>
<tr><th id="215">215</th><td>  };</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i>// We store extra information about the instruction here. The common case is</i></td></tr>
<tr><th id="218">218</th><td><i>  // expected to be nothing or a single pointer (typically a MMO or a symbol).</i></td></tr>
<tr><th id="219">219</th><td><i>  // We work to optimize this common case by storing it inline here rather than</i></td></tr>
<tr><th id="220">220</th><td><i>  // requiring a separate allocation, but we fall back to an allocation when</i></td></tr>
<tr><th id="221">221</th><td><i>  // multiple pointers are needed.</i></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../ADT/PointerSumType.h.html#llvm::PointerSumType" title='llvm::PointerSumType' data-ref="llvm::PointerSumType">PointerSumType</a>&lt;<a class="type" href="#llvm::MachineInstr::ExtraInfoInlineKinds" title='llvm::MachineInstr::ExtraInfoInlineKinds' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds">ExtraInfoInlineKinds</a>,</td></tr>
<tr><th id="223">223</th><td>                 <a class="type" href="../ADT/PointerSumType.h.html#llvm::PointerSumTypeMember" title='llvm::PointerSumTypeMember' data-ref="llvm::PointerSumTypeMember">PointerSumTypeMember</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO">EIIK_MMO</a>, <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt;,</td></tr>
<tr><th id="224">224</th><td>                 <a class="type" href="../ADT/PointerSumType.h.html#llvm::PointerSumTypeMember" title='llvm::PointerSumTypeMember' data-ref="llvm::PointerSumTypeMember">PointerSumTypeMember</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol">EIIK_PreInstrSymbol</a>, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;,</td></tr>
<tr><th id="225">225</th><td>                 <a class="type" href="../ADT/PointerSumType.h.html#llvm::PointerSumTypeMember" title='llvm::PointerSumTypeMember' data-ref="llvm::PointerSumTypeMember">PointerSumTypeMember</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol">EIIK_PostInstrSymbol</a>, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *&gt;,</td></tr>
<tr><th id="226">226</th><td>                 <a class="type" href="../ADT/PointerSumType.h.html#llvm::PointerSumTypeMember" title='llvm::PointerSumTypeMember' data-ref="llvm::PointerSumTypeMember">PointerSumTypeMember</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine">EIIK_OutOfLine</a>, <a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a> *&gt;&gt;</td></tr>
<tr><th id="227">227</th><td>      <dfn class="decl" id="llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</dfn>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="decl" id="llvm::MachineInstr::debugLoc" title='llvm::MachineInstr::debugLoc' data-ref="llvm::MachineInstr::debugLoc">debugLoc</dfn>;                    <i>// Source line information.</i></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i>// Intrusive list support</i></td></tr>
<tr><th id="232">232</th><td>  <b>friend</b> <b>struct</b> <a class="type" href="../ADT/ilist.h.html#llvm::ilist_traits" title='llvm::ilist_traits' data-ref="llvm::ilist_traits">ilist_traits</a>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&gt;;</td></tr>
<tr><th id="233">233</th><td>  <b>friend</b> <b>struct</b> <a class="type" href="../ADT/ilist.h.html#llvm::ilist_callback_traits" title='llvm::ilist_callback_traits' data-ref="llvm::ilist_callback_traits">ilist_callback_traits</a>&lt;<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>&gt;;</td></tr>
<tr><th id="234">234</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr9setParentEPNS_17MachineBasicBlockE" title='llvm::MachineInstr::setParent' data-ref="_ZN4llvm12MachineInstr9setParentEPNS_17MachineBasicBlockE">setParent</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="569P" title='P' data-type='llvm::MachineBasicBlock *' data-ref="569P">P</dfn>) { <a class="member" href="#llvm::MachineInstr::Parent" title='llvm::MachineInstr::Parent' data-ref="llvm::MachineInstr::Parent">Parent</a> = <a class="local col9 ref" href="#569P" title='P' data-ref="569P">P</a>; }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// This constructor creates a copy of the given</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// MachineInstr in the given MachineFunction.</i></td></tr>
<tr><th id="238">238</th><td>  <dfn class="decl" id="_ZN4llvm12MachineInstrC1ERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::MachineInstr' data-ref="_ZN4llvm12MachineInstrC1ERNS_15MachineFunctionERKS0_">MachineInstr</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;, <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i class="doc">/// This constructor create a MachineInstr and add the implicit operands.</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">  /// It reserves space for number of operands specified by</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// MCInstrDesc.  An explicit DebugLoc is supplied.</i></td></tr>
<tr><th id="243">243</th><td>  <dfn class="decl" id="_ZN4llvm12MachineInstrC1ERNS_15MachineFunctionERKNS_11MCInstrDescENS_8DebugLocEb" title='llvm::MachineInstr::MachineInstr' data-ref="_ZN4llvm12MachineInstrC1ERNS_15MachineFunctionERKNS_11MCInstrDescENS_8DebugLocEb">MachineInstr</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;, <em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="570tid" title='tid' data-type='const llvm::MCInstrDesc &amp;' data-ref="570tid">tid</dfn>, <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="571dl" title='dl' data-type='llvm::DebugLoc' data-ref="571dl">dl</dfn>,</td></tr>
<tr><th id="244">244</th><td>               <em>bool</em> <dfn class="local col2 decl" id="572NoImp" title='NoImp' data-type='bool' data-ref="572NoImp">NoImp</dfn> = <b>false</b>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// MachineInstrs are pool-allocated and owned by MachineFunction.</i></td></tr>
<tr><th id="247">247</th><td>  <b>friend</b> <b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>public</b>:</td></tr>
<tr><th id="250">250</th><td>  <dfn class="decl def" id="_ZN4llvm12MachineInstrC1ERKS0_" title='llvm::MachineInstr::MachineInstr' data-ref="_ZN4llvm12MachineInstrC1ERKS0_">MachineInstr</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="decl def" id="_ZN4llvm12MachineInstraSERKS0_" title='llvm::MachineInstr::operator=' data-ref="_ZN4llvm12MachineInstraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="252">252</th><td>  <i>// Use MachineFunction::DeleteMachineInstr() instead.</i></td></tr>
<tr><th id="253">253</th><td>  <dfn class="decl def" id="_ZN4llvm12MachineInstrD1Ev" title='llvm::MachineInstr::~MachineInstr' data-ref="_ZN4llvm12MachineInstrD1Ev">~MachineInstr</dfn>() = <b>delete</b>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>* <dfn class="decl def" id="_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::Parent" title='llvm::MachineInstr::Parent' data-ref="llvm::MachineInstr::Parent">Parent</a>; }</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>* <dfn class="decl def" id="_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineInstr::Parent" title='llvm::MachineInstr::Parent' data-ref="llvm::MachineInstr::Parent">Parent</a>; }</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i class="doc">/// Return the function that contains the basic block that this instruction</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// belongs to.</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  /// Note: this is undefined behaviour if the instruction does not have a</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// parent.</i></td></tr>
<tr><th id="263">263</th><td>  <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</dfn>() <em>const</em>;</td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl def" id="_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</dfn>() {</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt;(</td></tr>
<tr><th id="266">266</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>());</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i class="doc">/// Return the asm printer flags bitvector.</i></td></tr>
<tr><th id="270">270</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl def" id="_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv" title='llvm::MachineInstr::getAsmPrinterFlags' data-ref="_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv">getAsmPrinterFlags</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::AsmPrinterFlags" title='llvm::MachineInstr::AsmPrinterFlags' data-ref="llvm::MachineInstr::AsmPrinterFlags">AsmPrinterFlags</a>; }</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i class="doc">/// Clear the AsmPrinter bitvector.</i></td></tr>
<tr><th id="273">273</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr20clearAsmPrinterFlagsEv" title='llvm::MachineInstr::clearAsmPrinterFlags' data-ref="_ZN4llvm12MachineInstr20clearAsmPrinterFlagsEv">clearAsmPrinterFlags</dfn>() { <a class="member" href="#llvm::MachineInstr::AsmPrinterFlags" title='llvm::MachineInstr::AsmPrinterFlags' data-ref="llvm::MachineInstr::AsmPrinterFlags">AsmPrinterFlags</a> = <var>0</var>; }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i class="doc">/// Return whether an AsmPrinter flag is set.</i></td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17getAsmPrinterFlagENS0_11CommentFlagE" title='llvm::MachineInstr::getAsmPrinterFlag' data-ref="_ZNK4llvm12MachineInstr17getAsmPrinterFlagENS0_11CommentFlagE">getAsmPrinterFlag</dfn>(<a class="type" href="#llvm::MachineInstr::CommentFlag" title='llvm::MachineInstr::CommentFlag' data-ref="llvm::MachineInstr::CommentFlag">CommentFlag</a> <dfn class="local col3 decl" id="573Flag" title='Flag' data-type='llvm::MachineInstr::CommentFlag' data-ref="573Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="member" href="#llvm::MachineInstr::AsmPrinterFlags" title='llvm::MachineInstr::AsmPrinterFlags' data-ref="llvm::MachineInstr::AsmPrinterFlags">AsmPrinterFlags</a> &amp; <a class="local col3 ref" href="#573Flag" title='Flag' data-ref="573Flag">Flag</a>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i class="doc">/// Set a flag for the AsmPrinter.</i></td></tr>
<tr><th id="281">281</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" title='llvm::MachineInstr::setAsmPrinterFlag' data-ref="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh">setAsmPrinterFlag</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="574Flag" title='Flag' data-type='uint8_t' data-ref="574Flag">Flag</dfn>) {</td></tr>
<tr><th id="282">282</th><td>    <a class="member" href="#llvm::MachineInstr::AsmPrinterFlags" title='llvm::MachineInstr::AsmPrinterFlags' data-ref="llvm::MachineInstr::AsmPrinterFlags">AsmPrinterFlags</a> |= <a class="local col4 ref" href="#574Flag" title='Flag' data-ref="574Flag">Flag</a>;</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i class="doc">/// Clear specific AsmPrinter flags.</i></td></tr>
<tr><th id="286">286</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr19clearAsmPrinterFlagENS0_11CommentFlagE" title='llvm::MachineInstr::clearAsmPrinterFlag' data-ref="_ZN4llvm12MachineInstr19clearAsmPrinterFlagENS0_11CommentFlagE">clearAsmPrinterFlag</dfn>(<a class="type" href="#llvm::MachineInstr::CommentFlag" title='llvm::MachineInstr::CommentFlag' data-ref="llvm::MachineInstr::CommentFlag">CommentFlag</a> <dfn class="local col5 decl" id="575Flag" title='Flag' data-type='llvm::MachineInstr::CommentFlag' data-ref="575Flag">Flag</dfn>) {</td></tr>
<tr><th id="287">287</th><td>    <a class="member" href="#llvm::MachineInstr::AsmPrinterFlags" title='llvm::MachineInstr::AsmPrinterFlags' data-ref="llvm::MachineInstr::AsmPrinterFlags">AsmPrinterFlags</a> &amp;= ~<a class="local col5 ref" href="#575Flag" title='Flag' data-ref="575Flag">Flag</a>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i class="doc">/// Return the MI flags bitvector.</i></td></tr>
<tr><th id="291">291</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> <a class="member" href="#llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</a>;</td></tr>
<tr><th id="293">293</th><td>  }</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i class="doc">/// Return whether an MI flag is set.</i></td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</dfn>(<a class="type" href="#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a> <dfn class="local col6 decl" id="576Flag" title='Flag' data-type='llvm::MachineInstr::MIFlag' data-ref="576Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="member" href="#llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</a> &amp; <a class="local col6 ref" href="#576Flag" title='Flag' data-ref="576Flag">Flag</a>;</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc">/// Set a MI flag.</i></td></tr>
<tr><th id="301">301</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</dfn>(<a class="type" href="#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a> <dfn class="local col7 decl" id="577Flag" title='Flag' data-type='llvm::MachineInstr::MIFlag' data-ref="577Flag">Flag</dfn>) {</td></tr>
<tr><th id="302">302</th><td>    <a class="member" href="#llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</a> |= (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)<a class="local col7 ref" href="#577Flag" title='Flag' data-ref="577Flag">Flag</a>;</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="578flags" title='flags' data-type='unsigned int' data-ref="578flags">flags</dfn>) {</td></tr>
<tr><th id="306">306</th><td>    <i>// Filter out the automatically maintained flags.</i></td></tr>
<tr><th id="307">307</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="579Mask" title='Mask' data-type='unsigned int' data-ref="579Mask">Mask</dfn> = <a class="enum" href="#llvm::MachineInstr::MIFlag::BundledPred" title='llvm::MachineInstr::MIFlag::BundledPred' data-ref="llvm::MachineInstr::MIFlag::BundledPred">BundledPred</a> | <a class="enum" href="#llvm::MachineInstr::MIFlag::BundledSucc" title='llvm::MachineInstr::MIFlag::BundledSucc' data-ref="llvm::MachineInstr::MIFlag::BundledSucc">BundledSucc</a>;</td></tr>
<tr><th id="308">308</th><td>    <a class="member" href="#llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</a> = (<a class="member" href="#llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</a> &amp; <a class="local col9 ref" href="#579Mask" title='Mask' data-ref="579Mask">Mask</a>) | (<a class="local col8 ref" href="#578flags" title='flags' data-ref="578flags">flags</a> &amp; ~<a class="local col9 ref" href="#579Mask" title='Mask' data-ref="579Mask">Mask</a>);</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i class="doc">/// clearFlag - Clear a MI flag.</i></td></tr>
<tr><th id="312">312</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</dfn>(<a class="type" href="#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a> <dfn class="local col0 decl" id="580Flag" title='Flag' data-type='llvm::MachineInstr::MIFlag' data-ref="580Flag">Flag</dfn>) {</td></tr>
<tr><th id="313">313</th><td>    <a class="member" href="#llvm::MachineInstr::Flags" title='llvm::MachineInstr::Flags' data-ref="llvm::MachineInstr::Flags">Flags</a> &amp;= ~((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)<a class="local col0 ref" href="#580Flag" title='Flag' data-ref="580Flag">Flag</a>);</td></tr>
<tr><th id="314">314</th><td>  }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i class="doc">/// Return true if MI is in a bundle (but not the first MI in a bundle).</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">  /// A bundle looks like this before it's finalized:</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">  ///   |      MI      |</i></td></tr>
<tr><th id="321">321</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  ///          |</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">  ///   |      MI    * |</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">  ///          |</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">  ///   |      MI    * |</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">  /// In this case, the first MI starts a bundle but is not inside a bundle, the</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">  /// next 2 MIs are considered "inside" the bundle.</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">  /// After a bundle is finalized, it looks like this:</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  ///   |    Bundle    |</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">  ///          |</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="339">339</th><td><i class="doc">  ///   |      MI    * |</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">  ///          |</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">  ///   |      MI    * |</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">  ///          |</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">  ///   |      MI    * |</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  ///   ----------------</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// The first instruction has the special opcode "BUNDLE". It's not "inside"</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">  /// a bundle, but the next three MIs are.</i></td></tr>
<tr><th id="351">351</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</dfn>() <em>const</em> {</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="enum" href="#llvm::MachineInstr::MIFlag::BundledPred" title='llvm::MachineInstr::MIFlag::BundledPred' data-ref="llvm::MachineInstr::MIFlag::BundledPred">BundledPred</a>);</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i class="doc">/// Return true if this instruction part of a bundle. This is true</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  /// if either itself or its following instruction is marked "InsideBundle".</i></td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isBundledEv" title='llvm::MachineInstr::isBundled' data-ref="_ZNK4llvm12MachineInstr9isBundledEv">isBundled</dfn>() <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>();</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// Return true if this instruction is part of a bundle, and it is not the</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// first instruction in the bundle.</i></td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="enum" href="#llvm::MachineInstr::MIFlag::BundledPred" title='llvm::MachineInstr::MIFlag::BundledPred' data-ref="llvm::MachineInstr::MIFlag::BundledPred">BundledPred</a>); }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i class="doc">/// Return true if this instruction is part of a bundle, and it is not the</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">  /// last instruction in the bundle.</i></td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="enum" href="#llvm::MachineInstr::MIFlag::BundledSucc" title='llvm::MachineInstr::MIFlag::BundledSucc' data-ref="llvm::MachineInstr::MIFlag::BundledSucc">BundledSucc</a>); }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i class="doc">/// Bundle this instruction with its predecessor. This can be an unbundled</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// instruction, or it can be the first instruction in a bundle.</i></td></tr>
<tr><th id="371">371</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr14bundleWithPredEv" title='llvm::MachineInstr::bundleWithPred' data-ref="_ZN4llvm12MachineInstr14bundleWithPredEv">bundleWithPred</dfn>();</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// Bundle this instruction with its successor. This can be an unbundled</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// instruction, or it can be the last instruction in a bundle.</i></td></tr>
<tr><th id="375">375</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr14bundleWithSuccEv" title='llvm::MachineInstr::bundleWithSucc' data-ref="_ZN4llvm12MachineInstr14bundleWithSuccEv">bundleWithSucc</dfn>();</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i class="doc">/// Break bundle above this instruction.</i></td></tr>
<tr><th id="378">378</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr16unbundleFromPredEv" title='llvm::MachineInstr::unbundleFromPred' data-ref="_ZN4llvm12MachineInstr16unbundleFromPredEv">unbundleFromPred</dfn>();</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i class="doc">/// Break bundle below this instruction.</i></td></tr>
<tr><th id="381">381</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr16unbundleFromSuccEv" title='llvm::MachineInstr::unbundleFromSucc' data-ref="_ZN4llvm12MachineInstr16unbundleFromSuccEv">unbundleFromSucc</dfn>();</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i class="doc">/// Returns the debug location id of this MachineInstr.</i></td></tr>
<tr><th id="384">384</th><td>  <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="decl def" id="_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::debugLoc" title='llvm::MachineInstr::debugLoc' data-ref="llvm::MachineInstr::debugLoc">debugLoc</a>; }</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i class="doc">/// Return the debug variable referenced by</i></td></tr>
<tr><th id="387">387</th><td><i class="doc">  /// this DBG_VALUE instruction.</i></td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <a class="type" href="../IR/DebugInfoMetadata.h.html#llvm::DILocalVariable" title='llvm::DILocalVariable' data-ref="llvm::DILocalVariable">DILocalVariable</a> *<dfn class="decl" id="_ZNK4llvm12MachineInstr16getDebugVariableEv" title='llvm::MachineInstr::getDebugVariable' data-ref="_ZNK4llvm12MachineInstr16getDebugVariableEv">getDebugVariable</dfn>() <em>const</em>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i class="doc">/// Return the complex address expression referenced by</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">  /// this DBG_VALUE instruction.</i></td></tr>
<tr><th id="392">392</th><td>  <em>const</em> <a class="type" href="../IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a> *<dfn class="decl" id="_ZNK4llvm12MachineInstr18getDebugExpressionEv" title='llvm::MachineInstr::getDebugExpression' data-ref="_ZNK4llvm12MachineInstr18getDebugExpressionEv">getDebugExpression</dfn>() <em>const</em>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i class="doc">/// Return the debug label referenced by</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// this DBG_LABEL instruction.</i></td></tr>
<tr><th id="396">396</th><td>  <em>const</em> <a class="type" href="../IR/DebugInfoMetadata.h.html#llvm::DILabel" title='llvm::DILabel' data-ref="llvm::DILabel">DILabel</a> *<dfn class="decl" id="_ZNK4llvm12MachineInstr13getDebugLabelEv" title='llvm::MachineInstr::getDebugLabel' data-ref="_ZNK4llvm12MachineInstr13getDebugLabelEv">getDebugLabel</dfn>() <em>const</em>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <i class="doc">/// Emit an error referring to the source location of this instruction.</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  /// This should only be used for inline assembly that is somehow</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// impossible to compile. Other errors should have been handled much</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">  /// earlier.</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  /// If this method returns, the caller should try to recover from the error.</i></td></tr>
<tr><th id="404">404</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" title='llvm::MachineInstr::emitError' data-ref="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE">emitError</dfn>(<a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="581Msg" title='Msg' data-type='llvm::StringRef' data-ref="581Msg">Msg</dfn>) <em>const</em>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i class="doc">/// Returns the target instruction descriptor of this MachineInstr.</i></td></tr>
<tr><th id="407">407</th><td>  <em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl def" id="_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</dfn>() <em>const</em> { <b>return</b> *<a class="member" href="#llvm::MachineInstr::MCID" title='llvm::MachineInstr::MCID' data-ref="llvm::MachineInstr::MCID">MCID</a>; }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i class="doc">/// Returns the opcode of this MachineInstr.</i></td></tr>
<tr><th id="410">410</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::MCID" title='llvm::MachineInstr::MCID' data-ref="llvm::MachineInstr::MCID">MCID</a>-&gt;<a class="ref" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc::Opcode" title='llvm::MCInstrDesc::Opcode' data-ref="llvm::MCInstrDesc::Opcode">Opcode</a>; }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i class="doc">/// Retuns the total number of operands.</i></td></tr>
<tr><th id="413">413</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::NumOperands" title='llvm::MachineInstr::NumOperands' data-ref="llvm::MachineInstr::NumOperands">NumOperands</a>; }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="decl def" id="_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="582i" title='i' data-type='unsigned int' data-ref="582i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="416">416</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; getNumOperands() &amp;&amp; &quot;getOperand() out of range!&quot;) ? void (0) : __assert_fail (&quot;i &lt; getNumOperands() &amp;&amp; \&quot;getOperand() out of range!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineInstr.h&quot;, 416, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a> &lt; <a class="member" href="#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"getOperand() out of range!"</q>);</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <a class="member" href="#llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</a>[<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a>];</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="decl def" id="_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="583i" title='i' data-type='unsigned int' data-ref="583i">i</dfn>) {</td></tr>
<tr><th id="420">420</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; getNumOperands() &amp;&amp; &quot;getOperand() out of range!&quot;) ? void (0) : __assert_fail (&quot;i &lt; getNumOperands() &amp;&amp; \&quot;getOperand() out of range!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineInstr.h&quot;, 420, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#583i" title='i' data-ref="583i">i</a> &lt; <a class="member" href="#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"getOperand() out of range!"</q>);</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <a class="member" href="#llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</a>[<a class="local col3 ref" href="#583i" title='i' data-ref="583i">i</a>];</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i class="doc">/// Returns the total number of definitions.</i></td></tr>
<tr><th id="425">425</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr10getNumDefsEv" title='llvm::MachineInstr::getNumDefs' data-ref="_ZNK4llvm12MachineInstr10getNumDefsEv">getNumDefs</dfn>() <em>const</em> {</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>() + <a class="member" href="#llvm::MachineInstr::MCID" title='llvm::MachineInstr::MCID' data-ref="llvm::MachineInstr::MCID">MCID</a>-&gt;<a class="ref" href="../MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>();</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i class="doc">/// Return true if operand<span class="command"> \p</span> <span class="arg">OpIdx</span> is a subregister index.</i></td></tr>
<tr><th id="430">430</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr18isOperandSubregIdxEj" title='llvm::MachineInstr::isOperandSubregIdx' data-ref="_ZNK4llvm12MachineInstr18isOperandSubregIdxEj">isOperandSubregIdx</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="584OpIdx" title='OpIdx' data-type='unsigned int' data-ref="584OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getOperand(OpIdx).getType() == MachineOperand::MO_Immediate &amp;&amp; &quot;Expected MO_Immediate operand type.&quot;) ? void (0) : __assert_fail (&quot;getOperand(OpIdx).getType() == MachineOperand::MO_Immediate &amp;&amp; \&quot;Expected MO_Immediate operand type.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineInstr.h&quot;, 432, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#584OpIdx" title='OpIdx' data-ref="584OpIdx">OpIdx</a>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() == <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a> &amp;&amp;</td></tr>
<tr><th id="432">432</th><td>           <q>"Expected MO_Immediate operand type."</q>);</td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>() &amp;&amp; <a class="local col4 ref" href="#584OpIdx" title='OpIdx' data-ref="584OpIdx">OpIdx</a> == <var>2</var>)</td></tr>
<tr><th id="434">434</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() &amp;&amp; <a class="local col4 ref" href="#584OpIdx" title='OpIdx' data-ref="584OpIdx">OpIdx</a> == <var>3</var>)</td></tr>
<tr><th id="436">436</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() &amp;&amp; <a class="local col4 ref" href="#584OpIdx" title='OpIdx' data-ref="584OpIdx">OpIdx</a> &gt; <var>1</var> &amp;&amp; (<a class="local col4 ref" href="#584OpIdx" title='OpIdx' data-ref="584OpIdx">OpIdx</a> % <var>2</var>) == <var>0</var>)</td></tr>
<tr><th id="438">438</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="439">439</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>() &amp;&amp; <a class="local col4 ref" href="#584OpIdx" title='OpIdx' data-ref="584OpIdx">OpIdx</a> == <var>3</var>)</td></tr>
<tr><th id="440">440</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i class="doc">/// Returns the number of non-implicit operands.</i></td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</dfn>() <em>const</em>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i class="doc">/// Returns the number of non-implicit definitions.</i></td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</dfn>() <em>const</em>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <i class="doc">/// iterator/begin/end - Iterate over all operands of a machine instruction.</i></td></tr>
<tr><th id="451">451</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</dfn> = <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *;</td></tr>
<tr><th id="452">452</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</dfn> = <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="decl def" id="_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</a>; }</td></tr>
<tr><th id="455">455</th><td>  <a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="decl def" id="_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</a> + <a class="member" href="#llvm::MachineInstr::NumOperands" title='llvm::MachineInstr::NumOperands' data-ref="llvm::MachineInstr::NumOperands">NumOperands</a>; }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</a>; }</td></tr>
<tr><th id="458">458</th><td>  <a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineInstr::Operands" title='llvm::MachineInstr::Operands' data-ref="llvm::MachineInstr::Operands">Operands</a> + <a class="member" href="#llvm::MachineInstr::NumOperands" title='llvm::MachineInstr::NumOperands' data-ref="llvm::MachineInstr::NumOperands">NumOperands</a>; }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</dfn>() {</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(), <a class="member" href="#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>());</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</dfn>() <em>const</em> {</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>(), <a class="member" href="#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>());</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</dfn>() {</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="468">468</th><td>                      <a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>());</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZNK4llvm12MachineInstr17explicit_operandsEv">explicit_operands</dfn>() <em>const</em> {</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="472">472</th><td>                      <a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>());</td></tr>
<tr><th id="473">473</th><td>  }</td></tr>
<tr><th id="474">474</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</dfn>() {</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>().<a class="ref" href="../ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>(), <a class="member" href="#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>());</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZNK4llvm12MachineInstr17implicit_operandsEv">implicit_operands</dfn>() <em>const</em> {</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZNK4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>().<a class="ref" href="../ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>(), <a class="member" href="#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>());</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td>  <i class="doc">/// Returns a range over all explicit operands that are register definitions.</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// Implicit definition are not included!</i></td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</dfn>() {</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="484">484</th><td>                      <a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>());</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td>  <i class="doc">///<span class="command"> \copydoc</span> defs()</i></td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</dfn>() <em>const</em> {</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="489">489</th><td>                      <a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>());</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td>  <i class="doc">/// Returns a range that includes all operands that are register uses.</i></td></tr>
<tr><th id="492">492</th><td><i class="doc">  /// This may include unrelated operands which are not register uses.</i></td></tr>
<tr><th id="493">493</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</dfn>() {</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>(), <a class="member" href="#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>());</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td>  <i class="doc">///<span class="command"> \copydoc</span> uses()</i></td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</dfn>() <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>(), <a class="member" href="#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>());</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>&gt; <dfn class="decl def" id="_ZN4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZN4llvm12MachineInstr13explicit_usesEv">explicit_uses</dfn>() {</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>(),</td></tr>
<tr><th id="502">502</th><td>                      <a class="member" href="#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>());</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZNK4llvm12MachineInstr13explicit_usesEv">explicit_uses</dfn>() <em>const</em> {</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>(),</td></tr>
<tr><th id="506">506</th><td>                      <a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="member" href="#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>());</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i class="doc">/// Returns the number of the operand iterator<span class="command"> \p</span> <span class="arg">I</span> points to.</i></td></tr>
<tr><th id="510">510</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</dfn>(<a class="typedef" href="#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a> <dfn class="local col5 decl" id="585I" title='I' data-type='const_mop_iterator' data-ref="585I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="511">511</th><td>    <b>return</b> <a class="local col5 ref" href="#585I" title='I' data-ref="585I">I</a> - <a class="member" href="#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>();</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <i class="doc">/// Access to memory operands of the instruction. If there are none, that does</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">  /// not imply anything about whether the function accesses memory. Instead,</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  /// the caller must behave conservatively.</i></td></tr>
<tr><th id="517">517</th><td>  <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="decl def" id="_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</dfn>() <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (!<a class="ref fake" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumTypecvbEv" title='llvm::PointerSumType::operator bool' data-ref="_ZNK4llvm14PointerSumTypecvbEv"></a><a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>)</td></tr>
<tr><th id="519">519</th><td>      <b>return</b> <a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>};</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>    <b>if</b> (<a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType2isEv" title='llvm::PointerSumType::is' data-ref="_ZNK4llvm14PointerSumType2isEv">is</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_MMO">EIIK_MMO</a>&gt;())</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> <a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType23getAddrOfZeroTagPointerEv" title='llvm::PointerSumType::getAddrOfZeroTagPointer' data-ref="_ZNK4llvm14PointerSumType23getAddrOfZeroTagPointerEv">getAddrOfZeroTagPointer</a>(), <var>1</var>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>    <b>if</b> (<a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a> *<dfn class="local col6 decl" id="586EI" title='EI' data-type='llvm::MachineInstr::ExtraInfo *' data-ref="586EI"><a class="local col6 ref" href="#586EI" title='EI' data-ref="586EI">EI</a></dfn> = <a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType3getEv" title='llvm::PointerSumType::get' data-ref="_ZNK4llvm14PointerSumType3getEv">get</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine">EIIK_OutOfLine</a>&gt;())</td></tr>
<tr><th id="525">525</th><td>      <b>return</b> <a class="local col6 ref" href="#586EI" title='EI' data-ref="586EI">EI</a>-&gt;<a class="ref" href="#_ZNK4llvm12MachineInstr9ExtraInfo7getMMOsEv" title='llvm::MachineInstr::ExtraInfo::getMMOs' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo7getMMOsEv">getMMOs</a>();</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>};</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i class="doc">/// Access to memory operands of the instruction.</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">  /// If `memoperands_begin() == memoperands_end()`, that does not imply</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">  /// anything about whether the function accesses memory. Instead, the caller</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">  /// must behave conservatively.</i></td></tr>
<tr><th id="535">535</th><td>  <a class="typedef" href="#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(); }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i class="doc">/// Access to memory operands of the instruction.</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">  /// If `memoperands_begin() == memoperands_end()`, that does not imply</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">  /// anything about whether the function accesses memory. Instead, the caller</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">  /// must behave conservatively.</i></td></tr>
<tr><th id="542">542</th><td>  <a class="typedef" href="#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(); }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i class="doc">/// Return true if we don't have any memory operands which described the</i></td></tr>
<tr><th id="545">545</th><td><i class="doc">  /// memory access done by this instruction.  If this is true, calling code</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">  /// must be conservative.</i></td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>(); }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i class="doc">/// Return true if this instruction has exactly one MachineMemOperand.</i></td></tr>
<tr><th id="550">550</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>; }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <i class="doc">/// Return the number of memory operands.</i></td></tr>
<tr><th id="553">553</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17getNumMemOperandsEv" title='llvm::MachineInstr::getNumMemOperands' data-ref="_ZNK4llvm12MachineInstr17getNumMemOperandsEv">getNumMemOperands</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); }</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <i class="doc">/// Helper to extract a pre-instruction symbol if one has been added.</i></td></tr>
<tr><th id="556">556</th><td>  <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl def" id="_ZNK4llvm12MachineInstr17getPreInstrSymbolEv" title='llvm::MachineInstr::getPreInstrSymbol' data-ref="_ZNK4llvm12MachineInstr17getPreInstrSymbolEv">getPreInstrSymbol</dfn>() <em>const</em> {</td></tr>
<tr><th id="557">557</th><td>    <b>if</b> (!<a class="ref fake" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumTypecvbEv" title='llvm::PointerSumType::operator bool' data-ref="_ZNK4llvm14PointerSumTypecvbEv"></a><a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>)</td></tr>
<tr><th id="558">558</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col7 decl" id="587S" title='S' data-type='llvm::MCSymbol *' data-ref="587S"><a class="local col7 ref" href="#587S" title='S' data-ref="587S">S</a></dfn> = <a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType3getEv" title='llvm::PointerSumType::get' data-ref="_ZNK4llvm14PointerSumType3getEv">get</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PreInstrSymbol">EIIK_PreInstrSymbol</a>&gt;())</td></tr>
<tr><th id="560">560</th><td>      <b>return</b> <a class="local col7 ref" href="#587S" title='S' data-ref="587S">S</a>;</td></tr>
<tr><th id="561">561</th><td>    <b>if</b> (<a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a> *<dfn class="local col8 decl" id="588EI" title='EI' data-type='llvm::MachineInstr::ExtraInfo *' data-ref="588EI"><a class="local col8 ref" href="#588EI" title='EI' data-ref="588EI">EI</a></dfn> = <a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType3getEv" title='llvm::PointerSumType::get' data-ref="_ZNK4llvm14PointerSumType3getEv">get</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine">EIIK_OutOfLine</a>&gt;())</td></tr>
<tr><th id="562">562</th><td>      <b>return</b> <a class="local col8 ref" href="#588EI" title='EI' data-ref="588EI">EI</a>-&gt;<a class="ref" href="#_ZNK4llvm12MachineInstr9ExtraInfo17getPreInstrSymbolEv" title='llvm::MachineInstr::ExtraInfo::getPreInstrSymbol' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo17getPreInstrSymbolEv">getPreInstrSymbol</a>();</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <i class="doc">/// Helper to extract a post-instruction symbol if one has been added.</i></td></tr>
<tr><th id="568">568</th><td>  <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl def" id="_ZNK4llvm12MachineInstr18getPostInstrSymbolEv" title='llvm::MachineInstr::getPostInstrSymbol' data-ref="_ZNK4llvm12MachineInstr18getPostInstrSymbolEv">getPostInstrSymbol</dfn>() <em>const</em> {</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (!<a class="ref fake" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumTypecvbEv" title='llvm::PointerSumType::operator bool' data-ref="_ZNK4llvm14PointerSumTypecvbEv"></a><a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>)</td></tr>
<tr><th id="570">570</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="571">571</th><td>    <b>if</b> (<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="589S" title='S' data-type='llvm::MCSymbol *' data-ref="589S"><a class="local col9 ref" href="#589S" title='S' data-ref="589S">S</a></dfn> = <a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType3getEv" title='llvm::PointerSumType::get' data-ref="_ZNK4llvm14PointerSumType3getEv">get</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_PostInstrSymbol">EIIK_PostInstrSymbol</a>&gt;())</td></tr>
<tr><th id="572">572</th><td>      <b>return</b> <a class="local col9 ref" href="#589S" title='S' data-ref="589S">S</a>;</td></tr>
<tr><th id="573">573</th><td>    <b>if</b> (<a class="type" href="#llvm::MachineInstr::ExtraInfo" title='llvm::MachineInstr::ExtraInfo' data-ref="llvm::MachineInstr::ExtraInfo">ExtraInfo</a> *<dfn class="local col0 decl" id="590EI" title='EI' data-type='llvm::MachineInstr::ExtraInfo *' data-ref="590EI"><a class="local col0 ref" href="#590EI" title='EI' data-ref="590EI">EI</a></dfn> = <a class="member" href="#llvm::MachineInstr::Info" title='llvm::MachineInstr::Info' data-ref="llvm::MachineInstr::Info">Info</a>.<a class="ref" href="../ADT/PointerSumType.h.html#_ZNK4llvm14PointerSumType3getEv" title='llvm::PointerSumType::get' data-ref="_ZNK4llvm14PointerSumType3getEv">get</a>&lt;<a class="enum" href="#llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine" title='llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine' data-ref="llvm::MachineInstr::ExtraInfoInlineKinds::EIIK_OutOfLine">EIIK_OutOfLine</a>&gt;())</td></tr>
<tr><th id="574">574</th><td>      <b>return</b> <a class="local col0 ref" href="#590EI" title='EI' data-ref="590EI">EI</a>-&gt;<a class="ref" href="#_ZNK4llvm12MachineInstr9ExtraInfo18getPostInstrSymbolEv" title='llvm::MachineInstr::ExtraInfo::getPostInstrSymbol' data-ref="_ZNK4llvm12MachineInstr9ExtraInfo18getPostInstrSymbolEv">getPostInstrSymbol</a>();</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="577">577</th><td>  }</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <i class="doc">/// API for querying MachineInstr properties. They are the same as MCInstrDesc</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// queries but they are bundle aware.</i></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</dfn> {</td></tr>
<tr><th id="583">583</th><td>    <dfn class="enum" id="llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</dfn>,    <i>// Ignore bundles</i></td></tr>
<tr><th id="584">584</th><td>    <dfn class="enum" id="llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</dfn>,     <i>// Return true if any instruction in bundle has property</i></td></tr>
<tr><th id="585">585</th><td>    <dfn class="enum" id="llvm::MachineInstr::QueryType::AllInBundle" title='llvm::MachineInstr::QueryType::AllInBundle' data-ref="llvm::MachineInstr::QueryType::AllInBundle">AllInBundle</dfn>      <i>// Return true if all instructions in bundle have property</i></td></tr>
<tr><th id="586">586</th><td>  };</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i class="doc">/// Return true if the instruction (or in the case of a bundle,</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  /// the instructions inside the bundle) has the specified property.</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  /// The first argument is the property being queried.</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">  /// The second argument indicates whether the query should look inside</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">  /// instruction bundles.</i></td></tr>
<tr><th id="593">593</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="591MCFlag" title='MCFlag' data-type='unsigned int' data-ref="591MCFlag">MCFlag</dfn>, <a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col2 decl" id="592Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="592Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="594">594</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MCFlag &lt; 64 &amp;&amp; &quot;MCFlag out of range for bit mask in getFlags/hasPropertyInBundle.&quot;) ? void (0) : __assert_fail (&quot;MCFlag &lt; 64 &amp;&amp; \&quot;MCFlag out of range for bit mask in getFlags/hasPropertyInBundle.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineInstr.h&quot;, 595, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#591MCFlag" title='MCFlag' data-ref="591MCFlag">MCFlag</a> &lt; <var>64</var> &amp;&amp;</td></tr>
<tr><th id="595">595</th><td>           <q>"MCFlag out of range for bit mask in getFlags/hasPropertyInBundle."</q>);</td></tr>
<tr><th id="596">596</th><td>    <i>// Inline the fast path for unbundled or bundle-internal instructions.</i></td></tr>
<tr><th id="597">597</th><td>    <b>if</b> (<a class="local col2 ref" href="#592Type" title='Type' data-ref="592Type">Type</a> == <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a> || !<a class="member" href="#_ZNK4llvm12MachineInstr9isBundledEv" title='llvm::MachineInstr::isBundled' data-ref="_ZNK4llvm12MachineInstr9isBundledEv">isBundled</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>())</td></tr>
<tr><th id="598">598</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8getFlagsEv" title='llvm::MCInstrDesc::getFlags' data-ref="_ZNK4llvm11MCInstrDesc8getFlagsEv">getFlags</a>() &amp; (<var>1ULL</var> &lt;&lt; <a class="local col1 ref" href="#591MCFlag" title='MCFlag' data-ref="591MCFlag">MCFlag</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <i>// If this is the first instruction in a bundle, take the slow path.</i></td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr19hasPropertyInBundleEmNS0_9QueryTypeE" title='llvm::MachineInstr::hasPropertyInBundle' data-ref="_ZNK4llvm12MachineInstr19hasPropertyInBundleEmNS0_9QueryTypeE">hasPropertyInBundle</a>(<var>1ULL</var> &lt;&lt; <a class="local col1 ref" href="#591MCFlag" title='MCFlag' data-ref="591MCFlag">MCFlag</a>, <a class="local col2 ref" href="#592Type" title='Type' data-ref="592Type">Type</a>);</td></tr>
<tr><th id="602">602</th><td>  }</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i class="doc">/// Return true if this instruction can have a variable number of operands.</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">  /// In this case, the variable operands will be after the normal</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">  /// operands but before the implicit definitions and uses (if any are</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">  /// present).</i></td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" title='llvm::MachineInstr::isVariadic' data-ref="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE">isVariadic</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col3 decl" id="593Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="593Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="609">609</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Variadic" title='llvm::MCID::Flag::Variadic' data-ref="llvm::MCID::Flag::Variadic">Variadic</a>, <a class="local col3 ref" href="#593Type" title='Type' data-ref="593Type">Type</a>);</td></tr>
<tr><th id="610">610</th><td>  }</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <i class="doc">/// Set if this instruction has an optional definition, e.g.</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">  /// ARM instructions which can set condition code if 's' bit is set.</i></td></tr>
<tr><th id="614">614</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE" title='llvm::MachineInstr::hasOptionalDef' data-ref="_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE">hasOptionalDef</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col4 decl" id="594Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="594Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="615">615</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::HasOptionalDef" title='llvm::MCID::Flag::HasOptionalDef' data-ref="llvm::MCID::Flag::HasOptionalDef">HasOptionalDef</a>, <a class="local col4 ref" href="#594Type" title='Type' data-ref="594Type">Type</a>);</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i class="doc">/// Return true if this is a pseudo instruction that doesn't</i></td></tr>
<tr><th id="619">619</th><td><i class="doc">  /// correspond to a real machine instruction.</i></td></tr>
<tr><th id="620">620</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col5 decl" id="595Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="595Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="621">621</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Pseudo" title='llvm::MCID::Flag::Pseudo' data-ref="llvm::MCID::Flag::Pseudo">Pseudo</a>, <a class="local col5 ref" href="#595Type" title='Type' data-ref="595Type">Type</a>);</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col6 decl" id="596Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="596Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="625">625</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Return" title='llvm::MCID::Flag::Return' data-ref="llvm::MCID::Flag::Return">Return</a>, <a class="local col6 ref" href="#596Type" title='Type' data-ref="596Type">Type</a>);</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <i class="doc">/// Return true if this is an instruction that marks the end of an EH scope,</i></td></tr>
<tr><th id="629">629</th><td><i class="doc">  /// i.e., a catchpad or a cleanuppad instruction.</i></td></tr>
<tr><th id="630">630</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15isEHScopeReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isEHScopeReturn' data-ref="_ZNK4llvm12MachineInstr15isEHScopeReturnENS0_9QueryTypeE">isEHScopeReturn</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col7 decl" id="597Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="597Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="631">631</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::EHScopeReturn" title='llvm::MCID::Flag::EHScopeReturn' data-ref="llvm::MCID::Flag::EHScopeReturn">EHScopeReturn</a>, <a class="local col7 ref" href="#597Type" title='Type' data-ref="597Type">Type</a>);</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col8 decl" id="598Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="598Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="635">635</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Call" title='llvm::MCID::Flag::Call' data-ref="llvm::MCID::Flag::Call">Call</a>, <a class="local col8 ref" href="#598Type" title='Type' data-ref="598Type">Type</a>);</td></tr>
<tr><th id="636">636</th><td>  }</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <i class="doc">/// Returns true if the specified instruction stops control flow</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">  /// from executing the instruction immediately following it.  Examples include</i></td></tr>
<tr><th id="640">640</th><td><i class="doc">  /// unconditional branches and return instructions.</i></td></tr>
<tr><th id="641">641</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col9 decl" id="599Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="599Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="642">642</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Barrier" title='llvm::MCID::Flag::Barrier' data-ref="llvm::MCID::Flag::Barrier">Barrier</a>, <a class="local col9 ref" href="#599Type" title='Type' data-ref="599Type">Type</a>);</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <i class="doc">/// Returns true if this instruction part of the terminator for a basic block.</i></td></tr>
<tr><th id="646">646</th><td><i class="doc">  /// Typically this is things like return and branch instructions.</i></td></tr>
<tr><th id="647">647</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="648">648</th><td><i class="doc">  /// Various passes use this to insert code into the bottom of a basic block,</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">  /// but before control flow occurs.</i></td></tr>
<tr><th id="650">650</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col0 decl" id="600Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="600Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="651">651</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Terminator" title='llvm::MCID::Flag::Terminator' data-ref="llvm::MCID::Flag::Terminator">Terminator</a>, <a class="local col0 ref" href="#600Type" title='Type' data-ref="600Type">Type</a>);</td></tr>
<tr><th id="652">652</th><td>  }</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i class="doc">/// Returns true if this is a conditional, unconditional, or indirect branch.</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">  /// Predicates below can be used to discriminate between</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">  /// these cases, and the TargetInstrInfo::AnalyzeBranch method can be used to</i></td></tr>
<tr><th id="657">657</th><td><i class="doc">  /// get more information.</i></td></tr>
<tr><th id="658">658</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col1 decl" id="601Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="601Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Branch" title='llvm::MCID::Flag::Branch' data-ref="llvm::MCID::Flag::Branch">Branch</a>, <a class="local col1 ref" href="#601Type" title='Type' data-ref="601Type">Type</a>);</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <i class="doc">/// Return true if this is an indirect branch, such as a</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// branch through a register.</i></td></tr>
<tr><th id="664">664</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isIndirectBranch' data-ref="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE">isIndirectBranch</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col2 decl" id="602Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="602Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="665">665</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::IndirectBranch" title='llvm::MCID::Flag::IndirectBranch' data-ref="llvm::MCID::Flag::IndirectBranch">IndirectBranch</a>, <a class="local col2 ref" href="#602Type" title='Type' data-ref="602Type">Type</a>);</td></tr>
<tr><th id="666">666</th><td>  }</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <i class="doc">/// Return true if this is a branch which may fall</i></td></tr>
<tr><th id="669">669</th><td><i class="doc">  /// through to the next instruction or may transfer control flow to some other</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">  /// block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">  /// information about this branch.</i></td></tr>
<tr><th id="672">672</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isConditionalBranch' data-ref="_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE">isConditionalBranch</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col3 decl" id="603Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="603Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>(<a class="local col3 ref" href="#603Type" title='Type' data-ref="603Type">Type</a>) &amp; !<a class="member" href="#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>(<a class="local col3 ref" href="#603Type" title='Type' data-ref="603Type">Type</a>) &amp; !<a class="member" href="#_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isIndirectBranch' data-ref="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE">isIndirectBranch</a>(<a class="local col3 ref" href="#603Type" title='Type' data-ref="603Type">Type</a>);</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <i class="doc">/// Return true if this is a branch which always</i></td></tr>
<tr><th id="677">677</th><td><i class="doc">  /// transfers control flow to some other block.  The</i></td></tr>
<tr><th id="678">678</th><td><i class="doc">  /// TargetInstrInfo::AnalyzeBranch method can be used to get more information</i></td></tr>
<tr><th id="679">679</th><td><i class="doc">  /// about this branch.</i></td></tr>
<tr><th id="680">680</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col4 decl" id="604Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="604Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="681">681</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>(<a class="local col4 ref" href="#604Type" title='Type' data-ref="604Type">Type</a>) &amp; <a class="member" href="#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>(<a class="local col4 ref" href="#604Type" title='Type' data-ref="604Type">Type</a>) &amp; !<a class="member" href="#_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isIndirectBranch' data-ref="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE">isIndirectBranch</a>(<a class="local col4 ref" href="#604Type" title='Type' data-ref="604Type">Type</a>);</td></tr>
<tr><th id="682">682</th><td>  }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <i class="doc">/// Return true if this instruction has a predicate operand that</i></td></tr>
<tr><th id="685">685</th><td><i class="doc">  /// controls execution.  It may be set to 'always', or may be set to other</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">  /// values.   There are various methods in TargetInstrInfo that can be used to</i></td></tr>
<tr><th id="687">687</th><td><i class="doc">  /// control and modify the predicate in this instruction.</i></td></tr>
<tr><th id="688">688</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col5 decl" id="605Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="605Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AllInBundle" title='llvm::MachineInstr::QueryType::AllInBundle' data-ref="llvm::MachineInstr::QueryType::AllInBundle">AllInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>    <i>// If it's a bundle than all bundled instructions must be predicable for this</i></td></tr>
<tr><th id="690">690</th><td><i>    // to return true.</i></td></tr>
<tr><th id="691">691</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Predicable" title='llvm::MCID::Flag::Predicable' data-ref="llvm::MCID::Flag::Predicable">Predicable</a>, <a class="local col5 ref" href="#605Type" title='Type' data-ref="605Type">Type</a>);</td></tr>
<tr><th id="692">692</th><td>  }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <i class="doc">/// Return true if this instruction is a comparison.</i></td></tr>
<tr><th id="695">695</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col6 decl" id="606Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="606Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="696">696</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Compare" title='llvm::MCID::Flag::Compare' data-ref="llvm::MCID::Flag::Compare">Compare</a>, <a class="local col6 ref" href="#606Type" title='Type' data-ref="606Type">Type</a>);</td></tr>
<tr><th id="697">697</th><td>  }</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <i class="doc">/// Return true if this instruction is a move immediate</i></td></tr>
<tr><th id="700">700</th><td><i class="doc">  /// (including conditional moves) instruction.</i></td></tr>
<tr><th id="701">701</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col7 decl" id="607Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="607Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="702">702</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::MoveImm" title='llvm::MCID::Flag::MoveImm' data-ref="llvm::MCID::Flag::MoveImm">MoveImm</a>, <a class="local col7 ref" href="#607Type" title='Type' data-ref="607Type">Type</a>);</td></tr>
<tr><th id="703">703</th><td>  }</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <i class="doc">/// Return true if this instruction is a register move.</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">  /// (including moving values from subreg to reg)</i></td></tr>
<tr><th id="707">707</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col8 decl" id="608Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="608Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="708">708</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::MoveReg" title='llvm::MCID::Flag::MoveReg' data-ref="llvm::MCID::Flag::MoveReg">MoveReg</a>, <a class="local col8 ref" href="#608Type" title='Type' data-ref="608Type">Type</a>);</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <i class="doc">/// Return true if this instruction is a bitcast instruction.</i></td></tr>
<tr><th id="712">712</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE" title='llvm::MachineInstr::isBitcast' data-ref="_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE">isBitcast</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col9 decl" id="609Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="609Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Bitcast" title='llvm::MCID::Flag::Bitcast' data-ref="llvm::MCID::Flag::Bitcast">Bitcast</a>, <a class="local col9 ref" href="#609Type" title='Type' data-ref="609Type">Type</a>);</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i class="doc">/// Return true if this instruction is a select instruction.</i></td></tr>
<tr><th id="717">717</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8isSelectENS0_9QueryTypeE" title='llvm::MachineInstr::isSelect' data-ref="_ZNK4llvm12MachineInstr8isSelectENS0_9QueryTypeE">isSelect</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col0 decl" id="610Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="610Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="718">718</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Select" title='llvm::MCID::Flag::Select' data-ref="llvm::MCID::Flag::Select">Select</a>, <a class="local col0 ref" href="#610Type" title='Type' data-ref="610Type">Type</a>);</td></tr>
<tr><th id="719">719</th><td>  }</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <i class="doc">/// Return true if this instruction cannot be safely duplicated.</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">  /// For example, if the instruction has a unique labels attached</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  /// to it, duplicating it would cause multiple definition errors.</i></td></tr>
<tr><th id="724">724</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE" title='llvm::MachineInstr::isNotDuplicable' data-ref="_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE">isNotDuplicable</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col1 decl" id="611Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="611Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::NotDuplicable" title='llvm::MCID::Flag::NotDuplicable' data-ref="llvm::MCID::Flag::NotDuplicable">NotDuplicable</a>, <a class="local col1 ref" href="#611Type" title='Type' data-ref="611Type">Type</a>);</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <i class="doc">/// Return true if this instruction is convergent.</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">  /// Convergent instructions can not be made control-dependent on any</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">  /// additional values.</i></td></tr>
<tr><th id="731">731</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE" title='llvm::MachineInstr::isConvergent' data-ref="_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE">isConvergent</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col2 decl" id="612Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="612Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="732">732</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="733">733</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="613ExtraInfo" title='ExtraInfo' data-type='unsigned int' data-ref="613ExtraInfo">ExtraInfo</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_ExtraInfo" title='llvm::InlineAsm::MIOp_ExtraInfo' data-ref="llvm::InlineAsm::MIOp_ExtraInfo">MIOp_ExtraInfo</a>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="734">734</th><td>      <b>if</b> (<a class="local col3 ref" href="#613ExtraInfo" title='ExtraInfo' data-ref="613ExtraInfo">ExtraInfo</a> &amp; <a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::Extra_IsConvergent" title='llvm::InlineAsm::Extra_IsConvergent' data-ref="llvm::InlineAsm::Extra_IsConvergent">Extra_IsConvergent</a>)</td></tr>
<tr><th id="735">735</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="736">736</th><td>    }</td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Convergent" title='llvm::MCID::Flag::Convergent' data-ref="llvm::MCID::Flag::Convergent">Convergent</a>, <a class="local col2 ref" href="#612Type" title='Type' data-ref="612Type">Type</a>);</td></tr>
<tr><th id="738">738</th><td>  }</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <i class="doc">/// Returns true if the specified instruction has a delay slot</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">  /// which must be filled by the code generator.</i></td></tr>
<tr><th id="742">742</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12hasDelaySlotENS0_9QueryTypeE" title='llvm::MachineInstr::hasDelaySlot' data-ref="_ZNK4llvm12MachineInstr12hasDelaySlotENS0_9QueryTypeE">hasDelaySlot</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col4 decl" id="614Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="614Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="743">743</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::DelaySlot" title='llvm::MCID::Flag::DelaySlot' data-ref="llvm::MCID::Flag::DelaySlot">DelaySlot</a>, <a class="local col4 ref" href="#614Type" title='Type' data-ref="614Type">Type</a>);</td></tr>
<tr><th id="744">744</th><td>  }</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i class="doc">/// Return true for instructions that can be folded as</i></td></tr>
<tr><th id="747">747</th><td><i class="doc">  /// memory operands in other instructions. The most common use for this</i></td></tr>
<tr><th id="748">748</th><td><i class="doc">  /// is instructions that are simple loads from memory that don't modify</i></td></tr>
<tr><th id="749">749</th><td><i class="doc">  /// the loaded value in any way, but it can also be used for instructions</i></td></tr>
<tr><th id="750">750</th><td><i class="doc">  /// that can be expressed as constant-pool loads, such as V_SETALLONES</i></td></tr>
<tr><th id="751">751</th><td><i class="doc">  /// on x86, to allow them to be folded when it is beneficial.</i></td></tr>
<tr><th id="752">752</th><td><i class="doc">  /// This should only be set on instructions that return a value in their</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">  /// only virtual register definition.</i></td></tr>
<tr><th id="754">754</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE" title='llvm::MachineInstr::canFoldAsLoad' data-ref="_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE">canFoldAsLoad</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col5 decl" id="615Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="615Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="755">755</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::FoldableAsLoad" title='llvm::MCID::Flag::FoldableAsLoad' data-ref="llvm::MCID::Flag::FoldableAsLoad">FoldableAsLoad</a>, <a class="local col5 ref" href="#615Type" title='Type' data-ref="615Type">Type</a>);</td></tr>
<tr><th id="756">756</th><td>  }</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <i class="doc">/// Return true if this instruction behaves</i></td></tr>
<tr><th id="759">759</th><td><i class="doc">  /// the same way as the generic REG_SEQUENCE instructions.</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">  /// E.g., on ARM,</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">  /// dX VMOVDRR rY, rZ</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">  /// is equivalent to</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">  /// dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1.</i></td></tr>
<tr><th id="764">764</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="765">765</th><td><i class="doc">  /// Note that for the optimizers to be able to take advantage of</i></td></tr>
<tr><th id="766">766</th><td><i class="doc">  /// this property, TargetInstrInfo::getRegSequenceLikeInputs has to be</i></td></tr>
<tr><th id="767">767</th><td><i class="doc">  /// override accordingly.</i></td></tr>
<tr><th id="768">768</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isRegSequenceLike' data-ref="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE">isRegSequenceLike</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col6 decl" id="616Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="616Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="769">769</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::RegSequence" title='llvm::MCID::Flag::RegSequence' data-ref="llvm::MCID::Flag::RegSequence">RegSequence</a>, <a class="local col6 ref" href="#616Type" title='Type' data-ref="616Type">Type</a>);</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i class="doc">/// Return true if this instruction behaves</i></td></tr>
<tr><th id="773">773</th><td><i class="doc">  /// the same way as the generic EXTRACT_SUBREG instructions.</i></td></tr>
<tr><th id="774">774</th><td><i class="doc">  /// E.g., on ARM,</i></td></tr>
<tr><th id="775">775</th><td><i class="doc">  /// rX, rY VMOVRRD dZ</i></td></tr>
<tr><th id="776">776</th><td><i class="doc">  /// is equivalent to two EXTRACT_SUBREG:</i></td></tr>
<tr><th id="777">777</th><td><i class="doc">  /// rX = EXTRACT_SUBREG dZ, ssub_0</i></td></tr>
<tr><th id="778">778</th><td><i class="doc">  /// rY = EXTRACT_SUBREG dZ, ssub_1</i></td></tr>
<tr><th id="779">779</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="780">780</th><td><i class="doc">  /// Note that for the optimizers to be able to take advantage of</i></td></tr>
<tr><th id="781">781</th><td><i class="doc">  /// this property, TargetInstrInfo::getExtractSubregLikeInputs has to be</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">  /// override accordingly.</i></td></tr>
<tr><th id="783">783</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isExtractSubregLike' data-ref="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE">isExtractSubregLike</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col7 decl" id="617Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="617Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="784">784</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::ExtractSubreg" title='llvm::MCID::Flag::ExtractSubreg' data-ref="llvm::MCID::Flag::ExtractSubreg">ExtractSubreg</a>, <a class="local col7 ref" href="#617Type" title='Type' data-ref="617Type">Type</a>);</td></tr>
<tr><th id="785">785</th><td>  }</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <i class="doc">/// Return true if this instruction behaves</i></td></tr>
<tr><th id="788">788</th><td><i class="doc">  /// the same way as the generic INSERT_SUBREG instructions.</i></td></tr>
<tr><th id="789">789</th><td><i class="doc">  /// E.g., on ARM,</i></td></tr>
<tr><th id="790">790</th><td><i class="doc">  /// dX = VSETLNi32 dY, rZ, Imm</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">  /// is equivalent to a INSERT_SUBREG:</i></td></tr>
<tr><th id="792">792</th><td><i class="doc">  /// dX = INSERT_SUBREG dY, rZ, translateImmToSubIdx(Imm)</i></td></tr>
<tr><th id="793">793</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="794">794</th><td><i class="doc">  /// Note that for the optimizers to be able to take advantage of</i></td></tr>
<tr><th id="795">795</th><td><i class="doc">  /// this property, TargetInstrInfo::getInsertSubregLikeInputs has to be</i></td></tr>
<tr><th id="796">796</th><td><i class="doc">  /// override accordingly.</i></td></tr>
<tr><th id="797">797</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isInsertSubregLike' data-ref="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE">isInsertSubregLike</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col8 decl" id="618Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="618Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="798">798</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::InsertSubreg" title='llvm::MCID::Flag::InsertSubreg' data-ref="llvm::MCID::Flag::InsertSubreg">InsertSubreg</a>, <a class="local col8 ref" href="#618Type" title='Type' data-ref="618Type">Type</a>);</td></tr>
<tr><th id="799">799</th><td>  }</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="802">802</th><td><i>  // Side Effect Analysis</i></td></tr>
<tr><th id="803">803</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="804">804</th><td><i></i></td></tr>
<tr><th id="805">805</th><td><i>  /// Return true if this instruction could possibly read memory.</i></td></tr>
<tr><th id="806">806</th><td><i>  /// Instructions with this flag set are not necessarily simple load</i></td></tr>
<tr><th id="807">807</th><td><i>  /// instructions, they may load a value and modify it, for example.</i></td></tr>
<tr><th id="808">808</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col9 decl" id="619Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="619Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="809">809</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="810">810</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="620ExtraInfo" title='ExtraInfo' data-type='unsigned int' data-ref="620ExtraInfo">ExtraInfo</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_ExtraInfo" title='llvm::InlineAsm::MIOp_ExtraInfo' data-ref="llvm::InlineAsm::MIOp_ExtraInfo">MIOp_ExtraInfo</a>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="811">811</th><td>      <b>if</b> (<a class="local col0 ref" href="#620ExtraInfo" title='ExtraInfo' data-ref="620ExtraInfo">ExtraInfo</a> &amp; <a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::Extra_MayLoad" title='llvm::InlineAsm::Extra_MayLoad' data-ref="llvm::InlineAsm::Extra_MayLoad">Extra_MayLoad</a>)</td></tr>
<tr><th id="812">812</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="813">813</th><td>    }</td></tr>
<tr><th id="814">814</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::MayLoad" title='llvm::MCID::Flag::MayLoad' data-ref="llvm::MCID::Flag::MayLoad">MayLoad</a>, <a class="local col9 ref" href="#619Type" title='Type' data-ref="619Type">Type</a>);</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i class="doc">/// Return true if this instruction could possibly modify memory.</i></td></tr>
<tr><th id="818">818</th><td><i class="doc">  /// Instructions with this flag set are not necessarily simple store</i></td></tr>
<tr><th id="819">819</th><td><i class="doc">  /// instructions, they may store a modified value based on their operands, or</i></td></tr>
<tr><th id="820">820</th><td><i class="doc">  /// may not actually modify anything, for example.</i></td></tr>
<tr><th id="821">821</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col1 decl" id="621Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="621Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="822">822</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="823">823</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="622ExtraInfo" title='ExtraInfo' data-type='unsigned int' data-ref="622ExtraInfo">ExtraInfo</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_ExtraInfo" title='llvm::InlineAsm::MIOp_ExtraInfo' data-ref="llvm::InlineAsm::MIOp_ExtraInfo">MIOp_ExtraInfo</a>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="824">824</th><td>      <b>if</b> (<a class="local col2 ref" href="#622ExtraInfo" title='ExtraInfo' data-ref="622ExtraInfo">ExtraInfo</a> &amp; <a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::Extra_MayStore" title='llvm::InlineAsm::Extra_MayStore' data-ref="llvm::InlineAsm::Extra_MayStore">Extra_MayStore</a>)</td></tr>
<tr><th id="825">825</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>    }</td></tr>
<tr><th id="827">827</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::MayStore" title='llvm::MCID::Flag::MayStore' data-ref="llvm::MCID::Flag::MayStore">MayStore</a>, <a class="local col1 ref" href="#621Type" title='Type' data-ref="621Type">Type</a>);</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <i class="doc">/// Return true if this instruction could possibly read or modify memory.</i></td></tr>
<tr><th id="831">831</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col3 decl" id="623Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="623Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="832">832</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>(<a class="local col3 ref" href="#623Type" title='Type' data-ref="623Type">Type</a>) || <a class="member" href="#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>(<a class="local col3 ref" href="#623Type" title='Type' data-ref="623Type">Type</a>);</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i class="doc">/// Return true if this instruction could possibly raise a floating-point</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">  /// exception.  This is the case if the instruction is a floating-point</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">  /// instruction that can in principle raise an exception, as indicated</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">  /// by the MCID::MayRaiseFPException property, *and* at the same time,</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">  /// the instruction is used in a context where we expect floating-point</i></td></tr>
<tr><th id="840">840</th><td><i class="doc">  /// exceptions might be enabled, as indicated by the FPExcept MI flag.</i></td></tr>
<tr><th id="841">841</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</dfn>() <em>const</em> {</td></tr>
<tr><th id="842">842</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::MayRaiseFPException" title='llvm::MCID::Flag::MayRaiseFPException' data-ref="llvm::MCID::Flag::MayRaiseFPException">MayRaiseFPException</a>) &amp;&amp;</td></tr>
<tr><th id="843">843</th><td>           <a class="member" href="#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a>::<a class="enum" href="#llvm::MachineInstr::MIFlag::FPExcept" title='llvm::MachineInstr::MIFlag::FPExcept' data-ref="llvm::MachineInstr::MIFlag::FPExcept">FPExcept</a>);</td></tr>
<tr><th id="844">844</th><td>  }</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="847">847</th><td><i>  // Flags that indicate whether an instruction can be modified by a method.</i></td></tr>
<tr><th id="848">848</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="849">849</th><td><i></i></td></tr>
<tr><th id="850">850</th><td><i>  /// Return true if this may be a 2- or 3-address</i></td></tr>
<tr><th id="851">851</th><td><i>  /// instruction (of the form "X = op Y, Z, ..."), which produces the same</i></td></tr>
<tr><th id="852">852</th><td><i>  /// result if Y and Z are exchanged.  If this flag is set, then the</i></td></tr>
<tr><th id="853">853</th><td><i>  /// TargetInstrInfo::commuteInstruction method may be used to hack on the</i></td></tr>
<tr><th id="854">854</th><td><i>  /// instruction.</i></td></tr>
<tr><th id="855">855</th><td><i>  ///</i></td></tr>
<tr><th id="856">856</th><td><i>  /// Note that this flag may be set on instructions that are only commutable</i></td></tr>
<tr><th id="857">857</th><td><i>  /// sometimes.  In these cases, the call to commuteInstruction will fail.</i></td></tr>
<tr><th id="858">858</th><td><i>  /// Also note that some instructions require non-trivial modification to</i></td></tr>
<tr><th id="859">859</th><td><i>  /// commute them.</i></td></tr>
<tr><th id="860">860</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col4 decl" id="624Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="624Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="861">861</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Commutable" title='llvm::MCID::Flag::Commutable' data-ref="llvm::MCID::Flag::Commutable">Commutable</a>, <a class="local col4 ref" href="#624Type" title='Type' data-ref="624Type">Type</a>);</td></tr>
<tr><th id="862">862</th><td>  }</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <i class="doc">/// Return true if this is a 2-address instruction</i></td></tr>
<tr><th id="865">865</th><td><i class="doc">  /// which can be changed into a 3-address instruction if needed.  Doing this</i></td></tr>
<tr><th id="866">866</th><td><i class="doc">  /// transformation can be profitable in the register allocator, because it</i></td></tr>
<tr><th id="867">867</th><td><i class="doc">  /// means that the instruction can use a 2-address form if possible, but</i></td></tr>
<tr><th id="868">868</th><td><i class="doc">  /// degrade into a less efficient form if the source and dest register cannot</i></td></tr>
<tr><th id="869">869</th><td><i class="doc">  /// be assigned to the same register.  For example, this allows the x86</i></td></tr>
<tr><th id="870">870</th><td><i class="doc">  /// backend to turn a "shl reg, 3" instruction into an LEA instruction, which</i></td></tr>
<tr><th id="871">871</th><td><i class="doc">  /// is the same speed as the shift but has bigger code size.</i></td></tr>
<tr><th id="872">872</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="873">873</th><td><i class="doc">  /// If this returns true, then the target must implement the</i></td></tr>
<tr><th id="874">874</th><td><i class="doc">  /// TargetInstrInfo::convertToThreeAddress method for this instruction, which</i></td></tr>
<tr><th id="875">875</th><td><i class="doc">  /// is allowed to fail if the transformation isn't valid for this specific</i></td></tr>
<tr><th id="876">876</th><td><i class="doc">  /// instruction (e.g. shl reg, 4 on x86).</i></td></tr>
<tr><th id="877">877</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="878">878</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" title='llvm::MachineInstr::isConvertibleTo3Addr' data-ref="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE">isConvertibleTo3Addr</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col5 decl" id="625Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="625Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="879">879</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::ConvertibleTo3Addr" title='llvm::MCID::Flag::ConvertibleTo3Addr' data-ref="llvm::MCID::Flag::ConvertibleTo3Addr">ConvertibleTo3Addr</a>, <a class="local col5 ref" href="#625Type" title='Type' data-ref="625Type">Type</a>);</td></tr>
<tr><th id="880">880</th><td>  }</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <i class="doc">/// Return true if this instruction requires</i></td></tr>
<tr><th id="883">883</th><td><i class="doc">  /// custom insertion support when the DAG scheduler is inserting it into a</i></td></tr>
<tr><th id="884">884</th><td><i class="doc">  /// machine basic block.  If this is true for the instruction, it basically</i></td></tr>
<tr><th id="885">885</th><td><i class="doc">  /// means that it is a pseudo instruction used at SelectionDAG time that is</i></td></tr>
<tr><th id="886">886</th><td><i class="doc">  /// expanded out into magic code by the target when MachineInstrs are formed.</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="888">888</th><td><i class="doc">  /// If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method</i></td></tr>
<tr><th id="889">889</th><td><i class="doc">  /// is used to insert this into the MachineBasicBlock.</i></td></tr>
<tr><th id="890">890</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr23usesCustomInsertionHookENS0_9QueryTypeE" title='llvm::MachineInstr::usesCustomInsertionHook' data-ref="_ZNK4llvm12MachineInstr23usesCustomInsertionHookENS0_9QueryTypeE">usesCustomInsertionHook</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col6 decl" id="626Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="626Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="891">891</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::UsesCustomInserter" title='llvm::MCID::Flag::UsesCustomInserter' data-ref="llvm::MCID::Flag::UsesCustomInserter">UsesCustomInserter</a>, <a class="local col6 ref" href="#626Type" title='Type' data-ref="626Type">Type</a>);</td></tr>
<tr><th id="892">892</th><td>  }</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <i class="doc">/// Return true if this instruction requires *adjustment*</i></td></tr>
<tr><th id="895">895</th><td><i class="doc">  /// after instruction selection by calling a target hook. For example, this</i></td></tr>
<tr><th id="896">896</th><td><i class="doc">  /// can be used to fill in ARM 's' optional operand depending on whether</i></td></tr>
<tr><th id="897">897</th><td><i class="doc">  /// the conditional flag register is used.</i></td></tr>
<tr><th id="898">898</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15hasPostISelHookENS0_9QueryTypeE" title='llvm::MachineInstr::hasPostISelHook' data-ref="_ZNK4llvm12MachineInstr15hasPostISelHookENS0_9QueryTypeE">hasPostISelHook</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col7 decl" id="627Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="627Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::IgnoreBundle" title='llvm::MachineInstr::QueryType::IgnoreBundle' data-ref="llvm::MachineInstr::QueryType::IgnoreBundle">IgnoreBundle</a>) <em>const</em> {</td></tr>
<tr><th id="899">899</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::HasPostISelHook" title='llvm::MCID::Flag::HasPostISelHook' data-ref="llvm::MCID::Flag::HasPostISelHook">HasPostISelHook</a>, <a class="local col7 ref" href="#627Type" title='Type' data-ref="627Type">Type</a>);</td></tr>
<tr><th id="900">900</th><td>  }</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <i class="doc">/// Returns true if this instruction is a candidate for remat.</i></td></tr>
<tr><th id="903">903</th><td><i class="doc">  /// This flag is deprecated, please don't use it anymore.  If this</i></td></tr>
<tr><th id="904">904</th><td><i class="doc">  /// flag is set, the isReallyTriviallyReMaterializable() method is called to</i></td></tr>
<tr><th id="905">905</th><td><i class="doc">  /// verify the instruction is really rematable.</i></td></tr>
<tr><th id="906">906</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr18isRematerializableENS0_9QueryTypeE" title='llvm::MachineInstr::isRematerializable' data-ref="_ZNK4llvm12MachineInstr18isRematerializableENS0_9QueryTypeE">isRematerializable</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col8 decl" id="628Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="628Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AllInBundle" title='llvm::MachineInstr::QueryType::AllInBundle' data-ref="llvm::MachineInstr::QueryType::AllInBundle">AllInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="907">907</th><td>    <i>// It's only possible to re-mat a bundle if all bundled instructions are</i></td></tr>
<tr><th id="908">908</th><td><i>    // re-materializable.</i></td></tr>
<tr><th id="909">909</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::Rematerializable" title='llvm::MCID::Flag::Rematerializable' data-ref="llvm::MCID::Flag::Rematerializable">Rematerializable</a>, <a class="local col8 ref" href="#628Type" title='Type' data-ref="628Type">Type</a>);</td></tr>
<tr><th id="910">910</th><td>  }</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <i class="doc">/// Returns true if this instruction has the same cost (or less) than a move</i></td></tr>
<tr><th id="913">913</th><td><i class="doc">  /// instruction. This is useful during certain types of optimizations</i></td></tr>
<tr><th id="914">914</th><td><i class="doc">  /// (e.g., remat during two-address conversion or machine licm)</i></td></tr>
<tr><th id="915">915</th><td><i class="doc">  /// where we would like to remat or hoist the instruction, but not if it costs</i></td></tr>
<tr><th id="916">916</th><td><i class="doc">  /// more than moving the instruction into the appropriate register. Note, we</i></td></tr>
<tr><th id="917">917</th><td><i class="doc">  /// are not marking copies from and to the same register class with this flag.</i></td></tr>
<tr><th id="918">918</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col9 decl" id="629Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="629Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AllInBundle" title='llvm::MachineInstr::QueryType::AllInBundle' data-ref="llvm::MachineInstr::QueryType::AllInBundle">AllInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="919">919</th><td>    <i>// Only returns true for a bundle if all bundled instructions are cheap.</i></td></tr>
<tr><th id="920">920</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::CheapAsAMove" title='llvm::MCID::Flag::CheapAsAMove' data-ref="llvm::MCID::Flag::CheapAsAMove">CheapAsAMove</a>, <a class="local col9 ref" href="#629Type" title='Type' data-ref="629Type">Type</a>);</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <i class="doc">/// Returns true if this instruction source operands</i></td></tr>
<tr><th id="924">924</th><td><i class="doc">  /// have special register allocation requirements that are not captured by the</i></td></tr>
<tr><th id="925">925</th><td><i class="doc">  /// operand register classes. e.g. ARM::STRD's two source registers must be an</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">  /// even / odd pair, ARM::STM registers have to be in ascending order.</i></td></tr>
<tr><th id="927">927</th><td><i class="doc">  /// Post-register allocation passes should not attempt to change allocations</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">  /// for sources of instructions with this flag.</i></td></tr>
<tr><th id="929">929</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr22hasExtraSrcRegAllocReqENS0_9QueryTypeE" title='llvm::MachineInstr::hasExtraSrcRegAllocReq' data-ref="_ZNK4llvm12MachineInstr22hasExtraSrcRegAllocReqENS0_9QueryTypeE">hasExtraSrcRegAllocReq</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col0 decl" id="630Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="630Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="930">930</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::ExtraSrcRegAllocReq" title='llvm::MCID::Flag::ExtraSrcRegAllocReq' data-ref="llvm::MCID::Flag::ExtraSrcRegAllocReq">ExtraSrcRegAllocReq</a>, <a class="local col0 ref" href="#630Type" title='Type' data-ref="630Type">Type</a>);</td></tr>
<tr><th id="931">931</th><td>  }</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <i class="doc">/// Returns true if this instruction def operands</i></td></tr>
<tr><th id="934">934</th><td><i class="doc">  /// have special register allocation requirements that are not captured by the</i></td></tr>
<tr><th id="935">935</th><td><i class="doc">  /// operand register classes. e.g. ARM::LDRD's two def registers must be an</i></td></tr>
<tr><th id="936">936</th><td><i class="doc">  /// even / odd pair, ARM::LDM registers have to be in ascending order.</i></td></tr>
<tr><th id="937">937</th><td><i class="doc">  /// Post-register allocation passes should not attempt to change allocations</i></td></tr>
<tr><th id="938">938</th><td><i class="doc">  /// for definitions of instructions with this flag.</i></td></tr>
<tr><th id="939">939</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr22hasExtraDefRegAllocReqENS0_9QueryTypeE" title='llvm::MachineInstr::hasExtraDefRegAllocReq' data-ref="_ZNK4llvm12MachineInstr22hasExtraDefRegAllocReqENS0_9QueryTypeE">hasExtraDefRegAllocReq</dfn>(<a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col1 decl" id="631Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="631Type">Type</dfn> = <a class="enum" href="#llvm::MachineInstr::QueryType::AnyInBundle" title='llvm::MachineInstr::QueryType::AnyInBundle' data-ref="llvm::MachineInstr::QueryType::AnyInBundle">AnyInBundle</a>) <em>const</em> {</td></tr>
<tr><th id="940">940</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE" title='llvm::MachineInstr::hasProperty' data-ref="_ZNK4llvm12MachineInstr11hasPropertyEjNS0_9QueryTypeE">hasProperty</a>(<span class="namespace">MCID::</span><a class="enum" href="../MC/MCInstrDesc.h.html#llvm::MCID::Flag::ExtraDefRegAllocReq" title='llvm::MCID::Flag::ExtraDefRegAllocReq' data-ref="llvm::MCID::Flag::ExtraDefRegAllocReq">ExtraDefRegAllocReq</a>, <a class="local col1 ref" href="#631Type" title='Type' data-ref="631Type">Type</a>);</td></tr>
<tr><th id="941">941</th><td>  }</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MachineInstr::MICheckType" title='llvm::MachineInstr::MICheckType' data-ref="llvm::MachineInstr::MICheckType">MICheckType</dfn> {</td></tr>
<tr><th id="944">944</th><td>    <dfn class="enum" id="llvm::MachineInstr::MICheckType::CheckDefs" title='llvm::MachineInstr::MICheckType::CheckDefs' data-ref="llvm::MachineInstr::MICheckType::CheckDefs">CheckDefs</dfn>,      <i>// Check all operands for equality</i></td></tr>
<tr><th id="945">945</th><td>    <dfn class="enum" id="llvm::MachineInstr::MICheckType::CheckKillDead" title='llvm::MachineInstr::MICheckType::CheckKillDead' data-ref="llvm::MachineInstr::MICheckType::CheckKillDead">CheckKillDead</dfn>,  <i>// Check all operands including kill / dead markers</i></td></tr>
<tr><th id="946">946</th><td>    <dfn class="enum" id="llvm::MachineInstr::MICheckType::IgnoreDefs" title='llvm::MachineInstr::MICheckType::IgnoreDefs' data-ref="llvm::MachineInstr::MICheckType::IgnoreDefs">IgnoreDefs</dfn>,     <i>// Ignore all definitions</i></td></tr>
<tr><th id="947">947</th><td>    <dfn class="enum" id="llvm::MachineInstr::MICheckType::IgnoreVRegDefs" title='llvm::MachineInstr::MICheckType::IgnoreVRegDefs' data-ref="llvm::MachineInstr::MICheckType::IgnoreVRegDefs">IgnoreVRegDefs</dfn>  <i>// Ignore virtual register definitions</i></td></tr>
<tr><th id="948">948</th><td>  };</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <i class="doc">/// Return true if this instruction is identical to<span class="command"> \p</span> <span class="arg">Other.</span></i></td></tr>
<tr><th id="951">951</th><td><i class="doc">  /// Two instructions are identical if they have the same opcode and all their</i></td></tr>
<tr><th id="952">952</th><td><i class="doc">  /// operands are identical (with respect to MachineOperand::isIdenticalTo()).</i></td></tr>
<tr><th id="953">953</th><td><i class="doc">  /// Note that this means liveness related flags (dead, undef, kill) do not</i></td></tr>
<tr><th id="954">954</th><td><i class="doc">  /// affect the notion of identical.</i></td></tr>
<tr><th id="955">955</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="632Other" title='Other' data-type='const llvm::MachineInstr &amp;' data-ref="632Other">Other</dfn>,</td></tr>
<tr><th id="956">956</th><td>                     <a class="type" href="#llvm::MachineInstr::MICheckType" title='llvm::MachineInstr::MICheckType' data-ref="llvm::MachineInstr::MICheckType">MICheckType</a> <dfn class="local col3 decl" id="633Check" title='Check' data-type='llvm::MachineInstr::MICheckType' data-ref="633Check">Check</dfn> = <a class="enum" href="#llvm::MachineInstr::MICheckType::CheckDefs" title='llvm::MachineInstr::MICheckType::CheckDefs' data-ref="llvm::MachineInstr::MICheckType::CheckDefs">CheckDefs</a>) <em>const</em>;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <i class="doc">/// Unlink 'this' from the containing basic block, and return it without</i></td></tr>
<tr><th id="959">959</th><td><i class="doc">  /// deleting it.</i></td></tr>
<tr><th id="960">960</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="961">961</th><td><i class="doc">  /// This function can not be used on bundled instructions, use</i></td></tr>
<tr><th id="962">962</th><td><i class="doc">  /// removeFromBundle() to remove individual instructions from a bundle.</i></td></tr>
<tr><th id="963">963</th><td>  <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</dfn>();</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <i class="doc">/// Unlink this instruction from its basic block and return it without</i></td></tr>
<tr><th id="966">966</th><td><i class="doc">  /// deleting it.</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="968">968</th><td><i class="doc">  /// If the instruction is part of a bundle, the other instructions in the</i></td></tr>
<tr><th id="969">969</th><td><i class="doc">  /// bundle remain bundled.</i></td></tr>
<tr><th id="970">970</th><td>  <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm12MachineInstr16removeFromBundleEv" title='llvm::MachineInstr::removeFromBundle' data-ref="_ZN4llvm12MachineInstr16removeFromBundleEv">removeFromBundle</dfn>();</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i class="doc">/// Unlink 'this' from the containing basic block and delete it.</i></td></tr>
<tr><th id="973">973</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="974">974</th><td><i class="doc">  /// If this instruction is the header of a bundle, the whole bundle is erased.</i></td></tr>
<tr><th id="975">975</th><td><i class="doc">  /// This function can not be used for instructions inside a bundle, use</i></td></tr>
<tr><th id="976">976</th><td><i class="doc">  /// eraseFromBundle() to erase individual bundled instructions.</i></td></tr>
<tr><th id="977">977</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</dfn>();</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>  <i class="doc">/// Unlink 'this' from the containing basic block and delete it.</i></td></tr>
<tr><th id="980">980</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="981">981</th><td><i class="doc">  /// For all definitions mark their uses in DBG_VALUE nodes</i></td></tr>
<tr><th id="982">982</th><td><i class="doc">  /// as undefined. Otherwise like eraseFromParent().</i></td></tr>
<tr><th id="983">983</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr41eraseFromParentAndMarkDBGValuesForRemovalEv" title='llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval' data-ref="_ZN4llvm12MachineInstr41eraseFromParentAndMarkDBGValuesForRemovalEv">eraseFromParentAndMarkDBGValuesForRemoval</dfn>();</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <i class="doc">/// Unlink 'this' form its basic block and delete it.</i></td></tr>
<tr><th id="986">986</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="987">987</th><td><i class="doc">  /// If the instruction is part of a bundle, the other instructions in the</i></td></tr>
<tr><th id="988">988</th><td><i class="doc">  /// bundle remain bundled.</i></td></tr>
<tr><th id="989">989</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr15eraseFromBundleEv" title='llvm::MachineInstr::eraseFromBundle' data-ref="_ZN4llvm12MachineInstr15eraseFromBundleEv">eraseFromBundle</dfn>();</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isEHLabelEv" title='llvm::MachineInstr::isEHLabel' data-ref="_ZNK4llvm12MachineInstr9isEHLabelEv">isEHLabel</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</a>; }</td></tr>
<tr><th id="992">992</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr9isGCLabelEv" title='llvm::MachineInstr::isGCLabel' data-ref="_ZNK4llvm12MachineInstr9isGCLabelEv">isGCLabel</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#34" title='llvm::TargetOpcode::GC_LABEL' data-ref="llvm::TargetOpcode::GC_LABEL">GC_LABEL</a>; }</td></tr>
<tr><th id="993">993</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17isAnnotationLabelEv" title='llvm::MachineInstr::isAnnotationLabel' data-ref="_ZNK4llvm12MachineInstr17isAnnotationLabelEv">isAnnotationLabel</dfn>() <em>const</em> {</td></tr>
<tr><th id="994">994</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#35" title='llvm::TargetOpcode::ANNOTATION_LABEL' data-ref="llvm::TargetOpcode::ANNOTATION_LABEL">ANNOTATION_LABEL</a>;</td></tr>
<tr><th id="995">995</th><td>  }</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <i class="doc">/// Returns true if the MachineInstr represents a label.</i></td></tr>
<tr><th id="998">998</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr7isLabelEv" title='llvm::MachineInstr::isLabel' data-ref="_ZNK4llvm12MachineInstr7isLabelEv">isLabel</dfn>() <em>const</em> {</td></tr>
<tr><th id="999">999</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9isEHLabelEv" title='llvm::MachineInstr::isEHLabel' data-ref="_ZNK4llvm12MachineInstr9isEHLabelEv">isEHLabel</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr9isGCLabelEv" title='llvm::MachineInstr::isGCLabel' data-ref="_ZNK4llvm12MachineInstr9isGCLabelEv">isGCLabel</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr17isAnnotationLabelEv" title='llvm::MachineInstr::isAnnotationLabel' data-ref="_ZNK4llvm12MachineInstr17isAnnotationLabelEv">isAnnotationLabel</a>();</td></tr>
<tr><th id="1000">1000</th><td>  }</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</dfn>() <em>const</em> {</td></tr>
<tr><th id="1003">1003</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#32" title='llvm::TargetOpcode::CFI_INSTRUCTION' data-ref="llvm::TargetOpcode::CFI_INSTRUCTION">CFI_INSTRUCTION</a>;</td></tr>
<tr><th id="1004">1004</th><td>  }</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <i>// True if the instruction represents a position in the function.</i></td></tr>
<tr><th id="1007">1007</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr7isLabelEv" title='llvm::MachineInstr::isLabel' data-ref="_ZNK4llvm12MachineInstr7isLabelEv">isLabel</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>(); }</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>; }</td></tr>
<tr><th id="1010">1010</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isDebugLabelEv" title='llvm::MachineInstr::isDebugLabel' data-ref="_ZNK4llvm12MachineInstr12isDebugLabelEv">isDebugLabel</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#81" title='llvm::TargetOpcode::DBG_LABEL' data-ref="llvm::TargetOpcode::DBG_LABEL">DBG_LABEL</a>; }</td></tr>
<tr><th id="1011">1011</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr12isDebugLabelEv" title='llvm::MachineInstr::isDebugLabel' data-ref="_ZNK4llvm12MachineInstr12isDebugLabelEv">isDebugLabel</a>(); }</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <i class="doc">/// A DBG_VALUE is indirect iff the first operand is a register and</i></td></tr>
<tr><th id="1014">1014</th><td><i class="doc">  /// the second operand is an immediate.</i></td></tr>
<tr><th id="1015">1015</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" title='llvm::MachineInstr::isIndirectDebugValue' data-ref="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv">isIndirectDebugValue</dfn>() <em>const</em> {</td></tr>
<tr><th id="1016">1016</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()</td></tr>
<tr><th id="1017">1017</th><td>      &amp;&amp; <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()</td></tr>
<tr><th id="1018">1018</th><td>      &amp;&amp; <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>();</td></tr>
<tr><th id="1019">1019</th><td>  }</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <i class="doc">/// Return true if the instruction is a debug value which describes a part of</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">  /// a variable as unavailable.</i></td></tr>
<tr><th id="1023">1023</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17isUndefDebugValueEv" title='llvm::MachineInstr::isUndefDebugValue' data-ref="_ZNK4llvm12MachineInstr17isUndefDebugValueEv">isUndefDebugValue</dfn>() <em>const</em> {</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1025">1025</th><td>  }</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</dfn>() <em>const</em> {</td></tr>
<tr><th id="1028">1028</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a> ||</td></tr>
<tr><th id="1029">1029</th><td>           <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>;</td></tr>
<tr><th id="1030">1030</th><td>  }</td></tr>
<tr><th id="1031">1031</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</a>; }</td></tr>
<tr><th id="1032">1032</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()==<span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>; }</td></tr>
<tr><th id="1033">1033</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</dfn>() <em>const</em> {</td></tr>
<tr><th id="1034">1034</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a> ||</td></tr>
<tr><th id="1035">1035</th><td>           <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a>;</td></tr>
<tr><th id="1036">1036</th><td>  }</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <i class="doc">/// FIXME: Seems like a layering violation that the AsmDialect, which is X86</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc">  /// specific, be attached to a generic MachineInstr.</i></td></tr>
<tr><th id="1040">1040</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13isMSInlineAsmEv" title='llvm::MachineInstr::isMSInlineAsm' data-ref="_ZNK4llvm12MachineInstr13isMSInlineAsmEv">isMSInlineAsm</dfn>() <em>const</em> {</td></tr>
<tr><th id="1041">1041</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12MachineInstr19getInlineAsmDialectEv" title='llvm::MachineInstr::getInlineAsmDialect' data-ref="_ZNK4llvm12MachineInstr19getInlineAsmDialectEv">getInlineAsmDialect</a>() == <a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../IR/InlineAsm.h.html#llvm::InlineAsm::AsmDialect::AD_Intel" title='llvm::InlineAsm::AsmDialect::AD_Intel' data-ref="llvm::InlineAsm::AsmDialect::AD_Intel">AD_Intel</a>;</td></tr>
<tr><th id="1042">1042</th><td>  }</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr24isStackAligningInlineAsmEv" title='llvm::MachineInstr::isStackAligningInlineAsm' data-ref="_ZNK4llvm12MachineInstr24isStackAligningInlineAsmEv">isStackAligningInlineAsm</dfn>() <em>const</em>;</td></tr>
<tr><th id="1045">1045</th><td>  <a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="type" href="../IR/InlineAsm.h.html#llvm::InlineAsm::AsmDialect" title='llvm::InlineAsm::AsmDialect' data-ref="llvm::InlineAsm::AsmDialect">AsmDialect</a> <dfn class="decl" id="_ZNK4llvm12MachineInstr19getInlineAsmDialectEv" title='llvm::MachineInstr::getInlineAsmDialect' data-ref="_ZNK4llvm12MachineInstr19getInlineAsmDialectEv">getInlineAsmDialect</dfn>() <em>const</em>;</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</dfn>() <em>const</em> {</td></tr>
<tr><th id="1048">1048</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>;</td></tr>
<tr><th id="1049">1049</th><td>  }</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="1052">1052</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>;</td></tr>
<tr><th id="1053">1053</th><td>  }</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</dfn>() <em>const</em> {</td></tr>
<tr><th id="1056">1056</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>;</td></tr>
<tr><th id="1057">1057</th><td>  }</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</dfn>() <em>const</em> {</td></tr>
<tr><th id="1060">1060</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#103" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE">BUNDLE</a>;</td></tr>
<tr><th id="1061">1061</th><td>  }</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</dfn>() <em>const</em> {</td></tr>
<tr><th id="1064">1064</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>;</td></tr>
<tr><th id="1065">1065</th><td>  }</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</dfn>() <em>const</em> {</td></tr>
<tr><th id="1068">1068</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1069">1069</th><td>  }</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</dfn>() <em>const</em> {</td></tr>
<tr><th id="1072">1072</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>;</td></tr>
<tr><th id="1073">1073</th><td>  }</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <i class="doc">/// Return true if the instruction behaves like a copy.</i></td></tr>
<tr><th id="1076">1076</th><td><i class="doc">  /// This does not include native copy instructions.</i></td></tr>
<tr><th id="1077">1077</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</dfn>() <em>const</em> {</td></tr>
<tr><th id="1078">1078</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="member" href="#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>();</td></tr>
<tr><th id="1079">1079</th><td>  }</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <i class="doc">/// Return true is the instruction is an identity copy.</i></td></tr>
<tr><th id="1082">1082</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr14isIdentityCopyEv" title='llvm::MachineInstr::isIdentityCopy' data-ref="_ZNK4llvm12MachineInstr14isIdentityCopyEv">isIdentityCopy</dfn>() <em>const</em> {</td></tr>
<tr><th id="1083">1083</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="1084">1084</th><td>      <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1085">1085</th><td>  }</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <i class="doc">/// Return true if this instruction doesn't produce any output in the form of</i></td></tr>
<tr><th id="1088">1088</th><td><i class="doc">  /// executable instructions.</i></td></tr>
<tr><th id="1089">1089</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</dfn>() <em>const</em> {</td></tr>
<tr><th id="1090">1090</th><td>    <b>switch</b> (<a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1091">1091</th><td>    <b>default</b>:</td></tr>
<tr><th id="1092">1092</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1093">1093</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="1094">1094</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</a>:</td></tr>
<tr><th id="1095">1095</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#32" title='llvm::TargetOpcode::CFI_INSTRUCTION' data-ref="llvm::TargetOpcode::CFI_INSTRUCTION">CFI_INSTRUCTION</a>:</td></tr>
<tr><th id="1096">1096</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="1097">1097</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#34" title='llvm::TargetOpcode::GC_LABEL' data-ref="llvm::TargetOpcode::GC_LABEL">GC_LABEL</a>:</td></tr>
<tr><th id="1098">1098</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="1099">1099</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#81" title='llvm::TargetOpcode::DBG_LABEL' data-ref="llvm::TargetOpcode::DBG_LABEL">DBG_LABEL</a>:</td></tr>
<tr><th id="1100">1100</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#106" title='llvm::TargetOpcode::LIFETIME_START' data-ref="llvm::TargetOpcode::LIFETIME_START">LIFETIME_START</a>:</td></tr>
<tr><th id="1101">1101</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::LIFETIME_END' data-ref="llvm::TargetOpcode::LIFETIME_END">LIFETIME_END</a>:</td></tr>
<tr><th id="1102">1102</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1103">1103</th><td>    }</td></tr>
<tr><th id="1104">1104</th><td>  }</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <i class="doc">/// Return true if this is a transient instruction that is either very likely</i></td></tr>
<tr><th id="1107">1107</th><td><i class="doc">  /// to be eliminated during register allocation (such as copy-like</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc">  /// instructions), or if this instruction doesn't have an execution-time cost.</i></td></tr>
<tr><th id="1109">1109</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</dfn>() <em>const</em> {</td></tr>
<tr><th id="1110">1110</th><td>    <b>switch</b> (<a class="member" href="#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1111">1111</th><td>    <b>default</b>:</td></tr>
<tr><th id="1112">1112</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>();</td></tr>
<tr><th id="1113">1113</th><td>    <i>// Copy-like instructions are usually eliminated during register allocation.</i></td></tr>
<tr><th id="1114">1114</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="1115">1115</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1117">1117</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="1118">1118</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="1119">1119</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="1120">1120</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1121">1121</th><td>    }</td></tr>
<tr><th id="1122">1122</th><td>  }</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <i class="doc">/// Return the number of instructions inside the MI bundle, excluding the</i></td></tr>
<tr><th id="1125">1125</th><td><i class="doc">  /// bundle header.</i></td></tr>
<tr><th id="1126">1126</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1127">1127</th><td><i class="doc">  /// This is the number of instructions that MachineBasicBlock::iterator</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc">  /// skips, 0 for unbundled instructions.</i></td></tr>
<tr><th id="1129">1129</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr13getBundleSizeEv" title='llvm::MachineInstr::getBundleSize' data-ref="_ZNK4llvm12MachineInstr13getBundleSizeEv">getBundleSize</dfn>() <em>const</em>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <i class="doc">/// Return true if the MachineInstr reads the specified register.</i></td></tr>
<tr><th id="1132">1132</th><td><i class="doc">  /// If TargetRegisterInfo is passed, then it also checks if there</i></td></tr>
<tr><th id="1133">1133</th><td><i class="doc">  /// is a read of a super-register.</i></td></tr>
<tr><th id="1134">1134</th><td><i class="doc">  /// This does not count partial redefines of virtual registers as reads:</i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc">  ///   %reg1024:6 = OP.</i></td></tr>
<tr><th id="1136">1136</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="634Reg" title='Reg' data-type='unsigned int' data-ref="634Reg">Reg</dfn>,</td></tr>
<tr><th id="1137">1137</th><td>                     <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="635TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="635TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1138">1138</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col4 ref" href="#634Reg" title='Reg' data-ref="634Reg">Reg</a>, <b>false</b>, <a class="local col5 ref" href="#635TRI" title='TRI' data-ref="635TRI">TRI</a>) != -<var>1</var>;</td></tr>
<tr><th id="1139">1139</th><td>  }</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <i class="doc">/// Return true if the MachineInstr reads the specified virtual register.</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc">  /// Take into account that a partial define is a</i></td></tr>
<tr><th id="1143">1143</th><td><i class="doc">  /// read-modify-write operation.</i></td></tr>
<tr><th id="1144">1144</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj">readsVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="636Reg" title='Reg' data-type='unsigned int' data-ref="636Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1145">1145</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE" title='llvm::MachineInstr::readsWritesVirtualRegister' data-ref="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE">readsWritesVirtualRegister</a>(<a class="local col6 ref" href="#636Reg" title='Reg' data-ref="636Reg">Reg</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;bool, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1146">1146</th><td>  }</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <i class="doc">/// Return a pair of bools (reads, writes) indicating if this instruction</i></td></tr>
<tr><th id="1149">1149</th><td><i class="doc">  /// reads or writes Reg. This also considers partial defines.</i></td></tr>
<tr><th id="1150">1150</th><td><i class="doc">  /// If Ops is not null, all operand indices for Reg are added.</i></td></tr>
<tr><th id="1151">1151</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>bool</em>,<em>bool</em>&gt; <dfn class="decl" id="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE" title='llvm::MachineInstr::readsWritesVirtualRegister' data-ref="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE">readsWritesVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="637Reg" title='Reg' data-type='unsigned int' data-ref="637Reg">Reg</dfn>,</td></tr>
<tr><th id="1152">1152</th><td>                                <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; *<dfn class="local col8 decl" id="638Ops" title='Ops' data-type='SmallVectorImpl&lt;unsigned int&gt; *' data-ref="638Ops">Ops</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <i class="doc">/// Return true if the MachineInstr kills the specified register.</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc">  /// If TargetRegisterInfo is passed, then it also checks if there is</i></td></tr>
<tr><th id="1156">1156</th><td><i class="doc">  /// a kill of a super-register.</i></td></tr>
<tr><th id="1157">1157</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="639Reg" title='Reg' data-type='unsigned int' data-ref="639Reg">Reg</dfn>,</td></tr>
<tr><th id="1158">1158</th><td>                     <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="640TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="640TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1159">1159</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col9 ref" href="#639Reg" title='Reg' data-ref="639Reg">Reg</a>, <b>true</b>, <a class="local col0 ref" href="#640TRI" title='TRI' data-ref="640TRI">TRI</a>) != -<var>1</var>;</td></tr>
<tr><th id="1160">1160</th><td>  }</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <i class="doc">/// Return true if the MachineInstr fully defines the specified register.</i></td></tr>
<tr><th id="1163">1163</th><td><i class="doc">  /// If TargetRegisterInfo is passed, then it also checks</i></td></tr>
<tr><th id="1164">1164</th><td><i class="doc">  /// if there is a def of a super-register.</i></td></tr>
<tr><th id="1165">1165</th><td><i class="doc">  /// NOTE: It's ignoring subreg indices on virtual registers.</i></td></tr>
<tr><th id="1166">1166</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="641Reg" title='Reg' data-type='unsigned int' data-ref="641Reg">Reg</dfn>,</td></tr>
<tr><th id="1167">1167</th><td>                       <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="642TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="642TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col1 ref" href="#641Reg" title='Reg' data-ref="641Reg">Reg</a>, <b>false</b>, <b>false</b>, <a class="local col2 ref" href="#642TRI" title='TRI' data-ref="642TRI">TRI</a>) != -<var>1</var>;</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <i class="doc">/// Return true if the MachineInstr modifies (fully define or partially</i></td></tr>
<tr><th id="1172">1172</th><td><i class="doc">  /// define) the specified register.</i></td></tr>
<tr><th id="1173">1173</th><td><i class="doc">  /// NOTE: It's ignoring subreg indices on virtual registers.</i></td></tr>
<tr><th id="1174">1174</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="643Reg" title='Reg' data-type='unsigned int' data-ref="643Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="644TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="644TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1175">1175</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col3 ref" href="#643Reg" title='Reg' data-ref="643Reg">Reg</a>, <b>false</b>, <b>true</b>, <a class="local col4 ref" href="#644TRI" title='TRI' data-ref="644TRI">TRI</a>) != -<var>1</var>;</td></tr>
<tr><th id="1176">1176</th><td>  }</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <i class="doc">/// Returns true if the register is dead in this machine instruction.</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc">  /// If TargetRegisterInfo is passed, then it also checks</i></td></tr>
<tr><th id="1180">1180</th><td><i class="doc">  /// if there is a dead def of a super-register.</i></td></tr>
<tr><th id="1181">1181</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE">registerDefIsDead</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="645Reg" title='Reg' data-type='unsigned int' data-ref="645Reg">Reg</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                         <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="646TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="646TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1183">1183</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col5 ref" href="#645Reg" title='Reg' data-ref="645Reg">Reg</a>, <b>true</b>, <b>false</b>, <a class="local col6 ref" href="#646TRI" title='TRI' data-ref="646TRI">TRI</a>) != -<var>1</var>;</td></tr>
<tr><th id="1184">1184</th><td>  }</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <i class="doc">/// Returns true if the MachineInstr has an implicit-use operand of exactly</i></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">  /// the given register (not considering sub/super-registers).</i></td></tr>
<tr><th id="1188">1188</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandEj" title='llvm::MachineInstr::hasRegisterImplicitUseOperand' data-ref="_ZNK4llvm12MachineInstr29hasRegisterImplicitUseOperandEj">hasRegisterImplicitUseOperand</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="647Reg" title='Reg' data-type='unsigned int' data-ref="647Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <i class="doc">/// Returns the operand index that is a use of the specific register or -1</i></td></tr>
<tr><th id="1191">1191</th><td><i class="doc">  /// if it is not found. It further tightens the search criteria to a use</i></td></tr>
<tr><th id="1192">1192</th><td><i class="doc">  /// that kills the register if isKill is true.</i></td></tr>
<tr><th id="1193">1193</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="648Reg" title='Reg' data-type='unsigned int' data-ref="648Reg">Reg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="649isKill" title='isKill' data-type='bool' data-ref="649isKill">isKill</dfn> = <b>false</b>,</td></tr>
<tr><th id="1194">1194</th><td>                                <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="650TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="650TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>  <i class="doc">/// Wrapper for findRegisterUseOperandIdx, it returns</i></td></tr>
<tr><th id="1197">1197</th><td><i class="doc">  /// a pointer to the MachineOperand rather than an index.</i></td></tr>
<tr><th id="1198">1198</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl def" id="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="651Reg" title='Reg' data-type='unsigned int' data-ref="651Reg">Reg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="652isKill" title='isKill' data-type='bool' data-ref="652isKill">isKill</dfn> = <b>false</b>,</td></tr>
<tr><th id="1199">1199</th><td>                                      <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="653TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="653TRI">TRI</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="1200">1200</th><td>    <em>int</em> <dfn class="local col4 decl" id="654Idx" title='Idx' data-type='int' data-ref="654Idx">Idx</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col1 ref" href="#651Reg" title='Reg' data-ref="651Reg">Reg</a>, <a class="local col2 ref" href="#652isKill" title='isKill' data-ref="652isKill">isKill</a>, <a class="local col3 ref" href="#653TRI" title='TRI' data-ref="653TRI">TRI</a>);</td></tr>
<tr><th id="1201">1201</th><td>    <b>return</b> (<a class="local col4 ref" href="#654Idx" title='Idx' data-ref="654Idx">Idx</a> == -<var>1</var>) ? <b>nullptr</b> : &amp;<a class="member" href="#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Idx" title='Idx' data-ref="654Idx">Idx</a>);</td></tr>
<tr><th id="1202">1202</th><td>  }</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl def" id="_ZNK4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZNK4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</dfn>(</td></tr>
<tr><th id="1205">1205</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="655Reg" title='Reg' data-type='unsigned int' data-ref="655Reg">Reg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="656isKill" title='isKill' data-type='bool' data-ref="656isKill">isKill</dfn> = <b>false</b>,</td></tr>
<tr><th id="1206">1206</th><td>    <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="657TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="657TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1207">1207</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(<b>this</b>)-&gt;</td></tr>
<tr><th id="1208">1208</th><td>      <a class="member" href="#_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="local col5 ref" href="#655Reg" title='Reg' data-ref="655Reg">Reg</a>, <a class="local col6 ref" href="#656isKill" title='isKill' data-ref="656isKill">isKill</a>, <a class="local col7 ref" href="#657TRI" title='TRI' data-ref="657TRI">TRI</a>);</td></tr>
<tr><th id="1209">1209</th><td>  }</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <i class="doc">/// Returns the operand index that is a def of the specified register or</i></td></tr>
<tr><th id="1212">1212</th><td><i class="doc">  /// -1 if it is not found. If isDead is true, defs that are not dead are</i></td></tr>
<tr><th id="1213">1213</th><td><i class="doc">  /// skipped. If Overlap is true, then it also looks for defs that merely</i></td></tr>
<tr><th id="1214">1214</th><td><i class="doc">  /// overlap the specified register. If TargetRegisterInfo is non-null,</i></td></tr>
<tr><th id="1215">1215</th><td><i class="doc">  /// then it also checks if there is a def of a super-register.</i></td></tr>
<tr><th id="1216">1216</th><td><i class="doc">  /// This may also return a register mask operand when Overlap is true.</i></td></tr>
<tr><th id="1217">1217</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="658Reg" title='Reg' data-type='unsigned int' data-ref="658Reg">Reg</dfn>,</td></tr>
<tr><th id="1218">1218</th><td>                                <em>bool</em> <dfn class="local col9 decl" id="659isDead" title='isDead' data-type='bool' data-ref="659isDead">isDead</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col0 decl" id="660Overlap" title='Overlap' data-type='bool' data-ref="660Overlap">Overlap</dfn> = <b>false</b>,</td></tr>
<tr><th id="1219">1219</th><td>                                <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="661TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="661TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <i class="doc">/// Wrapper for findRegisterDefOperandIdx, it returns</i></td></tr>
<tr><th id="1222">1222</th><td><i class="doc">  /// a pointer to the MachineOperand rather than an index.</i></td></tr>
<tr><th id="1223">1223</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *</td></tr>
<tr><th id="1224">1224</th><td>  <dfn class="decl def" id="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="662Reg" title='Reg' data-type='unsigned int' data-ref="662Reg">Reg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="663isDead" title='isDead' data-type='bool' data-ref="663isDead">isDead</dfn> = <b>false</b>,</td></tr>
<tr><th id="1225">1225</th><td>                         <em>bool</em> <dfn class="local col4 decl" id="664Overlap" title='Overlap' data-type='bool' data-ref="664Overlap">Overlap</dfn> = <b>false</b>,</td></tr>
<tr><th id="1226">1226</th><td>                         <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="665TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="665TRI">TRI</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="1227">1227</th><td>    <em>int</em> <dfn class="local col6 decl" id="666Idx" title='Idx' data-type='int' data-ref="666Idx">Idx</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col2 ref" href="#662Reg" title='Reg' data-ref="662Reg">Reg</a>, <a class="local col3 ref" href="#663isDead" title='isDead' data-ref="663isDead">isDead</a>, <a class="local col4 ref" href="#664Overlap" title='Overlap' data-ref="664Overlap">Overlap</a>, <a class="local col5 ref" href="#665TRI" title='TRI' data-ref="665TRI">TRI</a>);</td></tr>
<tr><th id="1228">1228</th><td>    <b>return</b> (<a class="local col6 ref" href="#666Idx" title='Idx' data-ref="666Idx">Idx</a> == -<var>1</var>) ? <b>nullptr</b> : &amp;<a class="member" href="#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#666Idx" title='Idx' data-ref="666Idx">Idx</a>);</td></tr>
<tr><th id="1229">1229</th><td>  }</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>  <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *</td></tr>
<tr><th id="1232">1232</th><td>  <dfn class="decl def" id="_ZNK4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZNK4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="667Reg" title='Reg' data-type='unsigned int' data-ref="667Reg">Reg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="668isDead" title='isDead' data-type='bool' data-ref="668isDead">isDead</dfn> = <b>false</b>,</td></tr>
<tr><th id="1233">1233</th><td>                         <em>bool</em> <dfn class="local col9 decl" id="669Overlap" title='Overlap' data-type='bool' data-ref="669Overlap">Overlap</dfn> = <b>false</b>,</td></tr>
<tr><th id="1234">1234</th><td>                         <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="670TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="670TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1235">1235</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(</td></tr>
<tr><th id="1236">1236</th><td>        <a class="local col7 ref" href="#667Reg" title='Reg' data-ref="667Reg">Reg</a>, <a class="local col8 ref" href="#668isDead" title='isDead' data-ref="668isDead">isDead</a>, <a class="local col9 ref" href="#669Overlap" title='Overlap' data-ref="669Overlap">Overlap</a>, <a class="local col0 ref" href="#670TRI" title='TRI' data-ref="670TRI">TRI</a>);</td></tr>
<tr><th id="1237">1237</th><td>  }</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <i class="doc">/// Find the index of the first operand in the</i></td></tr>
<tr><th id="1240">1240</th><td><i class="doc">  /// operand list that is used to represent the predicate. It returns -1 if</i></td></tr>
<tr><th id="1241">1241</th><td><i class="doc">  /// none is found.</i></td></tr>
<tr><th id="1242">1242</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</dfn>() <em>const</em>;</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>  <i class="doc">/// Find the index of the flag word operand that</i></td></tr>
<tr><th id="1245">1245</th><td><i class="doc">  /// corresponds to operand OpIdx on an inline asm instruction.  Returns -1 if</i></td></tr>
<tr><th id="1246">1246</th><td><i class="doc">  /// getOperand(OpIdx) does not belong to an inline asm operand group.</i></td></tr>
<tr><th id="1247">1247</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1248">1248</th><td><i class="doc">  /// If GroupNo is not NULL, it will receive the number of the operand group</i></td></tr>
<tr><th id="1249">1249</th><td><i class="doc">  /// containing OpIdx.</i></td></tr>
<tr><th id="1250">1250</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1251">1251</th><td><i class="doc">  /// The flag operand is an immediate that can be decoded with methods like</i></td></tr>
<tr><th id="1252">1252</th><td><i class="doc">  /// InlineAsm::hasRegClassConstraint().</i></td></tr>
<tr><th id="1253">1253</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr20findInlineAsmFlagIdxEjPj" title='llvm::MachineInstr::findInlineAsmFlagIdx' data-ref="_ZNK4llvm12MachineInstr20findInlineAsmFlagIdxEjPj">findInlineAsmFlagIdx</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="671OpIdx" title='OpIdx' data-type='unsigned int' data-ref="671OpIdx">OpIdx</dfn>, <em>unsigned</em> *<dfn class="local col2 decl" id="672GroupNo" title='GroupNo' data-type='unsigned int *' data-ref="672GroupNo">GroupNo</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>  <i class="doc">/// Compute the static register class constraint for operand OpIdx.</i></td></tr>
<tr><th id="1256">1256</th><td><i class="doc">  /// For normal instructions, this is derived from the MCInstrDesc.</i></td></tr>
<tr><th id="1257">1257</th><td><i class="doc">  /// For inline assembly it is derived from the flag words.</i></td></tr>
<tr><th id="1258">1258</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1259">1259</th><td><i class="doc">  /// Returns NULL if the static register class constraint cannot be</i></td></tr>
<tr><th id="1260">1260</th><td><i class="doc">  /// determined.</i></td></tr>
<tr><th id="1261">1261</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*</td></tr>
<tr><th id="1262">1262</th><td>  <dfn class="decl" id="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraint' data-ref="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraint</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="673OpIdx" title='OpIdx' data-type='unsigned int' data-ref="673OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1263">1263</th><td>                        <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="674TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="674TII">TII</dfn>,</td></tr>
<tr><th id="1264">1264</th><td>                        <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="675TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="675TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <i class="doc">/// Applies the constraints (def/use) implied by this MI on<span class="command"> \p</span> <span class="arg">Reg</span> to</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc">  /// the given<span class="command"> \p</span> <span class="arg">CurRC.</span></i></td></tr>
<tr><th id="1268">1268</th><td><i class="doc">  /// If<span class="command"> \p</span> <span class="arg">ExploreBundle</span> is set and MI is part of a bundle, all the</i></td></tr>
<tr><th id="1269">1269</th><td><i class="doc">  /// instructions inside the bundle will be taken into account. In other words,</i></td></tr>
<tr><th id="1270">1270</th><td><i class="doc">  /// this method accumulates all the constraints of the operand of this MI and</i></td></tr>
<tr><th id="1271">1271</th><td><i class="doc">  /// the related bundle if MI is a bundle or inside a bundle.</i></td></tr>
<tr><th id="1272">1272</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1273">1273</th><td><i class="doc">  /// Returns the register class that satisfies both<span class="command"> \p</span> <span class="arg">CurRC</span> and the</i></td></tr>
<tr><th id="1274">1274</th><td><i class="doc">  /// constraints set by MI. Returns NULL if such a register class does not</i></td></tr>
<tr><th id="1275">1275</th><td><i class="doc">  /// exist.</i></td></tr>
<tr><th id="1276">1276</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1277">1277</th><td><i class="doc">  /// <span class="command">\pre</span> CurRC must not be NULL.</i></td></tr>
<tr><th id="1278">1278</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::getRegClassConstraintEffectForVReg' data-ref="_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb">getRegClassConstraintEffectForVReg</dfn>(</td></tr>
<tr><th id="1279">1279</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="676Reg" title='Reg' data-type='unsigned int' data-ref="676Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="677CurRC" title='CurRC' data-type='const llvm::TargetRegisterClass *' data-ref="677CurRC">CurRC</dfn>,</td></tr>
<tr><th id="1280">1280</th><td>      <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="678TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="678TII">TII</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="679TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="679TRI">TRI</dfn>,</td></tr>
<tr><th id="1281">1281</th><td>      <em>bool</em> <dfn class="local col0 decl" id="680ExploreBundle" title='ExploreBundle' data-type='bool' data-ref="680ExploreBundle">ExploreBundle</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <i class="doc">/// Applies the constraints (def/use) implied by the<span class="command"> \p</span> <span class="arg">OpIdx</span> operand</i></td></tr>
<tr><th id="1284">1284</th><td><i class="doc">  /// to the given<span class="command"> \p</span> <span class="arg">CurRC.</span></i></td></tr>
<tr><th id="1285">1285</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1286">1286</th><td><i class="doc">  /// Returns the register class that satisfies both<span class="command"> \p</span> <span class="arg">CurRC</span> and the</i></td></tr>
<tr><th id="1287">1287</th><td><i class="doc">  /// constraints set by<span class="command"> \p</span> <span class="arg">OpIdx</span> MI. Returns NULL if such a register class</i></td></tr>
<tr><th id="1288">1288</th><td><i class="doc">  /// does not exist.</i></td></tr>
<tr><th id="1289">1289</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1290">1290</th><td><i class="doc">  /// <span class="command">\pre</span> CurRC must not be NULL.</i></td></tr>
<tr><th id="1291">1291</th><td><i class="doc">  /// <span class="command">\pre</span> The operand at<span class="command"> \p</span> <span class="arg">OpIdx</span> must be a register.</i></td></tr>
<tr><th id="1292">1292</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1293">1293</th><td>  <dfn class="decl" id="_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraintEffect' data-ref="_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraintEffect</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="681OpIdx" title='OpIdx' data-type='unsigned int' data-ref="681OpIdx">OpIdx</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="682CurRC" title='CurRC' data-type='const llvm::TargetRegisterClass *' data-ref="682CurRC">CurRC</dfn>,</td></tr>
<tr><th id="1294">1294</th><td>                              <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="683TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="683TII">TII</dfn>,</td></tr>
<tr><th id="1295">1295</th><td>                              <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="684TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="684TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>  <i class="doc">/// Add a tie between the register operands at DefIdx and UseIdx.</i></td></tr>
<tr><th id="1298">1298</th><td><i class="doc">  /// The tie will cause the register allocator to ensure that the two</i></td></tr>
<tr><th id="1299">1299</th><td><i class="doc">  /// operands are assigned the same physical register.</i></td></tr>
<tr><th id="1300">1300</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1301">1301</th><td><i class="doc">  /// Tied operands are managed automatically for explicit operands in the</i></td></tr>
<tr><th id="1302">1302</th><td><i class="doc">  /// MCInstrDesc. This method is for exceptional cases like inline asm.</i></td></tr>
<tr><th id="1303">1303</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="685DefIdx" title='DefIdx' data-type='unsigned int' data-ref="685DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="686UseIdx" title='UseIdx' data-type='unsigned int' data-ref="686UseIdx">UseIdx</dfn>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <i class="doc">/// Given the index of a tied register operand, find the</i></td></tr>
<tr><th id="1306">1306</th><td><i class="doc">  /// operand it is tied to. Defs are tied to uses and vice versa. Returns the</i></td></tr>
<tr><th id="1307">1307</th><td><i class="doc">  /// index of the tied operand which must exist.</i></td></tr>
<tr><th id="1308">1308</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="687OpIdx" title='OpIdx' data-type='unsigned int' data-ref="687OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <i class="doc">/// Given the index of a register def operand,</i></td></tr>
<tr><th id="1311">1311</th><td><i class="doc">  /// check if the register def is tied to a source operand, due to either</i></td></tr>
<tr><th id="1312">1312</th><td><i class="doc">  /// two-address elimination or inline assembly constraints. Returns the</i></td></tr>
<tr><th id="1313">1313</th><td><i class="doc">  /// first tied use operand index by reference if UseOpIdx is not null.</i></td></tr>
<tr><th id="1314">1314</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="688DefOpIdx" title='DefOpIdx' data-type='unsigned int' data-ref="688DefOpIdx">DefOpIdx</dfn>,</td></tr>
<tr><th id="1315">1315</th><td>                             <em>unsigned</em> *<dfn class="local col9 decl" id="689UseOpIdx" title='UseOpIdx' data-type='unsigned int *' data-ref="689UseOpIdx">UseOpIdx</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1316">1316</th><td>    <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="690MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="690MO">MO</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#688DefOpIdx" title='DefOpIdx' data-ref="688DefOpIdx">DefOpIdx</a>);</td></tr>
<tr><th id="1317">1317</th><td>    <b>if</b> (!<a class="local col0 ref" href="#690MO" title='MO' data-ref="690MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#690MO" title='MO' data-ref="690MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col0 ref" href="#690MO" title='MO' data-ref="690MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="1318">1318</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1319">1319</th><td>    <b>if</b> (<a class="local col9 ref" href="#689UseOpIdx" title='UseOpIdx' data-ref="689UseOpIdx">UseOpIdx</a>)</td></tr>
<tr><th id="1320">1320</th><td>      *<a class="local col9 ref" href="#689UseOpIdx" title='UseOpIdx' data-ref="689UseOpIdx">UseOpIdx</a> = <a class="member" href="#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col8 ref" href="#688DefOpIdx" title='DefOpIdx' data-ref="688DefOpIdx">DefOpIdx</a>);</td></tr>
<tr><th id="1321">1321</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1322">1322</th><td>  }</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td>  <i class="doc">/// Return true if the use operand of the specified index is tied to a def</i></td></tr>
<tr><th id="1325">1325</th><td><i class="doc">  /// operand. It also returns the def operand index by reference if DefOpIdx</i></td></tr>
<tr><th id="1326">1326</th><td><i class="doc">  /// is not null.</i></td></tr>
<tr><th id="1327">1327</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="691UseOpIdx" title='UseOpIdx' data-type='unsigned int' data-ref="691UseOpIdx">UseOpIdx</dfn>,</td></tr>
<tr><th id="1328">1328</th><td>                             <em>unsigned</em> *<dfn class="local col2 decl" id="692DefOpIdx" title='DefOpIdx' data-type='unsigned int *' data-ref="692DefOpIdx">DefOpIdx</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1329">1329</th><td>    <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="693MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="693MO">MO</dfn> = <a class="member" href="#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#691UseOpIdx" title='UseOpIdx' data-ref="691UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="1330">1330</th><td>    <b>if</b> (!<a class="local col3 ref" href="#693MO" title='MO' data-ref="693MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#693MO" title='MO' data-ref="693MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="local col3 ref" href="#693MO" title='MO' data-ref="693MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="1331">1331</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1332">1332</th><td>    <b>if</b> (<a class="local col2 ref" href="#692DefOpIdx" title='DefOpIdx' data-ref="692DefOpIdx">DefOpIdx</a>)</td></tr>
<tr><th id="1333">1333</th><td>      *<a class="local col2 ref" href="#692DefOpIdx" title='DefOpIdx' data-ref="692DefOpIdx">DefOpIdx</a> = <a class="member" href="#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col1 ref" href="#691UseOpIdx" title='UseOpIdx' data-ref="691UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="1334">1334</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1335">1335</th><td>  }</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>  <i class="doc">/// Clears kill flags on all operands.</i></td></tr>
<tr><th id="1338">1338</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</dfn>();</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td>  <i class="doc">/// Replace all occurrences of FromReg with ToReg:SubIdx,</i></td></tr>
<tr><th id="1341">1341</th><td><i class="doc">  /// properly composing subreg indices where necessary.</i></td></tr>
<tr><th id="1342">1342</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE">substituteRegister</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="694FromReg" title='FromReg' data-type='unsigned int' data-ref="694FromReg">FromReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="695ToReg" title='ToReg' data-type='unsigned int' data-ref="695ToReg">ToReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="696SubIdx" title='SubIdx' data-type='unsigned int' data-ref="696SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="1343">1343</th><td>                          <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="697RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="697RegInfo">RegInfo</dfn>);</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <i class="doc">/// We have determined MI kills a register. Look for the</i></td></tr>
<tr><th id="1346">1346</th><td><i class="doc">  /// operand that uses it and mark it as IsKill. If AddIfNotFound is true,</i></td></tr>
<tr><th id="1347">1347</th><td><i class="doc">  /// add a implicit operand if it's not found. Returns true if the operand</i></td></tr>
<tr><th id="1348">1348</th><td><i class="doc">  /// exists / is added.</i></td></tr>
<tr><th id="1349">1349</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="698IncomingReg" title='IncomingReg' data-type='unsigned int' data-ref="698IncomingReg">IncomingReg</dfn>,</td></tr>
<tr><th id="1350">1350</th><td>                         <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="699RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="699RegInfo">RegInfo</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>                         <em>bool</em> <dfn class="local col0 decl" id="700AddIfNotFound" title='AddIfNotFound' data-type='bool' data-ref="700AddIfNotFound">AddIfNotFound</dfn> = <b>false</b>);</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>  <i class="doc">/// Clear all kill flags affecting Reg.  If RegInfo is provided, this includes</i></td></tr>
<tr><th id="1354">1354</th><td><i class="doc">  /// all aliasing registers.</i></td></tr>
<tr><th id="1355">1355</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE">clearRegisterKills</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="701Reg" title='Reg' data-type='unsigned int' data-ref="701Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="702RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="702RegInfo">RegInfo</dfn>);</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>  <i class="doc">/// We have determined MI defined a register without a use.</i></td></tr>
<tr><th id="1358">1358</th><td><i class="doc">  /// Look for the operand that defines it and mark it as IsDead. If</i></td></tr>
<tr><th id="1359">1359</th><td><i class="doc">  /// AddIfNotFound is true, add a implicit operand if it's not found. Returns</i></td></tr>
<tr><th id="1360">1360</th><td><i class="doc">  /// true if the operand exists / is added.</i></td></tr>
<tr><th id="1361">1361</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="703Reg" title='Reg' data-type='unsigned int' data-ref="703Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="704RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="704RegInfo">RegInfo</dfn>,</td></tr>
<tr><th id="1362">1362</th><td>                       <em>bool</em> <dfn class="local col5 decl" id="705AddIfNotFound" title='AddIfNotFound' data-type='bool' data-ref="705AddIfNotFound">AddIfNotFound</dfn> = <b>false</b>);</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <i class="doc">/// Clear all dead flags on operands defining register<span class="command"> @p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="1365">1365</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18clearRegisterDeadsEj" title='llvm::MachineInstr::clearRegisterDeads' data-ref="_ZN4llvm12MachineInstr18clearRegisterDeadsEj">clearRegisterDeads</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="706Reg" title='Reg' data-type='unsigned int' data-ref="706Reg">Reg</dfn>);</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>  <i class="doc">/// Mark all subregister defs of register<span class="command"> @p</span> <span class="arg">Reg</span> with the undef flag.</i></td></tr>
<tr><th id="1368">1368</th><td><i class="doc">  /// This function is used when we determined to have a subregister def in an</i></td></tr>
<tr><th id="1369">1369</th><td><i class="doc">  /// otherwise undefined super register.</i></td></tr>
<tr><th id="1370">1370</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr23setRegisterDefReadUndefEjb" title='llvm::MachineInstr::setRegisterDefReadUndef' data-ref="_ZN4llvm12MachineInstr23setRegisterDefReadUndefEjb">setRegisterDefReadUndef</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="707Reg" title='Reg' data-type='unsigned int' data-ref="707Reg">Reg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="708IsUndef" title='IsUndef' data-type='bool' data-ref="708IsUndef">IsUndef</dfn> = <b>true</b>);</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>  <i class="doc">/// We have determined MI defines a register. Make sure there is an operand</i></td></tr>
<tr><th id="1373">1373</th><td><i class="doc">  /// defining Reg.</i></td></tr>
<tr><th id="1374">1374</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE">addRegisterDefined</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="709Reg" title='Reg' data-type='unsigned int' data-ref="709Reg">Reg</dfn>,</td></tr>
<tr><th id="1375">1375</th><td>                          <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="710RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="710RegInfo">RegInfo</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td>  <i class="doc">/// Mark every physreg used by this instruction as</i></td></tr>
<tr><th id="1378">1378</th><td><i class="doc">  /// dead except those in the UsedRegs list.</i></td></tr>
<tr><th id="1379">1379</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1380">1380</th><td><i class="doc">  /// On instructions with register mask operands, also add implicit-def</i></td></tr>
<tr><th id="1381">1381</th><td><i class="doc">  /// operands for all registers in UsedRegs.</i></td></tr>
<tr><th id="1382">1382</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::setPhysRegsDeadExcept' data-ref="_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE">setPhysRegsDeadExcept</dfn>(<a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="711UsedRegs" title='UsedRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="711UsedRegs">UsedRegs</dfn>,</td></tr>
<tr><th id="1383">1383</th><td>                             <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="712TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="712TRI">TRI</dfn>);</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <i class="doc">/// Return true if it is safe to move this instruction. If</i></td></tr>
<tr><th id="1386">1386</th><td><i class="doc">  /// SawStore is set to true, it means that there is a store (or call) between</i></td></tr>
<tr><th id="1387">1387</th><td><i class="doc">  /// the instruction's location and its intended destination.</i></td></tr>
<tr><th id="1388">1388</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</dfn>(<a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col3 decl" id="713AA" title='AA' data-type='AliasAnalysis *' data-ref="713AA">AA</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="714SawStore" title='SawStore' data-type='bool &amp;' data-ref="714SawStore">SawStore</dfn>) <em>const</em>;</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>  <i class="doc">/// Returns true if this instruction's memory access aliases the memory</i></td></tr>
<tr><th id="1391">1391</th><td><i class="doc">  /// access of Other.</i></td></tr>
<tr><th id="1392">1392</th><td><i class="doc">  //</i></td></tr>
<tr><th id="1393">1393</th><td><i class="doc">  /// Assumes any physical registers used to compute addresses</i></td></tr>
<tr><th id="1394">1394</th><td><i class="doc">  /// have the same value for both instructions.  Returns false if neither</i></td></tr>
<tr><th id="1395">1395</th><td><i class="doc">  /// instruction writes to memory.</i></td></tr>
<tr><th id="1396">1396</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1397">1397</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">AA</span> Optional alias analysis, used to compare memory operands.</i></td></tr>
<tr><th id="1398">1398</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">Other</span> MachineInstr to check aliasing against.</i></td></tr>
<tr><th id="1399">1399</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">UseTBAA</span> Whether to pass TBAA information to alias analysis.</i></td></tr>
<tr><th id="1400">1400</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</dfn>(<a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col5 decl" id="715AA" title='AA' data-type='AliasAnalysis *' data-ref="715AA">AA</dfn>, <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="716Other" title='Other' data-type='const llvm::MachineInstr &amp;' data-ref="716Other">Other</dfn>, <em>bool</em> <dfn class="local col7 decl" id="717UseTBAA" title='UseTBAA' data-type='bool' data-ref="717UseTBAA">UseTBAA</dfn>) <em>const</em>;</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>  <i class="doc">/// Return true if this instruction may have an ordered</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc">  /// or volatile memory reference, or if the information describing the memory</i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc">  /// reference is not available. Return false if it is known to have no</i></td></tr>
<tr><th id="1405">1405</th><td><i class="doc">  /// ordered or volatile memory references.</i></td></tr>
<tr><th id="1406">1406</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</dfn>() <em>const</em>;</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <i class="doc">/// Return true if this load instruction never traps and points to a memory</i></td></tr>
<tr><th id="1409">1409</th><td><i class="doc">  /// location whose value doesn't change during the execution of this function.</i></td></tr>
<tr><th id="1410">1410</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1411">1411</th><td><i class="doc">  /// Examples include loading a value from the constant pool or from the</i></td></tr>
<tr><th id="1412">1412</th><td><i class="doc">  /// argument area of a function (if it does not change).  If the instruction</i></td></tr>
<tr><th id="1413">1413</th><td><i class="doc">  /// does multiple loads, this returns true only if all of the loads are</i></td></tr>
<tr><th id="1414">1414</th><td><i class="doc">  /// dereferenceable and invariant.</i></td></tr>
<tr><th id="1415">1415</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</dfn>(<a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col8 decl" id="718AA" title='AA' data-type='AliasAnalysis *' data-ref="718AA">AA</dfn>) <em>const</em>;</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <i class="doc">/// If the specified instruction is a PHI that always merges together the</i></td></tr>
<tr><th id="1418">1418</th><td><i class="doc">  /// same virtual register, return the register, otherwise return 0.</i></td></tr>
<tr><th id="1419">1419</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr18isConstantValuePHIEv" title='llvm::MachineInstr::isConstantValuePHI' data-ref="_ZNK4llvm12MachineInstr18isConstantValuePHIEv">isConstantValuePHI</dfn>() <em>const</em>;</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <i class="doc">/// Return true if this instruction has side effects that are not modeled</i></td></tr>
<tr><th id="1422">1422</th><td><i class="doc">  /// by mayLoad / mayStore, etc.</i></td></tr>
<tr><th id="1423">1423</th><td><i class="doc">  /// For all instructions, the property is encoded in MCInstrDesc::Flags</i></td></tr>
<tr><th id="1424">1424</th><td><i class="doc">  /// (see MCInstrDesc::hasUnmodeledSideEffects(). The only exception is</i></td></tr>
<tr><th id="1425">1425</th><td><i class="doc">  /// INLINEASM instruction, in which case the side effect property is encoded</i></td></tr>
<tr><th id="1426">1426</th><td><i class="doc">  /// in one of its operands (see InlineAsm::Extra_HasSideEffect).</i></td></tr>
<tr><th id="1427">1427</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1428">1428</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</dfn>() <em>const</em>;</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <i class="doc">/// Returns true if it is illegal to fold a load across this instruction.</i></td></tr>
<tr><th id="1431">1431</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr17isLoadFoldBarrierEv" title='llvm::MachineInstr::isLoadFoldBarrier' data-ref="_ZNK4llvm12MachineInstr17isLoadFoldBarrierEv">isLoadFoldBarrier</dfn>() <em>const</em>;</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>  <i class="doc">/// Return true if all the defs of this instruction are dead.</i></td></tr>
<tr><th id="1434">1434</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr14allDefsAreDeadEv" title='llvm::MachineInstr::allDefsAreDead' data-ref="_ZNK4llvm12MachineInstr14allDefsAreDeadEv">allDefsAreDead</dfn>() <em>const</em>;</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>  <i class="doc">/// Return a valid size if the instruction is a spill instruction.</i></td></tr>
<tr><th id="1437">1437</th><td>  <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="_ZNK4llvm12MachineInstr12getSpillSizeEPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::getSpillSize' data-ref="_ZNK4llvm12MachineInstr12getSpillSizeEPKNS_15TargetInstrInfoE">getSpillSize</dfn>(<em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="719TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="719TII">TII</dfn>) <em>const</em>;</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>  <i class="doc">/// Return a valid size if the instruction is a folded spill instruction.</i></td></tr>
<tr><th id="1440">1440</th><td>  <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="_ZNK4llvm12MachineInstr18getFoldedSpillSizeEPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::getFoldedSpillSize' data-ref="_ZNK4llvm12MachineInstr18getFoldedSpillSizeEPKNS_15TargetInstrInfoE">getFoldedSpillSize</dfn>(<em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="720TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="720TII">TII</dfn>) <em>const</em>;</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>  <i class="doc">/// Return a valid size if the instruction is a restore instruction.</i></td></tr>
<tr><th id="1443">1443</th><td>  <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="_ZNK4llvm12MachineInstr14getRestoreSizeEPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::getRestoreSize' data-ref="_ZNK4llvm12MachineInstr14getRestoreSizeEPKNS_15TargetInstrInfoE">getRestoreSize</dfn>(<em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="721TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="721TII">TII</dfn>) <em>const</em>;</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <i class="doc">/// Return a valid size if the instruction is a folded restore instruction.</i></td></tr>
<tr><th id="1446">1446</th><td>  <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="1447">1447</th><td>  <dfn class="decl" id="_ZNK4llvm12MachineInstr20getFoldedRestoreSizeEPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::getFoldedRestoreSize' data-ref="_ZNK4llvm12MachineInstr20getFoldedRestoreSizeEPKNS_15TargetInstrInfoE">getFoldedRestoreSize</dfn>(<em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="722TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="722TII">TII</dfn>) <em>const</em>;</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <i class="doc">/// Copy implicit register operands from specified</i></td></tr>
<tr><th id="1450">1450</th><td><i class="doc">  /// instruction to this instruction.</i></td></tr>
<tr><th id="1451">1451</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::copyImplicitOps' data-ref="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_">copyImplicitOps</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="723MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="723MF">MF</dfn>, <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="724MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="724MI">MI</dfn>);</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>  <i class="doc">/// Debugging support</i></td></tr>
<tr><th id="1454">1454</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="1455">1455</th><td><i class="doc">  /// Determine the generic type to be printed (if needed) on uses and defs.</i></td></tr>
<tr><th id="1456">1456</th><td>  <a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="decl" id="_ZNK4llvm12MachineInstr14getTypeToPrintEjRNS_14SmallBitVectorERKNS_19MachineRegisterInfoE" title='llvm::MachineInstr::getTypeToPrint' data-ref="_ZNK4llvm12MachineInstr14getTypeToPrintEjRNS_14SmallBitVectorERKNS_19MachineRegisterInfoE">getTypeToPrint</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="725OpIdx" title='OpIdx' data-type='unsigned int' data-ref="725OpIdx">OpIdx</dfn>, <a class="type" href="#llvm::SmallBitVector" title='llvm::SmallBitVector' data-ref="llvm::SmallBitVector">SmallBitVector</a> &amp;<dfn class="local col6 decl" id="726PrintedTypes" title='PrintedTypes' data-type='llvm::SmallBitVector &amp;' data-ref="726PrintedTypes">PrintedTypes</dfn>,</td></tr>
<tr><th id="1457">1457</th><td>                     <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="727MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="727MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <i class="doc">/// Return true when an instruction has tied register that can't be determined</i></td></tr>
<tr><th id="1460">1460</th><td><i class="doc">  /// by the instruction's descriptor. This is useful for MIR printing, to</i></td></tr>
<tr><th id="1461">1461</th><td><i class="doc">  /// determine whether we need to print the ties or not.</i></td></tr>
<tr><th id="1462">1462</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr22hasComplexRegisterTiesEv" title='llvm::MachineInstr::hasComplexRegisterTies' data-ref="_ZNK4llvm12MachineInstr22hasComplexRegisterTiesEv">hasComplexRegisterTies</dfn>() <em>const</em>;</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>  <i class="doc">/// Print this MI to<span class="command"> \p</span> <span class="arg">OS.</span></i></td></tr>
<tr><th id="1465">1465</th><td><i class="doc">  /// Don't print information that can be inferred from other instructions if</i></td></tr>
<tr><th id="1466">1466</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">IsStandalone</span> is false. It is usually true when only a fragment of the</i></td></tr>
<tr><th id="1467">1467</th><td><i class="doc">  /// function is printed.</i></td></tr>
<tr><th id="1468">1468</th><td><i class="doc">  /// Only print the defs and the opcode if<span class="command"> \p</span> <span class="arg">SkipOpers</span> is true.</i></td></tr>
<tr><th id="1469">1469</th><td><i class="doc">  /// Otherwise, also print operands if<span class="command"> \p</span> <span class="arg">SkipDebugLoc</span> is true.</i></td></tr>
<tr><th id="1470">1470</th><td><i class="doc">  /// Otherwise, also print the debug loc, with a terminating newline.</i></td></tr>
<tr><th id="1471">1471</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">TII</span> is used to print the opcode name.  If it's not present, but the</i></td></tr>
<tr><th id="1472">1472</th><td><i class="doc">  /// MI is in a function, the opcode will be printed using the function's TII.</i></td></tr>
<tr><th id="1473">1473</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="728OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="728OS">OS</dfn>, <em>bool</em> <dfn class="local col9 decl" id="729IsStandalone" title='IsStandalone' data-type='bool' data-ref="729IsStandalone">IsStandalone</dfn> = <b>true</b>, <em>bool</em> <dfn class="local col0 decl" id="730SkipOpers" title='SkipOpers' data-type='bool' data-ref="730SkipOpers">SkipOpers</dfn> = <b>false</b>,</td></tr>
<tr><th id="1474">1474</th><td>             <em>bool</em> <dfn class="local col1 decl" id="731SkipDebugLoc" title='SkipDebugLoc' data-type='bool' data-ref="731SkipDebugLoc">SkipDebugLoc</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col2 decl" id="732AddNewLine" title='AddNewLine' data-type='bool' data-ref="732AddNewLine">AddNewLine</dfn> = <b>true</b>,</td></tr>
<tr><th id="1475">1475</th><td>             <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="733TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="733TII">TII</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1476">1476</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="734OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="734OS">OS</dfn>, <a class="type" href="../IR/Value.h.html#llvm::ModuleSlotTracker" title='llvm::ModuleSlotTracker' data-ref="llvm::ModuleSlotTracker">ModuleSlotTracker</a> &amp;<dfn class="local col5 decl" id="735MST" title='MST' data-type='llvm::ModuleSlotTracker &amp;' data-ref="735MST">MST</dfn>, <em>bool</em> <dfn class="local col6 decl" id="736IsStandalone" title='IsStandalone' data-type='bool' data-ref="736IsStandalone">IsStandalone</dfn> = <b>true</b>,</td></tr>
<tr><th id="1477">1477</th><td>             <em>bool</em> <dfn class="local col7 decl" id="737SkipOpers" title='SkipOpers' data-type='bool' data-ref="737SkipOpers">SkipOpers</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col8 decl" id="738SkipDebugLoc" title='SkipDebugLoc' data-type='bool' data-ref="738SkipDebugLoc">SkipDebugLoc</dfn> = <b>false</b>,</td></tr>
<tr><th id="1478">1478</th><td>             <em>bool</em> <dfn class="local col9 decl" id="739AddNewLine" title='AddNewLine' data-type='bool' data-ref="739AddNewLine">AddNewLine</dfn> = <b>true</b>,</td></tr>
<tr><th id="1479">1479</th><td>             <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="740TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="740TII">TII</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1480">1480</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="1481">1481</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="1482">1482</th><td><i class="doc"></i></td></tr>
<tr><th id="1483">1483</th><td><i class="doc">  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1484">1484</th><td><i class="doc">  // Accessors used to build up machine instructions.</i></td></tr>
<tr><th id="1485">1485</th><td><i class="doc"></i></td></tr>
<tr><th id="1486">1486</th><td><i class="doc">  /// Add the specified operand to the instruction.  If it is an implicit</i></td></tr>
<tr><th id="1487">1487</th><td><i class="doc">  /// operand, it is added to the end of the operand list.  If it is an</i></td></tr>
<tr><th id="1488">1488</th><td><i class="doc">  /// explicit operand it is added at the end of the explicit operand list</i></td></tr>
<tr><th id="1489">1489</th><td><i class="doc">  /// (before the first implicit operand).</i></td></tr>
<tr><th id="1490">1490</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1491">1491</th><td><i class="doc">  /// MF must be the machine function that was used to allocate this</i></td></tr>
<tr><th id="1492">1492</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="1493">1493</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1494">1494</th><td><i class="doc">  /// MachineInstrBuilder provides a more convenient interface for creating</i></td></tr>
<tr><th id="1495">1495</th><td><i class="doc">  /// instructions and adding operands.</i></td></tr>
<tr><th id="1496">1496</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="741MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="741MF">MF</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="742Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="742Op">Op</dfn>);</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>  <i class="doc">/// Add an operand without providing an MF reference. This only works for</i></td></tr>
<tr><th id="1499">1499</th><td><i class="doc">  /// instructions that are inserted in a basic block.</i></td></tr>
<tr><th id="1500">1500</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1501">1501</th><td><i class="doc">  /// MachineInstrBuilder and the two-argument addOperand(MF, MO) should be</i></td></tr>
<tr><th id="1502">1502</th><td><i class="doc">  /// preferred.</i></td></tr>
<tr><th id="1503">1503</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="743Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="743Op">Op</dfn>);</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td>  <i class="doc">/// Replace the instruction descriptor (thus opcode) of</i></td></tr>
<tr><th id="1506">1506</th><td><i class="doc">  /// the current instruction with a new one.</i></td></tr>
<tr><th id="1507">1507</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="744tid" title='tid' data-type='const llvm::MCInstrDesc &amp;' data-ref="744tid">tid</dfn>) { <a class="member" href="#llvm::MachineInstr::MCID" title='llvm::MachineInstr::MCID' data-ref="llvm::MachineInstr::MCID">MCID</a> = &amp;<a class="local col4 ref" href="#744tid" title='tid' data-ref="744tid">tid</a>; }</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>  <i class="doc">/// Replace current source information with new such.</i></td></tr>
<tr><th id="1510">1510</th><td><i class="doc">  /// Avoid using this, the constructor argument is preferable.</i></td></tr>
<tr><th id="1511">1511</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</dfn>(<a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="745dl" title='dl' data-type='llvm::DebugLoc' data-ref="745dl">dl</dfn>) {</td></tr>
<tr><th id="1512">1512</th><td>    <a class="member" href="#llvm::MachineInstr::debugLoc" title='llvm::MachineInstr::debugLoc' data-ref="llvm::MachineInstr::debugLoc">debugLoc</a> <a class="ref" href="../IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSEOS0_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col5 ref" href="#745dl" title='dl' data-ref="745dl">dl</a></span>);</td></tr>
<tr><th id="1513">1513</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (debugLoc.hasTrivialDestructor() &amp;&amp; &quot;Expected trivial destructor&quot;) ? void (0) : __assert_fail (&quot;debugLoc.hasTrivialDestructor() &amp;&amp; \&quot;Expected trivial destructor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineInstr.h&quot;, 1513, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineInstr::debugLoc" title='llvm::MachineInstr::debugLoc' data-ref="llvm::MachineInstr::debugLoc">debugLoc</a>.<a class="ref" href="../IR/DebugLoc.h.html#_ZNK4llvm8DebugLoc20hasTrivialDestructorEv" title='llvm::DebugLoc::hasTrivialDestructor' data-ref="_ZNK4llvm8DebugLoc20hasTrivialDestructorEv">hasTrivialDestructor</a>() &amp;&amp; <q>"Expected trivial destructor"</q>);</td></tr>
<tr><th id="1514">1514</th><td>  }</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td>  <i class="doc">/// Erase an operand from an instruction, leaving it with one</i></td></tr>
<tr><th id="1517">1517</th><td><i class="doc">  /// fewer operand than it started with.</i></td></tr>
<tr><th id="1518">1518</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="746OpNo" title='OpNo' data-type='unsigned int' data-ref="746OpNo">OpNo</dfn>);</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <i class="doc">/// Clear this MachineInstr's memory reference descriptor list.  This resets</i></td></tr>
<tr><th id="1521">1521</th><td><i class="doc">  /// the memrefs to their most conservative state.  This should be used only</i></td></tr>
<tr><th id="1522">1522</th><td><i class="doc">  /// as a last resort since it greatly pessimizes our knowledge of the memory</i></td></tr>
<tr><th id="1523">1523</th><td><i class="doc">  /// access performed by the instruction.</i></td></tr>
<tr><th id="1524">1524</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr11dropMemRefsERNS_15MachineFunctionE" title='llvm::MachineInstr::dropMemRefs' data-ref="_ZN4llvm12MachineInstr11dropMemRefsERNS_15MachineFunctionE">dropMemRefs</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="747MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="747MF">MF</dfn>);</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <i class="doc">/// Assign this MachineInstr's memory reference descriptor list.</i></td></tr>
<tr><th id="1527">1527</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1528">1528</th><td><i class="doc">  /// Unlike other methods, this *will* allocate them into a new array</i></td></tr>
<tr><th id="1529">1529</th><td><i class="doc">  /// associated with the provided `MachineFunction`.</i></td></tr>
<tr><th id="1530">1530</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::setMemRefs' data-ref="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="748MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="748MF">MF</dfn>, <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="local col9 decl" id="749MemRefs" title='MemRefs' data-type='ArrayRef&lt;llvm::MachineMemOperand *&gt;' data-ref="749MemRefs">MemRefs</dfn>);</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>  <i class="doc">/// Add a MachineMemOperand to the machine instruction.</i></td></tr>
<tr><th id="1533">1533</th><td><i class="doc">  /// This function should be used only occasionally. The setMemRefs function</i></td></tr>
<tr><th id="1534">1534</th><td><i class="doc">  /// is the primary method for setting up a MachineInstr's MemRefs list.</i></td></tr>
<tr><th id="1535">1535</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="750MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="750MF">MF</dfn>, <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="751MO" title='MO' data-type='llvm::MachineMemOperand *' data-ref="751MO">MO</dfn>);</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>  <i class="doc">/// Clone another MachineInstr's memory reference descriptor list and replace</i></td></tr>
<tr><th id="1538">1538</th><td><i class="doc">  /// ours with it.</i></td></tr>
<tr><th id="1539">1539</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1540">1540</th><td><i class="doc">  /// Note that `*this` may be the incoming MI!</i></td></tr>
<tr><th id="1541">1541</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1542">1542</th><td><i class="doc">  /// Prefer this API whenever possible as it can avoid allocations in common</i></td></tr>
<tr><th id="1543">1543</th><td><i class="doc">  /// cases.</i></td></tr>
<tr><th id="1544">1544</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr12cloneMemRefsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::cloneMemRefs' data-ref="_ZN4llvm12MachineInstr12cloneMemRefsERNS_15MachineFunctionERKS0_">cloneMemRefs</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="752MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="752MF">MF</dfn>, <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="753MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="753MI">MI</dfn>);</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>  <i class="doc">/// Clone the merge of multiple MachineInstrs' memory reference descriptors</i></td></tr>
<tr><th id="1547">1547</th><td><i class="doc">  /// list and replace ours with it.</i></td></tr>
<tr><th id="1548">1548</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1549">1549</th><td><i class="doc">  /// Note that `*this` may be one of the incoming MIs!</i></td></tr>
<tr><th id="1550">1550</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1551">1551</th><td><i class="doc">  /// Prefer this API whenever possible as it can avoid allocations in common</i></td></tr>
<tr><th id="1552">1552</th><td><i class="doc">  /// cases.</i></td></tr>
<tr><th id="1553">1553</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18cloneMergedMemRefsERNS_15MachineFunctionENS_8ArrayRefIPKS0_EE" title='llvm::MachineInstr::cloneMergedMemRefs' data-ref="_ZN4llvm12MachineInstr18cloneMergedMemRefsERNS_15MachineFunctionENS_8ArrayRefIPKS0_EE">cloneMergedMemRefs</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="754MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="754MF">MF</dfn>,</td></tr>
<tr><th id="1554">1554</th><td>                          <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col5 decl" id="755MIs" title='MIs' data-type='ArrayRef&lt;const llvm::MachineInstr *&gt;' data-ref="755MIs">MIs</dfn>);</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <i class="doc">/// Set a symbol that will be emitted just prior to the instruction itself.</i></td></tr>
<tr><th id="1557">1557</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1558">1558</th><td><i class="doc">  /// Setting this to a null pointer will remove any such symbol.</i></td></tr>
<tr><th id="1559">1559</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1560">1560</th><td><i class="doc">  /// FIXME: This is not fully implemented yet.</i></td></tr>
<tr><th id="1561">1561</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr17setPreInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE" title='llvm::MachineInstr::setPreInstrSymbol' data-ref="_ZN4llvm12MachineInstr17setPreInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE">setPreInstrSymbol</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="756MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="756MF">MF</dfn>, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col7 decl" id="757Symbol" title='Symbol' data-type='llvm::MCSymbol *' data-ref="757Symbol">Symbol</dfn>);</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>  <i class="doc">/// Set a symbol that will be emitted just after the instruction itself.</i></td></tr>
<tr><th id="1564">1564</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1565">1565</th><td><i class="doc">  /// Setting this to a null pointer will remove any such symbol.</i></td></tr>
<tr><th id="1566">1566</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1567">1567</th><td><i class="doc">  /// FIXME: This is not fully implemented yet.</i></td></tr>
<tr><th id="1568">1568</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18setPostInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE" title='llvm::MachineInstr::setPostInstrSymbol' data-ref="_ZN4llvm12MachineInstr18setPostInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE">setPostInstrSymbol</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="758MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="758MF">MF</dfn>, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="759Symbol" title='Symbol' data-type='llvm::MCSymbol *' data-ref="759Symbol">Symbol</dfn>);</td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td>  <i class="doc">/// Clone another MachineInstr's pre- and post- instruction symbols and</i></td></tr>
<tr><th id="1571">1571</th><td><i class="doc">  /// replace ours with it.</i></td></tr>
<tr><th id="1572">1572</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr17cloneInstrSymbolsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::cloneInstrSymbols' data-ref="_ZN4llvm12MachineInstr17cloneInstrSymbolsERNS_15MachineFunctionERKS0_">cloneInstrSymbols</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="760MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="760MF">MF</dfn>, <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="761MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="761MI">MI</dfn>);</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <i class="doc">/// Return the MIFlags which represent both MachineInstrs. This</i></td></tr>
<tr><th id="1575">1575</th><td><i class="doc">  /// should be used when merging two MachineInstrs into one. This routine does</i></td></tr>
<tr><th id="1576">1576</th><td><i class="doc">  /// not modify the MIFlags of this MachineInstr.</i></td></tr>
<tr><th id="1577">1577</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" title='llvm::MachineInstr::mergeFlagsWith' data-ref="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_">mergeFlagsWith</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col2 decl" id="762Other" title='Other' data-type='const llvm::MachineInstr &amp;' data-ref="762Other">Other</dfn>) <em>const</em>;</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="_ZN4llvm12MachineInstr24copyFlagsFromInstructionERKNS_11InstructionE" title='llvm::MachineInstr::copyFlagsFromInstruction' data-ref="_ZN4llvm12MachineInstr24copyFlagsFromInstructionERKNS_11InstructionE">copyFlagsFromInstruction</dfn>(<em>const</em> <a class="type" href="../IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col3 decl" id="763I" title='I' data-type='const llvm::Instruction &amp;' data-ref="763I">I</dfn>);</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <i class="doc">/// Copy all flags to MachineInst MIFlags</i></td></tr>
<tr><th id="1582">1582</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr11copyIRFlagsERKNS_11InstructionE" title='llvm::MachineInstr::copyIRFlags' data-ref="_ZN4llvm12MachineInstr11copyIRFlagsERKNS_11InstructionE">copyIRFlags</dfn>(<em>const</em> <a class="type" href="../IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col4 decl" id="764I" title='I' data-type='const llvm::Instruction &amp;' data-ref="764I">I</dfn>);</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>  <i class="doc">/// Break any tie involving OpIdx.</i></td></tr>
<tr><th id="1585">1585</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12MachineInstr15untieRegOperandEj" title='llvm::MachineInstr::untieRegOperand' data-ref="_ZN4llvm12MachineInstr15untieRegOperandEj">untieRegOperand</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="765OpIdx" title='OpIdx' data-type='unsigned int' data-ref="765OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="1586">1586</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="766MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="766MO">MO</dfn> = <a class="member" href="#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#765OpIdx" title='OpIdx' data-ref="765OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1587">1587</th><td>    <b>if</b> (<a class="local col6 ref" href="#766MO" title='MO' data-ref="766MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#766MO" title='MO' data-ref="766MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) {</td></tr>
<tr><th id="1588">1588</th><td>      <a class="member" href="#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member" href="#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col5 ref" href="#765OpIdx" title='OpIdx' data-ref="765OpIdx">OpIdx</a>)).<a class="ref" href="MachineOperand.h.html#llvm::MachineOperand::TiedTo" title='llvm::MachineOperand::TiedTo' data-ref="llvm::MachineOperand::TiedTo">TiedTo</a> = <var>0</var>;</td></tr>
<tr><th id="1589">1589</th><td>      <a class="local col6 ref" href="#766MO" title='MO' data-ref="766MO">MO</a>.<a class="ref" href="MachineOperand.h.html#llvm::MachineOperand::TiedTo" title='llvm::MachineOperand::TiedTo' data-ref="llvm::MachineOperand::TiedTo">TiedTo</a> = <var>0</var>;</td></tr>
<tr><th id="1590">1590</th><td>    }</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <i class="doc">/// Add all implicit def and use operands to this instruction.</i></td></tr>
<tr><th id="1594">1594</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="767MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="767MF">MF</dfn>);</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <i class="doc">/// Scan instructions following MI and collect any matching DBG_VALUEs.</i></td></tr>
<tr><th id="1597">1597</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr18collectDebugValuesERNS_15SmallVectorImplIPS0_EE" title='llvm::MachineInstr::collectDebugValues' data-ref="_ZN4llvm12MachineInstr18collectDebugValuesERNS_15SmallVectorImplIPS0_EE">collectDebugValues</dfn>(<a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="768DbgValues" title='DbgValues' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="768DbgValues">DbgValues</dfn>);</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>  <i class="doc">/// Find all DBG_VALUEs immediately following this instruction that point</i></td></tr>
<tr><th id="1600">1600</th><td><i class="doc">  /// to a register def in this instruction and point them to<span class="command"> \p</span> <span class="arg">Reg</span> instead.</i></td></tr>
<tr><th id="1601">1601</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr23changeDebugValuesDefRegEj" title='llvm::MachineInstr::changeDebugValuesDefReg' data-ref="_ZN4llvm12MachineInstr23changeDebugValuesDefRegEj">changeDebugValuesDefReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="769Reg" title='Reg' data-type='unsigned int' data-ref="769Reg">Reg</dfn>);</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td><b>private</b>:</td></tr>
<tr><th id="1604">1604</th><td>  <i class="doc">/// If this instruction is embedded into a MachineFunction, return the</i></td></tr>
<tr><th id="1605">1605</th><td><i class="doc">  /// MachineRegisterInfo object for the current function, otherwise</i></td></tr>
<tr><th id="1606">1606</th><td><i class="doc">  /// return null.</i></td></tr>
<tr><th id="1607">1607</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="_ZN4llvm12MachineInstr10getRegInfoEv" title='llvm::MachineInstr::getRegInfo' data-ref="_ZN4llvm12MachineInstr10getRegInfoEv">getRegInfo</dfn>();</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>  <i class="doc">/// Unlink all of the register operands in this instruction from their</i></td></tr>
<tr><th id="1610">1610</th><td><i class="doc">  /// respective use lists.  This requires that the operands already be on their</i></td></tr>
<tr><th id="1611">1611</th><td><i class="doc">  /// use lists.</i></td></tr>
<tr><th id="1612">1612</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr29RemoveRegOperandsFromUseListsERNS_19MachineRegisterInfoE" title='llvm::MachineInstr::RemoveRegOperandsFromUseLists' data-ref="_ZN4llvm12MachineInstr29RemoveRegOperandsFromUseListsERNS_19MachineRegisterInfoE">RemoveRegOperandsFromUseLists</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>&amp;);</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <i class="doc">/// Add all of the register operands in this instruction from their</i></td></tr>
<tr><th id="1615">1615</th><td><i class="doc">  /// respective use lists.  This requires that the operands not be on their</i></td></tr>
<tr><th id="1616">1616</th><td><i class="doc">  /// use lists yet.</i></td></tr>
<tr><th id="1617">1617</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12MachineInstr24AddRegOperandsToUseListsERNS_19MachineRegisterInfoE" title='llvm::MachineInstr::AddRegOperandsToUseLists' data-ref="_ZN4llvm12MachineInstr24AddRegOperandsToUseListsERNS_19MachineRegisterInfoE">AddRegOperandsToUseLists</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>&amp;);</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>  <i class="doc">/// Slow path for hasProperty when we're dealing with a bundle.</i></td></tr>
<tr><th id="1620">1620</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12MachineInstr19hasPropertyInBundleEmNS0_9QueryTypeE" title='llvm::MachineInstr::hasPropertyInBundle' data-ref="_ZNK4llvm12MachineInstr19hasPropertyInBundleEmNS0_9QueryTypeE">hasPropertyInBundle</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="770Mask" title='Mask' data-type='uint64_t' data-ref="770Mask">Mask</dfn>, <a class="type" href="#llvm::MachineInstr::QueryType" title='llvm::MachineInstr::QueryType' data-ref="llvm::MachineInstr::QueryType">QueryType</a> <dfn class="local col1 decl" id="771Type" title='Type' data-type='llvm::MachineInstr::QueryType' data-ref="771Type">Type</dfn>) <em>const</em>;</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>  <i class="doc">/// Implements the logic of getRegClassConstraintEffectForVReg for the</i></td></tr>
<tr><th id="1623">1623</th><td><i class="doc">  /// this MI and the given operand index<span class="command"> \p</span> <span class="arg">OpIdx.</span></i></td></tr>
<tr><th id="1624">1624</th><td><i class="doc">  /// If the related operand does not constrained Reg, this returns CurRC.</i></td></tr>
<tr><th id="1625">1625</th><td>  <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm12MachineInstr38getRegClassConstraintEffectForVRegImplEjjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraintEffectForVRegImpl' data-ref="_ZNK4llvm12MachineInstr38getRegClassConstraintEffectForVRegImplEjjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraintEffectForVRegImpl</dfn>(</td></tr>
<tr><th id="1626">1626</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="772OpIdx" title='OpIdx' data-type='unsigned int' data-ref="772OpIdx">OpIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="773Reg" title='Reg' data-type='unsigned int' data-ref="773Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="774CurRC" title='CurRC' data-type='const llvm::TargetRegisterClass *' data-ref="774CurRC">CurRC</dfn>,</td></tr>
<tr><th id="1627">1627</th><td>      <em>const</em> <a class="type" href="PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="775TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="775TII">TII</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="776TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="776TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1628">1628</th><td>};</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><i class="doc">/// Special DenseMapInfo traits to compare MachineInstr* by *value* of the</i></td></tr>
<tr><th id="1631">1631</th><td><i class="doc">/// instruction rather than by pointer value.</i></td></tr>
<tr><th id="1632">1632</th><td><i class="doc">/// The hashing and equality testing functions ignore definitions so this is</i></td></tr>
<tr><th id="1633">1633</th><td><i class="doc">/// useful for CSE, etc.</i></td></tr>
<tr><th id="1634">1634</th><td><b>struct</b> <dfn class="type def" id="llvm::MachineInstrExpressionTrait" title='llvm::MachineInstrExpressionTrait' data-ref="llvm::MachineInstrExpressionTrait">MachineInstrExpressionTrait</dfn> : <a class="type" href="../ADT/PointerIntPair.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; {</td></tr>
<tr><th id="1635">1635</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZN4llvm27MachineInstrExpressionTrait11getEmptyKeyEv" title='llvm::MachineInstrExpressionTrait::getEmptyKey' data-ref="_ZN4llvm27MachineInstrExpressionTrait11getEmptyKeyEv">getEmptyKey</dfn>() {</td></tr>
<tr><th id="1636">1636</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1637">1637</th><td>  }</td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZN4llvm27MachineInstrExpressionTrait15getTombstoneKeyEv" title='llvm::MachineInstrExpressionTrait::getTombstoneKey' data-ref="_ZN4llvm27MachineInstrExpressionTrait15getTombstoneKeyEv">getTombstoneKey</dfn>() {</td></tr>
<tr><th id="1640">1640</th><td>    <b>return</b> <b>reinterpret_cast</b>&lt;<a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;(-<var>1</var>);</td></tr>
<tr><th id="1641">1641</th><td>  }</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm27MachineInstrExpressionTrait12getHashValueERKPKNS_12MachineInstrE" title='llvm::MachineInstrExpressionTrait::getHashValue' data-ref="_ZN4llvm27MachineInstrExpressionTrait12getHashValueERKPKNS_12MachineInstrE">getHashValue</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <em>const</em> &amp;<dfn class="local col7 decl" id="777MI" title='MI' data-type='const llvm::MachineInstr *const &amp;' data-ref="777MI">MI</dfn>);</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm27MachineInstrExpressionTrait7isEqualERKPKNS_12MachineInstrES5_" title='llvm::MachineInstrExpressionTrait::isEqual' data-ref="_ZN4llvm27MachineInstrExpressionTrait7isEqualERKPKNS_12MachineInstrES5_">isEqual</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <em>const</em> &amp;<dfn class="local col8 decl" id="778LHS" title='LHS' data-type='const llvm::MachineInstr *const &amp;' data-ref="778LHS">LHS</dfn>,</td></tr>
<tr><th id="1646">1646</th><td>                      <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <em>const</em> &amp;<dfn class="local col9 decl" id="779RHS" title='RHS' data-type='const llvm::MachineInstr *const &amp;' data-ref="779RHS">RHS</dfn>) {</td></tr>
<tr><th id="1647">1647</th><td>    <b>if</b> (<a class="local col9 ref" href="#779RHS" title='RHS' data-ref="779RHS">RHS</a> == <a class="member" href="#_ZN4llvm27MachineInstrExpressionTrait11getEmptyKeyEv" title='llvm::MachineInstrExpressionTrait::getEmptyKey' data-ref="_ZN4llvm27MachineInstrExpressionTrait11getEmptyKeyEv">getEmptyKey</a>() || <a class="local col9 ref" href="#779RHS" title='RHS' data-ref="779RHS">RHS</a> == <a class="member" href="#_ZN4llvm27MachineInstrExpressionTrait15getTombstoneKeyEv" title='llvm::MachineInstrExpressionTrait::getTombstoneKey' data-ref="_ZN4llvm27MachineInstrExpressionTrait15getTombstoneKeyEv">getTombstoneKey</a>() ||</td></tr>
<tr><th id="1648">1648</th><td>        <a class="local col8 ref" href="#778LHS" title='LHS' data-ref="778LHS">LHS</a> == <a class="member" href="#_ZN4llvm27MachineInstrExpressionTrait11getEmptyKeyEv" title='llvm::MachineInstrExpressionTrait::getEmptyKey' data-ref="_ZN4llvm27MachineInstrExpressionTrait11getEmptyKeyEv">getEmptyKey</a>() || <a class="local col8 ref" href="#778LHS" title='LHS' data-ref="778LHS">LHS</a> == <a class="member" href="#_ZN4llvm27MachineInstrExpressionTrait15getTombstoneKeyEv" title='llvm::MachineInstrExpressionTrait::getTombstoneKey' data-ref="_ZN4llvm27MachineInstrExpressionTrait15getTombstoneKeyEv">getTombstoneKey</a>())</td></tr>
<tr><th id="1649">1649</th><td>      <b>return</b> <a class="local col8 ref" href="#778LHS" title='LHS' data-ref="778LHS">LHS</a> == <a class="local col9 ref" href="#779RHS" title='RHS' data-ref="779RHS">RHS</a>;</td></tr>
<tr><th id="1650">1650</th><td>    <b>return</b> <a class="local col8 ref" href="#778LHS" title='LHS' data-ref="778LHS">LHS</a>-&gt;<a class="ref" href="#_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</a>(*<a class="local col9 ref" href="#779RHS" title='RHS' data-ref="779RHS">RHS</a>, <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="#llvm::MachineInstr::MICheckType::IgnoreVRegDefs" title='llvm::MachineInstr::MICheckType::IgnoreVRegDefs' data-ref="llvm::MachineInstr::MICheckType::IgnoreVRegDefs">IgnoreVRegDefs</a>);</td></tr>
<tr><th id="1651">1651</th><td>  }</td></tr>
<tr><th id="1652">1652</th><td>};</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1655">1655</th><td><i>// Debugging Support</i></td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><b>inline</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="780OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="780OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="781MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="781MI">MI</dfn>) {</td></tr>
<tr><th id="1658">1658</th><td>  <a class="local col1 ref" href="#781MI" title='MI' data-ref="781MI">MI</a>.<a class="ref" href="#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="local col0 ref" href="#780OS" title='OS' data-ref="780OS">OS</a></span>);</td></tr>
<tr><th id="1659">1659</th><td>  <b>return</b> <a class="local col0 ref" href="#780OS" title='OS' data-ref="780OS">OS</a>;</td></tr>
<tr><th id="1660">1660</th><td>}</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_CODEGEN_MACHINEINSTR_H</u></td></tr>
<tr><th id="1665">1665</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/CodeGenAction.cpp.html'>llvm/clang/lib/CodeGen/CodeGenAction.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
