

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:27:18 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Col_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113| 4.520 us | 4.520 us |  113|  113|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |      112|      112|        56|          -|          -|     2|    no    |
        | + Row_Loop           |       54|       54|        27|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     382|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     197|    -|
|Register         |        -|      -|     176|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     176|     645|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_1_fu_457_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln20_fu_313_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln23_1_fu_474_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_330_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln25_1_fu_463_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln25_fu_319_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_1_fu_499_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_fu_349_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln35_fu_297_p2       |     +    |      0|  0|  15|           5|           5|
    |f_fu_230_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_250_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_437_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_581_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_587_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_431_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_224_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_244_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_1_fu_451_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_307_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_468_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_324_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_401_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_413_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_419_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_545_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_551_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_563_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_569_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_395_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_425_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_557_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_575_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_407_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_283_p2        |    or    |      0|  0|   4|           4|           2|
    |select_ln28_1_fu_593_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_443_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln26_fu_480_p2       |    xor   |      0|  0|   3|           2|           3|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 382|         185|         134|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |conv_1_out_address0      |  15|          3|    5|         15|
    |f_0_reg_100              |   9|          2|    2|          4|
    |grp_fu_217_p1            |  15|          3|   32|         96|
    |max_0_0_reg_123          |   9|          2|   32|         64|
    |max_0_1_reg_170          |   9|          2|   32|         64|
    |max_1_0_reg_147          |   9|          2|   32|         64|
    |max_1_1_reg_194          |   9|          2|   32|         64|
    |max_pool_1_out_address0  |  15|          3|    3|          9|
    |max_pool_1_out_d0        |  15|          3|   32|         96|
    |mpc_0_0_reg_159          |   9|          2|    2|          4|
    |mpc_0_1_reg_206          |   9|          2|    2|          4|
    |mpr_0_0_reg_136          |   9|          2|    2|          4|
    |mpr_0_1_reg_183          |   9|          2|    2|          4|
    |r_0_reg_112              |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 197|         42|  213|        506|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln20_1_reg_678             |   2|   0|    2|          0|
    |add_ln20_reg_647               |   2|   0|    2|          0|
    |add_ln23_1_reg_691             |   2|   0|    2|          0|
    |add_ln23_reg_660               |   2|   0|    2|          0|
    |add_ln25_1_reg_683             |   2|   0|    2|          0|
    |add_ln25_reg_652               |   2|   0|    2|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |f_0_reg_100                    |   2|   0|    2|          0|
    |f_reg_604                      |   2|   0|    2|          0|
    |max_0_0_reg_123                |  32|   0|   32|          0|
    |max_0_1_reg_170                |  32|   0|   32|          0|
    |max_1_0_reg_147                |  32|   0|   32|          0|
    |max_1_1_reg_194                |  32|   0|   32|          0|
    |max_pool_1_out_addr_1_reg_639  |   3|   0|    3|          0|
    |max_pool_1_out_addr_reg_634    |   3|   0|    3|          0|
    |mpc_0_0_reg_159                |   2|   0|    2|          0|
    |mpc_0_1_reg_206                |   2|   0|    2|          0|
    |mpr_0_0_reg_136                |   2|   0|    2|          0|
    |mpr_0_1_reg_183                |   2|   0|    2|          0|
    |r_0_reg_112                    |   2|   0|    2|          0|
    |r_reg_623                      |   2|   0|    2|          0|
    |shl_ln25_reg_628               |   1|   0|    2|          1|
    |zext_ln13_1_reg_615            |   2|   0|    5|          3|
    |zext_ln13_reg_609              |   2|   0|    6|          4|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 176|   0|  184|          8|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 
5 --> 6 4 
6 --> 5 
7 --> 8 3 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 14 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %f_0, -2" [pooling.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [pooling.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %7, label %Filter_Loop_begin" [pooling.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %f_0 to i6" [pooling.cpp:13]   --->   Operation 21 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %f_0 to i5" [pooling.cpp:13]   --->   Operation 22 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 23 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 24 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %Filter_Loop_begin ], [ %r, %Col_Loop_end ]"   --->   Operation 25 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp eq i2 %r_0, -2" [pooling.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [pooling.cpp:13]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Col_Loop_begin" [pooling.cpp:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 31 'shl' 'shl_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r_0, i2 0)" [pooling.cpp:35]   --->   Operation 32 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r_0, i2 %f_0)" [pooling.cpp:35]   --->   Operation 33 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %tmp_11 to i64" [pooling.cpp:35]   --->   Operation 34 'zext' 'zext_ln35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35" [pooling.cpp:35]   --->   Operation 35 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%or_ln35 = or i4 %tmp_10, 2" [pooling.cpp:35]   --->   Operation 36 'or' 'or_ln35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%tmp_14_cast = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 false, i4 %or_ln35)" [pooling.cpp:35]   --->   Operation 37 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %tmp_14_cast, %zext_ln13_1" [pooling.cpp:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35 to i64" [pooling.cpp:35]   --->   Operation 39 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 40 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.18ns)   --->   "br label %3" [pooling.cpp:20]   --->   Operation 42 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pooling.cpp:38]   --->   Operation 43 'specregionend' 'empty_13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 44 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [pooling.cpp:28]   --->   Operation 45 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [pooling.cpp:20]   --->   Operation 46 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [pooling.cpp:20]   --->   Operation 47 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.00ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [pooling.cpp:20]   --->   Operation 49 'add' 'add_ln20' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop, label %Pool_Row_Loop_begin" [pooling.cpp:20]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 52 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.00ns)   --->   "%add_ln25 = add i2 %mpr_0_0, %shl_ln25" [pooling.cpp:25]   --->   Operation 53 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.18ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 54 'br' <Predicate = (!icmp_ln20)> <Delay = 1.18>
ST_4 : Operation 55 [1/1] (1.42ns)   --->   "store float %max_0_0, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 55 'store' <Predicate = (icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [pooling.cpp:36]   --->   Operation 56 'specregionend' 'empty_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 57 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.18ns)   --->   "br label %5" [pooling.cpp:20]   --->   Operation 58 'br' <Predicate = (icmp_ln20)> <Delay = 1.18>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pooling.cpp:28]   --->   Operation 59 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pooling.cpp:23]   --->   Operation 60 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pooling.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.00ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pooling.cpp:23]   --->   Operation 63 'add' 'add_ln23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [pooling.cpp:23]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln25, i2 %mpc_0_0, i1 false)" [pooling.cpp:28]   --->   Operation 65 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_12 to i6" [pooling.cpp:28]   --->   Operation 66 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln28 = add i6 %zext_ln13, %zext_ln28" [pooling.cpp:28]   --->   Operation 67 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 68 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 69 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 70 'load' 'conv_1_out_load' <Predicate = (!icmp_ln23)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 71 'specregionend' 'empty_7' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %3" [pooling.cpp:20]   --->   Operation 72 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 19.6>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 73 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 74 'load' 'conv_1_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 75 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 76 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 77 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pooling.cpp:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 79 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 80 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 82 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 83 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 86 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 87 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_load, %max_1_0" [pooling.cpp:28]   --->   Operation 88 'fcmp' 'tmp_7' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_7" [pooling.cpp:28]   --->   Operation 89 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0" [pooling.cpp:28]   --->   Operation 90 'select' 'select_ln28' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.42>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:28]   --->   Operation 92 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:20]   --->   Operation 93 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [pooling.cpp:20]   --->   Operation 94 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.00ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [pooling.cpp:20]   --->   Operation 96 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end, label %Pool_Row_Loop_begin1" [pooling.cpp:20]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 99 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.00ns)   --->   "%add_ln25_1 = add i2 %mpr_0_1, %shl_ln25" [pooling.cpp:25]   --->   Operation 100 'add' 'add_ln25_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.18ns)   --->   "br label %6" [pooling.cpp:23]   --->   Operation 101 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.18>
ST_7 : Operation 102 [1/1] (1.42ns)   --->   "store float %max_0_1, float* %max_pool_1_out_addr_1, align 4" [pooling.cpp:35]   --->   Operation 102 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 103 'specregionend' 'empty_9' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 104 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.03>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln28_1, %._crit_edge.1 ]" [pooling.cpp:28]   --->   Operation 105 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [pooling.cpp:23]   --->   Operation 106 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.61ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pooling.cpp:23]   --->   Operation 107 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 108 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.00ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pooling.cpp:23]   --->   Operation 109 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [pooling.cpp:23]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%xor_ln26 = xor i2 %mpc_0_1, -2" [pooling.cpp:26]   --->   Operation 111 'xor' 'xor_ln26' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln25_1, i2 %xor_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 112 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%zext_ln28_2 = zext i5 %tmp_13 to i6" [pooling.cpp:28]   --->   Operation 113 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln28_1 = add i6 %zext_ln13, %zext_ln28_2" [pooling.cpp:28]   --->   Operation 114 'add' 'add_ln28_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 115 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 116 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 117 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_5) nounwind" [pooling.cpp:33]   --->   Operation 118 'specregionend' 'empty_11' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [pooling.cpp:20]   --->   Operation 119 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 19.6>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 121 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 122 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 123 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 124 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pooling.cpp:28]   --->   Operation 125 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 126 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 127 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 128 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 129 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 130 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 131 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 132 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 133 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 134 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (15.7ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_load_1, %max_1_1" [pooling.cpp:28]   --->   Operation 135 'fcmp' 'tmp_s' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_s" [pooling.cpp:28]   --->   Operation 136 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1" [pooling.cpp:28]   --->   Operation 137 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "br label %6" [pooling.cpp:23]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
spectopmodule_ln0     (spectopmodule    ) [ 0000000000]
br_ln10               (br               ) [ 0111111111]
f_0                   (phi              ) [ 0011111111]
icmp_ln10             (icmp             ) [ 0011111111]
empty                 (speclooptripcount) [ 0000000000]
f                     (add              ) [ 0111111111]
br_ln10               (br               ) [ 0000000000]
specloopname_ln11     (specloopname     ) [ 0000000000]
tmp                   (specregionbegin  ) [ 0001111111]
zext_ln13             (zext             ) [ 0001111111]
zext_ln13_1           (zext             ) [ 0001111111]
br_ln13               (br               ) [ 0011111111]
ret_ln39              (ret              ) [ 0000000000]
r_0                   (phi              ) [ 0001000000]
icmp_ln13             (icmp             ) [ 0011111111]
empty_4               (speclooptripcount) [ 0000000000]
r                     (add              ) [ 0011111111]
br_ln13               (br               ) [ 0000000000]
specloopname_ln14     (specloopname     ) [ 0000000000]
shl_ln25              (shl              ) [ 0000111111]
tmp_10                (bitconcatenate   ) [ 0000000000]
tmp_11                (bitconcatenate   ) [ 0000000000]
zext_ln35             (zext             ) [ 0000000000]
max_pool_1_out_addr   (getelementptr    ) [ 0000111000]
or_ln35               (or               ) [ 0000000000]
tmp_14_cast           (bitconcatenate   ) [ 0000000000]
add_ln35              (add              ) [ 0000000000]
zext_ln35_1           (zext             ) [ 0000000000]
max_pool_1_out_addr_1 (getelementptr    ) [ 0000111111]
tmp_2                 (specregionbegin  ) [ 0000111000]
br_ln20               (br               ) [ 0011111111]
empty_13              (specregionend    ) [ 0000000000]
br_ln10               (br               ) [ 0111111111]
max_0_0               (phi              ) [ 0000111000]
mpr_0_0               (phi              ) [ 0000100000]
icmp_ln20             (icmp             ) [ 0011111111]
empty_6               (speclooptripcount) [ 0000000000]
add_ln20              (add              ) [ 0011111111]
br_ln20               (br               ) [ 0000000000]
specloopname_ln21     (specloopname     ) [ 0000000000]
tmp_4                 (specregionbegin  ) [ 0000011000]
add_ln25              (add              ) [ 0000011000]
br_ln23               (br               ) [ 0011111111]
store_ln35            (store            ) [ 0000000000]
empty_5               (specregionend    ) [ 0000000000]
tmp_3                 (specregionbegin  ) [ 0000000111]
br_ln20               (br               ) [ 0011111111]
max_1_0               (phi              ) [ 0011111111]
mpc_0_0               (phi              ) [ 0000010000]
icmp_ln23             (icmp             ) [ 0011111111]
empty_8               (speclooptripcount) [ 0000000000]
add_ln23              (add              ) [ 0011111111]
br_ln23               (br               ) [ 0000000000]
tmp_12                (bitconcatenate   ) [ 0000000000]
zext_ln28             (zext             ) [ 0000000000]
add_ln28              (add              ) [ 0000000000]
zext_ln28_1           (zext             ) [ 0000000000]
conv_1_out_addr       (getelementptr    ) [ 0000001000]
empty_7               (specregionend    ) [ 0000000000]
br_ln20               (br               ) [ 0011111111]
specloopname_ln24     (specloopname     ) [ 0000000000]
conv_1_out_load       (load             ) [ 0000000000]
bitcast_ln28          (bitcast          ) [ 0000000000]
tmp_1                 (partselect       ) [ 0000000000]
trunc_ln28            (trunc            ) [ 0000000000]
bitcast_ln28_1        (bitcast          ) [ 0000000000]
tmp_6                 (partselect       ) [ 0000000000]
trunc_ln28_1          (trunc            ) [ 0000000000]
icmp_ln28             (icmp             ) [ 0000000000]
icmp_ln28_1           (icmp             ) [ 0000000000]
or_ln28               (or               ) [ 0000000000]
icmp_ln28_2           (icmp             ) [ 0000000000]
icmp_ln28_3           (icmp             ) [ 0000000000]
or_ln28_1             (or               ) [ 0000000000]
and_ln28              (and              ) [ 0000000000]
tmp_7                 (fcmp             ) [ 0000000000]
and_ln28_1            (and              ) [ 0000000000]
select_ln28           (select           ) [ 0011111111]
br_ln23               (br               ) [ 0011111111]
max_0_1               (phi              ) [ 0000000111]
mpr_0_1               (phi              ) [ 0000000100]
icmp_ln20_1           (icmp             ) [ 0011111111]
empty_10              (speclooptripcount) [ 0000000000]
add_ln20_1            (add              ) [ 0011111111]
br_ln20               (br               ) [ 0000000000]
specloopname_ln21     (specloopname     ) [ 0000000000]
tmp_5                 (specregionbegin  ) [ 0000000011]
add_ln25_1            (add              ) [ 0000000011]
br_ln23               (br               ) [ 0011111111]
store_ln35            (store            ) [ 0000000000]
empty_9               (specregionend    ) [ 0000000000]
br_ln13               (br               ) [ 0011111111]
max_1_1               (phi              ) [ 0011111111]
mpc_0_1               (phi              ) [ 0000000010]
icmp_ln23_1           (icmp             ) [ 0011111111]
empty_12              (speclooptripcount) [ 0000000000]
add_ln23_1            (add              ) [ 0011111111]
br_ln23               (br               ) [ 0000000000]
xor_ln26              (xor              ) [ 0000000000]
tmp_13                (bitconcatenate   ) [ 0000000000]
zext_ln28_2           (zext             ) [ 0000000000]
add_ln28_1            (add              ) [ 0000000000]
zext_ln28_3           (zext             ) [ 0000000000]
conv_1_out_addr_1     (getelementptr    ) [ 0000000001]
empty_11              (specregionend    ) [ 0000000000]
br_ln20               (br               ) [ 0011111111]
specloopname_ln24     (specloopname     ) [ 0000000000]
conv_1_out_load_1     (load             ) [ 0000000000]
bitcast_ln28_2        (bitcast          ) [ 0000000000]
tmp_8                 (partselect       ) [ 0000000000]
trunc_ln28_2          (trunc            ) [ 0000000000]
bitcast_ln28_3        (bitcast          ) [ 0000000000]
tmp_9                 (partselect       ) [ 0000000000]
trunc_ln28_3          (trunc            ) [ 0000000000]
icmp_ln28_4           (icmp             ) [ 0000000000]
icmp_ln28_5           (icmp             ) [ 0000000000]
or_ln28_2             (or               ) [ 0000000000]
icmp_ln28_6           (icmp             ) [ 0000000000]
icmp_ln28_7           (icmp             ) [ 0000000000]
or_ln28_3             (or               ) [ 0000000000]
and_ln28_2            (and              ) [ 0000000000]
tmp_s                 (fcmp             ) [ 0000000000]
and_ln28_3            (and              ) [ 0000000000]
select_ln28_1         (select           ) [ 0011111111]
br_ln23               (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="max_pool_1_out_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="max_pool_1_out_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr_1/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="1"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 store_ln35/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="conv_1_out_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/8 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv_1_out_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/8 "/>
</bind>
</comp>

<comp id="100" class="1005" name="f_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="f_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="r_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="1"/>
<pin id="114" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="max_0_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="max_0_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="32" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_0/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="mpr_0_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="mpr_0_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_0/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="max_1_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="max_1_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="32" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="mpc_0_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="1"/>
<pin id="161" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="mpc_0_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="2" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="max_0_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="max_0_1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_1/7 "/>
</bind>
</comp>

<comp id="183" class="1005" name="mpr_0_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="mpr_0_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_1/7 "/>
</bind>
</comp>

<comp id="194" class="1005" name="max_1_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="max_1_1_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/8 "/>
</bind>
</comp>

<comp id="206" class="1005" name="mpc_0_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="mpc_0_1_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/6 tmp_s/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln13_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln13_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln13_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln25_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_11_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="0" index="2" bw="2" slack="1"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln35_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln35_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_14_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln35_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="1"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln35_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln20_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln20_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln25_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="1"/>
<pin id="322" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln23_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln23_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="1"/>
<pin id="339" dir="0" index="2" bw="2" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="0"/>
<pin id="341" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln28_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln28_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="3"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln28_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="bitcast_ln28_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln28_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="bitcast_ln28_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln28_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln28_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln28_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="23" slack="0"/>
<pin id="403" dir="0" index="1" bw="23" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="or_ln28_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln28_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln28_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="23" slack="0"/>
<pin id="421" dir="0" index="1" bw="23" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln28_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln28_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln28_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln28_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln20_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln20_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln25_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="2"/>
<pin id="466" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln23_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln23_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln26_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_13_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="1"/>
<pin id="489" dir="0" index="2" bw="2" slack="0"/>
<pin id="490" dir="0" index="3" bw="1" slack="0"/>
<pin id="491" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln28_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln28_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="4"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln28_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="bitcast_ln28_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_8_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln28_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="bitcast_ln28_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="0" index="3" bw="6" slack="0"/>
<pin id="536" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln28_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln28_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln28_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="23" slack="0"/>
<pin id="553" dir="0" index="1" bw="23" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln28_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln28_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln28_7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="23" slack="0"/>
<pin id="571" dir="0" index="1" bw="23" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln28_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln28_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="and_ln28_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln28_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="1"/>
<pin id="597" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/9 "/>
</bind>
</comp>

<comp id="604" class="1005" name="f_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="609" class="1005" name="zext_ln13_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="3"/>
<pin id="611" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="615" class="1005" name="zext_ln13_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="1"/>
<pin id="617" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="r_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="628" class="1005" name="shl_ln25_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="1"/>
<pin id="630" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln25 "/>
</bind>
</comp>

<comp id="634" class="1005" name="max_pool_1_out_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="max_pool_1_out_addr_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="2"/>
<pin id="641" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln20_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln25_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="1"/>
<pin id="654" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln23_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="665" class="1005" name="conv_1_out_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="1"/>
<pin id="667" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="select_ln28_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln20_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln25_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="1"/>
<pin id="685" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln23_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="conv_1_out_addr_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="1"/>
<pin id="698" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="select_ln28_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="74" pin=1"/></net>

<net id="135"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="157"><net_src comp="123" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="74" pin=1"/></net>

<net id="182"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="204"><net_src comp="170" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="86" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="147" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="194" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="104" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="104" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="104" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="104" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="116" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="116" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="116" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="116" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="116" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="100" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="287"><net_src comp="262" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="311"><net_src comp="140" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="140" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="140" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="163" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="163" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="163" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="348"><net_src comp="336" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="362"><net_src comp="86" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="359" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="147" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="394"><net_src comp="377" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="363" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="373" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="381" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="391" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="407" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="217" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="86" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="147" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="187" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="12" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="187" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="18" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="187" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="210" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="12" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="210" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="210" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="12" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="498"><net_src comp="486" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="512"><net_src comp="86" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="509" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="194" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="544"><net_src comp="527" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="513" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="56" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="523" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="58" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="545" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="531" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="56" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="541" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="563" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="557" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="217" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="86" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="194" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="607"><net_src comp="230" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="612"><net_src comp="236" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="618"><net_src comp="240" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="626"><net_src comp="250" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="631"><net_src comp="256" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="637"><net_src comp="60" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="642"><net_src comp="67" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="650"><net_src comp="313" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="655"><net_src comp="319" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="663"><net_src comp="330" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="668"><net_src comp="79" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="673"><net_src comp="443" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="681"><net_src comp="457" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="686"><net_src comp="463" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="694"><net_src comp="474" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="699"><net_src comp="92" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="704"><net_src comp="593" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="198" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 7 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln25 : 1
		tmp_10 : 1
		tmp_11 : 1
		zext_ln35 : 2
		max_pool_1_out_addr : 3
		or_ln35 : 2
		tmp_14_cast : 2
		add_ln35 : 3
		zext_ln35_1 : 4
		max_pool_1_out_addr_1 : 5
	State 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		add_ln25 : 1
		store_ln35 : 1
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		tmp_12 : 1
		zext_ln28 : 2
		add_ln28 : 3
		zext_ln28_1 : 4
		conv_1_out_addr : 5
		conv_1_out_load : 6
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28 : 2
		tmp_6 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_7 : 1
		and_ln28_1 : 4
		select_ln28 : 4
	State 7
		icmp_ln20_1 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		add_ln25_1 : 1
		store_ln35 : 1
	State 8
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		xor_ln26 : 1
		tmp_13 : 1
		zext_ln28_2 : 2
		add_ln28_1 : 3
		zext_ln28_3 : 4
		conv_1_out_addr_1 : 5
		conv_1_out_load_1 : 6
	State 9
		bitcast_ln28_2 : 1
		tmp_8 : 2
		trunc_ln28_2 : 2
		tmp_9 : 1
		trunc_ln28_3 : 1
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_2 : 4
		tmp_s : 1
		and_ln28_3 : 4
		select_ln28_1 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_224   |    0    |    0    |    8    |
|          |   icmp_ln13_fu_244   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_307   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_324   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_395   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_401  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_2_fu_413  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_419  |    0    |    0    |    18   |
|          |  icmp_ln20_1_fu_451  |    0    |    0    |    8    |
|          |  icmp_ln23_1_fu_468  |    0    |    0    |    8    |
|          |  icmp_ln28_4_fu_545  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_551  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_563  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_569  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_230       |    0    |    0    |    10   |
|          |       r_fu_250       |    0    |    0    |    10   |
|          |    add_ln35_fu_297   |    0    |    0    |    15   |
|          |    add_ln20_fu_313   |    0    |    0    |    10   |
|          |    add_ln25_fu_319   |    0    |    0    |    10   |
|    add   |    add_ln23_fu_330   |    0    |    0    |    10   |
|          |    add_ln28_fu_349   |    0    |    0    |    15   |
|          |   add_ln20_1_fu_457  |    0    |    0    |    10   |
|          |   add_ln25_1_fu_463  |    0    |    0    |    10   |
|          |   add_ln23_1_fu_474  |    0    |    0    |    10   |
|          |   add_ln28_1_fu_499  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_217      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_443  |    0    |    0    |    32   |
|          | select_ln28_1_fu_593 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_283    |    0    |    0    |    0    |
|          |    or_ln28_fu_407    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_425   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_557   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_575   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_431   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_437  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_581  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_587  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln26_fu_480   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_236   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_240  |    0    |    0    |    0    |
|          |   zext_ln35_fu_278   |    0    |    0    |    0    |
|   zext   |  zext_ln35_1_fu_302  |    0    |    0    |    0    |
|          |   zext_ln28_fu_345   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_354  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_495  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_504  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln25_fu_256   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_10_fu_262    |    0    |    0    |    0    |
|          |     tmp_11_fu_270    |    0    |    0    |    0    |
|bitconcatenate|  tmp_14_cast_fu_289  |    0    |    0    |    0    |
|          |     tmp_12_fu_336    |    0    |    0    |    0    |
|          |     tmp_13_fu_486    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_363     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_381     |    0    |    0    |    0    |
|          |     tmp_8_fu_513     |    0    |    0    |    0    |
|          |     tmp_9_fu_531     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_373  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_391 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_523 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_541 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   437   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln20_1_reg_678     |    2   |
|       add_ln20_reg_647      |    2   |
|      add_ln23_1_reg_691     |    2   |
|       add_ln23_reg_660      |    2   |
|      add_ln25_1_reg_683     |    2   |
|       add_ln25_reg_652      |    2   |
|  conv_1_out_addr_1_reg_696  |    5   |
|   conv_1_out_addr_reg_665   |    5   |
|         f_0_reg_100         |    2   |
|          f_reg_604          |    2   |
|       max_0_0_reg_123       |   32   |
|       max_0_1_reg_170       |   32   |
|       max_1_0_reg_147       |   32   |
|       max_1_1_reg_194       |   32   |
|max_pool_1_out_addr_1_reg_639|    3   |
| max_pool_1_out_addr_reg_634 |    3   |
|       mpc_0_0_reg_159       |    2   |
|       mpc_0_1_reg_206       |    2   |
|       mpr_0_0_reg_136       |    2   |
|       mpr_0_1_reg_183       |    2   |
|         r_0_reg_112         |    2   |
|          r_reg_623          |    2   |
|    select_ln28_1_reg_701    |   32   |
|     select_ln28_reg_670     |   32   |
|       shl_ln25_reg_628      |    2   |
|     zext_ln13_1_reg_615     |    5   |
|      zext_ln13_reg_609      |    6   |
+-----------------------------+--------+
|            Total            |   249  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_86 |  p0  |   4  |   5  |   20   ||    21   |
|    f_0_reg_100   |  p0  |   2  |   2  |    4   ||    9    |
|  max_0_0_reg_123 |  p0  |   2  |  32  |   64   ||    9    |
|  max_0_1_reg_170 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_217    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   286  ||  8.394  ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   75   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   249  |   512  |
+-----------+--------+--------+--------+--------+
