$comment
	File created using the following command:
		vcd file Lab4_CPU.msim.vcd -direction
$end
$date
	Sat Jul 06 14:52:35 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Lab4_CPU_vlg_vec_tst $end
$var reg 1 ! CIN $end
$var reg 1 " CLK $end
$var reg 1 # IN0 $end
$var reg 1 $ IN1 $end
$var reg 1 % IN2 $end
$var reg 1 & IN3 $end
$var reg 1 ' MSA0 $end
$var reg 1 ( MSA1 $end
$var reg 1 ) MSB0 $end
$var reg 1 * MSB1 $end
$var reg 1 + MSC0 $end
$var reg 1 , MSC1 $end
$var reg 1 - MSC2 $end
$var reg 1 . RESET $end
$var wire 1 / A0 $end
$var wire 1 0 A1 $end
$var wire 1 1 A2 $end
$var wire 1 2 A3 $end
$var wire 1 3 B0 $end
$var wire 1 4 B1 $end
$var wire 1 5 B2 $end
$var wire 1 6 B3 $end
$var wire 1 7 COUT $end
$var wire 1 8 OUT0 $end
$var wire 1 9 OUT1 $end
$var wire 1 : OUT2 $end
$var wire 1 ; OUT3 $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 C ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 D A3~output_o $end
$var wire 1 E B3~output_o $end
$var wire 1 F OUT3~output_o $end
$var wire 1 G A0~output_o $end
$var wire 1 H B0~output_o $end
$var wire 1 I OUT0~output_o $end
$var wire 1 J A1~output_o $end
$var wire 1 K B1~output_o $end
$var wire 1 L OUT1~output_o $end
$var wire 1 M A2~output_o $end
$var wire 1 N B2~output_o $end
$var wire 1 O OUT2~output_o $end
$var wire 1 P COUT~output_o $end
$var wire 1 Q CLK~input_o $end
$var wire 1 R CLK~inputclkctrl_outclk $end
$var wire 1 S MSA0~input_o $end
$var wire 1 T IN3~input_o $end
$var wire 1 U MSA1~input_o $end
$var wire 1 V MSB1~input_o $end
$var wire 1 W MSB0~input_o $end
$var wire 1 X inst50|6~0_combout $end
$var wire 1 Y MSC1~input_o $end
$var wire 1 Z MSC0~input_o $end
$var wire 1 [ MSC2~input_o $end
$var wire 1 \ inst38|sub|81~0_combout $end
$var wire 1 ] IN2~input_o $end
$var wire 1 ^ inst52|6~0_combout $end
$var wire 1 _ inst48|6~0_combout $end
$var wire 1 ` inst39|sub|81~4_combout $end
$var wire 1 a IN1~input_o $end
$var wire 1 b inst47|6~0_combout $end
$var wire 1 c inst42|sub|81~1_combout $end
$var wire 1 d IN0~input_o $end
$var wire 1 e inst40|6~0_combout $end
$var wire 1 f inst45|sub|81~6_combout $end
$var wire 1 g inst~0_combout $end
$var wire 1 h inst45|sub|66~combout $end
$var wire 1 i CIN~input_o $end
$var wire 1 j inst45|sub|81~3_combout $end
$var wire 1 k inst45|sub|81~8_combout $end
$var wire 1 l inst45|sub|81~7_combout $end
$var wire 1 m inst40|6~1_combout $end
$var wire 1 n RESET~input_o $end
$var wire 1 o RESET~inputclkctrl_outclk $end
$var wire 1 p inst19~q $end
$var wire 1 q inst49|6~0_combout $end
$var wire 1 r inst49|6~1_combout $end
$var wire 1 s inst7~q $end
$var wire 1 t inst36|sub|104~0_combout $end
$var wire 1 u inst42|sub|81~3_combout $end
$var wire 1 v inst42|sub|81~4_combout $end
$var wire 1 w inst42|sub|81~0_combout $end
$var wire 1 x inst42|sub|81~2_combout $end
$var wire 1 y inst47|6~1_combout $end
$var wire 1 z inst18~q $end
$var wire 1 { inst51|6~0_combout $end
$var wire 1 | inst51|6~1_combout $end
$var wire 1 } inst6~q $end
$var wire 1 ~ inst39|sub|81~1_combout $end
$var wire 1 !! inst39|sub|81~0_combout $end
$var wire 1 "! inst39|sub|81~2_combout $end
$var wire 1 #! inst39|sub|81~3_combout $end
$var wire 1 $! inst39|sub|81~5_combout $end
$var wire 1 %! inst48|6~1_combout $end
$var wire 1 &! inst17~q $end
$var wire 1 '! inst52|6~1_combout $end
$var wire 1 (! inst5~q $end
$var wire 1 )! inst38|sub|65~combout $end
$var wire 1 *! inst32~combout $end
$var wire 1 +! inst38|sub|81~1_combout $end
$var wire 1 ,! inst38|sub|81~2_combout $end
$var wire 1 -! inst36|sub|105~0_combout $end
$var wire 1 .! inst36|sub|106~0_combout $end
$var wire 1 /! inst36|sub|82~combout $end
$var wire 1 0! inst38|sub|81~3_combout $end
$var wire 1 1! inst50|6~1_combout $end
$var wire 1 2! inst16~q $end
$var wire 1 3! inst53|6~0_combout $end
$var wire 1 4! inst53|6~1_combout $end
$var wire 1 5! inst4~q $end
$var wire 1 6! inst~1_combout $end
$var wire 1 7! inst~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
1%
0&
0'
0(
0)
1*
0+
0,
0-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
x>
1?
1@
1A
0B
zC
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
1]
1^
0_
0`
1a
0b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
1n
1o
0p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
1{
1|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
$end
#25000
1"
1Q
1R
1(!
1}
1s
1G
1J
1M
1)!
1~
1`
1u
1c
1j
1f
11
10
1/
1"!
1v
1$!
1x
1l
1I
1L
1O
1#!
1w
1:
19
18
#50000
0"
0Q
0R
#75000
1&
0#
1'
0*
1"
1Q
0V
1S
0d
1T
1R
1b
1_
1X
0{
1y
1%!
11!
#100000
0"
0Q
0R
#125000
0%
0$
1(
1,
1+
0&
1*
1"
1Q
1V
0T
1Z
1Y
1U
0a
0]
1R
0b
0_
0X
13!
0)!
1h
0f
0c
0`
0#!
1{
0y
0%!
01!
0l
0x
0$!
0O
0L
0I
08
09
0:
0r
0|
0'!
12!
1&!
1z
1K
1N
1E
1/!
1*!
1X
1.!
0~
1`
1-!
0!!
0u
1c
1b
16
15
14
1%!
0/!
11!
1$!
1x
1y
1L
1O
1:
19
1'!
1|
#150000
0"
0Q
0R
#175000
1"
1Q
1R
0s
0G
0j
0/
#200000
0"
0Q
0R
#225000
1"
1Q
1R
#250000
0"
0Q
0R
#275000
1"
1Q
1R
#300000
0"
0Q
0R
#325000
1"
1Q
1R
#350000
0"
0Q
0R
#375000
1"
1Q
1R
#400000
0"
0Q
0R
#425000
1"
1Q
1R
#450000
0"
0Q
0R
#475000
1"
1Q
1R
#500000
0"
0Q
0R
#525000
1"
1Q
1R
#550000
0"
0Q
0R
#575000
1"
1Q
1R
#600000
0"
0Q
0R
#625000
1"
1Q
1R
#650000
0"
0Q
0R
#675000
1"
1Q
1R
#700000
0"
0Q
0R
#725000
1"
1Q
1R
#750000
0"
0Q
0R
#775000
1"
1Q
1R
#800000
0"
0Q
0R
#825000
1"
1Q
1R
#850000
0"
0Q
0R
#875000
1"
1Q
1R
#900000
0"
0Q
0R
#925000
1"
1Q
1R
#950000
0"
0Q
0R
#975000
1"
1Q
1R
#1000000
0"
0Q
0R
#1025000
1"
1Q
1R
#1050000
0"
0Q
0R
#1075000
1"
1Q
1R
#1100000
0"
0Q
0R
#1125000
1"
1Q
1R
#1150000
0"
0Q
0R
#1175000
0,
0+
1"
1Q
0Z
0Y
1R
1)!
0"!
1~
0v
1u
0h
1#!
0#!
1"!
0w
1v
1#!
1w
#1200000
