xrun: 19.09-s003: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.09-s003: Started on Oct 29, 2020 at 20:35:20 CET
xrun
	+elaborate
	+sv
	-f /home/student/kcislo/VDIC/.dvt/lab01.build
		-F lab01/mtm_dut.f
			mtm_Alu.vp
		-F lab01/mtm_tb.f
			alu_tb.sv
Recompiling... reason: file './lab01/alu_tb.sv' is newer than expected.
	expected: Thu Oct 29 19:45:05 2020
	actual:   Thu Oct 29 20:35:17 2020
file: lab01/alu_tb.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x60bcf254>
			streams:  30, words: 56664
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:             150     150
		Scalar wires:            7       -
		Vectored wires:          2       -
		Always blocks:          13      13
		Initial blocks:          7       7
		Pseudo assignments:      1       1
		Covergroup Instances:    0       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	19.09-s003: Exiting on Oct 29, 2020 at 20:35:21 CET  (total: 00:00:01)
