{"Source Block": ["hdl/library/prcfg/bist/prcfg_adc.v@81:91@HdlIdDef", "  reg               dst_adc_dsync;\n  reg     [31:0]    dst_adc_ddata;\n  reg               src_adc_dovf;\n\n  reg     [31:0]    status            = 0;\n  reg     [31:0]    adc_pn_data       = 0;\n\n  reg     [ 3:0]    mode;\n  reg     [ 3:0]    channel_sel;\n\n  wire              adc_dvalid;\n"], "Clone Blocks": [["hdl/library/prcfg/bist/prcfg_adc.v@83:93", "  reg               src_adc_dovf;\n\n  reg     [31:0]    status            = 0;\n  reg     [31:0]    adc_pn_data       = 0;\n\n  reg     [ 3:0]    mode;\n  reg     [ 3:0]    channel_sel;\n\n  wire              adc_dvalid;\n  wire    [31:0]    adc_pn_data_s;\n  wire              adc_pn_oos_s;\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@83:93", "  reg                                 src_adc_dovf    = 'h0;\n  reg                                 dst_adc_dwr     = 'h0;\n  reg                                 dst_adc_dsync   = 'h0;\n  reg     [(DATA_WIDTH-1):0]          dst_adc_ddata   = 'h0;\n\n  reg     [ 7:0]                      adc_pn_data     = 'hF1;\n  reg     [31:0]                      status          = 'h0;\n  reg     [ 3:0]                      mode            = 'h0;\n  reg     [ 3:0]                      channel_sel     = 'h0;\n\n  wire                                adc_dvalid;\n"], ["hdl/library/prcfg/bist/prcfg_adc.v@84:94", "\n  reg     [31:0]    status            = 0;\n  reg     [31:0]    adc_pn_data       = 0;\n\n  reg     [ 3:0]    mode;\n  reg     [ 3:0]    channel_sel;\n\n  wire              adc_dvalid;\n  wire    [31:0]    adc_pn_data_s;\n  wire              adc_pn_oos_s;\n  wire              adc_pn_err_s;\n"]], "Diff Content": {"Delete": [[86, "  reg     [31:0]    adc_pn_data       = 0;\n"]], "Add": [[86, "  reg     [15:0]    adc_pn_data       = 0;\n"]]}}