Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" into library work
Parsing module <InstructionCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11368: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11377: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11433: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11474: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11580: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11611: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11639: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11670: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11698: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11729: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11757: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11788: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11816: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11847: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11875: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11906: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11934: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11965: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11993: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12024: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12052: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12083: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12111: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12142: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12170: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12201: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12229: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12260: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12288: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12319: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12347: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12378: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12406: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12437: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12465: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12496: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12524: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12550: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 44: Using initial value of netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 86: Using initial value of netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 99: Using initial value of netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 118: Using initial value of netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 135: Using initial value of netsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 136: Using initial value of netsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 172: Using initial value of netsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 173: Using initial value of netsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 189: Using initial value of netsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 226: Using initial value of netsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 244: Using initial value of netsoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 256: Using initial value of netsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 284: Using initial value of netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 288: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 295: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 330: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 446: Using initial value of netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 462: Using initial value of netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 541: Using initial value of netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 557: Using initial value of netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 577: Using initial value of netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 593: Using initial value of netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 667: Using initial value of netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 668: Using initial value of netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 672: Using initial value of netsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 673: Using initial value of netsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 700: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 701: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 717: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 762: Using initial value of netsoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 764: Using initial value of netsoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 787: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 788: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 804: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 849: Using initial value of netsoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 851: Using initial value of netsoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 874: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 875: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 891: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 936: Using initial value of netsoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 938: Using initial value of netsoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 961: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 962: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 978: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1023: Using initial value of netsoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1025: Using initial value of netsoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1048: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1049: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1065: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1110: Using initial value of netsoc_sdram_bankmachine4_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1112: Using initial value of netsoc_sdram_bankmachine4_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1135: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1136: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1152: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1197: Using initial value of netsoc_sdram_bankmachine5_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1199: Using initial value of netsoc_sdram_bankmachine5_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1222: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1223: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1239: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1284: Using initial value of netsoc_sdram_bankmachine6_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1286: Using initial value of netsoc_sdram_bankmachine6_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1309: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1310: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1326: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1371: Using initial value of netsoc_sdram_bankmachine7_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1373: Using initial value of netsoc_sdram_bankmachine7_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1376: Using initial value of netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1377: Using initial value of netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1378: Using initial value of netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1396: Using initial value of netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1397: Using initial value of netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1412: Using initial value of netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1413: Using initial value of netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1416: Using initial value of netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1417: Using initial value of netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1418: Using initial value of netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1419: Using initial value of netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1421: Using initial value of netsoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1423: Using initial value of netsoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1441: Using initial value of netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1444: Using initial value of netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1557: Using initial value of liteethphygmiimiitx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1558: Using initial value of liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1617: Using initial value of liteethphygmiimiirx_gmii_rx_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1620: Using initial value of liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1621: Using initial value of liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1628: Using initial value of liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1629: Using initial value of liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1632: Using initial value of liteethphygmiimiirx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1706: Using initial value of preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1723: Using initial value of preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1778: Using initial value of crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1814: Using initial value of crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1889: Using initial value of tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1892: Using initial value of tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 1893: Using initial value of tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2097: Using initial value of writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2129: Using initial value of writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2130: Using initial value of writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2146: Using initial value of writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2174: Using initial value of reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2178: Using initial value of reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2181: Using initial value of reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2206: Using initial value of reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2207: Using initial value of reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2223: Using initial value of reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2261: Using initial value of sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2274: Using initial value of sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2287: Using initial value of sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2302: Using initial value of sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2355: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2356: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2357: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2358: Using initial value of locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2359: Using initial value of locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2360: Using initial value of locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2361: Using initial value of locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 2362: Using initial value of locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11294: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11314: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3091: Assignment to netsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3092: Assignment to netsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3096: Assignment to netsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3142: Assignment to netsoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3167: Assignment to netsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3168: Assignment to netsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3172: Assignment to netsoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3235: Assignment to ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3236: Assignment to ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3239: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3240: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3261: Assignment to ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3277: Assignment to ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3299: Assignment to netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3315: Assignment to netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3529: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3584: Assignment to netsoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3585: Assignment to netsoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3626: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3627: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3628: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3746: Assignment to netsoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3747: Assignment to netsoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3788: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3789: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3790: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3908: Assignment to netsoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3909: Assignment to netsoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3950: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3951: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 3952: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4070: Assignment to netsoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4071: Assignment to netsoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4112: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4113: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4114: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4232: Assignment to netsoc_sdram_bankmachine4_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4233: Assignment to netsoc_sdram_bankmachine4_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4274: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4275: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4276: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4394: Assignment to netsoc_sdram_bankmachine5_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4395: Assignment to netsoc_sdram_bankmachine5_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4436: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4437: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4438: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4556: Assignment to netsoc_sdram_bankmachine6_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4557: Assignment to netsoc_sdram_bankmachine6_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4598: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4599: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4600: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4718: Assignment to netsoc_sdram_bankmachine7_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4719: Assignment to netsoc_sdram_bankmachine7_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4760: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4761: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4762: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4857: Assignment to netsoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4858: Assignment to netsoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4896: Assignment to netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 4933: Assignment to netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5113: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5114: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5118: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5119: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5123: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5124: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5128: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5129: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5133: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5134: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5138: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5139: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5143: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5144: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5148: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5149: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5210: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5211: Assignment to netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5293: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5278: Assignment to netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5379: Assignment to liteethphygmiimiitx_gmii_tx_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5380: Assignment to liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5382: Assignment to liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5383: Assignment to liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5386: Assignment to liteethphygmiimiitx_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5387: Assignment to liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5389: Assignment to liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5390: Assignment to liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5406: Assignment to liteethphygmiimiitx_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5407: Assignment to liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5432: Assignment to liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5470: Assignment to liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5500: Assignment to liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5709: Assignment to crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5843: Assignment to crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5889: Assignment to crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5890: Assignment to crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 5891: Assignment to crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6063: Assignment to tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6197: Assignment to tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6201: Assignment to tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6281: Assignment to writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6325: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6328: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6332: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6335: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6360: Assignment to writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6361: Assignment to writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6495: Assignment to reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6496: Assignment to reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6586: Assignment to sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6587: Assignment to sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6589: Assignment to sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6590: Assignment to sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6591: Assignment to sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6593: Assignment to sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6594: Assignment to sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6596: Assignment to sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6597: Assignment to sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6598: Assignment to sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6604: Assignment to sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6605: Assignment to sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6611: Assignment to sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6612: Assignment to sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6626: Assignment to netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6627: Assignment to netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6631: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6658: Assignment to netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6659: Assignment to netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6661: Assignment to netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6662: Assignment to netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6663: Assignment to netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6669: Assignment to netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6670: Assignment to netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6673: Assignment to netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6676: Assignment to netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6677: Assignment to netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6679: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6680: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6682: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6683: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6684: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6721: Assignment to netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6731: Assignment to netsoc_csrbankarray_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6732: Assignment to netsoc_csrbankarray_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6733: Assignment to netsoc_csrbankarray_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6734: Assignment to netsoc_csrbankarray_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6735: Assignment to netsoc_csrbankarray_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6736: Assignment to netsoc_csrbankarray_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6737: Assignment to netsoc_csrbankarray_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6738: Assignment to netsoc_csrbankarray_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6739: Assignment to netsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6749: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6750: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6751: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6752: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6753: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6754: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6755: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6756: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6757: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6758: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6759: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6760: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6761: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6762: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6763: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6764: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6765: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6766: Assignment to netsoc_csrbankarray_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6767: Assignment to writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6768: Assignment to writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6773: Assignment to reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6775: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6776: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6777: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6778: Assignment to netsoc_csrbankarray_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6785: Assignment to reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6786: Assignment to reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6791: Assignment to netsoc_csrbankarray_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6792: Assignment to netsoc_csrbankarray_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6793: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6794: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6795: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6796: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6797: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6798: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6799: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6800: Assignment to netsoc_csrbankarray_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6801: Assignment to netsoc_csrbankarray_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6802: Assignment to netsoc_csrbankarray_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6803: Assignment to netsoc_csrbankarray_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6804: Assignment to netsoc_csrbankarray_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6805: Assignment to netsoc_csrbankarray_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6806: Assignment to netsoc_csrbankarray_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6807: Assignment to netsoc_csrbankarray_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6808: Assignment to netsoc_csrbankarray_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6839: Assignment to netsoc_csrbankarray_csrbank2_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6840: Assignment to netsoc_csrbankarray_csrbank2_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6845: Assignment to netsoc_csrbankarray_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6846: Assignment to netsoc_csrbankarray_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6862: Assignment to netsoc_csrbankarray_csrbank3_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6863: Assignment to netsoc_csrbankarray_csrbank3_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6864: Assignment to netsoc_csrbankarray_csrbank3_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6865: Assignment to netsoc_csrbankarray_csrbank3_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6866: Assignment to netsoc_csrbankarray_csrbank3_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6867: Assignment to netsoc_csrbankarray_csrbank3_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6868: Assignment to netsoc_csrbankarray_csrbank3_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6869: Assignment to netsoc_csrbankarray_csrbank3_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6870: Assignment to netsoc_csrbankarray_csrbank3_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6871: Assignment to netsoc_csrbankarray_csrbank3_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6872: Assignment to netsoc_csrbankarray_csrbank3_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6873: Assignment to netsoc_csrbankarray_csrbank3_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6874: Assignment to netsoc_csrbankarray_csrbank3_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6875: Assignment to netsoc_csrbankarray_csrbank3_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6876: Assignment to netsoc_csrbankarray_csrbank3_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6877: Assignment to netsoc_csrbankarray_csrbank3_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6878: Assignment to netsoc_csrbankarray_csrbank3_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6879: Assignment to netsoc_csrbankarray_csrbank3_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6880: Assignment to netsoc_csrbankarray_csrbank3_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6881: Assignment to netsoc_csrbankarray_csrbank3_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6882: Assignment to netsoc_csrbankarray_csrbank3_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6883: Assignment to netsoc_csrbankarray_csrbank3_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6884: Assignment to netsoc_csrbankarray_csrbank3_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6885: Assignment to netsoc_csrbankarray_csrbank3_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6886: Assignment to netsoc_csrbankarray_csrbank3_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6887: Assignment to netsoc_csrbankarray_csrbank3_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6888: Assignment to netsoc_csrbankarray_csrbank3_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6889: Assignment to netsoc_csrbankarray_csrbank3_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6890: Assignment to netsoc_csrbankarray_csrbank3_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6891: Assignment to netsoc_csrbankarray_csrbank3_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6892: Assignment to netsoc_csrbankarray_csrbank3_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6893: Assignment to netsoc_csrbankarray_csrbank3_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6894: Assignment to netsoc_csrbankarray_csrbank3_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6895: Assignment to netsoc_csrbankarray_csrbank3_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6896: Assignment to netsoc_csrbankarray_csrbank3_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6897: Assignment to netsoc_csrbankarray_csrbank3_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6898: Assignment to netsoc_csrbankarray_csrbank3_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6899: Assignment to netsoc_csrbankarray_csrbank3_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6900: Assignment to netsoc_csrbankarray_csrbank3_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6901: Assignment to netsoc_csrbankarray_csrbank3_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6902: Assignment to netsoc_csrbankarray_csrbank3_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6903: Assignment to netsoc_csrbankarray_csrbank3_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6904: Assignment to netsoc_csrbankarray_csrbank3_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6905: Assignment to netsoc_csrbankarray_csrbank3_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6906: Assignment to netsoc_csrbankarray_csrbank3_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6907: Assignment to netsoc_csrbankarray_csrbank3_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6908: Assignment to netsoc_csrbankarray_csrbank3_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6909: Assignment to netsoc_csrbankarray_csrbank3_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6910: Assignment to netsoc_csrbankarray_csrbank3_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6911: Assignment to netsoc_csrbankarray_csrbank3_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6912: Assignment to netsoc_csrbankarray_csrbank3_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6913: Assignment to netsoc_csrbankarray_csrbank3_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6914: Assignment to netsoc_csrbankarray_csrbank3_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6915: Assignment to netsoc_csrbankarray_csrbank3_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6916: Assignment to netsoc_csrbankarray_csrbank3_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6917: Assignment to netsoc_csrbankarray_csrbank3_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6918: Assignment to netsoc_csrbankarray_csrbank3_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6919: Assignment to netsoc_csrbankarray_csrbank3_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6920: Assignment to netsoc_csrbankarray_csrbank3_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6921: Assignment to netsoc_csrbankarray_csrbank3_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6922: Assignment to netsoc_csrbankarray_csrbank3_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6923: Assignment to netsoc_csrbankarray_csrbank3_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6924: Assignment to netsoc_csrbankarray_csrbank3_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6925: Assignment to netsoc_csrbankarray_csrbank3_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6926: Assignment to netsoc_csrbankarray_csrbank3_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6927: Assignment to netsoc_csrbankarray_csrbank3_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6928: Assignment to netsoc_csrbankarray_csrbank3_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6929: Assignment to netsoc_csrbankarray_csrbank3_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6930: Assignment to netsoc_csrbankarray_csrbank3_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6931: Assignment to netsoc_csrbankarray_csrbank3_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6932: Assignment to netsoc_csrbankarray_csrbank3_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6933: Assignment to netsoc_csrbankarray_csrbank3_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6934: Assignment to netsoc_csrbankarray_csrbank3_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6935: Assignment to netsoc_csrbankarray_csrbank3_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6936: Assignment to netsoc_csrbankarray_csrbank3_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6937: Assignment to netsoc_csrbankarray_csrbank3_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6938: Assignment to netsoc_csrbankarray_csrbank3_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6939: Assignment to netsoc_csrbankarray_csrbank3_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6940: Assignment to netsoc_csrbankarray_csrbank3_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6941: Assignment to netsoc_csrbankarray_csrbank3_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6942: Assignment to netsoc_csrbankarray_csrbank3_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6943: Assignment to netsoc_csrbankarray_csrbank3_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6944: Assignment to netsoc_csrbankarray_csrbank3_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6945: Assignment to netsoc_csrbankarray_csrbank3_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6946: Assignment to netsoc_csrbankarray_csrbank3_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6947: Assignment to netsoc_csrbankarray_csrbank3_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6948: Assignment to netsoc_csrbankarray_csrbank3_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6949: Assignment to netsoc_csrbankarray_csrbank3_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 6999: Assignment to netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7015: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7016: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7017: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7018: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7019: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7020: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7021: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7022: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7025: Assignment to netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7041: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7042: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7043: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7044: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7045: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7046: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7047: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7048: Assignment to netsoc_csrbankarray_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7049: Assignment to netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7051: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7052: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7053: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7054: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7055: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7056: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7057: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7058: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7059: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7060: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7061: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7062: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7063: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7064: Assignment to netsoc_csrbankarray_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7109: Assignment to netsoc_csrbankarray_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7110: Assignment to netsoc_csrbankarray_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7137: Assignment to netsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7139: Assignment to netsoc_csrbankarray_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7140: Assignment to netsoc_csrbankarray_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7141: Assignment to netsoc_csrbankarray_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7142: Assignment to netsoc_csrbankarray_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7143: Assignment to netsoc_csrbankarray_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7144: Assignment to netsoc_csrbankarray_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7145: Assignment to netsoc_csrbankarray_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7146: Assignment to netsoc_csrbankarray_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7147: Assignment to netsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7148: Assignment to netsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7174: Assignment to netsoc_csrbankarray_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7175: Assignment to netsoc_csrbankarray_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7176: Assignment to netsoc_csrbankarray_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7177: Assignment to netsoc_csrbankarray_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7178: Assignment to netsoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7179: Assignment to netsoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7225: Assignment to netsoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 7235: Assignment to netsoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8515: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8503: Assignment to liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8682: Assignment to liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8821: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8788: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8870: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8871: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 9043: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 9063: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 8855: Assignment to rbank ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11331: Assignment to netsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11348: Assignment to netsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11411: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11414: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 11423: Assignment to crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12587: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12601: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12615: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12629: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12643: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12657: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12671: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12685: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12743: Assignment to crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12759: Assignment to tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12775: Assignment to rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12789: Assignment to writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12805: Assignment to writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12821: Assignment to writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12835: Assignment to reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 224: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 226: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 300: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 1768: Assignment to IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2446: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2609: Assignment to memory_MMU_RSP_physicalAddress ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2610: Assignment to memory_MMU_RSP_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2611: Assignment to memory_MMU_RSP_allowRead ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2612: Assignment to memory_MMU_RSP_allowWrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2613: Assignment to memory_MMU_RSP_allowExecute ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2614: Assignment to memory_MMU_RSP_exception ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2828: Assignment to lastStageInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2829: Assignment to lastStagePc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2830: Assignment to lastStageIsValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2831: Assignment to lastStageIsFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2855: Assignment to IBusCachedPlugin_incomingInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2927: Assignment to IBusCachedPlugin_iBusRsp_stages_0_inputSample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2938: Assignment to IBusCachedPlugin_iBusRsp_stages_0_output_payload ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2978: Assignment to IBusCachedPlugin_pcValids_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 2979: Assignment to IBusCachedPlugin_pcValids_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3111: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3172: Assignment to IBusCachedPlugin_mmuBus_cmd_isValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3174: Assignment to IBusCachedPlugin_mmuBus_cmd_bypassTranslation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3175: Assignment to IBusCachedPlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3222: Assignment to execute_DBusSimplePlugin_formalMask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3223: Assignment to DBusSimplePlugin_mmuBus_cmd_isValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3225: Assignment to DBusSimplePlugin_mmuBus_cmd_bypassTranslation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3226: Assignment to DBusSimplePlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3845: Assignment to IBusCachedPlugin_decodePrediction_rsp_wasWrong ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3853: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3854: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3898: Assignment to CsrPlugin_exceptionPendings_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3899: Assignment to CsrPlugin_exceptionPendings_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3900: Assignment to CsrPlugin_exceptionPendings_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3901: Assignment to CsrPlugin_exceptionPendings_3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3903: Assignment to CsrPlugin_lastStageWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3929: Assignment to CsrPlugin_xtvec_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3951: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3954: Assignment to execute_CsrPlugin_inWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 3956: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4005: Assignment to execute_CsrPlugin_illegalInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4058: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4174: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4178: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4179: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4182: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4183: Assignment to memory_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4186: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4250: Assignment to execute_CsrPlugin_wfiWake ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4527. $display ERROR DBusSimplePlugin doesn't allow memory stage stall when read happend
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" Line 4530. $display ERROR DBusSimplePlugin doesn't allow writeback stage stall when read happend
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 12844: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 13054: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" Line 13074: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v".
    Set property "register_balancing = no" for signal <tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" line 12838: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" line 12838: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" line 12838: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_vexriscv.lite/gateware/top.v" line 12838: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16x10-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 8x24-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_11>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 64x42-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 2x35-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Register <ddrphy_record1_odt> equivalent to <ddrphy_record0_odt> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <liteethphygmiimiirx_gmii_rx_source_valid> equivalent to <liteethphygmiimiirx_gmii_rx_dv_d> has been removed
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Found 1-bit register for signal <toggle_i>.
    Found 1-bit register for signal <liteethphygmiimiirx_pads_d_rx_dv>.
    Found 8-bit register for signal <liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <liteethphygmiimiirx_gmii_rx_dv_d>.
    Found 8-bit register for signal <liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <liteethphygmiimiirx_converter_reset>.
    Found 1-bit register for signal <liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <liteethphygmiimiirx_converter_converter_source_first>.
    Found 1-bit register for signal <liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 1-bit register for signal <liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <crc32_checker_crc_reg>.
    Found 3-bit register for signal <crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <liteethmaccrc32checker_state>.
    Found 1-bit register for signal <ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <ps_crc_error_toggle_i>.
    Found 1-bit register for signal <rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <rx_converter_converter_demux>.
    Found 1-bit register for signal <rx_converter_converter_source_first>.
    Found 1-bit register for signal <rx_converter_converter_source_last>.
    Found 40-bit register for signal <rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 1-bit register for signal <liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <tx_gap_inserter_counter>.
    Found 1-bit register for signal <tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <preamble_inserter_cnt>.
    Found 2-bit register for signal <liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <crc32_inserter_cnt>.
    Found 32-bit register for signal <crc32_inserter_reg>.
    Found 2-bit register for signal <liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <padding_inserter_counter>.
    Found 1-bit register for signal <liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <tx_last_be_ongoing>.
    Found 2-bit register for signal <tx_converter_converter_mux>.
    Found 7-bit register for signal <tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 1-bit register for signal <ddrphy_record0_odt>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 3-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 3-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <netsoc_rom_bus_ack>.
    Found 1-bit register for signal <netsoc_sram_bus_ack>.
    Found 1-bit register for signal <netsoc_interface_we>.
    Found 8-bit register for signal <netsoc_interface_dat_w>.
    Found 14-bit register for signal <netsoc_interface_adr>.
    Found 32-bit register for signal <netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <netsoc_counter>.
    Found 1-bit register for signal <netsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <netsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <netsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <netsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <netsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <netsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <netsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <netsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <netsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <netsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <netsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <netsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <netsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <netsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <netsoc_uart_tx_pending>.
    Found 1-bit register for signal <netsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <netsoc_uart_rx_pending>.
    Found 1-bit register for signal <netsoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <netsoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <netsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <netsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <netsoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <netsoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <netsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <netsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <netsoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <netsoc_timer0_value>.
    Found 32-bit register for signal <netsoc_timer0_value_status>.
    Found 1-bit register for signal <netsoc_timer0_zero_pending>.
    Found 1-bit register for signal <netsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <ddrphy_record2_wrdata>.
    Found 4-bit register for signal <ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <netsoc_sdram_timer_count>.
    Found 13-bit register for signal <netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <netsoc_sdram_generator_done>.
    Found 4-bit register for signal <netsoc_sdram_generator_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_row_opened>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <netsoc_sdram_time0>.
    Found 4-bit register for signal <netsoc_sdram_time1>.
    Found 3-bit register for signal <netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <netsoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <liteethphygmiimiirx_mux_sel>.
    Found 24-bit register for signal <sys_counter>.
    Found 1-bit register for signal <toggle_o_r>.
    Found 2-bit register for signal <liteethphygmiimii_state>.
    Found 9-bit register for signal <counter>.
    Found 32-bit register for signal <preamble_errors_status>.
    Found 32-bit register for signal <crc_errors_status>.
    Found 1-bit register for signal <ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <writer_counter>.
    Found 1-bit register for signal <writer_slot>.
    Found 1-bit register for signal <writer_fifo_produce>.
    Found 1-bit register for signal <writer_fifo_consume>.
    Found 2-bit register for signal <writer_fifo_level>.
    Found 3-bit register for signal <liteethmacsramwriter_state>.
    Found 32-bit register for signal <writer_errors_status>.
    Found 11-bit register for signal <reader_counter>.
    Found 1-bit register for signal <reader_last_d>.
    Found 1-bit register for signal <reader_done_pending>.
    Found 1-bit register for signal <reader_fifo_produce>.
    Found 1-bit register for signal <reader_fifo_consume>.
    Found 2-bit register for signal <reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <sram0_bus_ack0>.
    Found 1-bit register for signal <sram1_bus_ack0>.
    Found 1-bit register for signal <sram0_bus_ack1>.
    Found 1-bit register for signal <sram1_bus_ack1>.
    Found 4-bit register for signal <slave_sel_r>.
    Found 1-bit register for signal <netsoc_grant>.
    Found 6-bit register for signal <netsoc_slave_sel_r>.
    Found 20-bit register for signal <netsoc_count>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <netsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <writer_storage_full>.
    Found 1-bit register for signal <reader_slot_storage_full>.
    Found 1-bit register for signal <reader_length_storage_full<10>>.
    Found 1-bit register for signal <reader_length_storage_full<9>>.
    Found 1-bit register for signal <reader_length_storage_full<8>>.
    Found 1-bit register for signal <reader_length_storage_full<7>>.
    Found 1-bit register for signal <reader_length_storage_full<6>>.
    Found 1-bit register for signal <reader_length_storage_full<5>>.
    Found 1-bit register for signal <reader_length_storage_full<4>>.
    Found 1-bit register for signal <reader_length_storage_full<3>>.
    Found 1-bit register for signal <reader_length_storage_full<2>>.
    Found 1-bit register for signal <reader_length_storage_full<1>>.
    Found 1-bit register for signal <reader_length_storage_full<0>>.
    Found 1-bit register for signal <reader_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <reset_storage_full>.
    Found 3-bit register for signal <storage_full>.
    Found 1-bit register for signal <netsoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <netsoc_sdram_storage_full>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <netsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <netsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <netsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <netsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <netsoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_csrbankarray_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <netsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 14-bit register for signal <memadr>.
    Found 13-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found 10-bit register for signal <eth_counter>.
    Found 4-bit register for signal <liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found finite state machine <FSM_0> for signal <liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <crc32_checker_syncfifo_level[2]_GND_1_o_sub_1779_OUT> created at line 8589.
    Found 2-bit subtractor for signal <crc32_inserter_cnt[1]_GND_1_o_sub_1835_OUT> created at line 8724.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1871_OUT> created at line 8781.
    Found 5-bit subtractor for signal <netsoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1932_OUT> created at line 8982.
    Found 5-bit subtractor for signal <netsoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1941_OUT> created at line 9004.
    Found 32-bit subtractor for signal <netsoc_timer0_value[31]_GND_1_o_sub_1945_OUT> created at line 9025.
    Found 10-bit subtractor for signal <netsoc_sdram_timer_count[9]_GND_1_o_sub_1981_OUT> created at line 9113.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2002_OUT> created at line 9171.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2006_OUT> created at line 9194.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2018_OUT> created at line 9221.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2022_OUT> created at line 9244.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2034_OUT> created at line 9271.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2038_OUT> created at line 9294.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2050_OUT> created at line 9321.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2054_OUT> created at line 9344.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2066_OUT> created at line 9371.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2070_OUT> created at line 9394.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2082_OUT> created at line 9421.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2086_OUT> created at line 9444.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2098_OUT> created at line 9471.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2102_OUT> created at line 9494.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2114_OUT> created at line 9521.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2118_OUT> created at line 9544.
    Found 5-bit subtractor for signal <netsoc_sdram_time0[4]_GND_1_o_sub_2122_OUT> created at line 9555.
    Found 4-bit subtractor for signal <netsoc_sdram_time1[3]_GND_1_o_sub_2125_OUT> created at line 9562.
    Found 3-bit subtractor for signal <netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2246_OUT> created at line 10077.
    Found 2-bit subtractor for signal <writer_fifo_level[1]_GND_1_o_sub_2328_OUT> created at line 10215.
    Found 2-bit subtractor for signal <reader_fifo_level[1]_GND_1_o_sub_2339_OUT> created at line 10248.
    Found 20-bit subtractor for signal <netsoc_count[19]_GND_1_o_sub_2342_OUT> created at line 10288.
    Found 7-bit adder for signal <tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_855_OUT> created at line 6130.
    Found 7-bit adder for signal <tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_858_OUT> created at line 6139.
    Found 7-bit adder for signal <rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_877_OUT> created at line 6173.
    Found 7-bit adder for signal <rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_880_OUT> created at line 6182.
    Found 32-bit adder for signal <writer_errors_status[31]_GND_1_o_add_933_OUT> created at line 6430.
    Found 11-bit adder for signal <reader_counter[10]_GND_1_o_add_957_OUT> created at line 6462.
    Found 10-bit adder for signal <eth_counter[9]_GND_1_o_add_1757_OUT> created at line 8504.
    Found 1-bit adder for signal <liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_1759_OUT<0>> created at line 8524.
    Found 3-bit adder for signal <crc32_checker_syncfifo_produce[2]_GND_1_o_add_1769_OUT> created at line 8573.
    Found 3-bit adder for signal <crc32_checker_syncfifo_consume[2]_GND_1_o_add_1773_OUT> created at line 8580.
    Found 3-bit adder for signal <crc32_checker_syncfifo_level[2]_GND_1_o_add_1776_OUT> created at line 8585.
    Found 2-bit adder for signal <rx_converter_converter_demux[1]_GND_1_o_add_1785_OUT> created at line 8612.
    Found 1-bit adder for signal <liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_1827_OUT<0>> created at line 8701.
    Found 4-bit adder for signal <tx_gap_inserter_counter[3]_GND_1_o_add_1828_OUT> created at line 8708.
    Found 3-bit adder for signal <preamble_inserter_cnt[2]_GND_1_o_add_1831_OUT> created at line 8716.
    Found 16-bit adder for signal <padding_inserter_counter[15]_GND_1_o_add_1839_OUT> created at line 8738.
    Found 2-bit adder for signal <tx_converter_converter_mux[1]_GND_1_o_add_1842_OUT> created at line 8755.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1876_OUT<0>> created at line 8792.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1877_OUT<0>> created at line 8794.
    Found 32-bit adder for signal <netsoc_ctrl_bus_errors[31]_GND_1_o_add_1887_OUT> created at line 8858.
    Found 2-bit adder for signal <netsoc_counter[1]_GND_1_o_add_1894_OUT> created at line 8883.
    Found 4-bit adder for signal <netsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1897_OUT> created at line 8897.
    Found 33-bit adder for signal <n6884> created at line 8913.
    Found 4-bit adder for signal <netsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1909_OUT> created at line 8926.
    Found 33-bit adder for signal <n6889> created at line 8945.
    Found 4-bit adder for signal <netsoc_uart_tx_fifo_produce[3]_GND_1_o_add_1925_OUT> created at line 8971.
    Found 4-bit adder for signal <netsoc_uart_tx_fifo_consume[3]_GND_1_o_add_1927_OUT> created at line 8974.
    Found 5-bit adder for signal <netsoc_uart_tx_fifo_level0[4]_GND_1_o_add_1929_OUT> created at line 8978.
    Found 4-bit adder for signal <netsoc_uart_rx_fifo_produce[3]_GND_1_o_add_1934_OUT> created at line 8993.
    Found 4-bit adder for signal <netsoc_uart_rx_fifo_consume[3]_GND_1_o_add_1936_OUT> created at line 8996.
    Found 5-bit adder for signal <netsoc_uart_rx_fifo_level0[4]_GND_1_o_add_1938_OUT> created at line 9000.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1949_OUT> created at line 9041.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_1956_OUT> created at line 9055.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_1969_OUT> created at line 9081.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1975_OUT> created at line 9092.
    Found 4-bit adder for signal <netsoc_sdram_generator_counter[3]_GND_1_o_add_1989_OUT> created at line 9143.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1995_OUT> created at line 9160.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1997_OUT> created at line 9163.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1999_OUT> created at line 9167.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2011_OUT> created at line 9210.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2013_OUT> created at line 9213.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2015_OUT> created at line 9217.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2027_OUT> created at line 9260.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2029_OUT> created at line 9263.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2031_OUT> created at line 9267.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2043_OUT> created at line 9310.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2045_OUT> created at line 9313.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2047_OUT> created at line 9317.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2059_OUT> created at line 9360.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2061_OUT> created at line 9363.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2063_OUT> created at line 9367.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2075_OUT> created at line 9410.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2077_OUT> created at line 9413.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2079_OUT> created at line 9417.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2091_OUT> created at line 9460.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2093_OUT> created at line 9463.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2095_OUT> created at line 9467.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2107_OUT> created at line 9510.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2109_OUT> created at line 9513.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2111_OUT> created at line 9517.
    Found 25-bit adder for signal <n6963> created at line 10088.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2250_OUT> created at line 10097.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2252_OUT> created at line 10100.
    Found 24-bit adder for signal <sys_counter[23]_GND_1_o_add_2310_OUT> created at line 10173.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_2313_OUT> created at line 10179.
    Found 32-bit adder for signal <preamble_errors_status[31]_GND_1_o_add_2315_OUT> created at line 10182.
    Found 32-bit adder for signal <crc_errors_status[31]_GND_1_o_add_2317_OUT> created at line 10185.
    Found 32-bit adder for signal <writer_counter[31]_GND_1_o_add_2319_OUT> created at line 10197.
    Found 1-bit adder for signal <writer_slot_PWR_1_o_add_2322_OUT<0>> created at line 10201.
    Found 1-bit adder for signal <writer_fifo_produce_PWR_1_o_add_2323_OUT<0>> created at line 10204.
    Found 1-bit adder for signal <writer_fifo_consume_PWR_1_o_add_2324_OUT<0>> created at line 10207.
    Found 2-bit adder for signal <writer_fifo_level[1]_GND_1_o_add_2325_OUT> created at line 10211.
    Found 1-bit adder for signal <reader_fifo_produce_PWR_1_o_add_2334_OUT<0>> created at line 10237.
    Found 1-bit adder for signal <reader_fifo_consume_PWR_1_o_add_2335_OUT<0>> created at line 10240.
    Found 2-bit adder for signal <reader_fifo_level[1]_GND_1_o_add_2336_OUT> created at line 10244.
    Found 8x8-bit Read Only RAM for signal <preamble_inserter_cnt[2]_PWR_1_o_wide_mux_762_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 1-bit 3-to-1 multiplexer for signal <netsoc_ack> created at line 5290.
    Found 8-bit 4-to-1 multiplexer for signal <crc32_inserter_cnt[1]_crc32_inserter_value[7]_wide_mux_784_OUT> created at line 5778.
    Found 10-bit 4-to-1 multiplexer for signal <tx_converter_converter_source_payload_data> created at line 6048.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 7311.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 7340.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 7398.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 7427.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 7485.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 7514.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 7543.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 7572.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 7601.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 7659.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 7688.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7746.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 7775.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 7804.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 8254.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 8271.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8288.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8305.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8322.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8339.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8356.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 8373.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 8390.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 8407.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 8424.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 8441.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 8458.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 8475.
    Found 40-bit 4-to-1 multiplexer for signal <rx_converter_converter_demux[1]_rx_converter_converter_sink_payload_data[9]_wide_mux_1788_OUT> created at line 8630.
    Found 8-bit 12-to-1 multiplexer for signal <netsoc_csrbankarray_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2344_OUT> created at line 10295.
    Found 8-bit 31-to-1 multiplexer for signal <netsoc_csrbankarray_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2346_OUT> created at line 10340.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_csrbankarray_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2348_OUT> created at line 10454.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_csrbankarray_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2360_OUT> created at line 10787.
    Found 8-bit 21-to-1 multiplexer for signal <netsoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT> created at line 10809.
    Found 8-bit 7-to-1 multiplexer for signal <netsoc_csrbankarray_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2365_OUT> created at line 10899.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_csrbankarray_interface8_bank_bus_adr[1]_netsoc_csrbankarray_csrbank8_tuning_word0_w[7]_wide_mux_2368_OUT> created at line 10926.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11503
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11503
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11503
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11503
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 12729
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine0_row_hit> created at line 3573
    Found 13-bit comparator not equal for signal <n0277> created at line 3589
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine1_row_hit> created at line 3735
    Found 13-bit comparator not equal for signal <n0366> created at line 3751
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine2_row_hit> created at line 3897
    Found 13-bit comparator not equal for signal <n0450> created at line 3913
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine3_row_hit> created at line 4059
    Found 13-bit comparator not equal for signal <n0534> created at line 4075
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine4_row_hit> created at line 4221
    Found 13-bit comparator not equal for signal <n0618> created at line 4237
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine5_row_hit> created at line 4383
    Found 13-bit comparator not equal for signal <n0702> created at line 4399
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine6_row_hit> created at line 4545
    Found 13-bit comparator not equal for signal <n0786> created at line 4561
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine7_row_hit> created at line 4707
    Found 13-bit comparator not equal for signal <n0870> created at line 4723
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_465_o> created at line 4918
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_466_o> created at line 4918
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_467_o> created at line 4919
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_468_o> created at line 4919
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_469_o> created at line 4920
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_470_o> created at line 4920
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_471_o> created at line 4921
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_472_o> created at line 4921
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_473_o> created at line 4922
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_474_o> created at line 4922
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_475_o> created at line 4923
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_476_o> created at line 4923
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_477_o> created at line 4924
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_478_o> created at line 4924
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_479_o> created at line 4925
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_480_o> created at line 4925
    Found 21-bit comparator equal for signal <netsoc_tag_do_tag[20]_GND_1_o_equal_684_o> created at line 5226
    Found 24-bit comparator greater for signal <GND_1_o_sys_counter[23]_LessThan_724_o> created at line 5348
    Found 16-bit comparator greater for signal <_n10165> created at line 5941
    Found 1-bit comparator equal for signal <tx_cdc_graycounter0_q[6]_tx_cdc_consume_wdomain[6]_equal_848_o> created at line 6120
    Found 1-bit comparator equal for signal <tx_cdc_graycounter0_q[5]_tx_cdc_consume_wdomain[5]_equal_849_o> created at line 6120
    Found 5-bit comparator not equal for signal <n2002> created at line 6120
    Found 7-bit comparator not equal for signal <n2005> created at line 6121
    Found 1-bit comparator equal for signal <rx_cdc_graycounter0_q[6]_rx_cdc_consume_wdomain[6]_equal_870_o> created at line 6163
    Found 1-bit comparator equal for signal <rx_cdc_graycounter0_q[5]_rx_cdc_consume_wdomain[5]_equal_871_o> created at line 6163
    Found 5-bit comparator not equal for signal <n2037> created at line 6163
    Found 7-bit comparator equal for signal <n2040> created at line 6164
    Found 11-bit comparator greater for signal <reader_last_INV_232_o> created at line 6462
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1752_o> created at line 8492
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1876_o> created at line 8789
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1949_o> created at line 9040
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2747_o> created at line 11498
    WARNING:Xst:2404 -  FFs/Latches <liteethphygmiimiitx_mii_tx_pads_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  91 Adder/Subtractor(s).
	inferred 2306 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred 658 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v".
    Set property "syn_keep = 1" for signal <IBusCachedPlugin_predictionJumpInterface_payload>.
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
    Set property "ram_style = block" for signal <RegFilePlugin_regFile>.
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1744: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1744: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1744: Output port <io_cpu_fetch_mmuBus_cmd_isValid> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1744: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v" line 1744: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_215_>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_booted>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_112_>.
    Found 1-bit register for signal <_zz_114_>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_149_>.
    Found 1-bit register for signal <execute_LightShifterPlugin_isActive>.
    Found 1-bit register for signal <_zz_161_>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exception>.
    Found 1-bit register for signal <CsrPlugin_interrupt_valid>.
    Found 1-bit register for signal <CsrPlugin_hadException>.
    Found 6-bit register for signal <memory_MulDivIterativePlugin_mul_counter_value>.
    Found 6-bit register for signal <memory_MulDivIterativePlugin_div_counter_value>.
    Found 32-bit register for signal <_zz_200_>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_202_>.
    Found 1-bit register for signal <_zz_203_>.
    Found 1-bit register for signal <dBus_cmd_halfPipe_regs_valid>.
    Found 1-bit register for signal <dBus_cmd_halfPipe_regs_ready>.
    Found 32-bit register for signal <_zz_115_>.
    Found 1-bit register for signal <IBusCachedPlugin_s1_tightlyCoupledHit>.
    Found 1-bit register for signal <IBusCachedPlugin_s2_tightlyCoupledHit>.
    Found 5-bit register for signal <execute_LightShifterPlugin_amplitudeReg>.
    Found 5-bit register for signal <_zz_162_>.
    Found 32-bit register for signal <_zz_163_>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 4-bit register for signal <CsrPlugin_interrupt_code>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 32-bit register for signal <CsrPlugin_mtval>.
    Found 32-bit register for signal <memory_MulDivIterativePlugin_rs2>.
    Found 65-bit register for signal <memory_MulDivIterativePlugin_accumulator>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_div_done>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_rs1<32>>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_322_<31>>.
    Found 1-bit register for signal <_zz_322_<30>>.
    Found 1-bit register for signal <_zz_322_<29>>.
    Found 1-bit register for signal <_zz_322_<28>>.
    Found 1-bit register for signal <_zz_322_<27>>.
    Found 1-bit register for signal <_zz_322_<26>>.
    Found 1-bit register for signal <_zz_322_<25>>.
    Found 1-bit register for signal <_zz_322_<24>>.
    Found 1-bit register for signal <_zz_322_<23>>.
    Found 1-bit register for signal <_zz_322_<22>>.
    Found 1-bit register for signal <_zz_322_<21>>.
    Found 1-bit register for signal <_zz_322_<20>>.
    Found 1-bit register for signal <_zz_322_<19>>.
    Found 1-bit register for signal <_zz_322_<18>>.
    Found 1-bit register for signal <_zz_322_<17>>.
    Found 1-bit register for signal <_zz_322_<16>>.
    Found 1-bit register for signal <_zz_322_<15>>.
    Found 1-bit register for signal <_zz_322_<14>>.
    Found 1-bit register for signal <_zz_322_<13>>.
    Found 1-bit register for signal <_zz_322_<12>>.
    Found 1-bit register for signal <_zz_322_<11>>.
    Found 1-bit register for signal <_zz_322_<10>>.
    Found 1-bit register for signal <_zz_322_<9>>.
    Found 1-bit register for signal <_zz_322_<8>>.
    Found 1-bit register for signal <_zz_322_<7>>.
    Found 1-bit register for signal <_zz_322_<6>>.
    Found 1-bit register for signal <_zz_322_<5>>.
    Found 1-bit register for signal <_zz_322_<4>>.
    Found 1-bit register for signal <_zz_322_<3>>.
    Found 1-bit register for signal <_zz_322_<2>>.
    Found 1-bit register for signal <_zz_322_<1>>.
    Found 32-bit register for signal <memory_MulDivIterativePlugin_div_result>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_div_needRevert>.
    Found 32-bit register for signal <externalInterruptArray_regNext>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 1-bit register for signal <execute_to_memory_ALIGNEMENT_FAULT>.
    Found 32-bit register for signal <memory_to_writeBack_MEMORY_READ_DATA>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 1-bit register for signal <decode_to_execute_PREDICTION_HAD_BRANCHED2>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_STORE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_STORE>.
    Found 1-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 1-bit register for signal <execute_to_memory_ENV_CTRL>.
    Found 1-bit register for signal <memory_to_writeBack_ENV_CTRL>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 1-bit register for signal <decode_to_execute_SRC2_FORCE_ZERO>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 1-bit register for signal <execute_to_memory_MMU_FAULT>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 1-bit register for signal <execute_to_memory_MMU_RSP_refilling>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 30-bit register for signal <CsrPlugin_xtvec_base>.
    Found 32-bit register for signal <iBusWishbone_DAT_MISO_regNext>.
    Found 1-bit register for signal <dBus_cmd_halfPipe_regs_payload_wr>.
    Found 32-bit register for signal <dBus_cmd_halfPipe_regs_payload_address>.
    Found 32-bit register for signal <dBus_cmd_halfPipe_regs_payload_data>.
    Found 2-bit register for signal <dBus_cmd_halfPipe_regs_payload_size>.
    Found 32-bit register for signal <_zz_214_>.
    Found 5-bit subtractor for signal <_zz_255_> created at line 1474.
    Found 2-bit subtractor for signal <_zz_308_> created at line 1527.
    Found 2-bit subtractor for signal <_zz_310_> created at line 1529.
    Found 33-bit subtractor for signal <_zz_195_> created at line 4132.
    Found 5-bit subtractor for signal <execute_LightShifterPlugin_amplitude[4]_GND_22_o_sub_759_OUT> created at line 4534.
    Found 32-bit adder for signal <_zz_288_> created at line 1507.
    Found 32-bit adder for signal <_zz_289_> created at line 1508.
    Found 34-bit adder for signal <_zz_313_> created at line 1532.
    Found 33-bit adder for signal <_zz_327_> created at line 1546.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT> created at line 2914.
    Found 32-bit adder for signal <IBusCachedPlugin_predictionJumpInterface_payload> created at line 3104.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3838.
    Found 6-bit adder for signal <memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT> created at line 4094.
    Found 6-bit adder for signal <memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT> created at line 4123.
    Found 3-bit adder for signal <zz_202_[2]_GND_22_o_add_735_OUT> created at line 4502.
    Found 33-bit adder for signal <zz_199_[32]__zz_331_[32]_add_802_OUT> created at line 4607.
    Found 32-bit adder for signal <execute_RS2[31]__zz_333_[31]_add_805_OUT> created at line 4608.
    Found 7-bit shifter logical left for signal <_zz_341_> created at line 1560
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<7>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<6>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<5>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<4>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<3>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<2>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<1>> created at line 3286.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusSimplePlugin_rspShifted<0>> created at line 3286.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_151_> created at line 3468.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_156_> created at line 3534.
    Found 32-bit 4-to-1 multiplexer for signal <_n4468> created at line 373.
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_PWR_25_o_LessThan_7_o> created at line 1467
    Found 5-bit comparator equal for signal <zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o> created at line 2496
    Found 5-bit comparator equal for signal <zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o> created at line 2526
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_545_o> created at line 3558
    Found 5-bit comparator equal for signal <_zz_164_> created at line 3634
    Found 5-bit comparator equal for signal <_zz_165_> created at line 3635
    Found 5-bit comparator equal for signal <_zz_166_> created at line 3636
    Found 5-bit comparator equal for signal <_zz_167_> created at line 3637
    Found 5-bit comparator equal for signal <_zz_168_> created at line 3638
    Found 5-bit comparator equal for signal <_zz_169_> created at line 3639
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3641
    Found 1-bit comparator not equal for signal <n1098> created at line 3750
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred  17 Adder/Subtractor(s).
	inferred 1117 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 366 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Lite.v".
    Set property "ram_style = block" for signal <ways_0_tags>.
    Set property "ram_style = block" for signal <ways_0_datas>.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isUser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x23-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 512x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Found 32-bit register for signal <_zz_11_>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 1-bit register for signal <lineLoader_flushPending>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 7-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <_zz_3_>.
    Found 32-bit register for signal <io_cpu_fetch_data_regNextWhen>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_exception>.
    Found 1-bit register for signal <decodeStage_mmuRsp_refilling>.
    Found 1-bit register for signal <decodeStage_hit_valid>.
    Found 1-bit register for signal <decodeStage_hit_error>.
    Found 23-bit register for signal <_zz_10_>.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_23_o_add_35_OUT> created at line 292.
    Found 7-bit adder for signal <lineLoader_flushCounter[6]_GND_23_o_add_41_OUT> created at line 305.
    Found 21-bit comparator equal for signal <fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o> created at line 245
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <InstructionCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 43
 1024x22-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 512x32-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x23-bit dual-port RAM                               : 1
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 110
 1-bit adder                                           : 9
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 4
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 3
 20-bit subtractor                                     : 1
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 21
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 32-bit adder                                          : 11
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 9
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 3
 6-bit adder                                           : 2
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 559
 1-bit register                                        : 299
 10-bit register                                       : 5
 11-bit register                                       : 2
 13-bit register                                       : 15
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 22
 20-bit register                                       : 1
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 7
 25-bit register                                       : 1
 3-bit register                                        : 40
 30-bit register                                       : 1
 32-bit register                                       : 48
 33-bit register                                       : 1
 4-bit register                                        : 29
 40-bit register                                       : 1
 5-bit register                                        : 6
 57-bit register                                       : 1
 6-bit register                                        : 7
 65-bit register                                       : 1
 7-bit register                                        : 18
 8-bit register                                        : 39
 9-bit register                                        : 3
# Comparators                                          : 61
 1-bit comparator equal                                : 22
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1030
 1-bit 2-to-1 multiplexer                              : 765
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 18
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 72
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 6
 65-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 65
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 7-bit shifter logical left                            : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 20
# Xors                                                 : 114
 1-bit xor2                                            : 71
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 1
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
The following registers are absorbed into counter <lineLoader_flushCounter>: 1 register on signal <lineLoader_flushCounter>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_10_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 23-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:11>,"0",lineLoader_flushCounter<6>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 23-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<10:5>> |          |
    |     doB            | connected to signal <_zz_10_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_11_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<10:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_11_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_202_>: 1 register on signal <_zz_202_>.
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_214_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_79_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_94_<19:15>> |          |
    |     doB            | connected to signal <_zz_214_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_215_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_79_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_94_<24:20>> |          |
    |     doB            | connected to signal <_zz_215_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <tx_cdc_graycounter1_q_binary>: 1 register on signal <tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <rx_cdc_graycounter1_q_binary>: 1 register on signal <rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <eth_counter>: 1 register on signal <eth_counter>.
The following registers are absorbed into counter <rx_cdc_graycounter0_q_binary>: 1 register on signal <rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <liteethphygmiimiirx_converter_converter_demux>: 1 register on signal <liteethphygmiimiirx_converter_converter_demux>.
The following registers are absorbed into counter <crc32_checker_syncfifo_consume>: 1 register on signal <crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <crc32_checker_syncfifo_produce>: 1 register on signal <crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <crc32_checker_syncfifo_level>: 1 register on signal <crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <rx_converter_converter_demux>: 1 register on signal <rx_converter_converter_demux>.
The following registers are absorbed into counter <tx_gap_inserter_counter>: 1 register on signal <tx_gap_inserter_counter>.
The following registers are absorbed into counter <preamble_inserter_cnt>: 1 register on signal <preamble_inserter_cnt>.
The following registers are absorbed into accumulator <crc32_inserter_cnt>: 1 register on signal <crc32_inserter_cnt>.
The following registers are absorbed into counter <liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <padding_inserter_counter>: 1 register on signal <padding_inserter_counter>.
The following registers are absorbed into counter <tx_converter_converter_mux>: 1 register on signal <tx_converter_converter_mux>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <writer_fifo_level>: 1 register on signal <writer_fifo_level>.
The following registers are absorbed into counter <writer_slot>: 1 register on signal <writer_slot>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <tx_cdc_graycounter0_q_binary>: 1 register on signal <tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <netsoc_sdram_timer_count>: 1 register on signal <netsoc_sdram_timer_count>.
The following registers are absorbed into counter <netsoc_counter>: 1 register on signal <netsoc_counter>.
The following registers are absorbed into counter <netsoc_ctrl_bus_errors>: 1 register on signal <netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <netsoc_uart_phy_tx_bitcount>: 1 register on signal <netsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <netsoc_uart_phy_rx_bitcount>: 1 register on signal <netsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <netsoc_uart_tx_fifo_produce>: 1 register on signal <netsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <netsoc_uart_tx_fifo_level0>: 1 register on signal <netsoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <netsoc_uart_tx_fifo_consume>: 1 register on signal <netsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <netsoc_uart_rx_fifo_produce>: 1 register on signal <netsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <netsoc_uart_rx_fifo_level0>: 1 register on signal <netsoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <netsoc_uart_rx_fifo_consume>: 1 register on signal <netsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nreads>: 1 register on signal <netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <netsoc_sdram_twtrcon_count>: 1 register on signal <netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nwrites>: 1 register on signal <netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <sys_counter>: 1 register on signal <sys_counter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <crc_errors_status>: 1 register on signal <crc_errors_status>.
The following registers are absorbed into counter <preamble_errors_status>: 1 register on signal <preamble_errors_status>.
The following registers are absorbed into accumulator <writer_counter>: 1 register on signal <writer_counter>.
The following registers are absorbed into counter <writer_fifo_consume>: 1 register on signal <writer_fifo_consume>.
The following registers are absorbed into counter <writer_fifo_produce>: 1 register on signal <writer_fifo_produce>.
The following registers are absorbed into counter <reader_fifo_produce>: 1 register on signal <reader_fifo_produce>.
The following registers are absorbed into counter <reader_fifo_consume>: 1 register on signal <reader_fifo_consume>.
The following registers are absorbed into counter <reader_fifo_level>: 1 register on signal <reader_fifo_level>.
The following registers are absorbed into counter <netsoc_sdram_time0>: 1 register on signal <netsoc_sdram_time0>.
The following registers are absorbed into counter <netsoc_sdram_time1>: 1 register on signal <netsoc_sdram_time1>.
The following registers are absorbed into counter <netsoc_count>: 1 register on signal <netsoc_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <writer_sink_sink_valid_writer_ongoing_AND_464_o_0> | high     |
    |     addrA          | connected to signal <writer_memory1_adr> |          |
    |     diA            | connected to signal <writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <writer_memory0_we> | high     |
    |     addrA          | connected to signal <writer_memory0_adr> |          |
    |     diA            | connected to signal <writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(reader_source_source_last,"00000",reader_source_source_payload_last_be,reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <netsoc_dat_w>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(rx_converter_converter_source_last,rx_converter_converter_source_first,rx_converter_converter_source_payload_data<39>,rx_converter_converter_source_payload_data<29>,rx_converter_converter_source_payload_data<19>,rx_converter_converter_source_payload_data<9>,rx_converter_converter_source_payload_data<38>,rx_converter_converter_source_payload_data<28>,rx_converter_converter_source_payload_data<18>,rx_converter_converter_source_payload_data<8>,rx_converter_converter_source_payload_data<37:30>,rx_converter_converter_source_payload_data<27:20>,rx_converter_converter_source_payload_data<17:10>,rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <netsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <(netsoc_tag_di_dirty,"00",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram0_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <sram0_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<0>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<1>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<2>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sram1_we<3>>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <sram1_dat_r1>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <reader_counter<10:2>> |          |
    |     doB            | connected to signal <reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<13:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <netsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(preamble_checker_source_last,preamble_checker_source_first,"00",liteethphygmiimiirx_mux_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_762_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",netsoc_port_cmd_payload_addr<23:11>,netsoc_port_cmd_payload_addr<7:0>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",writer_counter,writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <writer_fifo_consume> |          |
    |     doB            | connected to signal <writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",reader_length_storage_full,reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <reader_fifo_consume> |          |
    |     doB            | connected to signal <reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 35
 1024x22-bit single-port block RAM                     : 1
 1024x64-bit single-port block RAM                     : 1
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 512x32-bit dual-port block RAM                        : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x23-bit dual-port block RAM                         : 1
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 27
 1-bit subtractor                                      : 2
 11-bit adder                                          : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 84
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 3
 3-bit down counter                                    : 9
 3-bit up counter                                      : 21
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 6
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2838
 Flip-Flops                                            : 2838
# Comparators                                          : 61
 1-bit comparator equal                                : 22
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1505
 1-bit 2-to-1 multiplexer                              : 1237
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 76
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 61
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 14
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 6
 65-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 42
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 7-bit shifter logical left                            : 1
# FSMs                                                 : 20
# Xors                                                 : 114
 1-bit xor2                                            : 71
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 1
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IBusCachedPlugin_s1_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_0> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_1> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_2> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_MMU_FAULT> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_MMU_RSP_refilling> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_BRANCH_CALC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_115__1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_s2_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <_zz_115__0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_exception> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decodeStage_mmuRsp_refilling> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <liteethphygmiimiirx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_INSTRUCTION_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_ALU_BITWISE_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <liteethphygmiimiirx_converter_sink_payload_data_2> 
INFO:Xst:2261 - The FF/Latch <liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <liteethphygmiimiirx_converter_sink_payload_data_0> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_10> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_11> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_12> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_0> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_13> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_1> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_14> 
INFO:Xst:2261 - The FF/Latch <externalInterruptArray_regNext_3> in Unit <VexRiscv> is equivalent to the following 28 FFs/Latches, which will be removed : <externalInterruptArray_regNext_4> <externalInterruptArray_regNext_5> <externalInterruptArray_regNext_6> <externalInterruptArray_regNext_7> <externalInterruptArray_regNext_8> <externalInterruptArray_regNext_9> <externalInterruptArray_regNext_10> <externalInterruptArray_regNext_11> <externalInterruptArray_regNext_12> <externalInterruptArray_regNext_13> <externalInterruptArray_regNext_14> <externalInterruptArray_regNext_15> <externalInterruptArray_regNext_16> <externalInterruptArray_regNext_17> <externalInterruptArray_regNext_18> <externalInterruptArray_regNext_19> <externalInterruptArray_regNext_20> <externalInterruptArray_regNext_21> <externalInterruptArray_regNext_22> <externalInterruptArray_regNext_23> <externalInterruptArray_regNext_24> <externalInterruptArray_regNext_25> <externalInterruptArray_regNext_26> <externalInterruptArray_regNext_27>
   <externalInterruptArray_regNext_28> <externalInterruptArray_regNext_29> <externalInterruptArray_regNext_30> <externalInterruptArray_regNext_31> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_2> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_20> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_15> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_3> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_21> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_16> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_4> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_22> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_17> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_5> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_23> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_18> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_6> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_24> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_19> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_7> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_30> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_25> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_8> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_31> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_26> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_9> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_27> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_28> 
INFO:Xst:2261 - The FF/Latch <memory_to_writeBack_MEMORY_READ_DATA_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <iBusWishbone_DAT_MISO_regNext_29> 
WARNING:Xst:1710 - FF/Latch <externalInterruptArray_regNext_3> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <multiplexer_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 010   | 011
 011   | 010
 101   | 110
 110   | 111
 111   | 101
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
WARNING:Xst:2677 - Node <Mram_storage_1110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1112> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_122> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1514> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1513> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1434> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1435> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1023> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1024> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_csrbankarray_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record2_wrdata_mask_2> <ddrphy_record2_wrdata_mask_3> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter1_q_binary_6> 

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/IBusCachedPlugin_injector_decodeRemoved> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <netsoc_sdram_bandwidth_counter_0> <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:3203 - The FF/Latch <netsoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dBus_cmd_halfPipe_regs_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dBus_cmd_halfPipe_regs_valid> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 26.
WARNING:Xst:2677 - Node <netsoc_sdram_dfi_p0_wrdata_en_BRB2> of sequential type is unconnected in block <top>.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) netsoc_interface_adr_0 netsoc_interface_adr_2 netsoc_interface_adr_1 has(ve) been forward balanced into : Mmux_GND_1_o_netsoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2345_OUT1211_FRB.
	Register(s) netsoc_interface_adr_13 netsoc_interface_adr_9 netsoc_interface_adr_12 has(ve) been forward balanced into : netsoc_csrbankarray_csrbank1_sel<13>11_FRB.
	Register(s) netsoc_interface_adr_3 netsoc_interface_adr_4 netsoc_interface_adr_2 has(ve) been forward balanced into : _n1037411_FRB.
	Register(s) netsoc_interface_adr_5 netsoc_interface_adr_3 netsoc_interface_adr_0 netsoc_interface_adr_1 netsoc_interface_adr_2 has(ve) been forward balanced into : Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT6331_FRB.
	Register(s) refresher_state_FSM_FFd2 netsoc_sdram_generator_done refresher_state_FSM_FFd1 has(ve) been forward balanced into : netsoc_sdram_cmd_valid1_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4.
	Register(s) bankmachine0_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine0_state_FSM_FFd2_BRB0 bankmachine0_state_FSM_FFd2_BRB1 bankmachine0_state_FSM_FFd2_BRB2 bankmachine0_state_FSM_FFd2_BRB3 bankmachine0_state_FSM_FFd2_BRB4.
	Register(s) bankmachine1_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine1_state_FSM_FFd2_BRB0 bankmachine1_state_FSM_FFd2_BRB1 bankmachine1_state_FSM_FFd2_BRB2 bankmachine1_state_FSM_FFd2_BRB3 bankmachine1_state_FSM_FFd2_BRB4.
	Register(s) bankmachine2_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine2_state_FSM_FFd2_BRB0 bankmachine2_state_FSM_FFd2_BRB1 bankmachine2_state_FSM_FFd2_BRB2 bankmachine2_state_FSM_FFd2_BRB3 bankmachine2_state_FSM_FFd2_BRB4.
	Register(s) bankmachine3_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine3_state_FSM_FFd2_BRB0 bankmachine3_state_FSM_FFd2_BRB1 bankmachine3_state_FSM_FFd2_BRB2 bankmachine3_state_FSM_FFd2_BRB3 bankmachine3_state_FSM_FFd2_BRB4.
	Register(s) bankmachine4_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine4_state_FSM_FFd2_BRB0 bankmachine4_state_FSM_FFd2_BRB1 bankmachine4_state_FSM_FFd2_BRB2 bankmachine4_state_FSM_FFd2_BRB3 bankmachine4_state_FSM_FFd2_BRB4.
	Register(s) bankmachine5_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine5_state_FSM_FFd2_BRB0 bankmachine5_state_FSM_FFd2_BRB1 bankmachine5_state_FSM_FFd2_BRB2 bankmachine5_state_FSM_FFd2_BRB3 bankmachine5_state_FSM_FFd2_BRB4.
	Register(s) bankmachine6_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine6_state_FSM_FFd2_BRB0 bankmachine6_state_FSM_FFd2_BRB1 bankmachine6_state_FSM_FFd2_BRB2 bankmachine6_state_FSM_FFd2_BRB3 bankmachine6_state_FSM_FFd2_BRB4.
	Register(s) bankmachine7_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine7_state_FSM_FFd2_BRB0 bankmachine7_state_FSM_FFd2_BRB1 bankmachine7_state_FSM_FFd2_BRB2 bankmachine7_state_FSM_FFd2_BRB3 bankmachine7_state_FSM_FFd2_BRB4.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11 ddrphy_rddata_sr_2_BRB12 ddrphy_rddata_sr_2_BRB13 ddrphy_rddata_sr_2_BRB14 .
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB11 ddrphy_rddata_sr_3_BRB12 ddrphy_rddata_sr_3_BRB14 ddrphy_rddata_sr_3_BRB15 ddrphy_rddata_sr_3_BRB16 ddrphy_rddata_sr_3_BRB17 ddrphy_rddata_sr_3_BRB18 ddrphy_rddata_sr_3_BRB19 .
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB11 ddrphy_rddata_sr_4_BRB12 ddrphy_rddata_sr_4_BRB14 ddrphy_rddata_sr_4_BRB15 ddrphy_rddata_sr_4_BRB16 ddrphy_rddata_sr_4_BRB17 ddrphy_rddata_sr_4_BRB19 ddrphy_rddata_sr_4_BRB20 ddrphy_rddata_sr_4_BRB22 ddrphy_rddata_sr_4_BRB23 ddrphy_rddata_sr_4_BRB25 ddrphy_rddata_sr_4_BRB26 ddrphy_rddata_sr_4_BRB27 .
	Register(s) ddrphy_record0_cas_n has(ve) been backward balanced into : ddrphy_record0_cas_n_BRB1 ddrphy_record0_cas_n_BRB2 .
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 .
	Register(s) ddrphy_record0_odt has(ve) been backward balanced into : ddrphy_record0_odt_BRB0 .
	Register(s) ddrphy_record0_ras_n has(ve) been backward balanced into : ddrphy_record0_ras_n_BRB1 ddrphy_record0_ras_n_BRB2 .
	Register(s) ddrphy_record0_we_n has(ve) been backward balanced into : ddrphy_record0_we_n_BRB0 ddrphy_record0_we_n_BRB1 ddrphy_record0_we_n_BRB2 ddrphy_record0_we_n_BRB3.
	Register(s) ddrphy_record1_cas_n has(ve) been backward balanced into : ddrphy_record1_cas_n_BRB1 ddrphy_record1_cas_n_BRB2 ddrphy_record1_cas_n_BRB3.
	Register(s) ddrphy_record1_ras_n has(ve) been backward balanced into : ddrphy_record1_ras_n_BRB1 ddrphy_record1_ras_n_BRB2 .
	Register(s) ddrphy_record1_we_n has(ve) been backward balanced into : ddrphy_record1_we_n_BRB1 ddrphy_record1_we_n_BRB2 .
	Register(s) eth_tx_data_3 has(ve) been backward balanced into : eth_tx_data_3_BRB1 eth_tx_data_3_BRB2.
	Register(s) liteethphygmiimiitx_mii_tx_pads_tx_data_3 has(ve) been backward balanced into : liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB0 liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB1 liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB2 liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB3.
	Register(s) netsoc_sdram_bankmachine0_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine0_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine0_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine0_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine0_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine0_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine0_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine0_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine0_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine0_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine0_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine0_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine1_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine1_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine1_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine1_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine1_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine1_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine1_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine1_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine1_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine1_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine1_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine1_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine2_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine2_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine2_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine2_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine2_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine2_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine2_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine2_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine2_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine2_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine2_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine2_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine3_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine3_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine3_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine3_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine3_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine3_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine3_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine3_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine3_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine3_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine3_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine3_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine4_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine4_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine4_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine4_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine4_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine4_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine4_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine4_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine4_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine4_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine4_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine4_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine5_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine5_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine5_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine5_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine5_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine5_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine5_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine5_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine5_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine5_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine5_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine5_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine6_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine6_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine6_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine6_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine6_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine6_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine6_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine6_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine6_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine6_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine6_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine6_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_bankmachine7_twtpcon_count_0 has(ve) been backward balanced into : netsoc_sdram_bankmachine7_twtpcon_count_0_BRB0 netsoc_sdram_bankmachine7_twtpcon_count_0_BRB1 netsoc_sdram_bankmachine7_twtpcon_count_0_BRB2 netsoc_sdram_bankmachine7_twtpcon_count_0_BRB3.
	Register(s) netsoc_sdram_bankmachine7_twtpcon_count_1 has(ve) been backward balanced into : netsoc_sdram_bankmachine7_twtpcon_count_1_BRB0 netsoc_sdram_bankmachine7_twtpcon_count_1_BRB1 .
	Register(s) netsoc_sdram_bankmachine7_twtpcon_count_2 has(ve) been backward balanced into : netsoc_sdram_bankmachine7_twtpcon_count_2_BRB0 netsoc_sdram_bankmachine7_twtpcon_count_2_BRB2 netsoc_sdram_bankmachine7_twtpcon_count_2_BRB3 .
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd1 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd1_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd1_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd1_BRB4 netsoc_sdram_choose_cmd_grant_FSM_FFd1_BRB5.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd2 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2 netsoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4 netsoc_sdram_choose_cmd_grant_FSM_FFd2_BRB5.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd3 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd3_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd3_BRB4 netsoc_sdram_choose_cmd_grant_FSM_FFd3_BRB5.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd4 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd4_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd4_BRB1 netsoc_sdram_choose_cmd_grant_FSM_FFd4_BRB2 netsoc_sdram_choose_cmd_grant_FSM_FFd4_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd4_BRB4.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd5 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB2 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB4 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB5.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd6 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd6_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd6_BRB1.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd7 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd7_BRB1 netsoc_sdram_choose_cmd_grant_FSM_FFd7_BRB2 netsoc_sdram_choose_cmd_grant_FSM_FFd7_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd7_BRB4 netsoc_sdram_choose_cmd_grant_FSM_FFd7_BRB5.
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd8 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd8_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd8_BRB1 netsoc_sdram_choose_cmd_grant_FSM_FFd8_BRB2 netsoc_sdram_choose_cmd_grant_FSM_FFd8_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd8_BRB4.
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd1 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd1_BRB0 netsoc_sdram_choose_req_grant_FSM_FFd1_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd1_BRB4 netsoc_sdram_choose_req_grant_FSM_FFd1_BRB6 .
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd2 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd2_BRB0 netsoc_sdram_choose_req_grant_FSM_FFd2_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd2_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd2_BRB4 .
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd3 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd3_BRB0 netsoc_sdram_choose_req_grant_FSM_FFd3_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd3_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd3_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd3_BRB4 netsoc_sdram_choose_req_grant_FSM_FFd3_BRB9 netsoc_sdram_choose_req_grant_FSM_FFd3_BRB10 .
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd4 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd4_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd4_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd4_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd4_BRB5.
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd5 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd5_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd5_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd5_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd5_BRB4 netsoc_sdram_choose_req_grant_FSM_FFd5_BRB5.
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd6 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd6_BRB0 netsoc_sdram_choose_req_grant_FSM_FFd6_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd6_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd6_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd6_BRB4 netsoc_sdram_choose_req_grant_FSM_FFd6_BRB5.
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd7 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd7_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd7_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd7_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd7_BRB4 netsoc_sdram_choose_req_grant_FSM_FFd7_BRB5.
	Register(s) netsoc_sdram_choose_req_grant_FSM_FFd8 has(ve) been backward balanced into : netsoc_sdram_choose_req_grant_FSM_FFd8_BRB0 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB1 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB2 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB3 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB4 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB6 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB8 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB10 netsoc_sdram_choose_req_grant_FSM_FFd8_BRB11.
	Register(s) netsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : netsoc_sdram_dfi_p0_rddata_en_BRB0 netsoc_sdram_dfi_p0_rddata_en_BRB2 netsoc_sdram_dfi_p0_rddata_en_BRB3 netsoc_sdram_dfi_p0_rddata_en_BRB5 netsoc_sdram_dfi_p0_rddata_en_BRB6 netsoc_sdram_dfi_p0_rddata_en_BRB7 netsoc_sdram_dfi_p0_rddata_en_BRB8 netsoc_sdram_dfi_p0_rddata_en_BRB9 netsoc_sdram_dfi_p0_rddata_en_BRB10 netsoc_sdram_dfi_p0_rddata_en_BRB12 netsoc_sdram_dfi_p0_rddata_en_BRB14 netsoc_sdram_dfi_p0_rddata_en_BRB17 netsoc_sdram_dfi_p0_rddata_en_BRB18 netsoc_sdram_dfi_p0_rddata_en_BRB19 .
	Register(s) netsoc_sdram_dfi_p0_wrdata_en has(ve) been backward balanced into : netsoc_sdram_dfi_p0_wrdata_en_BRB0 netsoc_sdram_dfi_p0_wrdata_en_BRB3 netsoc_sdram_dfi_p0_wrdata_en_BRB5.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB31 new_master_rdata_valid0_BRB32
new_master_rdata_valid0_BRB33 new_master_rdata_valid0_BRB35 new_master_rdata_valid0_BRB36 new_master_rdata_valid0_BRB37 new_master_rdata_valid0_BRB38 new_master_rdata_valid0_BRB41 new_master_rdata_valid0_BRB42 new_master_rdata_valid0_BRB43 new_master_rdata_valid0_BRB44 new_master_rdata_valid0_BRB45 new_master_rdata_valid0_BRB46 new_master_rdata_valid0_BRB47 new_master_rdata_valid0_BRB48 new_master_rdata_valid0_BRB49 new_master_rdata_valid0_BRB50 new_master_rdata_valid0_BRB51 new_master_rdata_valid0_BRB53 new_master_rdata_valid0_BRB54 new_master_rdata_valid0_BRB55.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32 new_master_rdata_valid1_BRB33 new_master_rdata_valid1_BRB34 new_master_rdata_valid1_BRB36 new_master_rdata_valid1_BRB37 new_master_rdata_valid1_BRB38 new_master_rdata_valid1_BRB39 new_master_rdata_valid1_BRB41 new_master_rdata_valid1_BRB42 new_master_rdata_valid1_BRB43 new_master_rdata_valid1_BRB45 new_master_rdata_valid1_BRB46 new_master_rdata_valid1_BRB47 new_master_rdata_valid1_BRB48 new_master_rdata_valid1_BRB49 new_master_rdata_valid1_BRB50 new_master_rdata_valid1_BRB51 new_master_rdata_valid1_BRB52 new_master_rdata_valid1_BRB53 new_master_rdata_valid1_BRB54 new_master_rdata_valid1_BRB55 new_master_rdata_valid1_BRB56 new_master_rdata_valid1_BRB58 new_master_rdata_valid1_BRB59 new_master_rdata_valid1_BRB60.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29 new_master_rdata_valid2_BRB30 new_master_rdata_valid2_BRB31
new_master_rdata_valid2_BRB32 new_master_rdata_valid2_BRB33 new_master_rdata_valid2_BRB34 new_master_rdata_valid2_BRB35 new_master_rdata_valid2_BRB37 new_master_rdata_valid2_BRB38 new_master_rdata_valid2_BRB40 new_master_rdata_valid2_BRB42 new_master_rdata_valid2_BRB45 new_master_rdata_valid2_BRB47 new_master_rdata_valid2_BRB48 .
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20 new_master_rdata_valid3_BRB21 new_master_rdata_valid3_BRB22 new_master_rdata_valid3_BRB23 new_master_rdata_valid3_BRB24 new_master_rdata_valid3_BRB25 new_master_rdata_valid3_BRB26 new_master_rdata_valid3_BRB27 new_master_rdata_valid3_BRB28 new_master_rdata_valid3_BRB29.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
	Register(s) new_master_wdata_ready has(ve) been backward balanced into : new_master_wdata_ready_BRB0 new_master_wdata_ready_BRB6 new_master_wdata_ready_BRB7 new_master_wdata_ready_BRB8 new_master_wdata_ready_BRB9 .
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_1_BRB4>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB3>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB12>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB38>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB20>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB21>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB22>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB23>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB24>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB25>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB26>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB27>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB28>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB29>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB2>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB5>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB32>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB34>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB37>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB42>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB47>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB14>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB19>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB20>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB22>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB1>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB25>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB26>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB27>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB9>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB49>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB50>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB51>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB52>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB53>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB54>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB55>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB56>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB58>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB59>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB60>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <new_master_rdata_valid4_BRB0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3520
 Flip-Flops                                            : 3520
# Shift Registers                                      : 74
 2-bit shift register                                  : 32
 3-bit shift register                                  : 40
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7052
#      GND                         : 1
#      INV                         : 97
#      LUT1                        : 235
#      LUT2                        : 593
#      LUT3                        : 606
#      LUT4                        : 782
#      LUT5                        : 796
#      LUT6                        : 2259
#      MUXCY                       : 819
#      MUXF7                       : 118
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 713
# FlipFlops/Latches                : 3604
#      FD                          : 417
#      FDE                         : 874
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 754
#      FDRE                        : 1368
#      FDS                         : 46
#      FDSE                        : 127
#      ODDR2                       : 6
# RAMS                             : 317
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 56
#      RAMB8BWER                   : 16
# Shift Registers                  : 74
#      SRLC16E                     : 74
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 78
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFG                       : 3
#      IOBUF                       : 21
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3604  out of  54576     6%  
 Number of Slice LUTs:                 5932  out of  27288    21%  
    Number used as Logic:              5368  out of  27288    19%  
    Number used as Memory:              564  out of   6408     8%  
       Number used as RAM:              490
       Number used as SRL:               74

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7074
   Number with an unused Flip Flop:    3470  out of   7074    49%  
   Number with an unused LUT:          1142  out of   7074    16%  
   Number of fully used LUT-FF pairs:  2462  out of   7074    34%  
   Number of unique control sets:       174

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  80  out of    218    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               64  out of    116    55%  
    Number using Block RAM only:         64
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | IBUFG+BUFGMUX          | 299   |
clk100                             | PLL_ADV:CLKOUT5        | 3617  |
clk100                             | PLL_ADV:CLKOUT2        | 83    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.721ns (Maximum Frequency: 50.707MHz)
   Minimum input arrival time before clock: 3.278ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 8.042ns (frequency: 124.349MHz)
  Total number of paths / destination ports: 12850 / 742
-------------------------------------------------------------------------
Delay:               8.042ns (Levels of Logic = 7)
  Source:            liteethphygmiimiirx_gmii_rx_source_payload_data_0 (FF)
  Destination:       ps_crc_error_toggle_i (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: liteethphygmiimiirx_gmii_rx_source_payload_data_0 to ps_crc_error_toggle_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.788  liteethphygmiimiirx_gmii_rx_source_payload_data_0 (liteethphygmiimiirx_gmii_rx_source_payload_data_0)
     LUT3:I1->O            7   0.203   0.774  mux111 (liteethphygmiimiirx_mux_source_payload_data<0>)
     LUT6:I5->O            9   0.205   1.174  Mxor__n10708_xo<0>1 (_n10708)
     LUT6:I1->O            2   0.203   0.981  Mxor_crc32_checker_crc_next<5>_xo<0>1 (crc32_checker_crc_next<5>)
     LUT6:I0->O            1   0.203   0.827  n1655<31>2 (n1655<31>1)
     LUT6:I2->O            1   0.203   0.580  n1655<31>9_SW0 (N3132)
     LUT6:I5->O            5   0.205   0.943  n1655<31>9 (n1655)
     LUT3:I0->O            1   0.205   0.000  ps_crc_error_toggle_i_rstpot1 (ps_crc_error_toggle_i_rstpot)
     FD:D                      0.102          ps_crc_error_toggle_i
    ----------------------------------------
    Total                      8.042ns (1.976ns logic, 6.066ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 19.721ns (frequency: 50.707MHz)
  Total number of paths / destination ports: 1081525 / 11319
-------------------------------------------------------------------------
Delay:               3.287ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           1847   0.447   2.410  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.287ns (0.877ns logic, 2.410ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_rx_data<0> (PAD)
  Destination:       liteethphygmiimiirx_pads_d_rx_data_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_rx_data<0> to liteethphygmiimiirx_pads_d_rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_rx_data_0_IBUF (eth_rx_data_0_IBUF)
     FD:D                      0.102          liteethphygmiimiirx_pads_d_rx_data_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 202 / 202
-------------------------------------------------------------------------
Offset:              3.278ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       netsoc_csrbankarray_interface5_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to netsoc_csrbankarray_interface5_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash4x_dq_1_IOBUF (N1870)
     LUT6:I2->O            1   0.203   0.684  Mmux_GND_1_o_netsoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2361_OUT1_SW0 (N1548)
     LUT4:I2->O            1   0.203   0.000  Mmux_GND_1_o_netsoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2361_OUT1 (GND_1_o_netsoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2361_OUT<0>)
     FDR:D                     0.102          netsoc_csrbankarray_interface5_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.278ns (1.730ns logic, 1.548ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 188
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            counter_0 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: counter_0 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  counter_0 (counter_0)
     LUT5:I0->O            2   0.203   0.617  reset0_SW0 (N1564)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 11 / 9
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB0 (FF)
  Destination:       eth_tx_data<3> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB0 to eth_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB0 (liteethphygmiimiitx_mii_tx_pads_tx_data_3_BRB0)
     LUT3:I0->O            1   0.205   0.579  Mmux_liteethphygmiimiitx_gmii_tx_pads_tx_data[7]_liteethphygmiimiitx_mii_tx_pads_tx_data[7]_mux_1826_OUT41 (eth_tx_data_3)
     OBUF:I->O                 2.571          eth_tx_data_3_OBUF (eth_tx_data<3>)
    ----------------------------------------
    Total                      4.647ns (3.223ns logic, 1.424ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 110
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.109|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.809|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    9.131|         |    2.093|         |
eth_clocks_rx  |    8.042|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 108.00 secs
Total CPU time to Xst completion: 107.04 secs
 
--> 


Total memory usage is 526884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  792 (   0 filtered)
Number of infos    :  126 (   0 filtered)

