<html><body><samp><pre>
<!@TC:1540322082>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Wed Oct 24 03:14:42 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540322084> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540322084> | Running in 64-bit mode 
@N: : <!@TM:1540322084> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1540322084> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_led_tm1637\src\spi_master.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637.v" (library work)
@I:"C:\fpga_led_tm1637\src\led_tm1637.v":"C:\fpga_led_tm1637\src\rom.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637_rom.v" (library work)
Verilog syntax check successful!
File C:\fpga_led_tm1637\src\led_tm1637.v changed - recompiling
Selecting top level module demo
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:22:7:22:21:@N:CG364:@XP_MSG">led_tm1637_rom.v(22)</a><!@TM:1540322084> | Synthesizing module LED_TM1637_ROM in library work.
Opening data file led_tm1637_rom.mem from directory C:\fpga_led_tm1637\src
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:30:0:30:7:@W:CG532:@XP_MSG">led_tm1637_rom.v(30)</a><!@TM:1540322084> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:3:7:3:17:@N:CG364:@XP_MSG">spi_master.v(3)</a><!@TM:1540322084> | Synthesizing module spi_master in library work.

	WORD_LEN=32'b00000000000000000000000000001000
	PRESCALER_SIZE=32'b00000000000000000000000000001000
	STATE_IDLE=1'b0
	STATE_BUSY=1'b1
   Generated name = spi_master_8s_8s_0_1
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@A:CL291:@XP_MSG">spi_master.v(167)</a><!@TM:1540322084> | Register _diomode with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@A:CL291:@XP_MSG">spi_master.v(167)</a><!@TM:1540322084> | Register _lsbfirst with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@A:CL291:@XP_MSG">spi_master.v(167)</a><!@TM:1540322084> | Register _mode with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@A:CL291:@XP_MSG">spi_master.v(167)</a><!@TM:1540322084> | Register _prescaler with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:73:0:73:6:@W:CL113:@XP_MSG">spi_master.v(73)</a><!@TM:1540322084> | Feedback mux created for signal _tx_buffer_occupied[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:73:0:73:6:@W:CL113:@XP_MSG">spi_master.v(73)</a><!@TM:1540322084> | Feedback mux created for signal _prescaler_buffer[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:CG364:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540322084> | Synthesizing module demo in library work.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL169:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning unused register rst_led_n[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL169:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning unused register test_display_on[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL169:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning unused register test_display_off[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL113:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Feedback mux created for signal tm1637_vcc. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL251:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | All reachable assignments to tm1637_vcc assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL190:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Optimizing register bit repeat_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL260:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning register bit 14 of repeat_count[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL190:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Optimizing register bit repeat_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL260:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning register bit 13 of repeat_count[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL190:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Optimizing register bit repeat_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL260:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning register bit 12 of repeat_count[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL190:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Optimizing register bit repeat_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:CL260:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322084> | Pruning register bit 11 of repeat_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 03:14:44 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540322084> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540322084> | Selected library: work cell: demo view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540322084> | Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 03:14:44 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 03:14:44 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540322082>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540322086> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540322086> | Selected library: work cell: demo view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540322086> | Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 03:14:46 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540322082>
# Wed Oct 24 03:14:47 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1540322089> | No constraint file specified. 
Linked File:  <a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt:@XP_FILE">fpga_led_tm1637_scck.rpt</a>
Printing clock  summary report in "C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1540322089> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1540322089> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1540322089> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX707:@XP_HELP">FX707</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@W:FX707:@XP_MSG">spi_master.v(167)</a><!@TM:1540322089> | Register spi0._diomode[0] has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1540322089> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1540322089> | UMR3 is only supported for HAPS-80. 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._prescaler_16 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._prescaler_17 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._prescaler_11 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._prescaler_12 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._diomode_2 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._mode_32 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._mode_22 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._lsbfirst_7 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540322089> | Sequential instance spi0._prescaler_27 is reduced to a combinational gate by constant propagation.</font> 
@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1540322089> | Incompatible asynchronous control logic preventing generated clock conversion. 
syn_allowed_resources : blockrams=10  set on top level netlist demo

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                Requested     Requested     Clock                                         Clock                     Clock
Level     Clock                                Frequency     Period        Type                                          Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       demo|clk_50M                         100.0 MHz     10.000        inferred                                      Autoconstr_clkgroup_0     26   
1 .         demo|clk_spi_derived_clock         100.0 MHz     10.000        derived (from demo|clk_50M)                   Autoconstr_clkgroup_0     157  
2 ..          demo|wr_spi_derived_clock[0]     100.0 MHz     10.000        derived (from demo|clk_spi_derived_clock)     Autoconstr_clkgroup_0     13   
2 ..          demo|rd_spi_derived_clock[0]     100.0 MHz     10.000        derived (from demo|clk_spi_derived_clock)     Autoconstr_clkgroup_0     1    
========================================================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                    Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                       Seq Example                       Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     26        clk_50M(port)             clk_spi.C                         -                 -            
demo|clk_spi_derived_clock       157       clk_spi.Q[0](dffre)       rd_spi[0].C                       -                 -            
demo|wr_spi_derived_clock[0]     13        wr_spi[0].Q[0](dffre)     spi0.tx_error.C                   -                 -            
demo|rd_spi_derived_clock[0]     1         rd_spi[0].Q[0](dffre)     spi0._rx_buffer_received[0].C     -                 -            
======================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:35:0:35:6:@W:MT529:@XP_MSG">led_tm1637.v(35)</a><!@TM:1540322089> | Found inferred clock demo|clk_50M which controls 26 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 171 clock pin(s) of sequential element(s)
0 instances converted, 171 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_50M@|E:cnt[24:0]@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       clk_50M             Unconstrained_port     26         cnt[24:0]      
=======================================================================================
=================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                 Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_spi.Q[0]@|E:step_id[6:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       clk_spi.Q[0]        dffre                  157                    step_id[6:0]                    Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:wr_spi[0].Q[0]@|E:spi0._prescaler_buffer[2:0]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       wr_spi[0].Q[0]      dffre                  13                     spi0._prescaler_buffer[2:0]     Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:rd_spi[0].Q[0]@|E:spi0._rx_buffer_received[0]@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       rd_spi[0].Q[0]      dffre                  1                      spi0._rx_buffer_received[0]     Derived clock on input (not legal for GCC)
==============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: : <!@TM:1540322089> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1540322089> | Writing default property annotation file C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Oct 24 03:14:49 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540322082>
# Wed Oct 24 03:14:49 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1540322095> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1540322095> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1540322095> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540322095> | Removing sequential instance spi0._prescaler_26 because it is equivalent to instance spi0._mode_31. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540322095> | Removing sequential instance spi0._mode_31 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540322095> | Removing sequential instance spi0._lsbfirst_6 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540322095> | Removing sequential instance spi0._diomode_1 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1540322095> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@W:BN132:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._lsbfirst[0] because it is equivalent to instance spi0._diomode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540322095> | Removing user instance spi0._lsbfirst_10 because it is equivalent to instance spi0._diomode_5. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@W:BN132:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing user instance spi0.mosi_1 because it is equivalent to instance spi0._msbfirst[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:MO231:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Found counter in view:work.demo(verilog) instance repeat_count[10:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance _rx_buffer[4] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance _rx_buffer[5] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance _rx_buffer[6] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance _rx_buffer[7] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:73:0:73:6:@W:BN132:@XP_MSG">spi_master.v(73)</a><!@TM:1540322095> | Removing instance spi0._tx_buffer_occupied[0] because it is equivalent to instance spi0._prescaler_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:73:0:73:6:@W:BN132:@XP_MSG">spi_master.v(73)</a><!@TM:1540322095> | Removing instance spi0._prescaler_buffer[2] because it is equivalent to instance spi0._prescaler_buffer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:MO231:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance _prescaler_cnt[7:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:73:0:73:6:@N:BN362:@XP_MSG">spi_master.v(73)</a><!@TM:1540322095> | Removing sequential instance _prescaler_buffer[1] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@W:BN132:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing instance spi0._prescaler[2] because it is equivalent to instance spi0._prescaler[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._prescaler[1] (in view: work.demo(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 194MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:MO106:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1540322095> | Found ROM oled_rom_init.dout_1[47:0] (in view: work.demo(verilog)) with 128 words by 48 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@W:BN132:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing instance tx_data[3] because it is equivalent to instance tx_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:63:0:63:6:@W:BN132:@XP_MSG">spi_master.v(63)</a><!@TM:1540322095> | Removing instance spi0._tx_buffer[3] because it is equivalent to instance spi0._tx_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[10] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[11] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[12] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[13] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[14] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[15] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[16] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[17] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[18] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[19] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[20] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[21] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[22] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[23] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[24] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[25] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[26] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance saved_elapsed_time[27] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance rd_spi[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:179:0:179:6:@N:BN362:@XP_MSG">led_tm1637.v(179)</a><!@TM:1540322095> | Removing sequential instance repeat_count[10] (in view: work.demo(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@W:BN132:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing instance spi0._mode[1] because it is equivalent to instance spi0._mode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:323:0:323:6:@N:BN362:@XP_MSG">spi_master.v(323)</a><!@TM:1540322095> | Removing sequential instance spi0._rx_buffer_received[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._diomode[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._mode[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0.ss (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._shift_reg_rx[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._shift_reg_rx[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._shift_reg_rx[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:167:0:167:6:@N:BN362:@XP_MSG">spi_master.v(167)</a><!@TM:1540322095> | Removing sequential instance spi0._shift_reg_rx[4] (in view: work.demo(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 197MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     3.35ns		 271 /       132

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 197MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1540322095> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 197MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1540322095> | Automatically generated clock demo|rd_spi_derived_clock[0] is not used and is being removed 

Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 197MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 197MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 197MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1540322095> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1540322095> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1540322095> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 197MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1540322095> | Found inferred clock demo|clk_50M with period 10.00ns. Please declare a user-defined clock on port clk_50M.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1540322095> | Found clock demo|clk_spi_derived_clock with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1540322095> | Found clock demo|wr_spi_derived_clock[0] with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Wed Oct 24 03:14:54 2018</a>
#


Top view:               demo
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1540322095> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1540322095> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -3.957

                                 Requested     Estimated     Requested     Estimated               Clock                                         Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack     Type                                          Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     100.0 MHz     121.2 MHz     10.000        8.253         1.747     inferred                                      Autoconstr_clkgroup_0
demo|clk_spi_derived_clock       100.0 MHz     105.1 MHz     10.000        9.518         0.963     derived (from demo|clk_50M)                   Autoconstr_clkgroup_0
demo|wr_spi_derived_clock[0]     100.0 MHz     113.1 MHz     10.000        8.840         1.160     derived (from demo|clk_spi_derived_clock)     Autoconstr_clkgroup_0
System                           100.0 MHz     866.6 MHz     10.000        1.154         8.846     system                                        system_clkgroup      
======================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
System                        demo|clk_50M                  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|clk_spi_derived_clock    |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|wr_spi_derived_clock[0]  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  System                        |  10.000      8.185   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  demo|clk_50M                  |  10.000      1.747   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_spi_derived_clock    System                        |  10.000      -3.957  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_spi_derived_clock    demo|clk_spi_derived_clock    |  10.000      0.963   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_spi_derived_clock    demo|wr_spi_derived_clock[0]  |  10.000      6.298   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  System                        |  10.000      6.498   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  demo|clk_spi_derived_clock    |  10.000      1.160   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  demo|wr_spi_derived_clock[0]  |  10.000      16.365  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: demo|clk_50M</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

             Starting                                      Arrival          
Instance     Reference        Type     Pin     Net         Time        Slack
             Clock                                                          
----------------------------------------------------------------------------
cnt[12]      demo|clk_50M     DFFC     Q       cnt[12]     0.367       1.747
cnt[3]       demo|clk_50M     DFFC     Q       cnt[3]      0.367       1.814
cnt[11]      demo|clk_50M     DFFC     Q       cnt[11]     0.367       1.814
cnt[2]       demo|clk_50M     DFFC     Q       cnt[2]      0.367       1.881
cnt[13]      demo|clk_50M     DFFC     Q       cnt[13]     0.367       2.024
cnt[18]      demo|clk_50M     DFFC     Q       cnt[18]     0.367       2.024
cnt[4]       demo|clk_50M     DFFC     Q       cnt[4]      0.367       2.091
cnt[16]      demo|clk_50M     DFFC     Q       cnt[16]     0.367       2.091
cnt[14]      demo|clk_50M     DFFC     Q       cnt[14]     0.367       2.220
cnt[21]      demo|clk_50M     DFFC     Q       cnt[21]     0.367       2.220
============================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

             Starting                                        Required          
Instance     Reference        Type     Pin     Net           Time         Slack
             Clock                                                             
-------------------------------------------------------------------------------
cnt[6]       demo|clk_50M     DFFC     D       cnt_3[6]      9.867        1.747
cnt[11]      demo|clk_50M     DFFC     D       cnt_3[11]     9.867        1.747
cnt[12]      demo|clk_50M     DFFC     D       cnt_3[12]     9.867        1.747
cnt[13]      demo|clk_50M     DFFC     D       cnt_3[13]     9.867        1.747
cnt[14]      demo|clk_50M     DFFC     D       cnt_3[14]     9.867        1.747
cnt[16]      demo|clk_50M     DFFC     D       cnt_3[16]     9.867        1.747
cnt[18]      demo|clk_50M     DFFC     D       cnt_3[18]     9.867        1.747
cnt[19]      demo|clk_50M     DFFC     D       cnt_3[19]     9.867        1.747
cnt[20]      demo|clk_50M     DFFC     D       cnt_3[20]     9.867        1.747
cnt[21]      demo|clk_50M     DFFC     D       cnt_3[21]     9.867        1.747
===============================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:45887:47072:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.747

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[6] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_spi4_14        LUT4     I1       In      -         1.388       -         
clk_spi4_14        LUT4     F        Out     1.099     2.487       -         
clk_spi4_14        Net      -        -       0.766     -           1         
clk_spi4_22        LUT4     I1       In      -         3.253       -         
clk_spi4_22        LUT4     F        Out     1.099     4.352       -         
clk_spi4_22        Net      -        -       0.766     -           1         
clk_spi4           LUT4     I2       In      -         5.117       -         
clk_spi4           LUT4     F        Out     0.822     5.939       -         
clk_spi4           Net      -        -       1.082     -           13        
cnt_3[6]           LUT2     I1       In      -         7.021       -         
cnt_3[6]           LUT2     F        Out     1.099     8.120       -         
cnt_3[6]           Net      -        -       0.000     -           1         
cnt[6]             DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: demo|clk_spi_derived_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                             Arrival           
Instance            Reference                      Type      Pin     Net                 Time        Slack 
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
step_id[4]          demo|clk_spi_derived_clock     DFFC      Q       step_id[4]          0.367       -3.957
step_id[3]          demo|clk_spi_derived_clock     DFFC      Q       step_id[3]          0.367       -3.890
step_id[6]          demo|clk_spi_derived_clock     DFFC      Q       step_id[6]          0.367       -3.619
step_id[2]          demo|clk_spi_derived_clock     DFFC      Q       step_id[2]          0.367       -1.904
step_id[5]          demo|clk_spi_derived_clock     DFFC      Q       step_id[5]          0.367       -1.370
step_id[1]          demo|clk_spi_derived_clock     DFFC      Q       step_id[1]          0.367       -1.268
step_id[0]          demo|clk_spi_derived_clock     DFFC      Q       step_id[0]          0.367       -1.200
elapsed_time[0]     demo|clk_spi_derived_clock     DFFCE     Q       elapsed_time[0]     0.367       4.296 
elapsed_time[1]     demo|clk_spi_derived_clock     DFFCE     Q       elapsed_time[1]     0.367       4.353 
elapsed_time[2]     demo|clk_spi_derived_clock     DFFCE     Q       elapsed_time[2]     0.367       4.410 
===========================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                          Required           
Instance                                          Reference                      Type      Pin     Net                              Time         Slack 
                                                  Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     demo|clk_spi_derived_clock     INV       I       debug_waiting_for_step_time5     10.000       -3.957
step_id[6]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_s_6_0_SUM          19.867       0.963 
step_id[5]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_5_0_0_SUM      19.867       1.020 
step_id[4]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_4_0_0_SUM      19.867       1.077 
step_id[3]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_3_0_0_SUM      19.867       1.134 
step_id[2]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_2_0_SUM        19.867       1.191 
step_id[1]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_1_0_SUM        19.867       1.248 
step_id[0]                                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_0_0_SUM        19.867       1.775 
oled_rom_init.dout_1_0[9]                         demo|clk_spi_derived_clock     INV       I       N_691_1                          10.000       2.790 
elapsed_time[0]                                   demo|clk_spi_derived_clock     DFFCE     CE      N_22_i                           19.867       4.878 
=======================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:52819:63709:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      13.957
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.957

    Number of logic level(s):                32
    Starting point:                          step_id[4] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[4]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                        Net      -        -       1.082     -           11        
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     I1       In      -         1.449       -         
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     F        Out     1.099     2.548       -         
dout_1_i_o3_0[14]                                 Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_o3[14]                     LUT4     I0       In      -         3.569       -         
oled_rom_init.dout_1_i_o3[14]                     LUT4     F        Out     1.032     4.601       -         
dout_1_i_o3[14]                                   Net      -        -       1.021     -           4         
oled_rom_init.dout_1_i_o3[2]                      LUT4     I0       In      -         5.622       -         
oled_rom_init.dout_1_i_o3[2]                      LUT4     F        Out     1.032     6.654       -         
dout_1_i_o3[2]                                    Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[16]                        LUT2     I0       In      -         7.675       -         
oled_rom_init.dout_1_0[16]                        LUT2     F        Out     1.032     8.707       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         9.728       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     10.686      -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         10.686      -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     10.743      -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         10.743      -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     10.800      -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         10.800      -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     10.857      -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         10.857      -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     10.914      -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         10.914      -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     10.971      -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         10.971      -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     11.028      -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         11.028      -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     11.085      -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         11.085      -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     11.142      -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         11.142      -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     11.199      -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         11.199      -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     11.256      -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         11.256      -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     11.313      -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         11.313      -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     11.370      -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         11.370      -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     11.427      -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         11.427      -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     11.484      -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         11.484      -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     11.541      -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         11.541      -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     11.598      -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         11.598      -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     11.655      -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         11.655      -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     11.712      -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         11.712      -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     11.769      -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         11.769      -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     11.826      -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         11.826      -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     11.883      -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         11.883      -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     11.940      -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         11.940      -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     11.997      -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         11.997      -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     12.054      -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         12.054      -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     12.111      -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         12.111      -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     12.168      -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         12.168      -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     12.225      -         
debug_waiting_for_step_time5                      Net      -        -       1.732     -           32        
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         13.957      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.957 is 7.059(50.6%) logic and 6.898(49.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      13.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.890

    Number of logic level(s):                32
    Starting point:                          step_id[3] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[3]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[3]                                        Net      -        -       1.082     -           19        
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     I0       In      -         1.449       -         
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     F        Out     1.032     2.481       -         
dout_1_i_o3_0[14]                                 Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_o3[14]                     LUT4     I0       In      -         3.502       -         
oled_rom_init.dout_1_i_o3[14]                     LUT4     F        Out     1.032     4.534       -         
dout_1_i_o3[14]                                   Net      -        -       1.021     -           4         
oled_rom_init.dout_1_i_o3[2]                      LUT4     I0       In      -         5.555       -         
oled_rom_init.dout_1_i_o3[2]                      LUT4     F        Out     1.032     6.587       -         
dout_1_i_o3[2]                                    Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[16]                        LUT2     I0       In      -         7.608       -         
oled_rom_init.dout_1_0[16]                        LUT2     F        Out     1.032     8.640       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         9.661       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     10.619      -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         10.619      -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     10.676      -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         10.676      -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     10.733      -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         10.733      -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     10.790      -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         10.790      -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     10.847      -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         10.847      -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     10.904      -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         10.904      -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     10.961      -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         10.961      -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     11.018      -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         11.018      -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     11.075      -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         11.075      -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     11.132      -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         11.132      -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     11.189      -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         11.189      -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     11.246      -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         11.246      -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     11.303      -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         11.303      -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     11.360      -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         11.360      -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     11.417      -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         11.417      -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     11.474      -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         11.474      -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     11.531      -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         11.531      -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     11.588      -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         11.588      -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     11.645      -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         11.645      -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     11.702      -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         11.702      -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     11.759      -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         11.759      -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     11.816      -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         11.816      -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     11.873      -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         11.873      -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     11.930      -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         11.930      -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     11.987      -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         11.987      -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     12.044      -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         12.044      -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     12.101      -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         12.101      -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     12.158      -         
debug_waiting_for_step_time5                      Net      -        -       1.732     -           32        
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         13.890      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.890 is 6.992(50.3%) logic and 6.898(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      13.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.619

    Number of logic level(s):                32
    Starting point:                          step_id[6] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[6]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[6]                                        Net      -        -       1.021     -           4         
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     I2       In      -         1.388       -         
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     F        Out     0.822     2.210       -         
dout_1_i_o3_0[14]                                 Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_o3[14]                     LUT4     I0       In      -         3.231       -         
oled_rom_init.dout_1_i_o3[14]                     LUT4     F        Out     1.032     4.263       -         
dout_1_i_o3[14]                                   Net      -        -       1.021     -           4         
oled_rom_init.dout_1_i_o3[2]                      LUT4     I0       In      -         5.284       -         
oled_rom_init.dout_1_i_o3[2]                      LUT4     F        Out     1.032     6.316       -         
dout_1_i_o3[2]                                    Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[16]                        LUT2     I0       In      -         7.337       -         
oled_rom_init.dout_1_0[16]                        LUT2     F        Out     1.032     8.369       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         9.390       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     10.348      -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         10.348      -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     10.405      -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         10.405      -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     10.462      -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         10.462      -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     10.519      -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         10.519      -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     10.576      -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         10.576      -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     10.633      -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         10.633      -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     10.690      -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         10.690      -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     10.747      -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         10.747      -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     10.804      -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         10.804      -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     10.861      -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         10.861      -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     10.918      -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         10.918      -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     10.975      -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         10.975      -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     11.032      -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         11.032      -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     11.089      -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         11.089      -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     11.146      -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         11.146      -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     11.203      -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         11.203      -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     11.260      -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         11.260      -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     11.317      -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         11.317      -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     11.374      -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         11.374      -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     11.431      -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         11.431      -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     11.488      -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         11.488      -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     11.545      -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         11.545      -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     11.602      -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         11.602      -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     11.659      -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         11.659      -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     11.716      -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         11.716      -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     11.773      -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         11.773      -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     11.830      -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         11.830      -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     11.887      -         
debug_waiting_for_step_time5                      Net      -        -       1.732     -           32        
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         13.619      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.619 is 6.782(49.8%) logic and 6.837(50.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      11.971
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.971

    Number of logic level(s):                31
    Starting point:                          step_id[4] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[4]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                        Net      -        -       1.082     -           11        
oled_rom_init.dout_1_i_o3[13]                     LUT2     I1       In      -         1.449       -         
oled_rom_init.dout_1_i_o3[13]                     LUT2     F        Out     1.099     2.548       -         
dout_1_i_o3[13]                                   Net      -        -       1.021     -           7         
oled_rom_init.dout_1_i_o3[2]                      LUT4     I1       In      -         3.569       -         
oled_rom_init.dout_1_i_o3[2]                      LUT4     F        Out     1.099     4.668       -         
dout_1_i_o3[2]                                    Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[16]                        LUT2     I0       In      -         5.689       -         
oled_rom_init.dout_1_0[16]                        LUT2     F        Out     1.032     6.721       -         
encoded_step[16]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0              ALU      I0       In      -         7.742       -         
debug_waiting_for_step_time5_cry_0_0              ALU      COUT     Out     0.958     8.700       -         
debug_waiting_for_step_time5_cry_0                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      CIN      In      -         8.700       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.057     8.757       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.757       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.814       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.814       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.871       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.871       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.928       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.928       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.985       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.985       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     9.042       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         9.042       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     9.099       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         9.099       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     9.156       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         9.156       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     9.213       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         9.213       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     9.270       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         9.270       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     9.327       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         9.327       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     9.384       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         9.384       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     9.441       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         9.441       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     9.498       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         9.498       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.555       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.555       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.612       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.612       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.669       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.669       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.726       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.726       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.783       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.783       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.840       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.840       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.897       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.897       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.954       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.954       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     10.011      -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         10.011      -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     10.068      -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         10.068      -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     10.125      -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         10.125      -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     10.182      -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         10.182      -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     10.239      -         
debug_waiting_for_step_time5                      Net      -        -       1.732     -           32        
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.971      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.971 is 6.094(50.9%) logic and 5.877(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      11.914
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.914

    Number of logic level(s):                30
    Starting point:                          step_id[4] / Q
    Ending point:                            debug_waiting_for_step_time5_cry_27_0_RNI1VM2 / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
step_id[4]                                        DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                        Net      -        -       1.082     -           11        
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     I1       In      -         1.449       -         
oled_rom_init.dout_1_i_o3_0[14]                   LUT3     F        Out     1.099     2.548       -         
dout_1_i_o3_0[14]                                 Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_o3[14]                     LUT4     I0       In      -         3.569       -         
oled_rom_init.dout_1_i_o3[14]                     LUT4     F        Out     1.032     4.601       -         
dout_1_i_o3[14]                                   Net      -        -       1.021     -           4         
oled_rom_init.dout_1_0[17]                        LUT2     I1       In      -         5.622       -         
oled_rom_init.dout_1_0[17]                        LUT2     F        Out     1.099     6.721       -         
encoded_step[17]                                  Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_1_0              ALU      I0       In      -         7.742       -         
debug_waiting_for_step_time5_cry_1_0              ALU      COUT     Out     0.958     8.700       -         
debug_waiting_for_step_time5_cry_1                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0              ALU      CIN      In      -         8.700       -         
debug_waiting_for_step_time5_cry_2_0              ALU      COUT     Out     0.057     8.757       -         
debug_waiting_for_step_time5_cry_2                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0              ALU      CIN      In      -         8.757       -         
debug_waiting_for_step_time5_cry_3_0              ALU      COUT     Out     0.057     8.814       -         
debug_waiting_for_step_time5_cry_3                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0              ALU      CIN      In      -         8.814       -         
debug_waiting_for_step_time5_cry_4_0              ALU      COUT     Out     0.057     8.871       -         
debug_waiting_for_step_time5_cry_4                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0              ALU      CIN      In      -         8.871       -         
debug_waiting_for_step_time5_cry_5_0              ALU      COUT     Out     0.057     8.928       -         
debug_waiting_for_step_time5_cry_5                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0              ALU      CIN      In      -         8.928       -         
debug_waiting_for_step_time5_cry_6_0              ALU      COUT     Out     0.057     8.985       -         
debug_waiting_for_step_time5_cry_6                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0              ALU      CIN      In      -         8.985       -         
debug_waiting_for_step_time5_cry_7_0              ALU      COUT     Out     0.057     9.042       -         
debug_waiting_for_step_time5_cry_7                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0              ALU      CIN      In      -         9.042       -         
debug_waiting_for_step_time5_cry_8_0              ALU      COUT     Out     0.057     9.099       -         
debug_waiting_for_step_time5_cry_8                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0              ALU      CIN      In      -         9.099       -         
debug_waiting_for_step_time5_cry_9_0              ALU      COUT     Out     0.057     9.156       -         
debug_waiting_for_step_time5_cry_9                Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0             ALU      CIN      In      -         9.156       -         
debug_waiting_for_step_time5_cry_10_0             ALU      COUT     Out     0.057     9.213       -         
debug_waiting_for_step_time5_cry_10               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0             ALU      CIN      In      -         9.213       -         
debug_waiting_for_step_time5_cry_11_0             ALU      COUT     Out     0.057     9.270       -         
debug_waiting_for_step_time5_cry_11               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0             ALU      CIN      In      -         9.270       -         
debug_waiting_for_step_time5_cry_12_0             ALU      COUT     Out     0.057     9.327       -         
debug_waiting_for_step_time5_cry_12               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0             ALU      CIN      In      -         9.327       -         
debug_waiting_for_step_time5_cry_13_0             ALU      COUT     Out     0.057     9.384       -         
debug_waiting_for_step_time5_cry_13               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0             ALU      CIN      In      -         9.384       -         
debug_waiting_for_step_time5_cry_14_0             ALU      COUT     Out     0.057     9.441       -         
debug_waiting_for_step_time5_cry_14               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0             ALU      CIN      In      -         9.441       -         
debug_waiting_for_step_time5_cry_15_0             ALU      COUT     Out     0.057     9.498       -         
debug_waiting_for_step_time5_cry_15               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0             ALU      CIN      In      -         9.498       -         
debug_waiting_for_step_time5_cry_16_0             ALU      COUT     Out     0.057     9.555       -         
debug_waiting_for_step_time5_cry_16               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0             ALU      CIN      In      -         9.555       -         
debug_waiting_for_step_time5_cry_17_0             ALU      COUT     Out     0.057     9.612       -         
debug_waiting_for_step_time5_cry_17               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0             ALU      CIN      In      -         9.612       -         
debug_waiting_for_step_time5_cry_18_0             ALU      COUT     Out     0.057     9.669       -         
debug_waiting_for_step_time5_cry_18               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0             ALU      CIN      In      -         9.669       -         
debug_waiting_for_step_time5_cry_19_0             ALU      COUT     Out     0.057     9.726       -         
debug_waiting_for_step_time5_cry_19               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0             ALU      CIN      In      -         9.726       -         
debug_waiting_for_step_time5_cry_20_0             ALU      COUT     Out     0.057     9.783       -         
debug_waiting_for_step_time5_cry_20               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0             ALU      CIN      In      -         9.783       -         
debug_waiting_for_step_time5_cry_21_0             ALU      COUT     Out     0.057     9.840       -         
debug_waiting_for_step_time5_cry_21               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0             ALU      CIN      In      -         9.840       -         
debug_waiting_for_step_time5_cry_22_0             ALU      COUT     Out     0.057     9.897       -         
debug_waiting_for_step_time5_cry_22               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0             ALU      CIN      In      -         9.897       -         
debug_waiting_for_step_time5_cry_23_0             ALU      COUT     Out     0.057     9.954       -         
debug_waiting_for_step_time5_cry_23               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0             ALU      CIN      In      -         9.954       -         
debug_waiting_for_step_time5_cry_24_0             ALU      COUT     Out     0.057     10.011      -         
debug_waiting_for_step_time5_cry_24               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0             ALU      CIN      In      -         10.011      -         
debug_waiting_for_step_time5_cry_25_0             ALU      COUT     Out     0.057     10.068      -         
debug_waiting_for_step_time5_cry_25               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0             ALU      CIN      In      -         10.068      -         
debug_waiting_for_step_time5_cry_26_0             ALU      COUT     Out     0.057     10.125      -         
debug_waiting_for_step_time5_cry_26               Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0             ALU      CIN      In      -         10.125      -         
debug_waiting_for_step_time5_cry_27_0             ALU      COUT     Out     0.057     10.182      -         
debug_waiting_for_step_time5                      Net      -        -       1.732     -           32        
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     INV      I        In      -         11.914      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.914 is 6.037(50.7%) logic and 5.877(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: demo|wr_spi_derived_clock[0]</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                    Arrival          
Instance                      Reference                        Type      Pin     Net                      Time        Slack
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
spi0._prescaler_buffer[0]     demo|wr_spi_derived_clock[0]     DFFCE     Q       _prescaler_buffer[0]     0.367       1.160
spi0._tx_buffer[7]            demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[7]            0.367       7.380
spi0._tx_buffer[0]            demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[0]       0.367       7.447
spi0._tx_buffer[1]            demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[1]       0.367       7.447
spi0._tx_buffer[2]            demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[2]       0.367       7.447
spi0._tx_buffer[4]            demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[4]            0.367       7.657
spi0._tx_buffer[5]            demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[5]            0.367       7.657
spi0._tx_buffer[6]            demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[6]            0.367       7.657
===========================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                                            Required          
Instance                        Reference                        Type      Pin     Net                              Time         Slack
                                Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------
spi0._sck[0]                    demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[0]                        9.867        1.160
spi0._sck[1]                    demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[1]                        9.867        1.160
spi0._sck[2]                    demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[2]                        9.867        1.160
spi0._sck[4]                    demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[4]                        9.867        1.160
spi0._rx_buffer_occupied[0]     demo|wr_spi_derived_clock[0]     DFFCE     CE      _rx_buffer_occupied_1_sqmuxa     9.867        1.370
spi0.debug[2]                   demo|wr_spi_derived_clock[0]     DFFCE     D       N_22_i                           9.867        1.370
spi0.debug[3]                   demo|wr_spi_derived_clock[0]     DFFCE     D       N_140                            9.867        1.370
spi0._state[0]                  demo|wr_spi_derived_clock[0]     DFFCE     CE      un2_tx_completed_4_i[0]          9.867        1.416
spi0._mosi[0]                   demo|wr_spi_derived_clock[0]     DFFPE     D       _mosi_16[0]                      9.867        1.647
spi0._rx_buffer[0]              demo|wr_spi_derived_clock[0]     DFFCE     CE      N_33_mux                         9.867        2.192
======================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:117751:119206:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      8.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                4
    Starting point:                          spi0._prescaler_buffer[0] / Q
    Ending point:                            spi0._sck[0] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                                Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
spi0._prescaler_buffer[0]           DFFCE     Q        Out     0.367     0.367       -         
_prescaler_buffer[0]                Net       -        -       1.021     -           3         
spi0._tx_buffer_sent_RNIQCMF[0]     LUT2      I0       In      -         1.388       -         
spi0._tx_buffer_sent_RNIQCMF[0]     LUT2      F        Out     1.032     2.420       -         
N_128_i                             Net       -        -       1.082     -           12        
spi0.debug25_NE_0_0                 LUT4      I0       In      -         3.502       -         
spi0.debug25_NE_0_0                 LUT4      F        Out     1.032     4.534       -         
debug25_NE_0_0                      Net       -        -       1.021     -           5         
spi0.debug_8_i_2_0_RNI0AFV[0]       LUT4      I1       In      -         5.555       -         
spi0.debug_8_i_2_0_RNI0AFV[0]       LUT4      F        Out     1.099     6.654       -         
N_33_mux                            Net       -        -       1.021     -           8         
spi0._sck_6[0]                      LUT4      I0       In      -         7.675       -         
spi0._sck_6[0]                      LUT4      F        Out     1.032     8.707       -         
_sck_6[0]                           Net       -        -       0.000     -           1         
spi0._sck[0]                        DFFC      D        In      -         8.707       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.840 is 4.695(53.1%) logic and 4.145(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                                  Starting                                                          Arrival          
Instance                                          Reference     Type     Pin     Net                                Time        Slack
                                                  Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------
spi0._state_RNIIVQ7[0]                            System        INV      O       _state_i[0]                        0.000       8.846
spi0._tx_buffer_sent_RNIQCMF_0[0]                 System        INV      O       N_128_i_i                          0.000       8.846
clk_spi_RNO                                       System        INV      O       clk_spi_i_i                        0.000       8.846
cnt_spi_i[0]                                      System        INV      O       cnt_spi_i[0]                       0.000       8.846
debug_waiting_for_step_time5_cry_27_0_RNI1VM2     System        INV      O       debug_waiting_for_step_time5_i     0.000       8.846
oled_rom_init.dout_1_0[9]                         System        INV      O       encoded_step[9]                    0.000       8.846
=====================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                        Required          
Instance                      Reference     Type      Pin     Net             Time         Slack
                              Clock                                                             
------------------------------------------------------------------------------------------------
spi0._prescaler_buffer[0]     System        DFFCE     CE      N_128_i_i       9.867        8.846
spi0._state[0]                System        DFFCE     D       _state_i[0]     9.867        8.846
spi0._tx_buffer[0]            System        DFFE      CE      N_128_i_i       9.867        8.846
spi0._tx_buffer[1]            System        DFFE      CE      N_128_i_i       9.867        8.846
spi0._tx_buffer[2]            System        DFFE      CE      N_128_i_i       9.867        8.846
spi0._tx_buffer[4]            System        DFFE      CE      N_128_i_i       9.867        8.846
spi0._tx_buffer[5]            System        DFFE      CE      N_128_i_i       9.867        8.846
spi0._tx_buffer[6]            System        DFFE      CE      N_128_i_i       9.867        8.846
spi0._tx_buffer[7]            System        DFFE      CE      N_128_i_i       9.867        8.846
clk_spi                       System        DFFCE     D       clk_spi_i_i     9.867        8.846
================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:123888:124152:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          spi0._state_RNIIVQ7[0] / O
    Ending point:                            spi0._state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
spi0._state_RNIIVQ7[0]     INV       O        Out     0.000     0.000       -         
_state_i[0]                Net       -        -       1.021     -           2         
spi0._state[0]             DFFCE     D        In      -         1.021       -         
======================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 197MB)

---------------------------------------
<a name=resourceUsage30></a>Resource Usage Report for demo </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             96 uses
DFF             1 use
DFFC            53 uses
DFFCE           69 uses
DFFE            7 uses
DFFPE           2 uses
GSR             1 use
INV             8 uses
MUX2_LUT5       8 uses
LUT2            39 uses
LUT3            56 uses
LUT4            79 uses

I/O ports: 15
I/O primitives: 15
IBUF           6 uses
OBUF           7 uses
TBUF           2 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 of 3456 (3%)
Total load per clock:
   demo|clk_50M: 26
   demo|clk_spi_derived_clock: 97
   demo|wr_spi_derived_clock[0]: 9

@S |Mapping Summary:
Total  LUTs: 174 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 40MB peak: 197MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Oct 24 03:14:55 2018

###########################################################]

</pre></samp></body></html>
