[
    {
        "name": "ghdl",
        "description": "VHDL 2008/93/87 simulator",
        "languages": {
            "VHDL": 23613633,
            "Ada": 15770561,
            "C": 1140637,
            "Python": 864454,
            "Shell": 314347,
            "PowerShell": 130048,
            "Makefile": 104720,
            "C++": 76760,
            "Verilog": 45540,
            "NSIS": 10822,
            "Batchfile": 7376,
            "Assembly": 3233,
            "Stata": 1920,
            "GDB": 1523,
            "Forth": 897
        }
    },
    {
        "name": "aws-fpga",
        "description": "Official repository of the AWS EC2 FPGA Hardware and Software Development Kit",
        "languages": {
            "VHDL": 332824242,
            "SystemVerilog": 23134564,
            "V": 19619124,
            "Verilog": 15392502,
            "Tcl": 1064964,
            "C": 698023,
            "Python": 348448,
            "C++": 344704,
            "Shell": 177309,
            "Filebench WML": 92916,
            "Makefile": 47719,
            "SourcePawn": 9965,
            "Groovy": 9387,
            "Assembly": 5851,
            "Pawn": 5749,
            "NASL": 3816,
            "Forth": 2907,
            "Fortran": 2221
        }
    },
    {
        "name": "Open-Source-FPGA-Bitcoin-Miner",
        "description": "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.",
        "languages": {
            "VHDL": 14830212,
            "Verilog": 2666973,
            "Tcl": 121598,
            "Python": 32688,
            "C": 26135,
            "Coq": 12477,
            "Shell": 2107
        }
    },
    {
        "name": "FPGA_Webserver",
        "description": "A work-in-progress for what is to be a software-free web server for static content.",
        "languages": {
            "VHDL": 479539
        }
    },
    {
        "name": "vunit",
        "description": "VUnit is a unit testing framework for VHDL/SystemVerilog",
        "languages": {
            "VHDL": 2038154,
            "Python": 1093233,
            "SystemVerilog": 29432,
            "Tcl": 922
        }
    },
    {
        "name": "gcvideo",
        "description": "GameCube Digital AV converter",
        "languages": {
            "VHDL": 458591,
            "C": 230125,
            "Perl": 47233,
            "TeX": 40184,
            "Makefile": 15927,
            "Assembly": 12352,
            "Monkey C": 5588,
            "Shell": 2279,
            "Batchfile": 1058
        }
    },
    {
        "name": "gplgpu",
        "description": "GPL v3 2D/3D graphics engine in verilog",
        "languages": {
            "VHDL": 129476214,
            "Verilog": 102829479,
            "Coq": 61435882,
            "Tcl": 616490,
            "SystemVerilog": 517216,
            "Perl": 138527,
            "C": 119137,
            "C++": 58437,
            "Objective-C": 31159,
            "Shell": 28851,
            "Awk": 4980
        }
    },
    {
        "name": "ThunderScope",
        "description": "ThunderScope GitHub Repo",
        "languages": {
            "VHDL": 183043064,
            "Verilog": 72858232,
            "SystemVerilog": 9382846,
            "C++": 6080501,
            "V": 4180442,
            "ANTLR": 1464180,
            "C": 525459,
            "Tcl": 354887,
            "Stata": 243388,
            "Shell": 211209,
            "HTML": 101195,
            "Forth": 70610,
            "CMake": 3176,
            "Makefile": 1725
        }
    },
    {
        "name": "nvc",
        "description": "VHDL compiler and simulator",
        "languages": {
            "VHDL": 5123971,
            "C": 4572865,
            "M4": 128423,
            "Makefile": 80589,
            "Shell": 49723,
            "TypeScript": 49222,
            "Yacc": 36635,
            "Roff": 35301,
            "CSS": 9683,
            "Verilog": 8906,
            "Tcl": 3449,
            "Python": 2582,
            "Ruby": 2534,
            "JavaScript": 1599,
            "HTML": 395
        }
    },
    {
        "name": "PoC",
        "description": "IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universit\u00e4t Dresden, Germany",
        "languages": {
            "VHDL": 2233899,
            "PowerShell": 142664,
            "Shell": 92155,
            "Python": 21617,
            "Tcl": 4534,
            "Perl": 4353
        }
    },
    {
        "name": "dsi-shield",
        "description": "Arduino MIPI DSI Shield",
        "languages": {
            "VHDL": 386801,
            "Verilog": 184877,
            "C": 111117,
            "Assembly": 14225,
            "Python": 10538,
            "SystemVerilog": 8435,
            "Makefile": 3874,
            "C++": 1594,
            "Shell": 344,
            "Stata": 177
        }
    },
    {
        "name": "parallella-hw",
        "description": "Parallella board design files",
        "languages": {
            "VHDL": 83478061,
            "Verilog": 6060548,
            "Tcl": 169879,
            "Roff": 130256,
            "C": 111188,
            "AGS Script": 36709,
            "Python": 30936,
            "TeX": 16545,
            "Coq": 13933,
            "Shell": 12185,
            "OpenEdge ABL": 4677,
            "OpenSCAD": 2390,
            "C++": 2122,
            "Perl": 1722,
            "HTML": 922,
            "Makefile": 448,
            "Batchfile": 299,
            "Csound Score": 27
        }
    },
    {
        "name": "parallella-examples",
        "description": "Community created parallella projects",
        "languages": {
            "VHDL": 45125057,
            "Verilog": 6883181,
            "C": 6279609,
            "HTML": 5739764,
            "C++": 883436,
            "Tcl": 293512,
            "Assembly": 217017,
            "Makefile": 77485,
            "SuperCollider": 56216,
            "Coq": 36702,
            "Shell": 33578,
            "SystemVerilog": 20542,
            "TeX": 18594,
            "PHP": 8957,
            "Perl": 7070,
            "CSS": 5748,
            "CartoCSS": 4967,
            "JavaScript": 592,
            "Python": 327
        }
    },
    {
        "name": "satcat5",
        "description": "SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.",
        "languages": {
            "VHDL": 2939496,
            "C++": 2250382,
            "C": 571013,
            "Tcl": 175410,
            "Python": 160337,
            "Stata": 135059,
            "MATLAB": 28514,
            "Shell": 12710,
            "Makefile": 10578
        }
    },
    {
        "name": "openfpga-SNES",
        "description": "SNES for the Analogue Pocket",
        "languages": {
            "VHDL": 1151119,
            "Verilog": 147498,
            "SystemVerilog": 138523,
            "Tcl": 63295,
            "Shell": 51162,
            "Assembly": 17031,
            "PowerShell": 761,
            "Fortran": 66
        }
    },
    {
        "name": "bladeRF-wiphy",
        "description": "bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem",
        "languages": {
            "VHDL": 586482,
            "C": 22229,
            "Stata": 9769,
            "Tcl": 7772,
            "MATLAB": 4980,
            "Shell": 548,
            "Makefile": 94
        }
    },
    {
        "name": "ZYNQ7010-7020_AD9363",
        "description": "\u57fa\u4e8eZYNQ+AD9363\u7684\u5f00\u6e90SDR\u786c\u4ef6",
        "languages": {
            "VHDL": 27541969,
            "HTML": 2865948,
            "Verilog": 2097146,
            "C": 1722849,
            "VBA": 1235898,
            "Tcl": 122734,
            "JavaScript": 17633,
            "SystemVerilog": 11344,
            "Shell": 5343,
            "Makefile": 1273,
            "Batchfile": 514,
            "Pascal": 284,
            "Python": 34
        }
    },
    {
        "name": "CSI2Rx",
        "description": "Open Source 4k CSI-2 Rx core for Xilinx FPGAs",
        "languages": {
            "VHDL": 31370625,
            "Verilog": 22174687,
            "Tcl": 52315,
            "Coq": 38708,
            "C++": 8809,
            "Makefile": 1056,
            "Python": 105
        }
    },
    {
        "name": "tinyTPU",
        "description": "Implementation of a Tensor Processing Unit for embedded systems and the IoT.",
        "languages": {
            "VHDL": 362044,
            "C": 47592,
            "Python": 24283,
            "Objective-C": 2360,
            "MATLAB": 400
        }
    },
    {
        "name": "UVVM",
        "description": "UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC \u2013 resulting also in significant quality improvement.    Community forum: https://forum.uvvm.org/    UVVM.org: https://uvvm.org/",
        "languages": {
            "VHDL": 4151086,
            "HTML": 702305,
            "Python": 242082,
            "Stata": 210363,
            "JavaScript": 72585,
            "Shell": 33368,
            "CSS": 19391,
            "Makefile": 7835,
            "Batchfile": 760
        }
    },
    {
        "name": "forth-cpu",
        "description": "A Forth CPU and System on a Chip, based on the J1, written in VHDL",
        "languages": {
            "VHDL": 288942,
            "C": 144180,
            "Forth": 60914,
            "Makefile": 7715,
            "Tcl": 1099,
            "Scilab": 374
        }
    },
    {
        "name": "rust_hdl",
        "description": null,
        "languages": {
            "VHDL": 2236196,
            "Rust": 2101891,
            "Python": 1233,
            "Dockerfile": 374
        }
    },
    {
        "name": "Hastlayer-SDK",
        "description": "Turning .NET software into FPGA hardware for faster execution and lower power usage.",
        "languages": {
            "VHDL": 89215891,
            "C#": 1820470,
            "Shell": 5357,
            "F#": 2614,
            "Dockerfile": 1553
        }
    },
    {
        "name": "ghdl-yosys-plugin",
        "description": "VHDL synthesis (based on ghdl)",
        "languages": {
            "VHDL": 237544,
            "C++": 38138,
            "Verilog": 19634,
            "Shell": 15380,
            "Tcl": 6841,
            "Makefile": 947
        }
    },
    {
        "name": "surf",
        "description": "A huge VHDL library for FPGA development",
        "languages": {
            "VHDL": 15064135,
            "Python": 1753474,
            "SystemVerilog": 726828,
            "Verilog": 199410,
            "C": 73857,
            "Tcl": 70249,
            "C++": 64004,
            "Makefile": 11520,
            "Shell": 7269,
            "JavaScript": 3808,
            "Emacs Lisp": 791
        }
    },
    {
        "name": "FPGA_DisplayPort",
        "description": "An implementation of DisplayPort protocol for FPGAs",
        "languages": {
            "VHDL": 761222
        }
    },
    {
        "name": "hardh264",
        "description": "A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.",
        "languages": {
            "VHDL": 342401
        }
    },
    {
        "name": "C64-Video-Enhancement",
        "description": "Component video modification for the C64 8-bit computer",
        "languages": {
            "VHDL": 26983
        }
    },
    {
        "name": "potato",
        "description": "A simple RISC-V processor for use in FPGA designs.",
        "languages": {
            "VHDL": 180369,
            "C": 109664,
            "Assembly": 87408,
            "Makefile": 7214,
            "Tcl": 2085,
            "Shell": 898
        }
    },
    {
        "name": "a2i",
        "description": null,
        "languages": {
            "VHDL": 45330602,
            "Tcl": 176412,
            "Verilog": 867,
            "Python": 861
        }
    },
    {
        "name": "BIT-CS-Learning",
        "description": "\u4fdd\u5b58\u4e00\u4e0b\u6211\u81ea\u5df1\u6574\u7406\u7684\u5317\u7406\u5de5\u8ba1\u79d1\u7684\u5b66\u4e60\u8d44\u6599\uff0c\u6b22\u8fce\u5206\u4eab\u8d44\u6e90",
        "languages": {
            "VHDL": 2768413,
            "Verilog": 1463977,
            "Java": 331508,
            "Shell": 329815,
            "C++": 264725,
            "C": 229937,
            "Python": 191622,
            "Makefile": 172435,
            "Jupyter Notebook": 164739,
            "Tcl": 142841,
            "SystemVerilog": 140554,
            "Assembly": 105311,
            "JavaScript": 86990,
            "TSQL": 79115,
            "HTML": 59483,
            "Stata": 24313,
            "CMake": 20386,
            "HCL": 19797,
            "C#": 11716,
            "Batchfile": 10665,
            "Forth": 4636,
            "QMake": 1315,
            "Pascal": 903,
            "Haskell": 681,
            "PureBasic": 68
        }
    },
    {
        "name": "mega65-core",
        "description": "MEGA65 FPGA core",
        "languages": {
            "VHDL": 11045174,
            "Tcl": 1916322,
            "C": 989757,
            "Assembly": 564122,
            "Verilog": 205403,
            "Makefile": 55315,
            "SystemVerilog": 41920,
            "Shell": 33239,
            "Python": 19059,
            "NASL": 18894,
            "Java": 2069,
            "TeX": 1964,
            "xBase": 402
        }
    },
    {
        "name": "OpenXenium",
        "description": "OpenXenium - Open Source Xenium Modchip CPLD replacement project for the Original Xbox",
        "languages": {
            "VHDL": 15712
        }
    },
    {
        "name": "zpu",
        "description": "The Zylin ZPU",
        "languages": {
            "VHDL": 1343688,
            "C": 272488,
            "HTML": 129693,
            "Java": 109834,
            "Verilog": 95487,
            "Assembly": 32779,
            "Stata": 20498,
            "Shell": 16033,
            "Makefile": 10488,
            "C++": 5712,
            "Perl": 5509,
            "Visual Basic": 180
        }
    },
    {
        "name": "gb-research",
        "description": "Game Boy hardware research",
        "languages": {
            "VHDL": 189026,
            "Python": 4916,
            "Just": 251
        }
    },
    {
        "name": "VHDL_Lib",
        "description": "Library of VHDL components that are useful in larger designs.",
        "languages": {
            "VHDL": 602575
        }
    },
    {
        "name": "fletcher",
        "description": "Fletcher: A framework to integrate FPGA accelerators with Apache Arrow",
        "languages": {
            "VHDL": 1132615,
            "C++": 425133,
            "Python": 151477,
            "Tcl": 26612,
            "Cython": 24857,
            "C": 22434,
            "CMake": 11146,
            "Makefile": 1819,
            "Shell": 615
        }
    },
    {
        "name": "PlayStation_MiSTer",
        "description": "PlayStation for MiSTer FPGA",
        "languages": {
            "VHDL": 1268487,
            "Verilog": 270446,
            "SystemVerilog": 170297,
            "Tcl": 18881,
            "Lua": 18060,
            "Batchfile": 5383
        }
    },
    {
        "name": "spi-master",
        "description": "SPI Master for FPGA - VHDL and Verilog",
        "languages": {
            "VHDL": 20306,
            "Verilog": 13250,
            "SystemVerilog": 5369
        }
    },
    {
        "name": "OSVVM",
        "description": "OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...",
        "languages": {
            "VHDL": 1832839,
            "Tcl": 3198
        }
    },
    {
        "name": "vna2",
        "description": "Second version of homemade 30 MHz - 6 GHz VNA",
        "languages": {
            "VHDL": 118151,
            "Python": 31207,
            "Pascal": 284
        }
    },
    {
        "name": "fmcw3",
        "description": "Two RX-channel 6 GHz FMCW radar design files",
        "languages": {
            "VHDL": 55770,
            "Python": 50221,
            "C++": 43108,
            "CMake": 13535,
            "Tcl": 7606
        }
    },
    {
        "name": "neo430",
        "description": ":computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.",
        "languages": {
            "VHDL": 464850,
            "C": 443581,
            "Makefile": 280983,
            "Stata": 10738,
            "Assembly": 10732,
            "C++": 8376,
            "Shell": 4821
        }
    },
    {
        "name": "ztachip",
        "description": "Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.",
        "languages": {
            "VHDL": 3138330,
            "C++": 1752259,
            "C": 127891,
            "Objective-C": 91668,
            "OpenEdge ABL": 44751,
            "Yacc": 35188,
            "MATLAB": 33325,
            "Scala": 26323,
            "Python": 15374,
            "Tcl": 9743,
            "Assembly": 9687,
            "Makefile": 8816,
            "Lex": 5997,
            "M": 2324
        }
    },
    {
        "name": "PSX_MiSTer",
        "description": "PSX for MiSTer",
        "languages": {
            "VHDL": 1877648,
            "Verilog": 333891,
            "SystemVerilog": 219356,
            "Tcl": 24559,
            "Lua": 18070,
            "Batchfile": 6671
        }
    },
    {
        "name": "SNES_MiSTer",
        "description": "SNES for MiSTer",
        "languages": {
            "VHDL": 1279880,
            "Verilog": 341245,
            "SystemVerilog": 196300,
            "Tcl": 24072,
            "C": 4323,
            "Makefile": 1059,
            "Batchfile": 627
        }
    },
    {
        "name": "Digital-Design-Lab",
        "description": null,
        "languages": {
            "VHDL": 16008639,
            "Verilog": 4314544,
            "Tcl": 149445,
            "SystemVerilog": 119462,
            "TeX": 20467,
            "Shell": 15642,
            "C": 14069,
            "JavaScript": 12084,
            "Batchfile": 8776,
            "Stata": 6447,
            "Pascal": 619,
            "Makefile": 456
        }
    },
    {
        "name": "Cosmos-plus-OpenSSD",
        "description": "Cosmos OpenSSD + Hardware and Software source distribution",
        "languages": {
            "VHDL": 734481571,
            "Verilog": 22704432,
            "HTML": 6000698,
            "C": 3691572,
            "Tcl": 327271,
            "SystemVerilog": 150901,
            "CSS": 4367,
            "Perl": 1257
        }
    },
    {
        "name": "zynq_cam_isp_demo",
        "description": "\u57fa\u4e8everilog\u5b9e\u73b0\u4e86ISP\u56fe\u50cf\u5904\u7406IP",
        "languages": {
            "VHDL": 215816630,
            "Verilog": 159438529,
            "C": 57161837,
            "HTML": 22179094,
            "SystemVerilog": 3686500,
            "Assembly": 2370978,
            "C++": 2012926,
            "Tcl": 1398373,
            "V": 597637,
            "SuperCollider": 565849,
            "Jupyter Notebook": 294817,
            "Makefile": 279053,
            "JavaScript": 232579,
            "Shell": 75909,
            "CartoCSS": 30115,
            "Python": 17595,
            "Batchfile": 5256,
            "CMake": 1302,
            "Pascal": 568
        }
    },
    {
        "name": "FPGA-proj",
        "description": "FPGA project",
        "languages": {
            "VHDL": 181470660,
            "Verilog": 6067349,
            "V": 1788294,
            "Shell": 595928,
            "SystemVerilog": 134466,
            "Tcl": 125202,
            "JavaScript": 103118,
            "Stata": 57919,
            "Forth": 14544,
            "Batchfile": 5402,
            "Pascal": 284,
            "PureBasic": 16
        }
    },
    {
        "name": "Artix-7-HDMI-processing",
        "description": "Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA",
        "languages": {
            "VHDL": 341862
        }
    },
    {
        "name": "vhdl-extras",
        "description": "Flexible VHDL library",
        "languages": {
            "VHDL": 870581,
            "Python": 32808,
            "Ada": 11406,
            "Makefile": 2036,
            "Shell": 409
        }
    },
    {
        "name": "XJTU-Tripler",
        "description": "XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.",
        "languages": {
            "VHDL": 16806167,
            "C": 5136111,
            "SystemVerilog": 4121817,
            "Verilog": 2024693,
            "Tcl": 1229037,
            "HTML": 52177,
            "C++": 51877,
            "Python": 30892,
            "Assembly": 22632,
            "TeX": 17353,
            "Jupyter Notebook": 7318,
            "NASL": 2222,
            "Makefile": 901,
            "Pascal": 627
        }
    },
    {
        "name": "axiom-firmware",
        "description": "AXIOM firmware (linux image, gateware and software tools)",
        "languages": {
            "VHDL": 432624,
            "Python": 142402,
            "C": 121596,
            "Shell": 70246,
            "Tcl": 44691,
            "Makefile": 16573,
            "Dockerfile": 1220,
            "Awk": 590,
            "Perl": 323,
            "Vim Script": 139,
            "Batchfile": 77
        }
    },
    {
        "name": "gbaHD",
        "description": "An open-source GBA consolizer.",
        "languages": {
            "VHDL": 99844,
            "SystemVerilog": 35032,
            "C++": 6349,
            "Tcl": 5597,
            "Python": 3819
        }
    },
    {
        "name": "hdl4fpga",
        "description": "VHDL library 4 FPGAs",
        "languages": {
            "VHDL": 2234458,
            "Stata": 1170369,
            "Verilog": 544034,
            "SystemVerilog": 288378,
            "Makefile": 95968,
            "JavaScript": 65239,
            "C": 58105,
            "Tcl": 27518,
            "TeX": 27445,
            "Shell": 17517,
            "Batchfile": 10355,
            "HTML": 6340,
            "CSS": 583
        }
    },
    {
        "name": "Image-Processing",
        "description": "Image Processing Toolbox in Verilog using Basys3 FPGA",
        "languages": {
            "VHDL": 16056937,
            "Verilog": 1270759,
            "Tcl": 30665,
            "Shell": 5735,
            "Batchfile": 5551,
            "Python": 5243
        }
    },
    {
        "name": "spi-fpga",
        "description": "SPI master and SPI slave for FPGA written in VHDL",
        "languages": {
            "VHDL": 36114,
            "Shell": 2466,
            "Tcl": 1352
        }
    },
    {
        "name": "Learn-FPGA-Programming",
        "description": "Learn FPGA Programming, published by Packt",
        "languages": {
            "VHDL": 105770551,
            "Verilog": 51918669,
            "V": 5279574,
            "SystemVerilog": 2975141,
            "Tcl": 1069461,
            "Shell": 69315,
            "Stata": 33270
        }
    },
    {
        "name": "RPU",
        "description": "Basic RISC-V CPU implementation in VHDL.",
        "languages": {
            "VHDL": 162933
        }
    },
    {
        "name": "neoTRNG",
        "description": "\ud83c\udfb2 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).",
        "languages": {
            "VHDL": 20444,
            "Shell": 281
        }
    },
    {
        "name": "fpga_accelerator_yolov3tiny",
        "description": null,
        "languages": {
            "VHDL": 189497742,
            "Verilog": 135524837,
            "C": 57883126,
            "C++": 30737057,
            "Ada": 13002083,
            "SystemVerilog": 9420815,
            "Tcl": 5167141,
            "V": 2208211,
            "Assembly": 1077062,
            "Makefile": 472774,
            "Jupyter Notebook": 395424,
            "HTML": 344448,
            "JavaScript": 292913,
            "Python": 279912,
            "Shell": 118778,
            "SuperCollider": 74100,
            "CartoCSS": 57572,
            "Batchfile": 9197,
            "Dockerfile": 821,
            "CMake": 651,
            "Pascal": 335,
            "PureBasic": 36
        }
    },
    {
        "name": "space-invaders-vhdl",
        "description": "Space Invaders game implemented with VHDL",
        "languages": {
            "VHDL": 90608
        }
    },
    {
        "name": "GBA_MiSTer",
        "description": "GBA for MiSTer",
        "languages": {
            "VHDL": 1193848,
            "Verilog": 308445,
            "Lua": 242985,
            "SystemVerilog": 200028,
            "Tcl": 22619,
            "C#": 8000,
            "Batchfile": 3170
        }
    },
    {
        "name": "Xilinx_Library",
        "description": "Vivado\u8bf8\u591aIP\uff0c\u5305\u62ec\u56fe\u50cf\u5904\u7406\u7b49",
        "languages": {
            "VHDL": 33762815,
            "Ada": 11450595,
            "Verilog": 8397547,
            "C": 6454082,
            "C++": 6138401,
            "SystemVerilog": 1435661,
            "Tcl": 1212326,
            "V": 596098,
            "HTML": 54673,
            "LLVM": 48825,
            "Makefile": 48470,
            "Shell": 43650,
            "C#": 43097,
            "Python": 29713,
            "Batchfile": 1219
        }
    },
    {
        "name": "ethernet_mac",
        "description": "Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL",
        "languages": {
            "VHDL": 160586,
            "Makefile": 1125
        }
    },
    {
        "name": "TPU",
        "description": "TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.",
        "languages": {
            "VHDL": 161510,
            "C#": 49728
        }
    },
    {
        "name": "HomebrewGPU",
        "description": "HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection and refraction. This is a project I used to learn programming in Verilog and I think it should be educational to someone who is new to FPGA.",
        "languages": {
            "VHDL": 42098544,
            "Verilog": 21675095,
            "SystemVerilog": 872839,
            "Shell": 271436,
            "Tcl": 112889,
            "Stata": 97222,
            "Forth": 22352,
            "Batchfile": 6798
        }
    },
    {
        "name": "SonicSurface",
        "description": "Generating Airborne Ultrasonic Amplitude Patterns Using an Open Hardware Phased Array",
        "languages": {
            "VHDL": 138042,
            "C++": 26485,
            "C": 26251,
            "Python": 18088,
            "MATLAB": 5740
        }
    },
    {
        "name": "patmos",
        "description": "Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project",
        "languages": {
            "VHDL": 20788675,
            "C": 4829708,
            "Verilog": 3092040,
            "Scala": 805318,
            "SystemVerilog": 744528,
            "V": 596650,
            "Tcl": 423428,
            "Promela": 120377,
            "Makefile": 62760,
            "C++": 59872,
            "Java": 56851,
            "Assembly": 54316,
            "Stata": 19522,
            "Shell": 19466,
            "Python": 12421,
            "Raku": 1393,
            "Mathematica": 686,
            "CMake": 556
        }
    },
    {
        "name": "Hackster",
        "description": "Files used with hackster examples ",
        "languages": {
            "VHDL": 1332148601,
            "Coq": 414970822,
            "HTML": 135019411,
            "C++": 99062949,
            "C": 93208877,
            "SystemVerilog": 44426219,
            "V": 34124223,
            "Verilog": 20140093,
            "Ada": 11386552,
            "Tcl": 6834531,
            "Stata": 1191930,
            "Scala": 1062016,
            "Assembly": 926789,
            "Makefile": 808687,
            "JavaScript": 714638,
            "Shell": 609238,
            "Jupyter Notebook": 309122,
            "LLVM": 181794,
            "TeX": 116250,
            "Objective-C": 94735,
            "Forth": 91116,
            "CartoCSS": 88636,
            "C#": 43097,
            "Batchfile": 27218,
            "Pascal": 5520,
            "1C Enterprise": 2492,
            "Ruby": 280,
            "PureBasic": 30
        }
    },
    {
        "name": "nexys4ddr",
        "description": "Various projects for the Nexys4DDR board from Digilent",
        "languages": {
            "VHDL": 5377214,
            "Assembly": 2734744,
            "C": 321164,
            "Tcl": 292505,
            "Makefile": 124844,
            "Python": 33737,
            "C++": 8897,
            "Stata": 3652,
            "Verilog": 1919,
            "Ruby": 1785,
            "HTML": 1313,
            "Shell": 205
        }
    },
    {
        "name": "neppielight",
        "description": "FPGA-based HDMI ambient lighting",
        "languages": {
            "VHDL": 60969,
            "Python": 443
        }
    },
    {
        "name": "fpga_puf",
        "description": ":key: Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.",
        "languages": {
            "VHDL": 21835,
            "C": 19973,
            "Makefile": 3587
        }
    },
    {
        "name": "w11",
        "description": "PDP-11/70 CPU core and SoC",
        "languages": {
            "VHDL": 3535731,
            "C++": 1621565,
            "Tcl": 1014322,
            "Perl": 522448,
            "Roff": 216212,
            "Makefile": 203905,
            "C": 74176,
            "Shell": 37465,
            "Assembly": 33890,
            "SystemVerilog": 2305,
            "Batchfile": 688
        }
    },
    {
        "name": "bladeRF-adsb",
        "description": "bladeRF ADS-B hardware decoder",
        "languages": {
            "VHDL": 71383,
            "C": 43129,
            "MATLAB": 11682,
            "Stata": 876,
            "Makefile": 155
        }
    },
    {
        "name": "fpga-multi-effect",
        "description": "FPGA-based Multi-Effects system for the electric guitar",
        "languages": {
            "VHDL": 610127,
            "Tcl": 33420,
            "C++": 4958,
            "C": 4372,
            "Makefile": 954
        }
    },
    {
        "name": "Nexys4DDR-ARM-M3-Plate-Recognition",
        "description": "\u8f66\u724c\u8bc6\u522b,FPGA,2019\u5168\u56fd\u5927\u5b66\u751f\u96c6\u6210\u7535\u8def\u521b\u65b0\u521b\u4e1a\u5927\u8d5b",
        "languages": {
            "VHDL": 27506974,
            "C": 7327323,
            "Coq": 6454443,
            "V": 3659814,
            "Verilog": 1654088,
            "C++": 1516924,
            "Tcl": 590595,
            "SystemVerilog": 60678,
            "HTML": 55241,
            "Makefile": 49979,
            "C#": 43097,
            "Assembly": 34428,
            "Objective-C": 5594,
            "CartoCSS": 117
        }
    },
    {
        "name": "Rudi-RV32I",
        "description": "A rudimental RISCV CPU supporting RV32I instructions, in VHDL",
        "languages": {
            "VHDL": 235434,
            "Tcl": 9762,
            "Makefile": 3664,
            "Shell": 3030,
            "C": 2746,
            "Assembly": 1736
        }
    },
    {
        "name": "zxuno",
        "description": "All the files for ZX-Uno project repository",
        "languages": {
            "VHDL": 13160547,
            "Verilog": 2287962,
            "Assembly": 1581787,
            "C": 1501757,
            "Tcl": 248158,
            "Shell": 230366,
            "C++": 227204,
            "Batchfile": 99854,
            "HTML": 93277,
            "Makefile": 83555,
            "Stata": 83282,
            "SystemVerilog": 50884,
            "Pawn": 48558,
            "ActionScript": 45434,
            "AngelScript": 38902,
            "Python": 18664,
            "BASIC": 2503,
            "Perl": 2260,
            "CMake": 1874,
            "XSLT": 1422
        }
    },
    {
        "name": "bit-serial",
        "description": "A bit-serial CPU written in VHDL, with a simulator written in C.",
        "languages": {
            "VHDL": 79704,
            "Forth": 26679,
            "C": 14070,
            "Makefile": 3879,
            "Tcl": 715
        }
    },
    {
        "name": "sdram-fpga",
        "description": "A FPGA core for a simple SDRAM controller.",
        "languages": {
            "VHDL": 15250
        }
    },
    {
        "name": "greta",
        "description": "GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.",
        "languages": {
            "VHDL": 92512,
            "Makefile": 11995,
            "Tcl": 8188,
            "C": 2994
        }
    },
    {
        "name": "FPGA",
        "description": "FPGA",
        "languages": {
            "VHDL": 1584674461,
            "Coq": 387843508,
            "SystemVerilog": 55779991,
            "V": 48681978,
            "Verilog": 25341160,
            "Shell": 4580573,
            "HTML": 1843349,
            "Tcl": 1424645,
            "Stata": 1118162,
            "C": 1013314,
            "JavaScript": 989601,
            "Objective-C": 191985,
            "Forth": 153146,
            "Batchfile": 108984,
            "C++": 104787,
            "TeX": 100170,
            "1C Enterprise": 19400,
            "Makefile": 7560,
            "Pascal": 5025,
            "PureBasic": 16
        }
    },
    {
        "name": "HDMI2USB-jahanzeb-firmware",
        "description": "Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project",
        "languages": {
            "VHDL": 3294788,
            "Verilog": 347383,
            "Tcl": 296691,
            "Batchfile": 294213,
            "SystemVerilog": 278914,
            "Shell": 216976,
            "Stata": 137715,
            "HTML": 93375,
            "C": 59288,
            "Assembly": 39146,
            "Makefile": 7831,
            "C++": 4268,
            "Python": 2365
        }
    },
    {
        "name": "AXI4",
        "description": "AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components",
        "languages": {
            "VHDL": 2417750,
            "QMake": 6039
        }
    },
    {
        "name": "captouch",
        "description": "\ud83d\udc47 Add capacitive touch buttons to any FPGA!",
        "languages": {
            "VHDL": 17221,
            "Shell": 236
        }
    },
    {
        "name": "AtomBusMon",
        "description": "This project is an open-source In-Circuit Emulator for the 6502, 65C02, Z80, 6809 and 6809E 8-bit processors.  See: ",
        "languages": {
            "VHDL": 1278721,
            "C": 134544,
            "Makefile": 12510,
            "Verilog": 10202,
            "Shell": 2491,
            "Pascal": 464,
            "NASL": 451,
            "PHP": 262,
            "Tcl": 171
        }
    },
    {
        "name": "ZynqBTC",
        "description": "A Bitcoin miner for the Zynq chip utilizing the Zedboard.",
        "languages": {
            "VHDL": 193508,
            "Verilog": 151104,
            "HTML": 125352,
            "C": 6738,
            "Tcl": 6320,
            "Batchfile": 357
        }
    },
    {
        "name": "dvb_fpga",
        "description": "RTL implementation of components for DVB-S2 ",
        "languages": {
            "VHDL": 1305813,
            "Tcl": 117630,
            "Python": 84461,
            "Shell": 2448,
            "Dockerfile": 1158,
            "Stata": 180
        }
    },
    {
        "name": "freezing-spice",
        "description": "A pipelined RISCV implementation in VHDL",
        "languages": {
            "VHDL": 141599,
            "Makefile": 2352,
            "Batchfile": 830,
            "Shell": 171
        }
    },
    {
        "name": "vpcie",
        "description": "implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture",
        "languages": {
            "VHDL": 253612,
            "C": 103119,
            "Shell": 8725,
            "TeX": 5761,
            "Makefile": 2018,
            "Tcl": 348
        }
    },
    {
        "name": "deniser",
        "description": "Amiga Denise chip replacement",
        "languages": {
            "VHDL": 62404,
            "Makefile": 10078,
            "Stata": 6875,
            "Tcl": 1178,
            "Shell": 244
        }
    },
    {
        "name": "leros",
        "description": "A Tiny Processor Core",
        "languages": {
            "VHDL": 71416,
            "Java": 44868,
            "Scala": 33273,
            "Assembly": 8771,
            "Makefile": 6100,
            "GAP": 6098,
            "Tcl": 4896,
            "Stata": 2956,
            "Batchfile": 1556,
            "Mathematica": 560
        }
    },
    {
        "name": "Simon_Speck_Ciphers",
        "description": "Implementations of the Simon and Speck Block Ciphers",
        "languages": {
            "VHDL": 173814,
            "C": 65468,
            "Python": 56349,
            "Tcl": 50878,
            "Verilog": 13664,
            "Makefile": 1469
        }
    },
    {
        "name": "PYNQ-DL",
        "description": "Xilinx Deep Learning IP",
        "languages": {
            "VHDL": 21301730,
            "Jupyter Notebook": 1813225,
            "V": 603543,
            "C++": 440275,
            "Verilog": 236816,
            "Tcl": 152005,
            "C": 31628,
            "Python": 25874,
            "Shell": 881,
            "Makefile": 750
        }
    },
    {
        "name": "catapult-v3-smartnic-re",
        "description": "Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)",
        "languages": {
            "VHDL": 191817,
            "C": 138429,
            "Verilog": 38651,
            "Tcl": 10661,
            "Shell": 3763,
            "SystemVerilog": 1958
        }
    },
    {
        "name": "TurboGrafx16_MiSTer",
        "description": "TurboGrafx-16 CD / PC Engine CD for MiSTer",
        "languages": {
            "VHDL": 848218,
            "Verilog": 323452,
            "SystemVerilog": 191618,
            "Tcl": 23353,
            "Batchfile": 710
        }
    },
    {
        "name": "fpga-fft",
        "description": "A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm",
        "languages": {
            "VHDL": 217818,
            "Python": 70718,
            "C": 53990,
            "C++": 2685,
            "Shell": 1225,
            "Makefile": 956
        }
    },
    {
        "name": "FPGA-Oscilloscope",
        "description": "Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.",
        "languages": {
            "VHDL": 8262808,
            "C": 2712544,
            "Verilog": 444444,
            "Assembly": 363295,
            "TeX": 305592,
            "C++": 236175,
            "SystemVerilog": 142413,
            "XSLT": 12482,
            "Mercury": 2820,
            "MATLAB": 2539,
            "Scilab": 2456,
            "Shell": 2452,
            "Stata": 2426,
            "D": 1421,
            "Standard ML": 64
        }
    },
    {
        "name": "hard-cv",
        "description": "A repository of IPs for hardware computer vision (FPGA)",
        "languages": {
            "VHDL": 577627
        }
    },
    {
        "name": "apis_anatolia",
        "description": "\"Mehmet Burak Aykenar\" YouTube kanal\u0131nda yay\u0131nlanan VHDL ve FPGA dersleri ile ilgili kodlar\u0131 i\u00e7ermektedir.",
        "languages": {
            "VHDL": 15598238,
            "Tcl": 304461,
            "Verilog": 264277,
            "C": 23854,
            "MATLAB": 4193
        }
    },
    {
        "name": "uart-for-fpga",
        "description": "Simple UART controller for FPGA  written in VHDL",
        "languages": {
            "VHDL": 37095,
            "Tcl": 918
        }
    },
    {
        "name": "IIoT-EDDP",
        "description": "The repository contains the design database and documentation for Electric Drives Demonstration Platform",
        "languages": {
            "VHDL": 56088958,
            "C": 36777642,
            "Verilog": 13458535,
            "HTML": 12761100,
            "Shell": 4155962,
            "C++": 3905769,
            "Tcl": 3711700,
            "JavaScript": 3521104,
            "SystemVerilog": 3496436,
            "V": 1191058,
            "TeX": 1151295,
            "Makefile": 1079543,
            "Python": 699478,
            "CMake": 454195,
            "Batchfile": 161896,
            "Java": 117065,
            "M4": 82785,
            "BitBake": 44670,
            "NSIS": 38995,
            "CSS": 23563,
            "Meson": 13920,
            "Roff": 11935,
            "NASL": 4015,
            "PHP": 2720,
            "GDB": 2151
        }
    },
    {
        "name": "ODriveFPGA",
        "description": "High performance motor control",
        "languages": {
            "VHDL": 456663,
            "Tcl": 49645,
            "Makefile": 34400,
            "C": 32853,
            "Verilog": 17992,
            "Shell": 3475,
            "SystemVerilog": 2703,
            "C++": 1560,
            "Mathematica": 348
        }
    },
    {
        "name": "1bitSDR",
        "description": "Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom",
        "languages": {
            "VHDL": 7407915,
            "Verilog": 2851574,
            "HTML": 1232062,
            "C": 570490,
            "SystemVerilog": 377531,
            "V": 202290,
            "Makefile": 122117,
            "Assembly": 79003,
            "Scala": 49189,
            "TeX": 27727,
            "C++": 22235,
            "Coq": 15506,
            "Tcl": 12421,
            "Shell": 5225,
            "Stata": 4145,
            "Common Lisp": 3238,
            "GDB": 2154,
            "Python": 1682,
            "Mathematica": 391
        }
    },
    {
        "name": "Basys3",
        "description": null,
        "languages": {
            "VHDL": 164450,
            "Verilog": 50954,
            "Tcl": 15181,
            "Shell": 2132,
            "Batchfile": 1812
        }
    },
    {
        "name": "ZPUino-HDL",
        "description": "ZPUino HDL implementation",
        "languages": {
            "VHDL": 17162093,
            "C": 498451,
            "HTML": 127583,
            "Java": 109834,
            "TeX": 101664,
            "Assembly": 96415,
            "Verilog": 95487,
            "Makefile": 88895,
            "C++": 83337,
            "Stata": 25286,
            "Perl": 15689,
            "Shell": 6472,
            "PHP": 3184,
            "M4": 291,
            "Visual Basic": 180
        }
    },
    {
        "name": "FPGAandImage",
        "description": "image processing based FPGA",
        "languages": {
            "VHDL": 1584674461,
            "Verilog": 413184668,
            "SystemVerilog": 55779991,
            "V": 48681978,
            "Shell": 4580573,
            "HTML": 1843349,
            "Tcl": 1424645,
            "C": 1205299,
            "Stata": 1118162,
            "JavaScript": 989601,
            "Forth": 153146,
            "Batchfile": 108984,
            "C++": 104787,
            "TeX": 100170,
            "1C Enterprise": 19400,
            "Makefile": 7560,
            "Pascal": 5025,
            "PureBasic": 16
        }
    },
    {
        "name": "RFToolSDR",
        "description": "AD9361 based USB3 SDR",
        "languages": {
            "VHDL": 285657819,
            "Verilog": 43767159,
            "C": 377367,
            "C++": 241121,
            "Tcl": 174729,
            "Coq": 19420,
            "Python": 3757,
            "Makefile": 2191
        }
    },
    {
        "name": "rfsoc_qpsk",
        "description": "PYNQ example of using the RFSoC as a QPSK transceiver.",
        "languages": {
            "VHDL": 3883617,
            "Tcl": 2457186,
            "Verilog": 467829,
            "C": 172408,
            "HTML": 79022,
            "Python": 59547,
            "Jupyter Notebook": 35713,
            "MATLAB": 17155,
            "Makefile": 6025,
            "Pascal": 1988
        }
    },
    {
        "name": "universal-IRC-1",
        "description": "Universal Industrial Robot Controller. Based on using LinuxCNC in combination with Odrives to create a full control system.",
        "languages": {
            "VHDL": 15346699,
            "C": 3767400,
            "C++": 1585487,
            "Python": 665739,
            "Pascal": 311420,
            "JavaScript": 284175,
            "Vue": 104594,
            "HTML": 48353,
            "CLIPS": 42039,
            "Jinja": 26770,
            "Lua": 25345,
            "Assembly": 23976,
            "Verilog": 19186,
            "Makefile": 8727,
            "SCSS": 7805,
            "Shell": 3787,
            "Dockerfile": 3545,
            "MATLAB": 3265,
            "CSS": 521,
            "Roff": 156,
            "Ruby": 100,
            "Batchfile": 84,
            "Meson": 72
        }
    },
    {
        "name": "Gauntlet_FPGA",
        "description": "FPGA implementation of Atari's Gauntlet arcade game",
        "languages": {
            "VHDL": 844847,
            "Verilog": 351303,
            "SystemVerilog": 155039,
            "Batchfile": 39597,
            "Tcl": 23519,
            "Python": 4645
        }
    },
    {
        "name": "jt51",
        "description": "YM2151 clone in verilog. FPGA proven.",
        "languages": {
            "VHDL": 330051,
            "Verilog": 267812,
            "C++": 134943,
            "C": 70053,
            "Assembly": 24955,
            "Shell": 23446,
            "SystemVerilog": 18561,
            "Tcl": 1210,
            "Forth": 1176,
            "Makefile": 391
        }
    },
    {
        "name": "syfala",
        "description": "A faust-to-fpga compiler toolchain",
        "languages": {
            "VHDL": 840009,
            "Tcl": 587321,
            "C++": 326935,
            "C": 243542,
            "Makefile": 123493,
            "Rust": 97482,
            "Shell": 39896,
            "Python": 23441,
            "HTML": 15673,
            "CSS": 8914,
            "JavaScript": 5911,
            "Dockerfile": 4772,
            "Pascal": 1127,
            "Batchfile": 320
        }
    },
    {
        "name": "CoPro6502",
        "description": "FPGA implementations of BBC Micro Co Processors (65C02, Z80, 6809, 68000, x86, ARM2, PDP-11, 32016)",
        "languages": {
            "VHDL": 3584739,
            "Verilog": 1087621,
            "Coq": 66713,
            "SystemVerilog": 21334,
            "Java": 5100,
            "PHP": 2762,
            "Tcl": 2506,
            "Shell": 2154
        }
    },
    {
        "name": "q27",
        "description": "27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting",
        "languages": {
            "VHDL": 531415,
            "Verilog": 142605,
            "C++": 95462,
            "Java": 71129,
            "Tcl": 33348,
            "Makefile": 4900,
            "Mathematica": 291
        }
    },
    {
        "name": "JSON-for-VHDL",
        "description": "A JSON library implemented in VHDL.",
        "languages": {
            "VHDL": 94857,
            "TeX": 13632,
            "PowerShell": 10941,
            "Batchfile": 1623,
            "Python": 1025,
            "Shell": 907
        }
    },
    {
        "name": "openfpga-pcengine",
        "description": "PC Engine for the Analogue Pocket",
        "languages": {
            "VHDL": 743251,
            "Verilog": 142747,
            "SystemVerilog": 92111,
            "Tcl": 34955,
            "Shell": 25557,
            "Assembly": 1404,
            "Fortran": 29
        }
    },
    {
        "name": "intfftk",
        "description": "Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.",
        "languages": {
            "VHDL": 545175,
            "Verilog": 258841,
            "MATLAB": 12667
        }
    },
    {
        "name": "ReonV",
        "description": "ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.",
        "languages": {
            "VHDL": 14363692,
            "C": 3669298,
            "Verilog": 292425,
            "Tcl": 271179,
            "Stata": 207543,
            "Makefile": 194825,
            "Assembly": 141682,
            "Batchfile": 41520,
            "C++": 29538,
            "Shell": 5405,
            "sed": 1443
        }
    },
    {
        "name": "jTDC",
        "description": "FPGA based 30ps RMS TDCs",
        "languages": {
            "VHDL": 167254,
            "Verilog": 148012,
            "Coq": 2770
        }
    },
    {
        "name": "R3DUX",
        "description": null,
        "languages": {
            "VHDL": 22640,
            "TeX": 1537
        }
    },
    {
        "name": "yafc",
        "description": "Yet Another Forth Core...",
        "languages": {
            "VHDL": 161559,
            "Shell": 47350,
            "Python": 15759,
            "Stata": 11208,
            "SystemVerilog": 4119
        }
    },
    {
        "name": "Open-GPGPU-FlexGrip-",
        "description": "FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation",
        "languages": {
            "VHDL": 1833308,
            "Stata": 579963,
            "Sass": 49977,
            "Tcl": 15998,
            "Cuda": 6183
        }
    },
    {
        "name": "flexray-interceptor",
        "description": "FPGA project to man-in-the-middle attack Flexray",
        "languages": {
            "VHDL": 2902328,
            "Python": 1988,
            "Mathematica": 376
        }
    },
    {
        "name": "scaffold",
        "description": "Donjon hardware tool for circuits security evaluation",
        "languages": {
            "VHDL": 289371,
            "Python": 157816,
            "Tcl": 1879,
            "Shell": 174
        }
    },
    {
        "name": "AppleIISd",
        "description": "SD card based ProFile replacement for IIe",
        "languages": {
            "VHDL": 37852,
            "Assembly": 31724,
            "Makefile": 23894,
            "C": 6076,
            "PHP": 1923,
            "Shell": 507,
            "Batchfile": 482
        }
    },
    {
        "name": "uart",
        "description": "A VHDL UART for communicating over a serial link with an FPGA",
        "languages": {
            "VHDL": 34892,
            "Python": 12991
        }
    },
    {
        "name": "FPGA-radio",
        "description": "Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC",
        "languages": {
            "VHDL": 258591,
            "Verilog": 113674,
            "C": 30835,
            "Python": 30727,
            "Shell": 278
        }
    },
    {
        "name": "haddoc2",
        "description": "Caffe to VHDL",
        "languages": {
            "VHDL": 50857,
            "Python": 37128,
            "Makefile": 466
        }
    },
    {
        "name": "MultiComp",
        "description": "Spins of Grant Searle's MultiComp project on various hardware",
        "languages": {
            "VHDL": 208401135,
            "Assembly": 5741483,
            "Verilog": 3079107,
            "C": 2779638,
            "HTML": 2092439,
            "Forth": 1095067,
            "C++": 1007083,
            "Makefile": 309870,
            "SystemVerilog": 260592,
            "Perl": 242117,
            "Tcl": 178860,
            "Shell": 79193,
            "Mathematica": 72996,
            "SuperCollider": 45957,
            "Stata": 28322,
            "Scheme": 15892,
            "TeX": 13849,
            "Python": 7086,
            "Standard ML": 6004,
            "GDB": 4396,
            "FreeBasic": 1796,
            "M4": 1775,
            "Batchfile": 1373,
            "CMake": 183,
            "BASIC": 134
        }
    },
    {
        "name": "logi-projects",
        "description": null,
        "languages": {
            "VHDL": 1986175,
            "C": 682557,
            "Verilog": 402684,
            "Python": 271600,
            "Java": 161463,
            "Shell": 144170,
            "HTML": 128007,
            "Stata": 54914,
            "Tcl": 49056,
            "SystemVerilog": 20410,
            "Makefile": 14495,
            "C++": 7956,
            "CSS": 6712,
            "JavaScript": 3688,
            "MATLAB": 2815,
            "Assembly": 929,
            "Batchfile": 665
        }
    },
    {
        "name": "vhdl-tutorial",
        "description": null,
        "languages": {
            "VHDL": 297494
        }
    },
    {
        "name": "Arduino-Soft-Core",
        "description": null,
        "languages": {
            "VHDL": 600930,
            "Shell": 832
        }
    },
    {
        "name": "rfsoc_sam",
        "description": "RFSoC Spectrum Analyser Module on PYNQ.",
        "languages": {
            "VHDL": 8400457,
            "Tcl": 859888,
            "Python": 177807,
            "HTML": 108200,
            "Jupyter Notebook": 83334,
            "Verilog": 44512,
            "C": 13799,
            "Makefile": 1579,
            "MATLAB": 977,
            "Pascal": 284
        }
    },
    {
        "name": "FlowBlaze",
        "description": "FlowBlaze: Stateful Packet Processing in Hardware",
        "languages": {
            "VHDL": 696030,
            "C": 312769,
            "Java": 260081,
            "Coq": 116286,
            "Tcl": 110706,
            "Python": 34859,
            "NetLinx": 31824,
            "ANTLR": 12235,
            "Verilog": 7126,
            "C++": 6036,
            "Makefile": 3592
        }
    },
    {
        "name": "A-VideoBoard",
        "description": "FPGA board to create a component video signal for vintage computers.",
        "languages": {
            "VHDL": 376156,
            "Verilog": 161926,
            "Tcl": 35340,
            "Shell": 24844,
            "HTML": 16764,
            "Mathematica": 3707,
            "BASIC": 739
        }
    },
    {
        "name": "zynqmp_cam_isp_demo",
        "description": "ISP-Lite, VIP, MIPI-RX IP\u5b9e\u73b0\uff0c\u6d4b\u8bd5\u5e73\u53f0\u4e3aKV260+AR1335 3MP@30fps",
        "languages": {
            "VHDL": 288476529,
            "Verilog": 189642108,
            "C": 87512732,
            "Ada": 46745746,
            "Tcl": 14128130,
            "SystemVerilog": 10313161,
            "C++": 10290155,
            "Assembly": 1276131,
            "V": 659212,
            "JavaScript": 300714,
            "Stata": 278717,
            "Shell": 218215,
            "Makefile": 210485,
            "SuperCollider": 199050,
            "LLVM": 158107,
            "HTML": 157932,
            "CartoCSS": 43232,
            "Forth": 31646,
            "Python": 17391,
            "Batchfile": 11004,
            "CMake": 651,
            "Pascal": 568
        }
    },
    {
        "name": "X68000_MiSTer",
        "description": "Sharp X68000 for MiSTer",
        "languages": {
            "VHDL": 1224949,
            "Verilog": 443603,
            "SystemVerilog": 378555,
            "Roff": 278554,
            "Tcl": 19382,
            "Batchfile": 627
        }
    },
    {
        "name": "VHDL",
        "description": "VHDL Samples",
        "languages": {
            "VHDL": 94349,
            "Python": 200
        }
    },
    {
        "name": "AES-VHDL",
        "description": "VHDL Implementation of AES Algorithm",
        "languages": {
            "VHDL": 86120
        }
    },
    {
        "name": "NN_RGB_FPGA",
        "description": "FPGA Design of a Neural Network for Color Detection",
        "languages": {
            "VHDL": 37915,
            "MATLAB": 31486
        }
    },
    {
        "name": "opencartgba",
        "description": "Open Source GBA Flashcard",
        "languages": {
            "VHDL": 704
        }
    },
    {
        "name": "FPGA-robotics",
        "description": "Verilog library for developing robotics applications using FPGAs",
        "languages": {
            "VHDL": 29945803,
            "Verilog": 28749811,
            "AGS Script": 23395861,
            "HTML": 2244121,
            "C": 735669,
            "C++": 469969,
            "Python": 118267,
            "Tcl": 66967,
            "Stata": 35740,
            "Shell": 33462,
            "Makefile": 33165,
            "Batchfile": 19966,
            "JavaScript": 8589,
            "Scala": 6272,
            "SystemVerilog": 3980,
            "CMake": 2200,
            "V": 728,
            "Pascal": 284,
            "Coq": 199
        }
    },
    {
        "name": "Mist_FPGA",
        "description": null,
        "languages": {
            "VHDL": 22504167,
            "Verilog": 6143736,
            "SystemVerilog": 4206024,
            "Tcl": 739859,
            "Batchfile": 66947,
            "C": 37108,
            "C++": 15030,
            "CMake": 9543,
            "Stata": 1865,
            "Shell": 460,
            "Mathematica": 322,
            "Python": 257,
            "Forth": 19
        }
    },
    {
        "name": "fos",
        "description": "FOS - FPGA Operating System",
        "languages": {
            "VHDL": 58557795,
            "C": 20248175,
            "Coq": 18690026,
            "Jupyter Notebook": 18101778,
            "SystemVerilog": 9736231,
            "Tcl": 5343623,
            "C++": 2672251,
            "Verilog": 1286112,
            "V": 1192196,
            "Python": 1191338,
            "Objective-C": 975785,
            "JavaScript": 310331,
            "Makefile": 173794,
            "HTML": 153986,
            "Batchfile": 66729,
            "Shell": 60225,
            "Assembly": 49354,
            "BitBake": 3275,
            "Pascal": 335,
            "GDB": 130
        }
    },
    {
        "name": "psl_with_ghdl",
        "description": "Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)",
        "languages": {
            "VHDL": 114432,
            "Makefile": 2921
        }
    },
    {
        "name": "FpgasNowWhat",
        "description": "Source for the \"FPGAs?! Now What?\" Book",
        "languages": {
            "VHDL": 1058878,
            "Verilog": 93140,
            "Python": 6024,
            "Perl": 3166,
            "Shell": 67
        }
    },
    {
        "name": "SiaFpgaMiner",
        "description": "VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin",
        "languages": {
            "VHDL": 44352,
            "Python": 2829
        }
    },
    {
        "name": "FPGA-I2C-Minion",
        "description": "A simple I2C minion in VHDL",
        "languages": {
            "VHDL": 61021,
            "Makefile": 677
        }
    },
    {
        "name": "sublime-vhdl",
        "description": "VHDL Package for Sublime Text",
        "languages": {
            "VHDL": 2062
        }
    },
    {
        "name": "NVMeCHA",
        "description": "NVMe Controller featuring Hardware Acceleration",
        "languages": {
            "VHDL": 361531415,
            "Verilog": 60277418,
            "V": 5369850,
            "SystemVerilog": 3878261,
            "C": 108909,
            "Tcl": 24943
        }
    },
    {
        "name": "fpgagen",
        "description": "SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.",
        "languages": {
            "VHDL": 1000330,
            "Verilog": 69320,
            "C": 58365,
            "Stata": 9317,
            "Assembly": 8329,
            "Makefile": 4176,
            "Perl": 783,
            "Batchfile": 391
        }
    },
    {
        "name": "DNN-Accelerator",
        "description": "A DNN Accelerator implemented with RTL.",
        "languages": {
            "VHDL": 9743945,
            "Verilog": 328109,
            "C": 264559,
            "Tcl": 19562,
            "C++": 9451,
            "Python": 8058,
            "Shell": 93
        }
    },
    {
        "name": "PYNQ_softmax",
        "description": "achieve softmax in PYNQ with heterogeneous computing.",
        "languages": {
            "VHDL": 18913059,
            "Verilog": 3377327,
            "SystemVerilog": 2328216,
            "HTML": 1772975,
            "C": 709092,
            "Tcl": 339613,
            "Pascal": 1136,
            "Coq": 848
        }
    },
    {
        "name": "PYNQ-Torch",
        "description": "PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform",
        "languages": {
            "VHDL": 226735442,
            "Coq": 61354395,
            "Ada": 47849537,
            "C++": 40530418,
            "HTML": 8865336,
            "SystemVerilog": 6860381,
            "Verilog": 4440664,
            "C": 3373103,
            "V": 1788294,
            "Tcl": 1504746,
            "JavaScript": 155577,
            "Shell": 82606,
            "Python": 30601,
            "Jupyter Notebook": 8637,
            "Batchfile": 7356,
            "Makefile": 2253,
            "Pascal": 1988
        }
    },
    {
        "name": "MIPI_CSI2_TX",
        "description": "VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes",
        "languages": {
            "VHDL": 147241,
            "SystemVerilog": 104953,
            "Tcl": 24441,
            "Verilog": 13049,
            "C++": 6403,
            "Python": 3348,
            "Makefile": 953
        }
    },
    {
        "name": "mce2vga",
        "description": "MDA/CGA/EGA to VGA FPGA Converter V2.00",
        "languages": {
            "VHDL": 102029,
            "Verilog": 39434,
            "Mathematica": 305
        }
    },
    {
        "name": "fphdl",
        "description": "VHDL-2008 Support Library",
        "languages": {
            "VHDL": 1490014,
            "HTML": 45590
        }
    },
    {
        "name": "scopy-fpga",
        "description": "Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware",
        "languages": {
            "VHDL": 274757255,
            "Verilog": 23212856,
            "HTML": 22158028,
            "C": 19586717,
            "V": 9985094,
            "SystemVerilog": 4623275,
            "Scala": 2362522,
            "Assembly": 1778242,
            "C++": 1649885,
            "Tcl": 715503,
            "Makefile": 488405,
            "TeX": 100188,
            "Shell": 53636,
            "JavaScript": 28014,
            "CartoCSS": 14369,
            "Stata": 7755,
            "Batchfile": 3325,
            "Forth": 2786,
            "Objective-C": 2053,
            "Pascal": 954,
            "PureBasic": 164
        }
    },
    {
        "name": "mlib_devel",
        "description": null,
        "languages": {
            "VHDL": 740891485,
            "Verilog": 37338508,
            "V": 11789442,
            "C": 6592784,
            "MATLAB": 2474338,
            "Tcl": 2189115,
            "Python": 1413525,
            "Shell": 456056,
            "SystemVerilog": 312172,
            "Assembly": 109101,
            "Stata": 90874,
            "Makefile": 32779,
            "Forth": 30216,
            "JavaScript": 26968,
            "HTML": 18365,
            "Batchfile": 8444,
            "Ruby": 5591,
            "Filebench WML": 5355,
            "Roff": 2864,
            "Perl": 2589,
            "Pascal": 1740,
            "CartoCSS": 1656,
            "Fortran": 376,
            "Objective-C": 138,
            "PureBasic": 16
        }
    },
    {
        "name": "Digital-Hardware-Modelling",
        "description": "Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL) ",
        "languages": {
            "VHDL": 90802833,
            "C": 55654070,
            "Verilog": 20133895,
            "C++": 15455779,
            "SystemVerilog": 4964275,
            "V": 2384392,
            "Stata": 20765,
            "Objective-C": 2910,
            "Tcl": 2841,
            "Shell": 786
        }
    },
    {
        "name": "zynq_timestamping",
        "description": "Open source Zynq timestamping implementation from Software Radio Systems (SRS) ",
        "languages": {
            "VHDL": 1127138,
            "Tcl": 667359,
            "C": 458697,
            "CMake": 28523,
            "Python": 25786,
            "C++": 18397,
            "Verilog": 13721,
            "Shell": 11541,
            "Makefile": 8111,
            "Jinja": 4944
        }
    },
    {
        "name": "FPGA-OV2640",
        "description": "This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.",
        "languages": {
            "VHDL": 17287453,
            "Verilog": 2580245,
            "SystemVerilog": 174272,
            "Shell": 79275,
            "JavaScript": 34539,
            "HTML": 34335,
            "Tcl": 17385,
            "Stata": 10928,
            "Forth": 1565,
            "Batchfile": 896,
            "Pascal": 284
        }
    },
    {
        "name": "neorv32-setups",
        "description": "\ud83d\udcc1 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.",
        "languages": {
            "VHDL": 246507,
            "Tcl": 36515,
            "TeX": 17200,
            "Makefile": 12009,
            "Verilog": 11501
        }
    },
    {
        "name": "vhdl-hdmi-out",
        "description": "HDMI Out VHDL code for 7-series Xilinx FPGAs",
        "languages": {
            "VHDL": 33817,
            "Makefile": 2085
        }
    },
    {
        "name": "UETRV-PCore",
        "description": "Linux Capable 32-bit RISC-V based SoC in System Verilog",
        "languages": {
            "VHDL": 28494135,
            "Verilog": 27174184,
            "SystemVerilog": 2469645,
            "Tcl": 219310,
            "Stata": 102084,
            "Shell": 79691,
            "HTML": 70694,
            "C++": 48613,
            "Forth": 39686,
            "Python": 25537,
            "C": 23572,
            "JavaScript": 19479,
            "Makefile": 6709,
            "Assembly": 6076,
            "Batchfile": 2166,
            "Pascal": 335,
            "PureBasic": 36
        }
    },
    {
        "name": "mc1",
        "description": "A computer (FPGA SoC) based on the MRISC32-A1 CPU",
        "languages": {
            "VHDL": 288993,
            "C": 24891,
            "Python": 6596,
            "Makefile": 5301,
            "Verilog": 5033,
            "Assembly": 4806,
            "Tcl": 2247
        }
    },
    {
        "name": "flearadio",
        "description": "Digital FM Radio Receiver for FPGA",
        "languages": {
            "VHDL": 53464,
            "TeX": 26640,
            "Shell": 1442,
            "Makefile": 338,
            "Tcl": 226
        }
    },
    {
        "name": "MandelbrotInVHDL",
        "description": "What better way to learn VHDL, than to do some fractals?",
        "languages": {
            "VHDL": 389158,
            "Tcl": 24718,
            "C++": 10504,
            "Makefile": 4123,
            "C": 2076,
            "Python": 353
        }
    },
    {
        "name": "openfpga-pcengine-cd",
        "description": "The openFPGA PCECD Core",
        "languages": {
            "VHDL": 749449,
            "Verilog": 539046,
            "C++": 125320,
            "C": 90034,
            "SystemVerilog": 89602,
            "Tcl": 34955,
            "Shell": 25557,
            "Assembly": 8530,
            "Scala": 2508,
            "Makefile": 394,
            "Fortran": 29
        }
    },
    {
        "name": "acSLAM",
        "description": "FPGA Hardware Implementation for SLAM",
        "languages": {
            "VHDL": 37641736,
            "C": 2609116,
            "V": 1192200,
            "Verilog": 1079802,
            "C++": 689137,
            "Tcl": 61598,
            "CMake": 8630,
            "Jupyter Notebook": 3697,
            "Shell": 671
        }
    },
    {
        "name": "FGPU",
        "description": "FGPU is a soft GPU architecture general purpose computing",
        "languages": {
            "VHDL": 10995112,
            "Tcl": 1282944,
            "C++": 778214,
            "C": 457706,
            "LLVM": 407495,
            "CMake": 45707,
            "Assembly": 38161,
            "Shell": 34689,
            "Makefile": 2764
        }
    },
    {
        "name": "MicroPET",
        "description": "A Commodore PET replica and more - with all new parts in 2022",
        "languages": {
            "VHDL": 83629,
            "OpenSCAD": 76447,
            "Assembly": 39588,
            "Makefile": 8252,
            "C": 6423
        }
    },
    {
        "name": "FPGA-Class-D-Amplifier",
        "description": null,
        "languages": {
            "VHDL": 21774
        }
    },
    {
        "name": "FmcPGA",
        "description": "A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.",
        "languages": {
            "VHDL": 86032134,
            "Verilog": 3332340,
            "SystemVerilog": 275276,
            "Tcl": 31942,
            "Python": 6820
        }
    },
    {
        "name": "fpga-dns-adtm",
        "description": "High-performance/Low-Latency FPGA-based DNS attack detector and threat mitigator",
        "languages": {
            "VHDL": 230542,
            "C++": 176932,
            "C": 12461,
            "Shell": 3465,
            "Makefile": 1808
        }
    },
    {
        "name": "UnAmiga",
        "description": "Implementation of Amiga 500/1200 in Altera Cyclone IV FPGA",
        "languages": {
            "VHDL": 8942719,
            "C": 3346851,
            "Verilog": 2687317,
            "Assembly": 445373,
            "SystemVerilog": 236455,
            "Coq": 189947,
            "AngelScript": 138982,
            "HTML": 122551,
            "C++": 109661,
            "Shell": 29930,
            "Batchfile": 29299,
            "Tcl": 19568,
            "Makefile": 19058,
            "Stata": 13368,
            "Objective-C": 10340,
            "XSLT": 2844,
            "Pascal": 2644,
            "Mathematica": 1002,
            "Perl": 142,
            "Scheme": 62,
            "Standard ML": 32
        }
    },
    {
        "name": "HDMI2USB-numato-opsis-sample-code",
        "description": "Example code for the Numato Opsis board, the first HDMI2USB production board.",
        "languages": {
            "VHDL": 1145541,
            "Makefile": 19949,
            "C": 17126,
            "HTML": 16013,
            "Python": 11417,
            "Perl": 4952,
            "Batchfile": 65
        }
    },
    {
        "name": "Papilio-Arcade",
        "description": "A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.",
        "languages": {
            "VHDL": 2078950,
            "C++": 87012,
            "Batchfile": 76740,
            "Python": 24649,
            "Verilog": 13537
        }
    },
    {
        "name": "Zybo-Z7-20-pcam-5c",
        "description": null,
        "languages": {
            "VHDL": 120343,
            "Verilog": 91582,
            "Tcl": 77365,
            "C++": 64160,
            "SystemVerilog": 56356,
            "C": 6069,
            "Python": 34
        }
    },
    {
        "name": "FPGAandGames",
        "description": "FPGA\u5b9e\u73b0\u5404\u79cd\u5c0f\u6e38\u620f\uff0c\u5b66\u4e60\u5e76\u5feb\u4e50\u7740",
        "languages": {
            "VHDL": 88791528,
            "C": 38547996,
            "Verilog": 21500880,
            "SystemVerilog": 17061158,
            "HTML": 2778041,
            "V": 2443846,
            "Makefile": 1200799,
            "Assembly": 812210,
            "C++": 667155,
            "Jupyter Notebook": 511460,
            "Shell": 449534,
            "Tcl": 192718,
            "JavaScript": 129101,
            "Stata": 85087,
            "Roff": 67077,
            "Python": 40974,
            "GDB": 21327,
            "TeX": 14050,
            "CMake": 12589,
            "Batchfile": 7114,
            "Forth": 6378,
            "Scheme": 4956,
            "Mathematica": 2598,
            "MATLAB": 2497,
            "Cuda": 1617,
            "Pascal": 1340,
            "Standard ML": 512,
            "1C Enterprise": 200,
            "PureBasic": 88
        }
    },
    {
        "name": "second_order_sigma_delta_DAC",
        "description": "A comparison of 1st and 2nd order sigma delta DAC for FPGA",
        "languages": {
            "VHDL": 9574,
            "Verilog": 2142,
            "C": 660
        }
    },
    {
        "name": "fp23fftk",
        "description": "Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).",
        "languages": {
            "VHDL": 327065,
            "C++": 20330,
            "MATLAB": 10278,
            "C": 1442
        }
    },
    {
        "name": "hdl-modules",
        "description": "A collection of reusable, high-quality, peer-reviewed VHDL building blocks.",
        "languages": {
            "VHDL": 962503,
            "Python": 154498,
            "Tcl": 10051
        }
    },
    {
        "name": "libv",
        "description": "Useful set of library functions for VHDL",
        "languages": {
            "VHDL": 12375,
            "Shell": 1276
        }
    },
    {
        "name": "TJCS-Undergraduate-Courses",
        "description": "TJCS-Undergraduate-Courses",
        "languages": {
            "VHDL": 90147136,
            "HTML": 34946325,
            "C": 29687939,
            "Jupyter Notebook": 29063541,
            "Verilog": 28316817,
            "JavaScript": 3441915,
            "Assembly": 2370992,
            "V": 1192200,
            "Tcl": 877886,
            "C++": 481249,
            "CSS": 464406,
            "Makefile": 423457,
            "Less": 370266,
            "SystemVerilog": 293090,
            "Python": 253278,
            "Shell": 144570,
            "CMake": 93684,
            "SuperCollider": 92668,
            "Stata": 90797,
            "SCSS": 60540,
            "CartoCSS": 58756,
            "Forth": 21920,
            "QMake": 3906,
            "Batchfile": 2856,
            "Pascal": 568
        }
    },
    {
        "name": "LumaCode",
        "description": "Definition of the \"LumaCode\" signal standard with reference implementation",
        "languages": {
            "VHDL": 324684,
            "TeX": 55976,
            "Tcl": 14549,
            "Python": 1139
        }
    },
    {
        "name": "SneakySnake",
        "description": "SneakySnake:snake: is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU architectures. It greatly (by more than two orders of magnitude) expedites sequence alignment calculation for both short and long reads. Described in the Bioinformatics (2020) by Alser et al. https://arxiv.org/abs/1910.09020.",
        "languages": {
            "VHDL": 61593006,
            "Verilog": 2782325,
            "Shell": 157778,
            "C++": 129640,
            "Cuda": 80513,
            "SystemVerilog": 56894,
            "C": 52315,
            "Tcl": 37033,
            "Forth": 22722,
            "Stata": 14260,
            "Makefile": 8963,
            "Pascal": 290
        }
    },
    {
        "name": "fpu",
        "description": " IEEE 754 floating point library in system-verilog and vhdl",
        "languages": {
            "VHDL": 133389,
            "SystemVerilog": 103757,
            "Python": 8600,
            "Shell": 8065,
            "C++": 3132,
            "Forth": 790,
            "Makefile": 417
        }
    },
    {
        "name": "Apple-II_MiSTer",
        "description": "Apple II+ for MiSTer",
        "languages": {
            "VHDL": 385166,
            "Verilog": 288227,
            "SystemVerilog": 157133,
            "Tcl": 22801,
            "Batchfile": 721
        }
    },
    {
        "name": "Vivado-KMeans",
        "description": "Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs",
        "languages": {
            "VHDL": 430143,
            "C++": 177753,
            "Stata": 49658,
            "C": 15592,
            "Makefile": 14501,
            "Tcl": 1513,
            "Shell": 1475
        }
    },
    {
        "name": "MIPS-processor",
        "description": "MIPS processor designed in VHDL",
        "languages": {
            "VHDL": 25686,
            "Tcl": 492
        }
    },
    {
        "name": "fpga-miner",
        "description": " :moneybag: A simplified version of an FPGA bitcoin miner :moneybag:",
        "languages": {
            "VHDL": 128048542,
            "Verilog": 77743882,
            "C": 3238990,
            "SystemVerilog": 2343622,
            "C++": 253129,
            "Tcl": 236030,
            "Stata": 164133,
            "HTML": 124696,
            "Assembly": 110758,
            "Shell": 90754,
            "JavaScript": 60694,
            "Scala": 36806,
            "Makefile": 32152,
            "Forth": 12533,
            "TeX": 11328,
            "Coq": 9171,
            "Python": 5120,
            "Batchfile": 2701,
            "CartoCSS": 1977,
            "Pascal": 633
        }
    },
    {
        "name": "xpm_vhdl",
        "description": "A translation of the Xilinx XPM library to VHDL for simulation purposes",
        "languages": {
            "VHDL": 433597,
            "Shell": 9496,
            "Python": 696
        }
    },
    {
        "name": "SMS_MiSTer",
        "description": "Sega Master System for MiSTer",
        "languages": {
            "VHDL": 446194,
            "Verilog": 345463,
            "SystemVerilog": 206401,
            "Assembly": 89605,
            "Tcl": 27176,
            "Pawn": 2005,
            "Batchfile": 721,
            "Shell": 196
        }
    },
    {
        "name": "HDLab-FPGA-Development-Board",
        "description": "Open source FPGA development platform",
        "languages": {
            "VHDL": 21993
        }
    },
    {
        "name": "MSX-Development",
        "description": "MSX is a great 8 bit computer architecture created by ASCII and Microsoft. It was really big in Japan and also in Brazil.",
        "languages": {
            "VHDL": 4849696,
            "Assembly": 1196955,
            "Verilog": 598192,
            "C": 568219,
            "HTML": 427297,
            "Roff": 187029,
            "SystemVerilog": 176306,
            "Batchfile": 50915,
            "DIGITAL Command Language": 48110,
            "C++": 11028,
            "Mathematica": 5374,
            "Tcl": 4551,
            "Stata": 3928,
            "Makefile": 2284,
            "Shell": 2100,
            "AGS Script": 1419,
            "Forth": 117
        }
    },
    {
        "name": "rgb2vga",
        "description": "Analog RGB 15Khz to VGA 31Khz in FGPA",
        "languages": {
            "VHDL": 3981846,
            "Verilog": 4332,
            "HTML": 3139,
            "Mathematica": 314,
            "Standard ML": 32,
            "Scheme": 20
        }
    }
]