/* Generated by Yosys 0.34+23 (git sha1 59fbee400, gcc 11.4.0-1ubuntu1~22.04 -O3 -fPIC -O3 -Os) */

(* top =  1  *)
(* src = "top.sv:61.1-153.10" *)
module lunarlander(hz100, reset, in, ss7, ss6, ss5, ss3, ss2, ss1, ss0, red, green);
  (* src = "top.sv:76.18-76.21" *)
  wire [15:0] alt;
  (* src = "top.sv:77.18-77.23" *)
  wire [15:0] alt_n;
  (* hdlname = "alu add_alt a" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.21-462.22|top.sv:196.14-196.61" *)
  wire [15:0] \alu.add_alt.a ;
  (* hdlname = "alu add_alt ans" *)
  (* src = "top.sv:102.12-105.6|top.sv:468.15-468.18|top.sv:196.14-196.61" *)
  wire [15:0] \alu.add_alt.ans ;
  (* hdlname = "alu add_alt b" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.24-462.25|top.sv:196.14-196.61" *)
  wire [15:0] \alu.add_alt.b ;
  (* hdlname = "alu add_alt bcd1 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:470.12-470.44|top.sv:441.21-441.23|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bcd1.in ;
  (* hdlname = "alu add_alt bcd2 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:471.12-471.44|top.sv:441.21-441.23|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bcd2.in ;
  (* hdlname = "alu add_alt bcd3 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:472.12-472.46|top.sv:441.21-441.23|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bcd3.in ;
  (* hdlname = "alu add_alt bcd4 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:473.12-473.48|top.sv:441.21-441.23|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bcd4.in ;
  (* hdlname = "alu add_alt bd1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:424.22-424.23|top.sv:196.14-196.61" *)
  wire [15:0] \alu.add_alt.bd1.a ;
  (* hdlname = "alu add_alt bd1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:425.22-425.23|top.sv:196.14-196.61" *)
  wire [15:0] \alu.add_alt.bd1.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:405.15-405.17|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.correction ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.correction_adder.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.c1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa0.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa0.co ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa1.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [15:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_10_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_I0 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_0 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.correction ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.correction_adder.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.c1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa0.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa0.co ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa1.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I2_1_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_1 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.correction ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.correction_adder.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.c1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa0.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa0.co ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa1.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_I1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_I3 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_2 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.correction ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.correction_adder.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.c1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa0.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa0.co ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa1.ci ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa3.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_LUT4_I2_1_O ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [11:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ;
  (* hdlname = "alu add_alt bd1 bcdadd1_3 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O ;
  (* hdlname = "alu add_alt bd1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:426.15-426.17|top.sv:196.14-196.61" *)
  wire \alu.add_alt.bd1.ci ;
  (* hdlname = "alu add_alt c" *)
  (* src = "top.sv:102.12-105.6|top.sv:466.14-466.15|top.sv:196.14-196.61" *)
  (* unused_bits = "0" *)
  wire [3:0] \alu.add_alt.c ;
  (* hdlname = "alu add_alt op" *)
  (* src = "top.sv:102.12-105.6|top.sv:463.14-463.16|top.sv:196.14-196.61" *)
  wire \alu.add_alt.op ;
  (* hdlname = "alu add_thrust ans" *)
  (* src = "top.sv:102.12-105.6|top.sv:468.15-468.18|top.sv:201.14-201.76" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.add_thrust.ans ;
  (* hdlname = "alu add_thrust b" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.24-462.25|top.sv:201.14-201.76" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.add_thrust.b ;
  (* hdlname = "alu add_thrust bcd1 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:470.12-470.44|top.sv:441.21-441.23|top.sv:201.14-201.76" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \alu.add_thrust.bcd1.in ;
  (* hdlname = "alu add_thrust bcd2 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:471.12-471.44|top.sv:441.21-441.23|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bcd2.in ;
  (* hdlname = "alu add_thrust bcd3 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:472.12-472.46|top.sv:441.21-441.23|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bcd3.in ;
  (* hdlname = "alu add_thrust bcd4 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:473.12-473.48|top.sv:441.21-441.23|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bcd4.in ;
  (* hdlname = "alu add_thrust bd1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:425.22-425.23|top.sv:201.14-201.76" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.add_thrust.bd1.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:405.15-405.17|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_0.correction ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_0.correction_adder.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.c1 ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa0.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa0.co ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa1.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "0" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa0.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "0" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "0" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_0 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:201.14-201.76" *)
  (* unused_bits = "0" *)
  wire \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_1.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_1.correction ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_1.correction_adder.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.c1 ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa0.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa0.co ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa1.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_1 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_2.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_2.correction ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_2.correction_adder.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.c1 ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa0.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa0.co ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa1.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_2 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_3.correction ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_3.correction_adder.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.c1 ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa0.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa0.co ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa1.ci ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa3.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire [3:0] \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  (* hdlname = "alu add_thrust bd1 bcdadd1_3 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  (* hdlname = "alu add_thrust bd1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:426.15-426.17|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.bd1.ci ;
  (* hdlname = "alu add_thrust c" *)
  (* src = "top.sv:102.12-105.6|top.sv:466.14-466.15|top.sv:201.14-201.76" *)
  (* unused_bits = "0" *)
  wire [3:0] \alu.add_thrust.c ;
  (* hdlname = "alu add_thrust op" *)
  (* src = "top.sv:102.12-105.6|top.sv:463.14-463.16|top.sv:201.14-201.76" *)
  wire \alu.add_thrust.op ;
  (* hdlname = "alu alt" *)
  (* src = "top.sv:102.12-105.6|top.sv:183.22-183.25" *)
  wire [15:0] \alu.alt ;
  (* hdlname = "alu alt_n" *)
  (* src = "top.sv:102.12-105.6|top.sv:184.23-184.28" *)
  wire [15:0] \alu.alt_n ;
  (* hdlname = "alu fuel" *)
  (* src = "top.sv:102.12-105.6|top.sv:183.32-183.36" *)
  wire [15:0] \alu.fuel ;
  (* hdlname = "alu fuel_n" *)
  (* src = "top.sv:102.12-105.6|top.sv:184.37-184.43" *)
  wire [15:0] \alu.fuel_n ;
  (* hdlname = "alu sub_fuel a" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.21-462.22|top.sv:204.14-204.67" *)
  wire [15:0] \alu.sub_fuel.a ;
  (* hdlname = "alu sub_fuel ans" *)
  (* src = "top.sv:102.12-105.6|top.sv:468.15-468.18|top.sv:204.14-204.67" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.sub_fuel.ans ;
  (* hdlname = "alu sub_fuel b" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.24-462.25|top.sv:204.14-204.67" *)
  wire [15:0] \alu.sub_fuel.b ;
  (* hdlname = "alu sub_fuel bcd1 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:470.12-470.44|top.sv:441.21-441.23|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd1.in ;
  (* hdlname = "alu sub_fuel bcd1 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:470.12-470.44|top.sv:442.22-442.25|top.sv:204.14-204.67" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \alu.sub_fuel.bcd1.out ;
  (* hdlname = "alu sub_fuel bcd2 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:471.12-471.44|top.sv:441.21-441.23|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd2.in ;
  (* hdlname = "alu sub_fuel bcd2 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:471.12-471.44|top.sv:442.22-442.25|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd2.out ;
  (* hdlname = "alu sub_fuel bcd3 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:472.12-472.46|top.sv:441.21-441.23|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd3.in ;
  (* hdlname = "alu sub_fuel bcd3 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:472.12-472.46|top.sv:442.22-442.25|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd3.out ;
  (* hdlname = "alu sub_fuel bcd4 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:473.12-473.48|top.sv:441.21-441.23|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd4.in ;
  (* hdlname = "alu sub_fuel bcd4 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:473.12-473.48|top.sv:442.22-442.25|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bcd4.out ;
  (* hdlname = "alu sub_fuel bd1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:424.22-424.23|top.sv:204.14-204.67" *)
  wire [15:0] \alu.sub_fuel.bd1.a ;
  (* hdlname = "alu sub_fuel bd1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:425.22-425.23|top.sv:204.14-204.67" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.sub_fuel.bd1.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:405.15-405.17|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.correction ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.c1 ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa0.co ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "0" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3_I2 ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "0" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "0" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_0 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:204.14-204.67" *)
  (* unused_bits = "0" *)
  wire \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.correction ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.c1 ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa0.co ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I0_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I0_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_1 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.correction ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.c1 ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa0.co ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_2 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.correction ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.c1 ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa0.co ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I0_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_fuel bd1 bcdadd1_3 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_fuel bd1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:426.15-426.17|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.bd1.ci ;
  (* hdlname = "alu sub_fuel c" *)
  (* src = "top.sv:102.12-105.6|top.sv:466.14-466.15|top.sv:204.14-204.67" *)
  (* unused_bits = "0" *)
  wire [3:0] \alu.sub_fuel.c ;
  (* hdlname = "alu sub_fuel op" *)
  (* src = "top.sv:102.12-105.6|top.sv:463.14-463.16|top.sv:204.14-204.67" *)
  wire \alu.sub_fuel.op ;
  (* hdlname = "alu sub_fuel va" *)
  (* src = "top.sv:102.12-105.6|top.sv:467.15-467.17|top.sv:204.14-204.67" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.sub_fuel.va ;
  (* hdlname = "alu sub_vel a" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.21-462.22|top.sv:200.14-200.68" *)
  wire [15:0] \alu.sub_vel.a ;
  (* hdlname = "alu sub_vel ans" *)
  (* src = "top.sv:102.12-105.6|top.sv:468.15-468.18|top.sv:200.14-200.68" *)
  wire [15:0] \alu.sub_vel.ans ;
  (* hdlname = "alu sub_vel b" *)
  (* src = "top.sv:102.12-105.6|top.sv:462.24-462.25|top.sv:200.14-200.68" *)
  wire [15:0] \alu.sub_vel.b ;
  (* hdlname = "alu sub_vel bcd1 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:470.12-470.44|top.sv:441.21-441.23|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd1.in ;
  (* hdlname = "alu sub_vel bcd1 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:470.12-470.44|top.sv:442.22-442.25|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd1.out ;
  (* hdlname = "alu sub_vel bcd2 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:471.12-471.44|top.sv:441.21-441.23|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd2.in ;
  (* hdlname = "alu sub_vel bcd2 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:471.12-471.44|top.sv:442.22-442.25|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd2.out ;
  (* hdlname = "alu sub_vel bcd3 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:472.12-472.46|top.sv:441.21-441.23|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd3.in ;
  (* hdlname = "alu sub_vel bcd3 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:472.12-472.46|top.sv:442.22-442.25|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd3.out ;
  (* hdlname = "alu sub_vel bcd4 in" *)
  (* src = "top.sv:102.12-105.6|top.sv:473.12-473.48|top.sv:441.21-441.23|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd4.in ;
  (* hdlname = "alu sub_vel bcd4 out" *)
  (* src = "top.sv:102.12-105.6|top.sv:473.12-473.48|top.sv:442.22-442.25|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bcd4.out ;
  (* hdlname = "alu sub_vel bd1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:424.22-424.23|top.sv:200.14-200.68" *)
  wire [15:0] \alu.sub_vel.bd1.a ;
  (* hdlname = "alu sub_vel bd1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:425.22-425.23|top.sv:200.14-200.68" *)
  wire [15:0] \alu.sub_vel.bd1.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_0.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:405.15-405.17|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_0.correction ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_0.correction_adder.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.c1 ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa0.co ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.c1 ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.co ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa1.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa1.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_0 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_1.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_1.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_1.correction ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_1.correction_adder.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.c1 ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa0.co ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa0.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa1.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_1 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_2.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_2.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_2.correction ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_2.correction_adder.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.c1 ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa0.co ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_2 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_3.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_3.correction ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_3.correction_adder.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder c1" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.c1 ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder fa0 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa0.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder fa0 co" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa0.co ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder fa1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa1.ci ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 correction_adder fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa3.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire [3:0] \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa0 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa0 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa1 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa1 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa2 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa2.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa2 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa3 a" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa3.a ;
  (* hdlname = "alu sub_vel bd1 bcdadd1_3 fa4_inst fa3 b" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  (* hdlname = "alu sub_vel bd1 ci" *)
  (* src = "top.sv:102.12-105.6|top.sv:476.10-476.74|top.sv:426.15-426.17|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.bd1.ci ;
  (* hdlname = "alu sub_vel c" *)
  (* src = "top.sv:102.12-105.6|top.sv:466.14-466.15|top.sv:200.14-200.68" *)
  (* unused_bits = "0" *)
  wire [3:0] \alu.sub_vel.c ;
  (* hdlname = "alu sub_vel op" *)
  (* src = "top.sv:102.12-105.6|top.sv:463.14-463.16|top.sv:200.14-200.68" *)
  wire \alu.sub_vel.op ;
  (* hdlname = "alu sub_vel va" *)
  (* src = "top.sv:102.12-105.6|top.sv:467.15-467.17|top.sv:200.14-200.68" *)
  wire [15:0] \alu.sub_vel.va ;
  (* hdlname = "alu thrust" *)
  (* src = "top.sv:102.12-105.6|top.sv:183.38-183.44" *)
  wire [15:0] \alu.thrust ;
  (* hdlname = "alu thrust_adj" *)
  (* src = "top.sv:102.12-105.6|top.sv:192.16-192.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [15:0] \alu.thrust_adj ;
  (* hdlname = "alu vel" *)
  (* src = "top.sv:102.12-105.6|top.sv:183.27-183.30" *)
  wire [15:0] \alu.vel ;
  (* hdlname = "alu vel_n" *)
  (* src = "top.sv:102.12-105.6|top.sv:184.30-184.35" *)
  wire [15:0] \alu.vel_n ;
  (* hdlname = "clk_prescaler clk" *)
  (* src = "top.sv:87.15-92.6|top.sv:517.16-517.19" *)
  wire \clk_prescaler.clk ;
  (* hdlname = "clk_prescaler counter" *)
  (* src = "top.sv:87.15-92.6|top.sv:523.17-523.24" *)
  wire [7:0] \clk_prescaler.counter ;
  (* hdlname = "clk_prescaler hzX" *)
  (* src = "top.sv:87.15-92.6|top.sv:520.16-520.19" *)
  wire \clk_prescaler.hzX ;
  (* hdlname = "clk_prescaler hzX_scaled" *)
  (* src = "top.sv:87.15-92.6|top.sv:525.11-525.21" *)
  wire \clk_prescaler.hzX_scaled ;
  (* src = "top.sv:87.15-92.6|top.sv:543.29-543.40" *)
  wire \clk_prescaler.hzX_scaled_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \clk_prescaler.hzX_scaled_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2 ;
  (* hdlname = "clk_prescaler lim" *)
  (* src = "top.sv:87.15-92.6|top.sv:519.22-519.25" *)
  wire [7:0] \clk_prescaler.lim ;
  (* hdlname = "clk_prescaler next_counter" *)
  (* src = "top.sv:87.15-92.6|top.sv:524.17-524.29" *)
  wire [7:0] \clk_prescaler.next_counter ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [7:0] \clk_prescaler.next_counter_SB_LUT4_O_I3 ;
  (* hdlname = "clk_prescaler rst" *)
  (* src = "top.sv:87.15-92.6|top.sv:518.16-518.19" *)
  wire \clk_prescaler.rst ;
  (* src = "top.sv:86.17-86.28" *)
  wire [7:0] clock_limit;
  (* src = "top.sv:78.17-78.22" *)
  wire crash;
  (* hdlname = "ctrl alt" *)
  (* src = "top.sv:108.16-112.6|top.sv:215.24-215.27" *)
  wire [15:0] \ctrl.alt ;
  (* hdlname = "ctrl alt_vel_sum a" *)
  (* src = "top.sv:108.16-112.6|top.sv:462.21-462.22|top.sv:230.16-230.75" *)
  wire [15:0] \ctrl.alt_vel_sum.a ;
  (* hdlname = "ctrl alt_vel_sum ans" *)
  (* src = "top.sv:108.16-112.6|top.sv:468.15-468.18|top.sv:230.16-230.75" *)
  wire [15:0] \ctrl.alt_vel_sum.ans ;
  (* hdlname = "ctrl alt_vel_sum b" *)
  (* src = "top.sv:108.16-112.6|top.sv:462.24-462.25|top.sv:230.16-230.75" *)
  wire [15:0] \ctrl.alt_vel_sum.b ;
  (* hdlname = "ctrl alt_vel_sum bcd1 in" *)
  (* src = "top.sv:108.16-112.6|top.sv:470.12-470.44|top.sv:441.21-441.23|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bcd1.in ;
  (* hdlname = "ctrl alt_vel_sum bcd2 in" *)
  (* src = "top.sv:108.16-112.6|top.sv:471.12-471.44|top.sv:441.21-441.23|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bcd2.in ;
  (* hdlname = "ctrl alt_vel_sum bcd3 in" *)
  (* src = "top.sv:108.16-112.6|top.sv:472.12-472.46|top.sv:441.21-441.23|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bcd3.in ;
  (* hdlname = "ctrl alt_vel_sum bcd4 in" *)
  (* src = "top.sv:108.16-112.6|top.sv:473.12-473.48|top.sv:441.21-441.23|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bcd4.in ;
  (* hdlname = "ctrl alt_vel_sum bd1 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:424.22-424.23|top.sv:230.16-230.75" *)
  wire [15:0] \ctrl.alt_vel_sum.bd1.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:425.22-425.23|top.sv:230.16-230.75" *)
  wire [15:0] \ctrl.alt_vel_sum.bd1.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_0.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:405.15-405.17|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder c1" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.c1 ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder fa0 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa0.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder fa0 co" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa0.co ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder fa1 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa1.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 correction_adder fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa0 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa0.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa0 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa0.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa1 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa1.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa1 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa2 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa2 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa3 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_0 fa4_inst fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_1.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_1.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder c1" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.c1 ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder fa0 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa0.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder fa0 co" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa0.co ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder fa1 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa1.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 correction_adder fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa0 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa0.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa1 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa1.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa1 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa2 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa2.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa2 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa3 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_1 fa4_inst fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_2.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_2.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder c1" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.c1 ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder fa0 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa0.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder fa0 co" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa0.co ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder fa1 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa1.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 correction_adder fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa0 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa1 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa1 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa2 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa2.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa2 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa3 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa3.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_2 fa4_inst fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_3.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:404.21-404.22|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder c1" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.c1 ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder fa0 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa0.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder fa0 co" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa0.co ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder fa1 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa1.ci ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 correction_adder fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire [3:0] \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa0 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa0 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa1 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa1 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa2 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa2.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa2 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa3 a" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa3.a ;
  (* hdlname = "ctrl alt_vel_sum bd1 bcdadd1_3 fa4_inst fa3 b" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  (* hdlname = "ctrl alt_vel_sum bd1 ci" *)
  (* src = "top.sv:108.16-112.6|top.sv:476.10-476.74|top.sv:426.15-426.17|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.bd1.ci ;
  (* hdlname = "ctrl alt_vel_sum c" *)
  (* src = "top.sv:108.16-112.6|top.sv:466.14-466.15|top.sv:230.16-230.75" *)
  (* unused_bits = "0" *)
  wire [3:0] \ctrl.alt_vel_sum.c ;
  (* hdlname = "ctrl alt_vel_sum op" *)
  (* src = "top.sv:108.16-112.6|top.sv:463.14-463.16|top.sv:230.16-230.75" *)
  wire \ctrl.alt_vel_sum.op ;
  (* hdlname = "ctrl clk" *)
  (* src = "top.sv:108.16-112.6|top.sv:213.17-213.20" *)
  wire \ctrl.clk ;
  (* hdlname = "ctrl crash" *)
  (* src = "top.sv:108.16-112.6|top.sv:218.18-218.23" *)
  wire \ctrl.crash ;
  wire \ctrl.crash_SB_DFFER_Q_E ;
  (* hdlname = "ctrl land" *)
  (* src = "top.sv:108.16-112.6|top.sv:217.18-217.22" *)
  wire \ctrl.land ;
  wire \ctrl.land_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [11:0] \ctrl.land_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* hdlname = "ctrl neg_thirty_bcd" *)
  (* src = "top.sv:108.16-112.6|top.sv:223.18-223.32" *)
  wire [15:0] \ctrl.neg_thirty_bcd ;
  (* hdlname = "ctrl rst" *)
  (* src = "top.sv:108.16-112.6|top.sv:214.17-214.20" *)
  wire \ctrl.rst ;
  (* hdlname = "ctrl vel" *)
  (* src = "top.sv:108.16-112.6|top.sv:216.24-216.27" *)
  wire [15:0] \ctrl.vel ;
  (* hdlname = "ctrl wen" *)
  (* src = "top.sv:108.16-112.6|top.sv:219.18-219.21" *)
  wire \ctrl.wen ;
  wire \ctrl.wen_SB_DFFER_Q_E ;
  (* hdlname = "ctrl wen_next" *)
  (* src = "top.sv:108.16-112.6|top.sv:239.34-239.42" *)
  wire \ctrl.wen_next ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ctrl.wen_next_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [15:0] \ctrl.wen_next_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [15:0] \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* src = "top.sv:82.17-82.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] disp_ctrl;
  (* hdlname = "display alt" *)
  (* src = "top.sv:142.16-150.6|top.sv:285.24-285.27" *)
  wire [15:0] \display.alt ;
  (* hdlname = "display clk" *)
  (* src = "top.sv:142.16-150.6|top.sv:282.17-282.20" *)
  wire \display.clk ;
  (* hdlname = "display convert_to_positive a" *)
  (* src = "top.sv:142.16-150.6|top.sv:462.21-462.22|top.sv:310.16-315.6" *)
  wire [15:0] \display.convert_to_positive.a ;
  (* hdlname = "display convert_to_positive bd1 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:424.22-424.23|top.sv:310.16-315.6" *)
  wire [15:0] \display.convert_to_positive.bd1.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_0.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_0.correction ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder c1" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.c1 ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder fa0 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa0.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder fa0 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa0.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder fa0 co" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa0.co ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder fa1 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa1.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 correction_adder fa3 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa3.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 fa4_inst a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 fa4_inst fa0 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa0.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 fa4_inst fa1 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa1.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 fa4_inst fa2 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_0 fa4_inst fa3 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:434.11-434.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_1.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_1.correction ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder c1" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.c1 ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder fa0 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa0.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder fa0 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa0.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder fa0 co" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa0.co ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder fa1 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa1.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 correction_adder fa3 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa3.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 fa4_inst a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 fa4_inst fa0 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa0.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 fa4_inst fa1 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa1.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 fa4_inst fa2 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa2.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_1 fa4_inst fa3 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:435.11-435.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_2.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_2.correction ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder c1" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.c1 ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder fa0 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa0.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder fa0 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa0.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder fa0 co" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa0.co ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder fa1 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa1.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 correction_adder fa3 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa3.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 fa4_inst a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 fa4_inst fa0 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 fa4_inst fa1 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 fa4_inst fa2 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa2.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_2 fa4_inst fa3 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:436.11-436.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa3.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:403.21-403.22|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_3.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:415.15-415.25|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_3.correction ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:388.21-388.22|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder c1" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:394.9-394.11|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.c1 ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:389.15-389.17|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder fa0 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa0.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder fa0 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa0.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder fa0 co" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:375.16-375.18|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa0.co ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder fa1 ci" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:373.15-373.17|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa1.ci ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 correction_adder fa3 b" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:418.7-418.80|top.sv:372.15-372.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa3.b ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 fa4_inst a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:387.21-387.22|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire [3:0] \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 fa4_inst fa0 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:396.6-396.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 fa4_inst fa1 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:397.6-397.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 fa4_inst fa2 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:398.6-398.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa2.a ;
  (* hdlname = "display convert_to_positive bd1 bcdadd1_3 fa4_inst fa3 a" *)
  (* src = "top.sv:142.16-150.6|top.sv:476.10-476.74|top.sv:413.7-413.70|top.sv:371.15-371.16|top.sv:399.6-399.57|top.sv:437.11-437.80|top.sv:310.16-315.6" *)
  wire \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa3.a ;
  (* hdlname = "display convert_to_positive c" *)
  (* src = "top.sv:142.16-150.6|top.sv:466.14-466.15|top.sv:310.16-315.6" *)
  (* unused_bits = "0" *)
  wire [3:0] \display.convert_to_positive.c ;
  (* hdlname = "display crash" *)
  (* src = "top.sv:142.16-150.6|top.sv:283.23-283.28" *)
  wire \display.crash ;
  (* hdlname = "display disp_ctrl" *)
  (* src = "top.sv:142.16-150.6|top.sv:284.23-284.32" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \display.disp_ctrl ;
  (* hdlname = "display disp_digit0 enable" *)
  (* src = "top.sv:142.16-150.6|top.sv:483.15-483.21|top.sv:334.11-334.73" *)
  wire \display.disp_digit0.enable ;
  (* hdlname = "display disp_digit0 out" *)
  (* src = "top.sv:142.16-150.6|top.sv:484.22-484.25|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.out ;
  (* hdlname = "display disp_digit0 seg[0]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[0] ;
  (* hdlname = "display disp_digit0 seg[10]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[10] ;
  (* hdlname = "display disp_digit0 seg[11]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[11] ;
  (* hdlname = "display disp_digit0 seg[12]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[12] ;
  (* hdlname = "display disp_digit0 seg[13]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[13] ;
  (* hdlname = "display disp_digit0 seg[14]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[14] ;
  (* hdlname = "display disp_digit0 seg[15]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[15] ;
  (* hdlname = "display disp_digit0 seg[1]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[1] ;
  (* hdlname = "display disp_digit0 seg[2]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[2] ;
  (* hdlname = "display disp_digit0 seg[3]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[3] ;
  (* hdlname = "display disp_digit0 seg[4]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[4] ;
  (* hdlname = "display disp_digit0 seg[5]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[5] ;
  (* hdlname = "display disp_digit0 seg[6]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[6] ;
  (* hdlname = "display disp_digit0 seg[7]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[7] ;
  (* hdlname = "display disp_digit0 seg[8]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[8] ;
  (* hdlname = "display disp_digit0 seg[9]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:334.11-334.73" *)
  wire [6:0] \display.disp_digit0.seg[9] ;
  (* hdlname = "display disp_digit1 out" *)
  (* src = "top.sv:142.16-150.6|top.sv:484.22-484.25|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.out ;
  (* hdlname = "display disp_digit1 seg[0]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[0] ;
  (* hdlname = "display disp_digit1 seg[10]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[10] ;
  (* hdlname = "display disp_digit1 seg[11]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[11] ;
  (* hdlname = "display disp_digit1 seg[12]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[12] ;
  (* hdlname = "display disp_digit1 seg[13]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[13] ;
  (* hdlname = "display disp_digit1 seg[14]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[14] ;
  (* hdlname = "display disp_digit1 seg[15]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[15] ;
  (* hdlname = "display disp_digit1 seg[1]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[1] ;
  (* hdlname = "display disp_digit1 seg[2]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[2] ;
  (* hdlname = "display disp_digit1 seg[3]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[3] ;
  (* hdlname = "display disp_digit1 seg[4]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[4] ;
  (* hdlname = "display disp_digit1 seg[5]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[5] ;
  (* hdlname = "display disp_digit1 seg[6]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[6] ;
  (* hdlname = "display disp_digit1 seg[7]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[7] ;
  (* hdlname = "display disp_digit1 seg[8]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[8] ;
  (* hdlname = "display disp_digit1 seg[9]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:335.11-335.85" *)
  wire [6:0] \display.disp_digit1.seg[9] ;
  (* hdlname = "display disp_digit2 out" *)
  (* src = "top.sv:142.16-150.6|top.sv:484.22-484.25|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.out ;
  (* hdlname = "display disp_digit2 seg[0]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[0] ;
  (* hdlname = "display disp_digit2 seg[10]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[10] ;
  (* hdlname = "display disp_digit2 seg[11]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[11] ;
  (* hdlname = "display disp_digit2 seg[12]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[12] ;
  (* hdlname = "display disp_digit2 seg[13]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[13] ;
  (* hdlname = "display disp_digit2 seg[14]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[14] ;
  (* hdlname = "display disp_digit2 seg[15]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[15] ;
  (* hdlname = "display disp_digit2 seg[1]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[1] ;
  (* hdlname = "display disp_digit2 seg[2]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[2] ;
  (* hdlname = "display disp_digit2 seg[3]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[3] ;
  (* hdlname = "display disp_digit2 seg[4]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[4] ;
  (* hdlname = "display disp_digit2 seg[5]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[5] ;
  (* hdlname = "display disp_digit2 seg[6]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[6] ;
  (* hdlname = "display disp_digit2 seg[7]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[7] ;
  (* hdlname = "display disp_digit2 seg[8]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[8] ;
  (* hdlname = "display disp_digit2 seg[9]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:336.11-336.85" *)
  wire [6:0] \display.disp_digit2.seg[9] ;
  (* hdlname = "display disp_digit3 seg[0]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[0] ;
  (* hdlname = "display disp_digit3 seg[10]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[10] ;
  (* hdlname = "display disp_digit3 seg[11]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[11] ;
  (* hdlname = "display disp_digit3 seg[12]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[12] ;
  (* hdlname = "display disp_digit3 seg[13]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[13] ;
  (* hdlname = "display disp_digit3 seg[14]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[14] ;
  (* hdlname = "display disp_digit3 seg[15]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[15] ;
  (* hdlname = "display disp_digit3 seg[1]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[1] ;
  (* hdlname = "display disp_digit3 seg[2]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[2] ;
  (* hdlname = "display disp_digit3 seg[3]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[3] ;
  (* hdlname = "display disp_digit3 seg[4]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[4] ;
  (* hdlname = "display disp_digit3 seg[5]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[5] ;
  (* hdlname = "display disp_digit3 seg[6]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[6] ;
  (* hdlname = "display disp_digit3 seg[7]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[7] ;
  (* hdlname = "display disp_digit3 seg[8]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[8] ;
  (* hdlname = "display disp_digit3 seg[9]" *)
  (* src = "top.sv:142.16-150.6|top.sv:487.15-487.18|top.sv:337.11-337.100" *)
  wire [6:0] \display.disp_digit3.seg[9] ;
  (* hdlname = "display fuel" *)
  (* src = "top.sv:142.16-150.6|top.sv:285.34-285.38" *)
  wire [15:0] \display.fuel ;
  (* hdlname = "display green" *)
  (* src = "top.sv:142.16-150.6|top.sv:287.23-287.28" *)
  wire \display.green ;
  (* hdlname = "display land" *)
  (* src = "top.sv:142.16-150.6|top.sv:283.17-283.21" *)
  wire \display.land ;
  (* hdlname = "display next_word" *)
  (* src = "top.sv:142.16-150.6|top.sv:294.18-294.27" *)
  wire [23:0] \display.next_word ;
  (* hdlname = "display red" *)
  (* src = "top.sv:142.16-150.6|top.sv:287.18-287.21" *)
  wire \display.red ;
  (* hdlname = "display rst" *)
  (* src = "top.sv:142.16-150.6|top.sv:282.22-282.25" *)
  wire \display.rst ;
  (* hdlname = "display ss0" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.54-286.57" *)
  wire [7:0] \display.ss0 ;
  (* hdlname = "display ss1" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.49-286.52" *)
  wire [7:0] \display.ss1 ;
  (* hdlname = "display ss2" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.44-286.47" *)
  wire [7:0] \display.ss2 ;
  (* hdlname = "display ss3" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.39-286.42" *)
  wire [7:0] \display.ss3 ;
  (* hdlname = "display ss5" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.34-286.37" *)
  wire [7:0] \display.ss5 ;
  (* hdlname = "display ss6" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.29-286.32" *)
  wire [7:0] \display.ss6 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \display.ss6_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \display.ss6_SB_LUT4_I3_O ;
  (* hdlname = "display ss7" *)
  (* src = "top.sv:142.16-150.6|top.sv:286.24-286.27" *)
  wire [7:0] \display.ss7 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \display.ss7_SB_DFFES_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \display.ss7_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \display.ss7_SB_LUT4_I2_O ;
  (* hdlname = "display thrust" *)
  (* src = "top.sv:142.16-150.6|top.sv:285.40-285.46" *)
  wire [15:0] \display.thrust ;
  (* hdlname = "display vel" *)
  (* src = "top.sv:142.16-150.6|top.sv:285.29-285.32" *)
  wire [15:0] \display.vel ;
  (* src = "top.sv:76.28-76.32" *)
  wire [15:0] fuel;
  (* src = "top.sv:77.32-77.38" *)
  wire [15:0] fuel_n;
  (* src = "top.sv:72.23-72.28" *)
  output green;
  wire green;
  (* src = "top.sv:68.17-68.22" *)
  input hz100;
  wire hz100;
  (* src = "top.sv:85.11-85.14" *)
  wire hzX;
  (* src = "top.sv:69.24-69.26" *)
  input [19:0] in;
  wire [19:0] in;
  (* hdlname = "key_sync clk" *)
  (* src = "top.sv:117.13-120.6|top.sv:553.16-553.19" *)
  wire \key_sync.clk ;
  (* hdlname = "key_sync keyclk" *)
  (* src = "top.sv:117.13-120.6|top.sv:557.16-557.22" *)
  wire \key_sync.keyclk ;
  (* hdlname = "key_sync keyin" *)
  (* src = "top.sv:117.13-120.6|top.sv:555.23-555.28" *)
  wire [19:0] \key_sync.keyin ;
  (* hdlname = "key_sync keyout" *)
  (* src = "top.sv:117.13-120.6|top.sv:556.22-556.28" *)
  (* unused_bits = "4" *)
  wire [4:0] \key_sync.keyout ;
  (* hdlname = "key_sync rst" *)
  (* src = "top.sv:117.13-120.6|top.sv:554.16-554.19" *)
  wire \key_sync.rst ;
  (* hdlname = "key_sync sync" *)
  (* src = "top.sv:117.13-120.6|top.sv:560.17-560.21" *)
  wire [1:0] \key_sync.sync ;
  (* src = "top.sv:117.13-120.6|top.sv:571.5-580.8" *)
  wire \key_sync.sync_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \key_sync.sync_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* src = "top.sv:116.11-116.17" *)
  wire keyclk;
  (* src = "top.sv:115.17-115.23" *)
  (* unused_bits = "4" *)
  wire [4:0] keyout;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] keyout_SB_LUT4_O_I3;
  (* src = "top.sv:78.11-78.15" *)
  wire land;
  (* hdlname = "mem alt" *)
  (* src = "top.sv:95.15-99.6|top.sv:163.23-163.26" *)
  wire [15:0] \mem.alt ;
  (* hdlname = "mem alt_n" *)
  (* src = "top.sv:95.15-99.6|top.sv:162.22-162.27" *)
  wire [15:0] \mem.alt_n ;
  (* hdlname = "mem clk" *)
  (* src = "top.sv:95.15-99.6|top.sv:161.22-161.25" *)
  wire \mem.clk ;
  (* hdlname = "mem fuel" *)
  (* src = "top.sv:95.15-99.6|top.sv:163.33-163.37" *)
  wire [15:0] \mem.fuel ;
  (* hdlname = "mem fuel_n" *)
  (* src = "top.sv:95.15-99.6|top.sv:162.36-162.42" *)
  wire [15:0] \mem.fuel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_10_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_11_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_12_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_13_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_4_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_5_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_8_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_9_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.fuel_n_SB_LUT4_O_I3 ;
  (* hdlname = "mem rst" *)
  (* src = "top.sv:95.15-99.6|top.sv:161.27-161.30" *)
  wire \mem.rst ;
  (* hdlname = "mem thrust" *)
  (* src = "top.sv:95.15-99.6|top.sv:163.39-163.45" *)
  wire [15:0] \mem.thrust ;
  (* hdlname = "mem thrust_n" *)
  (* src = "top.sv:95.15-99.6|top.sv:162.44-162.52" *)
  wire [15:0] \mem.thrust_n ;
  (* hdlname = "mem vel" *)
  (* src = "top.sv:95.15-99.6|top.sv:163.28-163.31" *)
  wire [15:0] \mem.vel ;
  (* hdlname = "mem vel_n" *)
  (* src = "top.sv:95.15-99.6|top.sv:162.29-162.34" *)
  wire [15:0] \mem.vel_n ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_10_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_11_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_12_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_13_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_14_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_14_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_15_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_7_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.vel_n_SB_LUT4_O_7_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_9_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.vel_n_SB_LUT4_O_I3 ;
  (* hdlname = "mem wen" *)
  (* src = "top.sv:95.15-99.6|top.sv:161.32-161.35" *)
  wire \mem.wen ;
  (* src = "top.sv:72.18-72.21" *)
  output red;
  wire red;
  (* src = "top.sv:68.24-68.29" *)
  input reset;
  wire reset;
  (* src = "top.sv:71.39-71.42" *)
  output [7:0] ss0;
  wire [7:0] ss0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss0_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss0_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss0_SB_LUT4_O_6_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_I3;
  (* src = "top.sv:71.34-71.37" *)
  output [7:0] ss1;
  wire [7:0] ss1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss1_SB_LUT4_O_6_I3;
  (* src = "top.sv:71.29-71.32" *)
  output [7:0] ss2;
  wire [7:0] ss2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss2_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_I2;
  (* src = "top.sv:71.24-71.27" *)
  output [7:0] ss3;
  wire [7:0] ss3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_6_I1;
  (* src = "top.sv:70.34-70.37" *)
  output [7:0] ss5;
  wire [7:0] ss5;
  (* src = "top.sv:70.29-70.32" *)
  output [7:0] ss6;
  wire [7:0] ss6;
  (* src = "top.sv:70.24-70.27" *)
  output [7:0] ss7;
  wire [7:0] ss7;
  (* src = "top.sv:76.34-76.40" *)
  wire [15:0] thrust;
  wire [3:0] thrust_n;
  (* src = "top.sv:76.23-76.26" *)
  wire [15:0] vel;
  (* src = "top.sv:77.25-77.30" *)
  wire [15:0] vel_n;
  (* src = "top.sv:79.11-79.14" *)
  wire wen;
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [0]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O [2]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O [3]),
    .O(ss0_SB_LUT4_O_6_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [0]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [1]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2 [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2 [3]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he888)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .I3(\mem.thrust [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8778)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [1]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I3(\mem.thrust [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I3(\mem.thrust [0]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [2]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1441)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a_SB_LUT4_I2_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [2]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [3]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2b02)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.thrust [3]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\display.ss7_SB_LUT4_I2_O [0]),
    .I2(\display.ss7_SB_LUT4_I1_O [0]),
    .I3(\display.ss6_SB_LUT4_I1_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40b3)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [3]),
    .O(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h800f)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I0_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [3]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.thrust [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h966d)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h966d)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf40b)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc03)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_10_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_10_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I2(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc03)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_4_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h966d)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_6_I0 [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf32)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_7  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [3]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_I1 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_I0 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [3]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h04db)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I3(\mem.thrust [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he88e)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_11_I1 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he108)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O [1]),
    .I3(\mem.thrust [3]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_14_I2 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_14_I2 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.thrust [3]),
    .I2(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I3  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ),
    .O(\mem.vel_n_SB_LUT4_O_11_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [4]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f70)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I0_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h002b)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I1_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I2_1_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [4]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_14_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_11_I1 [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [5]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I0_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I2_1_O [3])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [2]),
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .I1(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [5]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .I3(\mem.vel_n_SB_LUT4_O_11_I1 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b04)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I3  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .I1(\mem.vel_n_SB_LUT4_O_11_I1 [2]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I1 [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [6]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h54fd)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf330)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h800f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]),
    .I2(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30cf)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h300c)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h18e7)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [0]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he11e)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf330)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [2]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [3]),
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .I1(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [6]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30cf)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03c0)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [7]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [0])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [3]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [4]),
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [7]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_DFFES_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [8]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee8)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff4)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [3]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_I1 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_I1 [0])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [4]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [5]),
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .I1(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [8]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [9]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h17e8)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I0_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_4_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03c0)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I0_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [0])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [5]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [6]),
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [9]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_DFFES_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [10]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O [2]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3003)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_I3 [2])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [6]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [7]),
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [10]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [11]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2b02)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h800f)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040b)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [3]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3003)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(ss2_SB_LUT4_O_5_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_I2[0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .O(ss2_SB_LUT4_O_5_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .O(ss2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0]),
    .O(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h966d)
  ) \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [3]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [11])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [7]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [8]),
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .I1(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [11]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [12]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f70)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I0_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h002b)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_LUT4_I2_1_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf4)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [3]),
    .O(ss3_SB_LUT4_O_6_I1[0])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [8]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [9]),
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .I1(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [12]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [13]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_LUT4_I2_1_O [3])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [9]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [10]),
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [13]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_DFFES_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.alt_n [14]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h54fd)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_I3 [2]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7003)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [3]),
    .O(ss3_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8807)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I0_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [3]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [0]),
    .O(ss3_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [3]),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he11e)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf330)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0])
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [10]),
    .CO(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [11]),
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [14]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(1'h0),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.vel_n [15]),
    .E(\ctrl.wen ),
    .Q(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .O(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [0]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .O(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .I3(\mem.thrust [0]),
    .O(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [1]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .O(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1711)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I1_1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3_I2 [0]),
    .I1(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I3(\mem.thrust [0]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4bb4)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I1(\mem.thrust [0]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3_I2 [0]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a ),
    .O(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.thrust [3]),
    .I3(\mem.thrust [1]),
    .O(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [2]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .O(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [3]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [4]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I0  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .O(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [5]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I0  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ),
    .O(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I1  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .O(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 [0]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .O(\mem.fuel_n_SB_LUT4_O_8_I3 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [6]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .O(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .O(\mem.fuel_n_SB_LUT4_O_8_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [7]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1  (
    .I0(\display.ss6_SB_LUT4_I3_O [0]),
    .I1(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ),
    .O(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\display.ss6_SB_LUT4_I3_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .I3(\display.ss6_SB_LUT4_I3_O [0]),
    .O(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [8]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .O(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [9]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [10]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_DFFES_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [11]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [12]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I0  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .I1(\display.ss6_SB_LUT4_I3_O [0]),
    .I2(\display.ss6_SB_LUT4_I3_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .O(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [13]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\mem.fuel_n [14]),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_O [2]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_O [3]),
    .O(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(1'h0),
    .E(\ctrl.wen ),
    .Q(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .R(reset)
  );
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk_prescaler.counter_SB_CARRY_CI  (
    .CI(\clk_prescaler.counter [0]),
    .CO(\clk_prescaler.next_counter_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\clk_prescaler.counter [1])
  );
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk_prescaler.counter_SB_CARRY_I1  (
    .CI(\clk_prescaler.next_counter_SB_LUT4_O_I3 [6]),
    .CO(\clk_prescaler.next_counter_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\clk_prescaler.counter [6])
  );
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk_prescaler.counter_SB_CARRY_I1_1  (
    .CI(\clk_prescaler.next_counter_SB_LUT4_O_I3 [5]),
    .CO(\clk_prescaler.next_counter_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\clk_prescaler.counter [5])
  );
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk_prescaler.counter_SB_CARRY_I1_2  (
    .CI(\clk_prescaler.next_counter_SB_LUT4_O_I3 [4]),
    .CO(\clk_prescaler.next_counter_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\clk_prescaler.counter [4])
  );
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk_prescaler.counter_SB_CARRY_I1_3  (
    .CI(\clk_prescaler.next_counter_SB_LUT4_O_I3 [3]),
    .CO(\clk_prescaler.next_counter_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\clk_prescaler.counter [3])
  );
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \clk_prescaler.counter_SB_CARRY_I1_4  (
    .CI(\clk_prescaler.next_counter_SB_LUT4_O_I3 [2]),
    .CO(\clk_prescaler.next_counter_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\clk_prescaler.counter [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [7]),
    .Q(\clk_prescaler.counter [7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_1  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [6]),
    .Q(\clk_prescaler.counter [6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_2  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [5]),
    .Q(\clk_prescaler.counter [5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_3  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [4]),
    .Q(\clk_prescaler.counter [4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_4  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [3]),
    .Q(\clk_prescaler.counter [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_5  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [2]),
    .Q(\clk_prescaler.counter [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_6  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [1]),
    .Q(\clk_prescaler.counter [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \clk_prescaler.counter_SB_DFFR_Q_7  (
    .C(hz100),
    .D(\clk_prescaler.next_counter [0]),
    .Q(\clk_prescaler.counter [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:534.5-546.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \clk_prescaler.hzX_scaled_SB_DFFER_Q  (
    .C(hz100),
    .D(\clk_prescaler.hzX_scaled_SB_DFFER_Q_D ),
    .E(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .Q(\clk_prescaler.hzX_scaled ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \clk_prescaler.hzX_scaled_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\clk_prescaler.hzX_scaled ),
    .O(\clk_prescaler.hzX_scaled_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2 [1]),
    .O(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\clk_prescaler.counter [0]),
    .I1(\clk_prescaler.counter [1]),
    .I2(\clk_prescaler.counter [2]),
    .I3(\clk_prescaler.counter [5]),
    .O(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\clk_prescaler.counter [6]),
    .I1(\clk_prescaler.counter [7]),
    .I2(\clk_prescaler.counter [3]),
    .I3(\clk_prescaler.counter [4]),
    .O(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [7]),
    .I3(\clk_prescaler.next_counter_SB_LUT4_O_I3 [7]),
    .O(\clk_prescaler.next_counter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O_1  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [6]),
    .I3(\clk_prescaler.next_counter_SB_LUT4_O_I3 [6]),
    .O(\clk_prescaler.next_counter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O_2  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [5]),
    .I3(\clk_prescaler.next_counter_SB_LUT4_O_I3 [5]),
    .O(\clk_prescaler.next_counter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O_3  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [4]),
    .I3(\clk_prescaler.next_counter_SB_LUT4_O_I3 [4]),
    .O(\clk_prescaler.next_counter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O_4  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [3]),
    .I3(\clk_prescaler.next_counter_SB_LUT4_O_I3 [3]),
    .O(\clk_prescaler.next_counter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O_5  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [2]),
    .I3(\clk_prescaler.next_counter_SB_LUT4_O_I3 [2]),
    .O(\clk_prescaler.next_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:87.15-92.6|top.sv:531.28-531.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \clk_prescaler.next_counter_SB_LUT4_O_6  (
    .I0(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I1(1'h0),
    .I2(\clk_prescaler.counter [1]),
    .I3(\clk_prescaler.counter [0]),
    .O(\clk_prescaler.next_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \clk_prescaler.next_counter_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\clk_prescaler.hzX_scaled_SB_DFFER_Q_E [0]),
    .I3(\clk_prescaler.counter [0]),
    .O(\clk_prescaler.next_counter [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:241.5-254.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ctrl.crash_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(1'h1),
    .E(\ctrl.crash_SB_DFFER_Q_E ),
    .Q(\ctrl.crash ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \ctrl.crash_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ctrl.wen_next ),
    .I3(\ctrl.land_SB_DFFER_Q_E_SB_LUT4_O_I3 [11]),
    .O(\ctrl.crash_SB_DFFER_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:241.5-254.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ctrl.land_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(1'h1),
    .E(\ctrl.land_SB_DFFER_Q_E ),
    .Q(\ctrl.land ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \ctrl.land_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ctrl.wen_next ),
    .I3(\ctrl.land_SB_DFFER_Q_E_SB_LUT4_O_I3 [11]),
    .O(\ctrl.land_SB_DFFER_Q_E )
  );
  (* src = "top.sv:108.16-112.6|top.sv:236.44-236.64|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.land_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [11]),
    .CO(\ctrl.land_SB_DFFER_Q_E_SB_LUT4_O_I3 [11]),
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .I1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \ctrl.land_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\ctrl.crash ),
    .I2(\ctrl.land ),
    .I3(\ctrl.wen_next ),
    .O(\ctrl.wen_SB_DFFER_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:108.16-112.6|top.sv:241.5-254.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ctrl.wen_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(\ctrl.wen_next ),
    .E(\ctrl.wen_SB_DFFER_Q_E ),
    .Q(\ctrl.wen ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \ctrl.wen_next_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [15]),
    .I1(\ctrl.wen_next_SB_LUT4_O_I1 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [14]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I3 [15]),
    .O(\ctrl.wen_next )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\ctrl.wen_next_SB_LUT4_O_I1 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [14]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [15]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb400)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [9]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [10]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [12]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [3]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [3]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [11]),
    .I2(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [6]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [5]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [8]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [7]),
    .I1(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [4]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [3]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [0]),
    .O(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [15]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3 [15]),
    .I0(1'h1),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [15])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [9]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [10]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [9])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [8]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [9]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [8])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [13]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [14]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [13])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [12]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [13]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [12])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [11]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [12]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [11])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [10]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [11]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [10])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [8]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [7])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [6])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [5])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [4])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [3])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [2])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [0]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [1])
  );
  (* src = "top.sv:108.16-112.6|top.sv:233.29-233.53|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [14]),
    .CO(\ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [15]),
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:117.13-120.6|top.sv:571.5-580.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \display.clk_SB_DFFR_Q  (
    .C(hz100),
    .D(\key_sync.sync [0]),
    .Q(\display.clk ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \display.next_word_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\display.next_word [10]),
    .O(\display.next_word [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \display.next_word_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\display.next_word [2]),
    .O(\display.next_word [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \display.next_word_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\display.next_word [2]),
    .I3(\display.next_word [22]),
    .O(\display.next_word [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \display.next_word_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\display.next_word [16]),
    .I3(keyout[1]),
    .O(\display.next_word [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \display.next_word_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[0]),
    .I3(\display.next_word [10]),
    .O(\display.next_word [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \display.next_word_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\display.next_word [10]),
    .I3(keyout[0]),
    .O(\display.next_word [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \display.next_word_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[1]),
    .I3(\display.ss7_SB_DFFES_Q_E [1]),
    .O(\display.next_word [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \display.next_word_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[0]),
    .I3(\display.ss7_SB_DFFES_Q_E [1]),
    .O(\display.next_word [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \display.next_word_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\display.next_word [10]),
    .I3(\display.next_word [16]),
    .O(\display.next_word [19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.ss5_SB_DFFER_Q  (
    .C(\display.clk ),
    .D(\display.next_word [2]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss5 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \display.ss5_SB_DFFES_Q  (
    .C(\display.clk ),
    .D(\display.next_word [22]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss5 [6]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \display.ss5_SB_DFFES_Q_1  (
    .C(\display.clk ),
    .D(\display.next_word [18]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss5 [5]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \display.ss5_SB_DFFES_Q_2  (
    .C(\display.clk ),
    .D(\display.next_word [20]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss5 [4]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.ss6_SB_DFFER_Q  (
    .C(\display.clk ),
    .D(\display.next_word [10]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss6 [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.ss6_SB_DFFER_Q_1  (
    .C(\display.clk ),
    .D(\display.next_word [8]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss6 [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \display.ss6_SB_DFFES_Q  (
    .C(\display.clk ),
    .D(\display.next_word [11]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss6 [3]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \display.ss6_SB_LUT4_I1  (
    .I0(\display.ss5 [5]),
    .I1(\display.ss6 [0]),
    .I2(\display.ss5 [2]),
    .I3(\display.ss5 [4]),
    .O(\display.ss6_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \display.ss6_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\display.ss6 [3]),
    .I2(\display.ss5 [6]),
    .I3(\display.ss6 [2]),
    .O(\display.ss7_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \display.ss6_SB_LUT4_I1_2  (
    .I0(\display.ss5 [2]),
    .I1(\display.ss6 [0]),
    .I2(\display.ss5 [5]),
    .I3(\display.ss5 [4]),
    .O(\display.ss7_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \display.ss6_SB_LUT4_I1_3  (
    .I0(1'h0),
    .I1(\display.ss6 [2]),
    .I2(\display.ss5 [6]),
    .I3(\display.ss6 [3]),
    .O(\display.ss7_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \display.ss6_SB_LUT4_I3  (
    .I0(\display.ss7_SB_LUT4_I1_O [0]),
    .I1(\display.ss7_SB_LUT4_I1_O [1]),
    .I2(\display.ss5 [5]),
    .I3(\display.ss6 [0]),
    .O(\display.ss6_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \display.ss6_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\display.ss7_SB_LUT4_I2_O [0]),
    .I2(\display.ss7_SB_LUT4_I2_O [1]),
    .I3(\display.ss7_SB_LUT4_I2_O [2]),
    .O(\display.ss6_SB_LUT4_I3_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \display.ss7_SB_DFFER_Q  (
    .C(\display.clk ),
    .D(\display.next_word [19]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss7 [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:142.16-150.6|top.sv:350.5-359.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \display.ss7_SB_DFFES_Q  (
    .C(\display.clk ),
    .D(\display.next_word [16]),
    .E(\display.ss7_SB_DFFES_Q_E [1]),
    .Q(\display.ss7 [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \display.ss7_SB_LUT4_I1  (
    .I0(\display.ss5 [4]),
    .I1(\display.ss7 [0]),
    .I2(\display.ss5 [2]),
    .I3(\display.ss7 [3]),
    .O(\display.ss7_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \display.ss7_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\display.ss7 [0]),
    .I3(\display.ss7 [3]),
    .O(\display.ss7_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:117.13-120.6|top.sv:571.5-580.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \key_sync.sync_SB_DFFR_Q  (
    .C(hz100),
    .D(\key_sync.sync_SB_DFFR_Q_D ),
    .Q(\key_sync.sync [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) \key_sync.sync_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(keyout[3]),
    .I1(in[0]),
    .I2(keyout_SB_LUT4_O_I2[3]),
    .I3(\key_sync.sync_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\key_sync.sync_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \key_sync.sync_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(in[1]),
    .I1(in[2]),
    .I2(in[3]),
    .I3(keyout_SB_LUT4_O_I3[1]),
    .O(\key_sync.sync_SB_DFFR_Q_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) keyout_SB_LUT4_O (
    .I0(in[12]),
    .I1(in[13]),
    .I2(keyout_SB_LUT4_O_I2[2]),
    .I3(keyout_SB_LUT4_O_I3[2]),
    .O(keyout[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) keyout_SB_LUT4_O_1 (
    .I0(in[12]),
    .I1(in[13]),
    .I2(keyout_SB_LUT4_O_I2[2]),
    .I3(keyout_SB_LUT4_O_I2[3]),
    .O(keyout[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) keyout_SB_LUT4_O_2 (
    .I0(in[10]),
    .I1(in[11]),
    .I2(keyout_SB_LUT4_O_2_I2[2]),
    .I3(keyout_SB_LUT4_O_2_I2[3]),
    .O(keyout[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(in[2]),
    .I1(in[3]),
    .I2(in[18]),
    .I3(in[19]),
    .O(keyout_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) keyout_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(in[6]),
    .I2(in[7]),
    .I3(keyout_SB_LUT4_O_I2[2]),
    .O(keyout_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) keyout_SB_LUT4_O_3 (
    .I0(in[1]),
    .I1(in[3]),
    .I2(keyout_SB_LUT4_O_3_I2[2]),
    .I3(keyout_SB_LUT4_O_3_I2[3]),
    .O(keyout[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(in[5]),
    .I1(in[7]),
    .I2(in[17]),
    .I3(in[19]),
    .O(keyout_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(in[9]),
    .I1(in[11]),
    .I2(in[13]),
    .I3(in[15]),
    .O(keyout_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(in[4]),
    .I1(in[5]),
    .I2(in[6]),
    .I3(in[7]),
    .O(keyout_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) keyout_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(in[14]),
    .I3(in[15]),
    .O(keyout_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) keyout_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(keyout[2]),
    .I2(keyout_SB_LUT4_O_I3[1]),
    .I3(keyout_SB_LUT4_O_I3[2]),
    .O(\display.ss7_SB_DFFES_Q_E [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(in[16]),
    .I1(in[17]),
    .I2(in[18]),
    .I3(in[19]),
    .O(keyout_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) keyout_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(in[8]),
    .I1(in[9]),
    .I2(in[10]),
    .I3(in[11]),
    .O(keyout_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [14]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [15]),
    .O(\mem.alt_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [13]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [4]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [3]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [2]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [1]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [12]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [11]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [10]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [9]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [8]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [7]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [6]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.alt_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [5]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.alt_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h120c)
  ) \mem.fuel_n_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03c0)
  ) \mem.fuel_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I1 [1]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .O(\mem.fuel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_10_I3 [1]),
    .O(\mem.fuel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_10_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 [0]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .O(\mem.fuel_n_SB_LUT4_O_10_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I3 [1]),
    .O(\mem.fuel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he114)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [2]),
    .O(\mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\mem.thrust [3]),
    .I1(\mem.thrust [1]),
    .I2(\mem.thrust [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 [3]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.thrust [3]),
    .I2(\mem.thrust [1]),
    .I3(\mem.thrust [2]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ),
    .I2(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 [3]),
    .I1(\mem.thrust [1]),
    .I2(\mem.thrust [2]),
    .I3(\mem.thrust [3]),
    .O(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_12_I3 [1]),
    .O(\mem.fuel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h50cf)
  ) \mem.fuel_n_SB_LUT4_O_12_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [2]),
    .I1(\mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [1]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [0]),
    .O(\mem.fuel_n_SB_LUT4_O_12_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I3 [1]),
    .O(\mem.fuel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_13_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_13_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a ),
    .I3(\mem.thrust [0]),
    .O(\mem.fuel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a ),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1 [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a ),
    .O(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_2_I2 [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .O(\mem.fuel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.fuel_n_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_4_I3 [2]),
    .O(\mem.fuel_n_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b04)
  ) \mem.fuel_n_SB_LUT4_O_3  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I1(\mem.fuel_n_SB_LUT4_O_4_I3 [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .O(\mem.fuel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0230)
  ) \mem.fuel_n_SB_LUT4_O_4  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_4_I3 [2]),
    .O(\mem.fuel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_4_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_4_I3_SB_LUT4_O_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_4_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_5_I3 [1]),
    .O(\mem.fuel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf01f)
  ) \mem.fuel_n_SB_LUT4_O_5_I3_SB_LUT4_O  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a ),
    .I1(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a ),
    .I2(\mem.fuel_n_SB_LUT4_O_4_I3_SB_LUT4_O_I3 [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ),
    .O(\mem.fuel_n_SB_LUT4_O_5_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \mem.fuel_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I2(\mem.fuel_n_SB_LUT4_O_6_I2 [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .O(\mem.fuel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_6_I2 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_4_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.fuel_n_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_8_I3 [0]),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I3 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b04)
  ) \mem.fuel_n_SB_LUT4_O_7  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I1(\mem.fuel_n_SB_LUT4_O_8_I3 [0]),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .O(\mem.fuel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0230)
  ) \mem.fuel_n_SB_LUT4_O_8  (
    .I0(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a ),
    .I1(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_8_I3 [0]),
    .O(\mem.fuel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.fuel_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\mem.fuel_n_SB_LUT4_O_9_I3 [1]),
    .O(\mem.fuel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03fe)
  ) \mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O  (
    .I0(\mem.fuel_n_SB_LUT4_O_8_I3 [1]),
    .I1(\mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 [0]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a ),
    .I3(\alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a ),
    .O(\mem.fuel_n_SB_LUT4_O_9_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.fuel_n_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ),
    .I3(\mem.fuel_n_SB_LUT4_O_2_I2 [1]),
    .O(\mem.fuel_n_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.thrust_SB_DFFER_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(thrust_n[3]),
    .E(\ctrl.wen ),
    .Q(\mem.thrust [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \mem.thrust_SB_DFFER_Q_1  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(thrust_n[1]),
    .E(\ctrl.wen ),
    .Q(\mem.thrust [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.thrust_SB_DFFES_Q  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(thrust_n[2]),
    .E(\ctrl.wen ),
    .Q(\mem.thrust [2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:95.15-99.6|top.sv:166.3-178.6|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \mem.thrust_SB_DFFES_Q_1  (
    .C(\clk_prescaler.hzX_scaled ),
    .D(thrust_n[0]),
    .E(\ctrl.wen ),
    .Q(\mem.thrust [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_1_I3 [1]),
    .O(\mem.vel_n [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_10_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33e)
  ) \mem.vel_n_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_10_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6900)
  ) \mem.vel_n_SB_LUT4_O_11  (
    .I0(\mem.vel_n_SB_LUT4_O_14_I1 [0]),
    .I1(\mem.vel_n_SB_LUT4_O_11_I1 [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_12_I3 [1]),
    .O(\mem.vel_n [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h14e1)
  ) \mem.vel_n_SB_LUT4_O_12_I3_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_12_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_13_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc03)
  ) \mem.vel_n_SB_LUT4_O_13_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_14_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_14_I2 [0]),
    .I3(\mem.vel_n_SB_LUT4_O_14_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_13_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \mem.vel_n_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_14_I1 [0]),
    .I2(\mem.vel_n_SB_LUT4_O_14_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00e8)
  ) \mem.vel_n_SB_LUT4_O_14_I1_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_14_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \mem.vel_n_SB_LUT4_O_14_I2_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_11_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_14_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) \mem.vel_n_SB_LUT4_O_14_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_14_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4b00)
  ) \mem.vel_n_SB_LUT4_O_15  (
    .I0(\mem.vel_n_SB_LUT4_O_15_I0 [0]),
    .I1(\mem.thrust [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mem.vel_n_SB_LUT4_O_15_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O [0]),
    .I2(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O [1]),
    .I3(\alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I0_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_15_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h870e)
  ) \mem.vel_n_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_2_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33e)
  ) \mem.vel_n_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [3]),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [0]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9600)
  ) \mem.vel_n_SB_LUT4_O_3  (
    .I0(\mem.vel_n_SB_LUT4_O_3_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [2]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30cf)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.vel_n_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_4_I3 [1]),
    .O(\mem.vel_n [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8001)
  ) \mem.vel_n_SB_LUT4_O_4_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [2]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [0]),
    .O(\mem.vel_n_SB_LUT4_O_4_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_5_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h817f)
  ) \mem.vel_n_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [2]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [3]),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [0]),
    .O(\mem.vel_n_SB_LUT4_O_5_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_6_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33d)
  ) \mem.vel_n_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [2]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [1]),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_6_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9600)
  ) \mem.vel_n_SB_LUT4_O_7  (
    .I0(\mem.vel_n_SB_LUT4_O_7_I0 [2]),
    .I1(\mem.vel_n_SB_LUT4_O_7_I1 [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\mem.vel_n_SB_LUT4_O_7_I1 [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0 [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cf0)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [1]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ),
    .I3(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b04)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .I1(\mem.vel_n_SB_LUT4_O_7_I1 [2]),
    .I2(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ),
    .I3(\mem.vel_n_SB_LUT4_O_7_I1 [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccf)
  ) \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_7_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \mem.vel_n_SB_LUT4_O_8  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [1]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.vel_n_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.vel_n_SB_LUT4_O_9_I2 [0]),
    .I3(\ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\mem.vel_n [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f81)
  ) \mem.vel_n_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b_SB_LUT4_I3_O [2]),
    .O(\mem.vel_n_SB_LUT4_O_9_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0180)
  ) \mem.vel_n_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [0]),
    .I1(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [1]),
    .I2(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [2]),
    .I3(\mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O [3]),
    .O(\mem.vel_n_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) ss0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[1]),
    .O(ss0[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) ss0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_5_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[1]),
    .O(ss0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) ss0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss0_SB_LUT4_O_2_I1[1]),
    .I2(ss0_SB_LUT4_O_6_I0[1]),
    .I3(ss0_SB_LUT4_O_6_I2[3]),
    .O(ss0[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) ss0_SB_LUT4_O_2_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(ss0_SB_LUT4_O_2_I1[0]),
    .I2(ss0_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]),
    .I3(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .O(ss0_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss0_SB_LUT4_O_2_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_2_I1[0]),
    .I3(ss0_SB_LUT4_O_2_I1[1]),
    .O(ss0_SB_LUT4_O_6_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]),
    .O(ss0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .O(ss0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) ss0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(ss0_SB_LUT4_O_6_I0[0]),
    .I2(ss0[6]),
    .I3(ss0_SB_LUT4_O_5_I2[0]),
    .O(ss0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) ss0_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_I2[0]),
    .I3(ss0_SB_LUT4_O_6_I2[3]),
    .O(ss0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) ss0_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_5_I2[0]),
    .I3(ss0_SB_LUT4_O_5_I2[1]),
    .O(ss0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) ss0_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss0_SB_LUT4_O_6_I2[3]),
    .I2(ss0_SB_LUT4_O_2_I1[1]),
    .I3(ss0_SB_LUT4_O_6_I0[1]),
    .O(ss0_SB_LUT4_O_5_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss0_SB_LUT4_O_5_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_6_I0[3]),
    .I3(ss0_SB_LUT4_O_6_I2[3]),
    .O(ss0_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbeff)
  ) ss0_SB_LUT4_O_6 (
    .I0(ss0_SB_LUT4_O_6_I0[0]),
    .I1(ss0_SB_LUT4_O_6_I0[1]),
    .I2(ss0_SB_LUT4_O_6_I2[3]),
    .I3(ss0_SB_LUT4_O_6_I0[3]),
    .O(ss0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3002)
  ) ss0_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I1(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]),
    .I2(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(ss0_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]),
    .O(ss0_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) ss0_SB_LUT4_O_6_I2_SB_LUT4_I2 (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [2]),
    .I2(ss0_SB_LUT4_O_6_I2[3]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(ss0_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd323)
  ) ss0_SB_LUT4_O_6_I2_SB_LUT4_I3 (
    .I0(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .I3(ss0_SB_LUT4_O_6_I2[3]),
    .O(ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_6_I0[3]),
    .I3(ss0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(ss0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_6_I0[1]),
    .I3(ss0_SB_LUT4_O_6_I0[0]),
    .O(ss0_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_5_I2[1]),
    .I3(ss0_SB_LUT4_O_6_I0[0]),
    .O(ss0_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff3)
  ) ss1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(ss1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3703)
  ) ss1_SB_LUT4_O_1 (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(ss1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) ss1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]),
    .I2(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]),
    .I3(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]),
    .O(ss1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) ss1_SB_LUT4_O_3 (
    .I0(ss1_SB_LUT4_O_5_I3[1]),
    .I1(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1]),
    .I2(ss1_SB_LUT4_O_3_I2[2]),
    .I3(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]),
    .O(ss1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss1_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(ss1_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) ss1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]),
    .O(ss1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2]),
    .I3(ss1_SB_LUT4_O_5_I3[1]),
    .O(ss1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3003)
  ) ss1_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(ss1_SB_LUT4_O_5_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) ss1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I2(ss1_SB_LUT4_O_6_I2[3]),
    .I3(ss1_SB_LUT4_O_6_I3[2]),
    .O(ss1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_I3 (
    .I0(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(ss1_SB_LUT4_O_6_I2[3]),
    .O(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss1_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(ss1_SB_LUT4_O_6_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss1_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(ss1_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I1(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(ss1_SB_LUT4_O_6_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff3)
  ) ss2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(ss2_SB_LUT4_O_I2[1]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(ss2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0071)
  ) ss2_SB_LUT4_O_1 (
    .I0(ss2_SB_LUT4_O_I2[1]),
    .I1(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .O(ss2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) ss2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss2_SB_LUT4_O_4_I1[0]),
    .I2(ss2_SB_LUT4_O_5_I3[1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .O(ss2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) ss2_SB_LUT4_O_3 (
    .I0(ss2_SB_LUT4_O_5_I3[0]),
    .I1(ss2_SB_LUT4_O_5_I3[1]),
    .I2(ss2_SB_LUT4_O_5_I3[2]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .O(ss2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) ss2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(ss2_SB_LUT4_O_4_I1[0]),
    .I2(ss2_SB_LUT4_O_I2[1]),
    .I3(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .O(ss2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss2_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(ss2_SB_LUT4_O_4_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I3(ss2_SB_LUT4_O_5_I3[0]),
    .O(ss2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss2_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(ss2_SB_LUT4_O_I2[1]),
    .O(ss2_SB_LUT4_O_5_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I3(ss2_SB_LUT4_O_6_I3[1]),
    .O(ss2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) ss2_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I1(ss2_SB_LUT4_O_I2[1]),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(ss2_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(ss2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) ss3_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]),
    .I2(ss3[5]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(ss3[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) ss3_SB_LUT4_O_1 (
    .I0(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(ss3_SB_LUT4_O_6_I1[0]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(ss3_SB_LUT4_O_1_I3[1]),
    .O(ss3[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_1_I3[1]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_6_I1[0]),
    .I3(ss3_SB_LUT4_O_1_I3[1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(ss3_SB_LUT4_O_6_I1[0]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_6_I1[2]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(ss3_SB_LUT4_O_6_I1[1]),
    .O(ss3_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_6_I1[1]),
    .I2(ss3_SB_LUT4_O_6_I1[2]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [1]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(ss3_SB_LUT4_O_6_I1[1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff4)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(ss3_SB_LUT4_O_6_I1[2]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [0]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_I2[0]),
    .I3(ss2_SB_LUT4_O_I2[1]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3003)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_6_I1[0]),
    .I2(ss3_SB_LUT4_O_6_I1[1]),
    .I3(ss3_SB_LUT4_O_6_I1[2]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [3]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [0]),
    .I1(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [1]),
    .I2(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [2]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [3]),
    .O(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) ss3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I2(ss3_SB_LUT4_O_6_I1[0]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(ss3[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) ss3_SB_LUT4_O_3 (
    .I0(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(ss3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(\alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1]),
    .O(ss3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss3_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(ss3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) ss3_SB_LUT4_O_6 (
    .I0(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(ss3_SB_LUT4_O_6_I1[0]),
    .I2(ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(ss3[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:134.5-139.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q (
    .C(\display.clk ),
    .D(keyout[3]),
    .E(keyout_SB_LUT4_O_I3[1]),
    .Q(thrust_n[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:134.5-139.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER thrust_n_SB_DFFER_Q_1 (
    .C(\display.clk ),
    .D(keyout[1]),
    .E(keyout_SB_LUT4_O_I3[1]),
    .Q(thrust_n[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:134.5-139.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q (
    .C(\display.clk ),
    .D(keyout[2]),
    .E(keyout_SB_LUT4_O_I3[1]),
    .Q(thrust_n[2]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "top.sv:134.5-139.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES thrust_n_SB_DFFES_Q_1 (
    .C(\display.clk ),
    .D(keyout[0]),
    .E(keyout_SB_LUT4_O_I3[1]),
    .Q(thrust_n[0]),
    .S(reset)
  );
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a  };
  assign \mem.vel_n_SB_LUT4_O_3_I0 [1:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [2:1] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O [2] };
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I0_O [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a  };
  assign \mem.vel_n_SB_LUT4_O_I3 [0] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I0_O [3], \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I0_O [1:0] } = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_1_O [2:1] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a  };
  assign \mem.fuel_n_SB_LUT4_O_I3 [0] = \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  assign ss0_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = ss0_SB_LUT4_O_6_I0[3];
  assign ss0_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2:0] = { ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0], ss0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [1] = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [0];
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [0] = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  assign \mem.fuel_n_SB_LUT4_O_5_I3 [0] = \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [2], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0] } = { \display.ss6_SB_LUT4_I3_O [0], \display.ss6_SB_LUT4_I3_O [2] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [1] = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0];
  assign \display.ss6_SB_LUT4_I1_O [1:0] = { \display.ss7_SB_LUT4_I1_O [0], \display.ss7_SB_LUT4_I2_O [0] };
  assign ss0_SB_LUT4_O_I2[1] = ss0_SB_LUT4_O_6_I2[3];
  assign ss2_SB_LUT4_O_6_I3[0] = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0];
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [2:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2 [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1] };
  assign \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [2:0] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b , \mem.thrust [0], \mem.vel_n_SB_LUT4_O_15_I0 [0] };
  assign { \display.ss6_SB_LUT4_I3_O [3], \display.ss6_SB_LUT4_I3_O [1] } = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [2:1] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O [1] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1];
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a_SB_LUT4_I2_1_O [2:0] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \mem.fuel_n_SB_LUT4_O_2_I2 [0] = \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  assign \mem.vel_n_SB_LUT4_O_9_I2 [1] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_6_I0 [3:1] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [0] };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_4_I3 [1:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I2_O [0], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0] };
  assign \mem.fuel_n_SB_LUT4_O_9_I3 [0] = \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign \mem.vel_n_SB_LUT4_O_10_I2 [1] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \display.ss7_SB_LUT4_I1_O [3:2] = { \display.ss6 [0], \display.ss5 [5] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [1] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1];
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_I0 [3:2] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a  };
  assign \mem.fuel_n_SB_LUT4_O_10_I3 [0] = \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign \mem.vel_n_SB_LUT4_O_12_I3 [0] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign ss1_SB_LUT4_O_6_I2[2:0] = ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O;
  assign \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_10_I3 [1:0] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [0], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0] };
  assign \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [0] = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  assign \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I1 [1:0] = { \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 [1], \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a  };
  assign \mem.vel_n_SB_LUT4_O_6_I2 [1] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \mem.vel_n_SB_LUT4_O_7_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [0] = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a  };
  assign \mem.vel_n_SB_LUT4_O_7_I1 [1:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign { \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 [3:2], \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] } = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [4], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [2], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [7] };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b_SB_LUT4_I2_O [1:0] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b  };
  assign ss1_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1] = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1];
  assign \mem.vel_n_SB_LUT4_O_11_I1 [1:0] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I2_O [3:2] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a  };
  assign \mem.fuel_n_SB_LUT4_O_4_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_I1 [2:1] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [3], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1:0] } = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1] };
  assign keyout_SB_LUT4_O_I3[0] = keyout[2];
  assign ss0_SB_LUT4_O_6_I0[2] = ss0_SB_LUT4_O_6_I2[3];
  assign { ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2], ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] } = { ss3_SB_LUT4_O_6_I1[1], ss3_SB_LUT4_O_6_I1[2] };
  assign \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a  };
  assign \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [8], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [5] };
  assign \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0 [0] = \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  assign ss1_SB_LUT4_O_5_I3[0] = ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2];
  assign ss2_SB_LUT4_O_5_I3[3] = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0];
  assign { ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3], ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] } = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I1_O [1:0], ss3_SB_LUT4_O_6_I1[2] };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1] };
  assign ss3_SB_LUT4_O_1_I3[0] = ss3_SB_LUT4_O_6_I1[0];
  assign \mem.fuel_n_SB_LUT4_O_4_I3_SB_LUT4_O_I3 [0] = \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  assign { \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [2], \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] } = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [6], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [11] };
  assign ss0_SB_LUT4_O_I3[0] = ss0_SB_LUT4_O_I2[0];
  assign \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 [2:0] = { \mem.thrust [2:1], \mem.thrust [3] };
  assign \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2:0] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [12], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [10:9] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [1:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2] };
  assign \key_sync.sync_SB_DFFR_Q_D_SB_LUT4_O_I3 [2:0] = { keyout_SB_LUT4_O_I2[3], in[0], keyout[3] };
  assign \mem.fuel_n_SB_LUT4_O_13_I3 [0] = \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign \mem.fuel_n_SB_LUT4_O_11_I3 [0] = \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_O_I0 [2] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [0];
  assign \mem.fuel_n_SB_LUT4_O_11_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [2] = \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  assign \mem.fuel_n_SB_LUT4_O_12_I3 [0] = \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2];
  assign \mem.vel_n_SB_LUT4_O_13_I2 [1] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O [3], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1:0] } = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [3], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2] };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [2:1] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b  };
  assign ss3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = ss3_SB_LUT4_O_1_I3[1];
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I3_I2 [3:1] = { \mem.thrust [0], \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O_SB_LUT4_O_I0 [3:1] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O [2] };
  assign { \ctrl.wen_next_SB_LUT4_O_I1 [3:2], \ctrl.wen_next_SB_LUT4_O_I1 [0] } = { \ctrl.wen_next_SB_LUT4_O_I3 [15], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [14], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [15] };
  assign { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O [3], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O [1:0] } = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0 [0] };
  assign \mem.fuel_n_SB_LUT4_O_6_I2 [0] = \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O [1:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_I1 [1] };
  assign \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_I3 [0] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [2:1] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a  };
  assign \mem.vel_n_SB_LUT4_O_3_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b  };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [2:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [2], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [0], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a_SB_LUT4_I1_O [1] };
  assign { \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3], \mem.fuel_n_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1:0] } = { \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \mem.fuel_n_SB_LUT4_O_4_I3 [2], \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a  };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I2_O [2] = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O [0];
  assign { ss1_SB_LUT4_O_3_I2[3], ss1_SB_LUT4_O_3_I2[1:0] } = { ss1_SB_LUT4_O_6_I2_SB_LUT4_I3_O[2:1], ss1_SB_LUT4_O_5_I3[1] };
  assign { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I0_O [3], \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a_SB_LUT4_I0_O [1:0] } = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1] };
  assign { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O [2], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b_SB_LUT4_I2_O [0] } = { \mem.thrust [3], \mem.vel_n_SB_LUT4_O_15_I0 [0] };
  assign \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [2:1] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a  };
  assign keyout_SB_LUT4_O_3_I2[1:0] = { in[3], in[1] };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I0_O_SB_LUT4_I2_O [1:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \display.ss7_SB_DFFES_Q_E [0] = keyout[0];
  assign keyout_SB_LUT4_O_I2[1:0] = in[13:12];
  assign ss0_SB_LUT4_O_6_I2[2:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [0], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [2] };
  assign \mem.vel_n_SB_LUT4_O_15_I0 [2:1] = { \mem.thrust [0], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b_SB_LUT4_I3_O [3] = \mem.vel_n_SB_LUT4_O_11_I1 [2];
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a_SB_LUT4_I0_O [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I0_O [3:1] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a  };
  assign keyout_SB_LUT4_O_2_I2[1:0] = in[11:10];
  assign ss2_SB_LUT4_O_4_I1[2:1] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0], ss2_SB_LUT4_O_I2[1] };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_O [1] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1];
  assign \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a_SB_LUT4_I2_1_O [2:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_1_O [0] };
  assign ss1_SB_LUT4_O_6_I3[1:0] = { ss1_SB_LUT4_O_6_I2[3], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0] };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a_SB_LUT4_I0_I2 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a  };
  assign \mem.fuel_n_SB_LUT4_O_9_I3_SB_LUT4_O_I1 [2:1] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \mem.vel_n_SB_LUT4_O_14_I1 [2:1] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \mem.vel_n_SB_LUT4_O_11_I1 [2] };
  assign { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [3], \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a_SB_LUT4_I2_I0 [0] } = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a  };
  assign { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [2], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_O [0] } = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [2], \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0] };
  assign \mem.vel_n_SB_LUT4_O_1_I3 [0] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \mem.vel_n_SB_LUT4_O_5_I2 [1] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a_SB_LUT4_I2_O [1:0] = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_1_O [1:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3 [1:0] = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a_SB_LUT4_I1_O [1], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a  };
  assign \mem.vel_n_SB_LUT4_O_2_I2 [1] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \clk_prescaler.hzX_scaled_SB_DFFER_Q_E [1] = \clk_prescaler.counter [0];
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I3 [1:0] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1], \mem.thrust [3] };
  assign { \mem.fuel_n_SB_LUT4_O_1_I1 [2], \mem.fuel_n_SB_LUT4_O_1_I1 [0] } = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a  };
  assign \mem.vel_n_SB_LUT4_O_4_I3 [0] = \ctrl.wen_next_SB_LUT4_O_I1_SB_LUT4_I1_O [3];
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O_SB_LUT4_I2_1_O [1] = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a_SB_LUT4_I1_O [0];
  assign \mem.vel_n_SB_LUT4_O_7_I0 [1:0] = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \mem.vel_n_SB_LUT4_O_7_I1 [2] };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a_SB_LUT4_I1_O [1] = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b_SB_LUT4_I3_O [1];
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_I0 [3:2] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a  };
  assign \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [1:0] = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , 1'h1 };
  assign \ctrl.land_SB_DFFER_Q_E_SB_LUT4_O_I3 [10:0] = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b_SB_CARRY_I0_CO [11:2], \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [1:0] = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [0], 1'h1 };
  assign \ctrl.wen_next_SB_LUT4_O_I3 [14:0] = { \ctrl.wen_next_SB_LUT4_O_I3_SB_CARRY_CO_CI [15:2], \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a_SB_LUT4_I2_O [0] };
  assign \clk_prescaler.next_counter_SB_LUT4_O_I3 [1:0] = { \clk_prescaler.counter [0], 1'h0 };
  assign alt = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign alt_n = { 1'h0, \mem.alt_n [14:0] };
  assign \alu.add_alt.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.add_alt.ans  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.bcd1.in  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.bcd2.in  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \alu.add_alt.bcd3.in  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign \alu.add_alt.bcd4.in  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_0.a  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_0.b  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_0.ci  = 1'h0;
  assign { \alu.add_alt.bd1.bcdadd1_0.correction [3], \alu.add_alt.bd1.bcdadd1_0.correction [0] } = 2'h0;
  assign { \alu.add_alt.bd1.bcdadd1_0.correction_adder.b [3], \alu.add_alt.bd1.bcdadd1_0.correction_adder.b [0] } = 2'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.c1  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.a  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_1.b  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign { \alu.add_alt.bd1.bcdadd1_1.correction [3], \alu.add_alt.bd1.bcdadd1_1.correction [0] } = 2'h0;
  assign { \alu.add_alt.bd1.bcdadd1_1.correction_adder.b [3], \alu.add_alt.bd1.bcdadd1_1.correction_adder.b [0] } = 2'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.c1  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_1.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_2.a  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.b  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign { \alu.add_alt.bd1.bcdadd1_2.correction [3], \alu.add_alt.bd1.bcdadd1_2.correction [0] } = 2'h0;
  assign { \alu.add_alt.bd1.bcdadd1_2.correction_adder.b [3], \alu.add_alt.bd1.bcdadd1_2.correction_adder.b [0] } = 2'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.c1  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_2.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.bcdadd1_3.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_3.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign { \alu.add_alt.bd1.bcdadd1_3.correction [3], \alu.add_alt.bd1.bcdadd1_3.correction [0] } = 2'h0;
  assign { \alu.add_alt.bd1.bcdadd1_3.correction_adder.b [3], \alu.add_alt.bd1.bcdadd1_3.correction_adder.b [0] } = 2'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.c1  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_alt.bd1.bcdadd1_3.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a  };
  assign \alu.add_alt.bd1.bcdadd1_3.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign \alu.add_alt.bd1.ci  = 1'h0;
  assign \alu.add_alt.c [3:1] = 3'hx;
  assign \alu.add_alt.op  = 1'h0;
  assign \alu.add_thrust.ans [15:4] = 12'h000;
  assign \alu.add_thrust.b  = { 12'h000, \alu.add_thrust.ans [3:0] };
  assign \alu.add_thrust.bcd1.in  = \alu.add_thrust.ans [3:0];
  assign \alu.add_thrust.bcd2.in  = 4'h0;
  assign \alu.add_thrust.bcd3.in  = 4'h0;
  assign \alu.add_thrust.bcd4.in  = 4'h0;
  assign \alu.add_thrust.bd1.b  = { 12'h000, \alu.add_thrust.ans [3:0] };
  assign \alu.add_thrust.bd1.bcdadd1_0.b  = \alu.add_thrust.ans [3:0];
  assign \alu.add_thrust.bd1.bcdadd1_0.ci  = 1'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_0.correction [3], \alu.add_thrust.bd1.bcdadd1_0.correction [0] } = 2'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_0.correction_adder.b [3], \alu.add_thrust.bd1.bcdadd1_0.correction_adder.b [0] } = 2'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.c1  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.b  = \alu.add_thrust.ans [3:0];
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa0.b  = \alu.add_thrust.ans [0];
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa0.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa1.b  = \alu.add_thrust.ans [1];
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa2.b  = \alu.add_thrust.ans [2];
  assign \alu.add_thrust.bd1.bcdadd1_0.fa4_inst.fa3.b  = \alu.add_thrust.ans [3];
  assign \alu.add_thrust.bd1.bcdadd1_1.b  = 4'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_1.correction [3], \alu.add_thrust.bd1.bcdadd1_1.correction [0] } = 2'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_1.correction_adder.b [3], \alu.add_thrust.bd1.bcdadd1_1.correction_adder.b [0] } = 2'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.c1  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.b  = 4'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa1.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa2.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_1.fa4_inst.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.b  = 4'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_2.correction [3], \alu.add_thrust.bd1.bcdadd1_2.correction [0] } = 2'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_2.correction_adder.b [3], \alu.add_thrust.bd1.bcdadd1_2.correction_adder.b [0] } = 2'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.c1  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.b  = 4'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa1.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa2.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_2.fa4_inst.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.b  = 4'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_3.correction [3], \alu.add_thrust.bd1.bcdadd1_3.correction [0] } = 2'h0;
  assign { \alu.add_thrust.bd1.bcdadd1_3.correction_adder.b [3], \alu.add_thrust.bd1.bcdadd1_3.correction_adder.b [0] } = 2'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.c1  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa0.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa0.co  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa1.ci  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.correction_adder.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.b  = 4'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa0.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa1.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa2.b  = 1'h0;
  assign \alu.add_thrust.bd1.bcdadd1_3.fa4_inst.fa3.b  = 1'h0;
  assign \alu.add_thrust.bd1.ci  = 1'h0;
  assign \alu.add_thrust.c [3:1] = 3'hx;
  assign \alu.add_thrust.op  = 1'h0;
  assign \alu.alt  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.alt_n  = { 1'h0, \mem.alt_n [14:0] };
  assign \alu.fuel  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.fuel_n  = { 1'h0, \mem.fuel_n [14:0] };
  assign \alu.sub_fuel.a  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.ans [15:4] = 12'h999;
  assign \alu.sub_fuel.b  = { 12'h000, \mem.thrust [3:0] };
  assign \alu.sub_fuel.bcd1.in  = \mem.thrust [3:0];
  assign \alu.sub_fuel.bcd1.out  = \alu.sub_fuel.ans [3:0];
  assign \alu.sub_fuel.bcd2.in  = 4'h0;
  assign \alu.sub_fuel.bcd2.out  = 4'h9;
  assign \alu.sub_fuel.bcd3.in  = 4'h0;
  assign \alu.sub_fuel.bcd3.out  = 4'h9;
  assign \alu.sub_fuel.bcd4.in  = 4'h0;
  assign \alu.sub_fuel.bcd4.out  = 4'h9;
  assign \alu.sub_fuel.bd1.a  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.b  = { 12'h999, \alu.sub_fuel.ans [3:0] };
  assign \alu.sub_fuel.bd1.bcdadd1_0.a  = { \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_0.b  = \alu.sub_fuel.ans [3:0];
  assign \alu.sub_fuel.bd1.bcdadd1_0.ci  = 1'h1;
  assign { \alu.sub_fuel.bd1.bcdadd1_0.correction [3], \alu.sub_fuel.bd1.bcdadd1_0.correction [0] } = 2'h0;
  assign { \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.b [3], \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.c1  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.a  = { \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.b  = \alu.sub_fuel.ans [3:0];
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.ci  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.b  = \alu.sub_fuel.ans [0];
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.ci  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.b  = \alu.sub_fuel.ans [1];
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.b  = \alu.sub_fuel.ans [2];
  assign \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.b  = \alu.sub_fuel.ans [3];
  assign \alu.sub_fuel.bd1.bcdadd1_1.a  = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_1.b  = 4'h9;
  assign { \alu.sub_fuel.bd1.bcdadd1_1.correction [3], \alu.sub_fuel.bd1.bcdadd1_1.correction [0] } = 2'h0;
  assign { \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.b [3], \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.c1  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.a  = { \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.b  = 4'h9;
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.b  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.b  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_2.a  = { \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_2.b  = 4'h9;
  assign { \alu.sub_fuel.bd1.bcdadd1_2.correction [3], \alu.sub_fuel.bd1.bcdadd1_2.correction [0] } = 2'h0;
  assign { \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.b [3], \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.c1  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.a  = { \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.b  = 4'h9;
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.b  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.b  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_3.a  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_3.b  = 4'h9;
  assign { \alu.sub_fuel.bd1.bcdadd1_3.correction [3], \alu.sub_fuel.bd1.bcdadd1_3.correction [0] } = 2'h0;
  assign { \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.b [3], \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.c1  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.a  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a  };
  assign \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.b  = 4'h9;
  assign \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.b  = 1'h1;
  assign \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.b  = 1'h0;
  assign \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.b  = 1'h1;
  assign \alu.sub_fuel.bd1.ci  = 1'h1;
  assign \alu.sub_fuel.c [3:1] = 3'hx;
  assign \alu.sub_fuel.op  = 1'h1;
  assign \alu.sub_fuel.va  = { 12'h999, \alu.sub_fuel.ans [3:0] };
  assign \alu.sub_vel.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.sub_vel.ans  = 16'h9994;
  assign \alu.sub_vel.b  = 16'h0005;
  assign \alu.sub_vel.bcd1.in  = 4'h5;
  assign \alu.sub_vel.bcd1.out  = 4'h4;
  assign \alu.sub_vel.bcd2.in  = 4'h0;
  assign \alu.sub_vel.bcd2.out  = 4'h9;
  assign \alu.sub_vel.bcd3.in  = 4'h0;
  assign \alu.sub_vel.bcd3.out  = 4'h9;
  assign \alu.sub_vel.bcd4.in  = 4'h0;
  assign \alu.sub_vel.bcd4.out  = 4'h9;
  assign \alu.sub_vel.bd1.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.b  = 16'h9994;
  assign \alu.sub_vel.bd1.bcdadd1_0.a  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_0.b  = 4'h4;
  assign \alu.sub_vel.bd1.bcdadd1_0.ci  = 1'h1;
  assign { \alu.sub_vel.bd1.bcdadd1_0.correction [3], \alu.sub_vel.bd1.bcdadd1_0.correction [0] } = 2'h0;
  assign { \alu.sub_vel.bd1.bcdadd1_0.correction_adder.b [3], \alu.sub_vel.bd1.bcdadd1_0.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.c1  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.b  = 4'h4;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.c1  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.ci  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.ci  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa0.co  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa1.ci  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa2.b  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  assign \alu.sub_vel.bd1.bcdadd1_0.fa4_inst.fa3.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.a  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_1.b  = 4'h9;
  assign { \alu.sub_vel.bd1.bcdadd1_1.correction [3], \alu.sub_vel.bd1.bcdadd1_1.correction [0] } = 2'h0;
  assign { \alu.sub_vel.bd1.bcdadd1_1.correction_adder.b [3], \alu.sub_vel.bd1.bcdadd1_1.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.c1  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.b  = 4'h9;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa0.b  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa2.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  assign \alu.sub_vel.bd1.bcdadd1_1.fa4_inst.fa3.b  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_2.a  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_2.b  = 4'h9;
  assign { \alu.sub_vel.bd1.bcdadd1_2.correction [3], \alu.sub_vel.bd1.bcdadd1_2.correction [0] } = 2'h0;
  assign { \alu.sub_vel.bd1.bcdadd1_2.correction_adder.b [3], \alu.sub_vel.bd1.bcdadd1_2.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.c1  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.b  = 4'h9;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa0.b  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa2.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  assign \alu.sub_vel.bd1.bcdadd1_2.fa4_inst.fa3.b  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_3.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_3.b  = 4'h9;
  assign { \alu.sub_vel.bd1.bcdadd1_3.correction [3], \alu.sub_vel.bd1.bcdadd1_3.correction [0] } = 2'h0;
  assign { \alu.sub_vel.bd1.bcdadd1_3.correction_adder.b [3], \alu.sub_vel.bd1.bcdadd1_3.correction_adder.b [0] } = 2'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.c1  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa0.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa0.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa0.co  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa1.ci  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.correction_adder.fa3.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.b  = 4'h9;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa0.b  = 1'h1;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa1.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa2.b  = 1'h0;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  assign \alu.sub_vel.bd1.bcdadd1_3.fa4_inst.fa3.b  = 1'h1;
  assign \alu.sub_vel.bd1.ci  = 1'h1;
  assign \alu.sub_vel.c [3:1] = 3'hx;
  assign \alu.sub_vel.op  = 1'h1;
  assign \alu.sub_vel.va  = 16'h9994;
  assign \alu.thrust  = { 12'h000, \mem.thrust [3:0] };
  assign \alu.thrust_adj  = { 12'h000, \alu.add_thrust.ans [3:0] };
  assign \alu.vel  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \alu.vel_n  = \mem.vel_n ;
  assign \clk_prescaler.clk  = hz100;
  assign \clk_prescaler.hzX  = \clk_prescaler.hzX_scaled ;
  assign \clk_prescaler.lim  = 8'h18;
  assign \clk_prescaler.rst  = reset;
  assign clock_limit = 8'h18;
  assign crash = \ctrl.crash ;
  assign \ctrl.alt  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.ans  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bcd1.in  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bcd2.in  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bcd3.in  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bcd4.in  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.a  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.b  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.ci  = 1'h0;
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction [3], \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction [0] } = 2'h0;
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.b [3], \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.b [0] } = 2'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.c1  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa0.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa0.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa0.co  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa1.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.correction_adder.fa3.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa0.b  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa0.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa1.b  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa2.b  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_0.fa4_inst.fa3.b  = \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.a  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.b  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction [3], \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction [0] } = 2'h0;
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.b [3], \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.b [0] } = 2'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.c1  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa0.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa0.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa0.co  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa1.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.correction_adder.fa3.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa0.b  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa1.b  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa2.b  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_1.fa4_inst.fa3.b  = \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.a  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.b  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction [3], \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction [0] } = 2'h0;
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.b [3], \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.b [0] } = 2'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.c1  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa0.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa0.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa0.co  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa1.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.correction_adder.fa3.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa0.b  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa1.b  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa2.b  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_2.fa4_inst.fa3.b  = \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction [3], \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction [0] } = 2'h0;
  assign { \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.b [3], \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.b [0] } = 2'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.c1  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa0.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa0.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa0.co  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa1.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.correction_adder.fa3.b  = 1'h0;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.a  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.b  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b  };
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa0.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa0.b  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa1.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa1.b  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa2.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa2.b  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa3.a  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a ;
  assign \ctrl.alt_vel_sum.bd1.bcdadd1_3.fa4_inst.fa3.b  = \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b ;
  assign \ctrl.alt_vel_sum.bd1.ci  = 1'h0;
  assign \ctrl.alt_vel_sum.c [3:1] = 3'hx;
  assign \ctrl.alt_vel_sum.op  = 1'h0;
  assign \ctrl.clk  = \clk_prescaler.hzX_scaled ;
  assign \ctrl.neg_thirty_bcd  = 16'h9970;
  assign \ctrl.rst  = reset;
  assign \ctrl.vel  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign disp_ctrl = \display.disp_ctrl ;
  assign \display.alt  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \display.convert_to_positive.a  = 16'h0000;
  assign \display.convert_to_positive.bd1.a  = 16'h0000;
  assign \display.convert_to_positive.bd1.bcdadd1_0.a  = 4'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_0.correction [3], \display.convert_to_positive.bd1.bcdadd1_0.correction [0] } = 2'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.b [3], \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.b [0] } = 2'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.c1  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa0.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa0.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa0.co  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa1.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.correction_adder.fa3.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.a  = 4'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa0.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa1.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa2.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_0.fa4_inst.fa3.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.a  = 4'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_1.correction [3], \display.convert_to_positive.bd1.bcdadd1_1.correction [0] } = 2'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.b [3], \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.b [0] } = 2'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.c1  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa0.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa0.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa0.co  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa1.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.correction_adder.fa3.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.a  = 4'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa0.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa1.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa2.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_1.fa4_inst.fa3.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.a  = 4'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_2.correction [3], \display.convert_to_positive.bd1.bcdadd1_2.correction [0] } = 2'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.b [3], \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.b [0] } = 2'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.c1  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa0.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa0.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa0.co  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa1.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.correction_adder.fa3.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.a  = 4'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa0.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa1.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa2.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_2.fa4_inst.fa3.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.a  = 4'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_3.correction [3], \display.convert_to_positive.bd1.bcdadd1_3.correction [0] } = 2'h0;
  assign { \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.b [3], \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.b [0] } = 2'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.c1  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa0.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa0.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa0.co  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa1.ci  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.correction_adder.fa3.b  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.a  = 4'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa0.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa1.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa2.a  = 1'h0;
  assign \display.convert_to_positive.bd1.bcdadd1_3.fa4_inst.fa3.a  = 1'h0;
  assign \display.convert_to_positive.c [3:1] = 3'hx;
  assign \display.crash  = \ctrl.crash ;
  assign \display.disp_digit0.enable  = 1'h1;
  assign \display.disp_digit0.out  = ss0[6:0];
  assign \display.disp_digit0.seg[0]  = 7'h3f;
  assign \display.disp_digit0.seg[10]  = 7'h77;
  assign \display.disp_digit0.seg[11]  = 7'h7c;
  assign \display.disp_digit0.seg[12]  = 7'h39;
  assign \display.disp_digit0.seg[13]  = 7'h5e;
  assign \display.disp_digit0.seg[14]  = 7'h79;
  assign \display.disp_digit0.seg[15]  = 7'h71;
  assign \display.disp_digit0.seg[1]  = 7'h06;
  assign \display.disp_digit0.seg[2]  = 7'h5b;
  assign \display.disp_digit0.seg[3]  = 7'h4f;
  assign \display.disp_digit0.seg[4]  = 7'h66;
  assign \display.disp_digit0.seg[5]  = 7'h6d;
  assign \display.disp_digit0.seg[6]  = 7'h7d;
  assign \display.disp_digit0.seg[7]  = 7'h07;
  assign \display.disp_digit0.seg[8]  = 7'h7f;
  assign \display.disp_digit0.seg[9]  = 7'h67;
  assign \display.disp_digit1.out  = ss1[6:0];
  assign \display.disp_digit1.seg[0]  = 7'h3f;
  assign \display.disp_digit1.seg[10]  = 7'h77;
  assign \display.disp_digit1.seg[11]  = 7'h7c;
  assign \display.disp_digit1.seg[12]  = 7'h39;
  assign \display.disp_digit1.seg[13]  = 7'h5e;
  assign \display.disp_digit1.seg[14]  = 7'h79;
  assign \display.disp_digit1.seg[15]  = 7'h71;
  assign \display.disp_digit1.seg[1]  = 7'h06;
  assign \display.disp_digit1.seg[2]  = 7'h5b;
  assign \display.disp_digit1.seg[3]  = 7'h4f;
  assign \display.disp_digit1.seg[4]  = 7'h66;
  assign \display.disp_digit1.seg[5]  = 7'h6d;
  assign \display.disp_digit1.seg[6]  = 7'h7d;
  assign \display.disp_digit1.seg[7]  = 7'h07;
  assign \display.disp_digit1.seg[8]  = 7'h7f;
  assign \display.disp_digit1.seg[9]  = 7'h67;
  assign \display.disp_digit2.out  = ss2[6:0];
  assign \display.disp_digit2.seg[0]  = 7'h3f;
  assign \display.disp_digit2.seg[10]  = 7'h77;
  assign \display.disp_digit2.seg[11]  = 7'h7c;
  assign \display.disp_digit2.seg[12]  = 7'h39;
  assign \display.disp_digit2.seg[13]  = 7'h5e;
  assign \display.disp_digit2.seg[14]  = 7'h79;
  assign \display.disp_digit2.seg[15]  = 7'h71;
  assign \display.disp_digit2.seg[1]  = 7'h06;
  assign \display.disp_digit2.seg[2]  = 7'h5b;
  assign \display.disp_digit2.seg[3]  = 7'h4f;
  assign \display.disp_digit2.seg[4]  = 7'h66;
  assign \display.disp_digit2.seg[5]  = 7'h6d;
  assign \display.disp_digit2.seg[6]  = 7'h7d;
  assign \display.disp_digit2.seg[7]  = 7'h07;
  assign \display.disp_digit2.seg[8]  = 7'h7f;
  assign \display.disp_digit2.seg[9]  = 7'h67;
  assign \display.disp_digit3.seg[0]  = 7'h3f;
  assign \display.disp_digit3.seg[10]  = 7'h77;
  assign \display.disp_digit3.seg[11]  = 7'h7c;
  assign \display.disp_digit3.seg[12]  = 7'h39;
  assign \display.disp_digit3.seg[13]  = 7'h5e;
  assign \display.disp_digit3.seg[14]  = 7'h79;
  assign \display.disp_digit3.seg[15]  = 7'h71;
  assign \display.disp_digit3.seg[1]  = 7'h06;
  assign \display.disp_digit3.seg[2]  = 7'h5b;
  assign \display.disp_digit3.seg[3]  = 7'h4f;
  assign \display.disp_digit3.seg[4]  = 7'h66;
  assign \display.disp_digit3.seg[5]  = 7'h6d;
  assign \display.disp_digit3.seg[6]  = 7'h7d;
  assign \display.disp_digit3.seg[7]  = 7'h07;
  assign \display.disp_digit3.seg[8]  = 7'h7f;
  assign \display.disp_digit3.seg[9]  = 7'h67;
  assign \display.fuel  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \display.green  = \ctrl.land ;
  assign \display.land  = \ctrl.land ;
  assign { \display.next_word [23], \display.next_word [21], \display.next_word [17], \display.next_word [15:12], \display.next_word [9], \display.next_word [7:3], \display.next_word [1:0] } = { 2'h1, \display.next_word [18], 1'h0, \display.next_word [19], 2'h3, \display.next_word [10], 1'h0, \display.next_word [22], \display.next_word [18], \display.next_word [20], \display.next_word [18], 1'h0, \display.next_word [2] };
  assign \display.red  = \ctrl.crash ;
  assign \display.rst  = reset;
  assign \display.ss0  = { 1'hx, ss0[6:0] };
  assign \display.ss1  = { 1'hx, ss1[6:0] };
  assign \display.ss2  = { 1'hx, ss2[6:0] };
  assign \display.ss3  = { 1'h0, ss3[6:0] };
  assign { \display.ss5 [7], \display.ss5 [3], \display.ss5 [1:0] } = { 1'h0, \display.ss5 [5], 1'h0, \display.ss5 [2] };
  assign { \display.ss6 [7:4], \display.ss6 [1] } = { 1'h0, \display.ss7 [3], 2'h3, \display.ss6 [2] };
  assign { \display.ss7 [7:4], \display.ss7 [2:1] } = { 1'h0, \display.ss5 [6], 1'h1, \display.ss5 [4], \display.ss5 [5], \display.ss5 [5] };
  assign \display.thrust  = { 12'h000, \mem.thrust [3:0] };
  assign \display.vel  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign fuel = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign fuel_n = { 1'h0, \mem.fuel_n [14:0] };
  assign green = \ctrl.land ;
  assign hzX = \clk_prescaler.hzX_scaled ;
  assign \key_sync.clk  = hz100;
  assign \key_sync.keyclk  = \display.clk ;
  assign \key_sync.keyin  = in;
  assign \key_sync.keyout [3:0] = keyout[3:0];
  assign \key_sync.rst  = reset;
  assign \key_sync.sync [1] = \display.clk ;
  assign keyclk = \display.clk ;
  assign keyout[4] = \key_sync.keyout [4];
  assign land = \ctrl.land ;
  assign \mem.alt  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \mem.alt_n [15] = 1'h0;
  assign \mem.clk  = \clk_prescaler.hzX_scaled ;
  assign \mem.fuel  = { \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_3.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_2.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_1.fa4_inst.fa0.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa3.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa2.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa1.a , \alu.sub_fuel.bd1.bcdadd1_0.fa4_inst.fa0.a  };
  assign \mem.fuel_n [15] = 1'h0;
  assign \mem.rst  = reset;
  assign \mem.thrust [15:4] = 12'h000;
  assign \mem.thrust_n  = { 12'h000, thrust_n };
  assign \mem.vel  = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign \mem.wen  = \ctrl.wen ;
  assign red = \ctrl.crash ;
  assign ss0[7] = 1'hx;
  assign ss1[7] = 1'hx;
  assign ss2[7] = 1'hx;
  assign ss3[7] = 1'h0;
  assign ss5 = { 1'h0, \display.ss5 [6:4], \display.ss5 [5], \display.ss5 [2], 1'h0, \display.ss5 [2] };
  assign ss6 = { 1'h0, \display.ss7 [3], 2'h3, \display.ss6 [3:2], \display.ss6 [2], \display.ss6 [0] };
  assign ss7 = { 1'h0, \display.ss5 [6], 1'h1, \display.ss5 [4], \display.ss7 [3], \display.ss5 [5], \display.ss5 [5], \display.ss7 [0] };
  assign thrust = { 12'h000, \mem.thrust [3:0] };
  assign vel = { \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_3.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_2.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_1.fa4_inst.fa0.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa3.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa2.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa1.b , \alu.add_alt.bd1.bcdadd1_0.fa4_inst.fa0.b  };
  assign vel_n = \mem.vel_n ;
  assign wen = \ctrl.wen ;
endmodule
