
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 89899
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.316 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7532
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/top.vhd:33]
	Parameter fir_ord bound to: 4 - type: integer 
	Parameter input_data_width bound to: 18 - type: integer 
	Parameter output_data_width bound to: 18 - type: integer 
	Parameter n_param bound to: 4 - type: integer 
	Parameter num_of_samples bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/BRAM.vhd:21]
	Parameter input_data_width bound to: 18 - type: integer 
	Parameter num_of_samples bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM' (1#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/BRAM.vhd:21]
INFO: [Synth 8-638] synthesizing module 'logic_unit' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/logic_unit.vhd:14]
	Parameter num_of_samples bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logic_unit' (2#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/logic_unit.vhd:14]
INFO: [Synth 8-638] synthesizing module 'FIR_filter' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/FIR_filter.vhd:22]
	Parameter fir_ord bound to: 4 - type: integer 
	Parameter input_data_width bound to: 18 - type: integer 
	Parameter output_data_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MAC_module' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/MAC_module.vhd:15]
	Parameter input_data_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MAC_module' (3#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/MAC_module.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter' (4#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/FIR_filter.vhd:22]
INFO: [Synth 8-638] synthesizing module 'switch' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/switch.vhd:20]
	Parameter input_data_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/comparator.vhd:16]
	Parameter input_data_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (5#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/comparator.vhd:16]
INFO: [Synth 8-638] synthesizing module 'sr_ff' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/sr_ff.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sr_ff' (6#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/sr_ff.vhd:14]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/mux.vhd:19]
	Parameter input_data_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (7#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'switch' (8#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/switch.vhd:20]
INFO: [Synth 8-638] synthesizing module 'ThresholdVoter' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/ThresholdVoter.vhd:19]
	Parameter input_data_width bound to: 18 - type: integer 
	Parameter n_param bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ThresholdVoter' (9#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/ThresholdVoter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'output_logic_unit' [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/output_logic_unit.vhd:17]
	Parameter num_of_samples bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_logic_unit' (10#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/output_logic_unit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/sources_1/new/top.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.316 ; gain = 0.000 ; free physical = 2352 ; free virtual = 8253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.316 ; gain = 0.000 ; free physical = 2411 ; free virtual = 8311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.316 ; gain = 0.000 ; free physical = 2411 ; free virtual = 8311
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2293.316 ; gain = 0.000 ; free physical = 2405 ; free virtual = 8305
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.035 ; gain = 0.000 ; free physical = 2319 ; free virtual = 8219
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2328.035 ; gain = 0.000 ; free physical = 2319 ; free virtual = 8219
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2386 ; free virtual = 8286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2386 ; free virtual = 8286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2386 ; free virtual = 8286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2383 ; free virtual = 8284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 19    
+---Registers : 
	               18 Bit    Registers := 46    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              72K Bit	(4096 X 18 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 19    
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP first_section/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register first_section/b_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/p_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/m_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/p_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/m_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: Generating DSP other_sections[1].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[1].fir_section/b_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/p_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/m_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/p_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/m_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[2].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[2].fir_section/b_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/p_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/m_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/p_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/m_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[3].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[3].fir_section/b_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/p_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/m_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/p_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/m_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[4].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[4].fir_section/b_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/p_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/m_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/p_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/m_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: Generating DSP first_section/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register first_section/b_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/p_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/m_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/p_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/m_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: Generating DSP other_sections[1].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[1].fir_section/b_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/p_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/m_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/p_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/m_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[2].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[2].fir_section/b_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/p_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/m_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/p_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/m_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[3].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[3].fir_section/b_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/p_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/m_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/p_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/m_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[4].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[4].fir_section/b_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/p_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/m_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/p_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/m_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: Generating DSP first_section/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register first_section/b_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/p_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/m_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/p_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/m_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: Generating DSP other_sections[1].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[1].fir_section/b_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/p_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/m_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/p_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/m_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[2].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[2].fir_section/b_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/p_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/m_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/p_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/m_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[3].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[3].fir_section/b_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/p_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/m_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/p_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/m_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[4].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[4].fir_section/b_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/p_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/m_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/p_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/m_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: Generating DSP first_section/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register first_section/b_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/p_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: register first_section/m_reg_reg is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/p_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: operator first_section/m_next is absorbed into DSP first_section/p_reg_reg.
DSP Report: Generating DSP other_sections[1].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[1].fir_section/b_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/p_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: register other_sections[1].fir_section/m_reg_reg is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/p_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: operator other_sections[1].fir_section/m_next is absorbed into DSP other_sections[1].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[2].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[2].fir_section/b_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/p_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: register other_sections[2].fir_section/m_reg_reg is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/p_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: operator other_sections[2].fir_section/m_next is absorbed into DSP other_sections[2].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[3].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[3].fir_section/b_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/p_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: register other_sections[3].fir_section/m_reg_reg is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/p_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: operator other_sections[3].fir_section/m_next is absorbed into DSP other_sections[3].fir_section/p_reg_reg.
DSP Report: Generating DSP other_sections[4].fir_section/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register other_sections[4].fir_section/b_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register first_section/a_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/p_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: register other_sections[4].fir_section/m_reg_reg is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/p_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
DSP Report: operator other_sections[4].fir_section/m_next is absorbed into DSP other_sections[4].fir_section/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2366 ; free virtual = 8271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | BRAM_input/RAM_reg  | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top         | BRAM_output/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MAC_module  | (A2*B2)'         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (A2*B2)'         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (A2*B2)'         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (A2*B2)'         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|MAC_module  | (PCIN+(A2*B2)')' | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2243 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2241 ; free virtual = 8146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | BRAM_input/RAM_reg  | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|top         | BRAM_output/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance BRAM_input/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BRAM_input/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BRAM_output/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BRAM_output/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2328.035 ; gain = 34.719 ; free physical = 2235 ; free virtual = 8139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2333.973 ; gain = 40.656 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2333.973 ; gain = 40.656 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2333.973 ; gain = 40.656 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2333.973 ; gain = 40.656 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2336.941 ; gain = 43.625 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2336.941 ; gain = 43.625 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    14|
|3     |DSP48E1  |    20|
|4     |LUT1     |     9|
|5     |LUT2     |    73|
|6     |LUT3     |     7|
|7     |LUT4     |    20|
|8     |LUT6     |   100|
|9     |MUXF7    |    36|
|10    |MUXF8    |    18|
|11    |RAMB36E1 |     4|
|12    |FDRE     |   468|
|13    |IBUF     |    71|
|14    |OBUF     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2336.941 ; gain = 43.625 ; free physical = 2237 ; free virtual = 8141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2336.941 ; gain = 8.906 ; free physical = 2299 ; free virtual = 8203
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2336.949 ; gain = 43.625 ; free physical = 2299 ; free virtual = 8203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2336.949 ; gain = 0.000 ; free physical = 2376 ; free virtual = 8281
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.949 ; gain = 0.000 ; free physical = 2331 ; free virtual = 8235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2336.949 ; gain = 43.898 ; free physical = 2470 ; free virtual = 8375
INFO: [Common 17-1381] The checkpoint '/home/kosana/Desktop/DSONG/Fault-tolerant_FIR_filter/Fault-tolerant_FIR_filter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 21:35:00 2024...
