

================================================================
== Vitis HLS Report for 'kpad_32_64_256_32_64_sha256_wrapper_s'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.111 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1  |        ?|        ?|        14|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'k1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kopadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kipadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eKipadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kopadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keyStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln118 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118]   --->   Operation 15 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.11>
ST_2 : Operation 16 [1/1] ( I:3.47ns O:3.47ns )   --->   "%eLenStrm_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %eLenStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118]   --->   Operation 16 'read' 'eLenStrm_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %eLenStrm_read, void %VITIS_LOOP_120_2, void %while.end" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118]   --->   Operation 17 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln138 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eKipadStrm, i1 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:138]   --->   Operation 18 'write' 'write_ln138' <Predicate = (eLenStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:140]   --->   Operation 19 'ret' 'ret_ln140' <Predicate = (eLenStrm_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%fence_ln120 = fence void @_ssdm_op_Fence, i1 %eLenStrm, i32 4294967295, i32 %keyStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 20 'fence' 'fence_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2, i32 %keyStrm, i512 %k1_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 22 [1/2] (4.91ns)   --->   "%call_ln0 = call void @kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2, i32 %keyStrm, i512 %k1_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.62>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118]   --->   Operation 23 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%fence_ln131 = fence void @_ssdm_op_Fence, i32 %keyStrm, i32 4294967295, i512 %kipadStrm, i512 %kopadStrm, i1 %eKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 24 'fence' 'fence_ln131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%k1_loc_load = load i512 %k1_loc"   --->   Operation 25 'load' 'k1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 26 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln131 = xor i8 %tmp_s, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 27 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln132 = xor i8 %tmp_s, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 28 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.99ns)   --->   "%xor_ln131_1 = xor i8 %tmp_2, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 30 'xor' 'xor_ln131_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln132_1 = xor i8 %tmp_2, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 31 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 24" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 32 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.99ns)   --->   "%xor_ln131_2 = xor i8 %tmp_3, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 33 'xor' 'xor_ln131_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln132_2 = xor i8 %tmp_3, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 34 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 32" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 35 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln131_3 = xor i8 %tmp_4, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 36 'xor' 'xor_ln131_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.99ns)   --->   "%xor_ln132_3 = xor i8 %tmp_4, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 37 'xor' 'xor_ln132_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 40" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 38 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.99ns)   --->   "%xor_ln131_4 = xor i8 %tmp_5, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 39 'xor' 'xor_ln131_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.99ns)   --->   "%xor_ln132_4 = xor i8 %tmp_5, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 40 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 48" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln131_5 = xor i8 %tmp_6, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 42 'xor' 'xor_ln131_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln132_5 = xor i8 %tmp_6, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 43 'xor' 'xor_ln132_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 56" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 44 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%xor_ln131_6 = xor i8 %tmp_7, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 45 'xor' 'xor_ln131_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln132_6 = xor i8 %tmp_7, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 46 'xor' 'xor_ln132_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 64" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 47 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln131_7 = xor i8 %tmp_8, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 48 'xor' 'xor_ln131_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln132_7 = xor i8 %tmp_8, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 49 'xor' 'xor_ln132_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 72" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 50 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln131_8 = xor i8 %tmp_9, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 51 'xor' 'xor_ln131_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.99ns)   --->   "%xor_ln132_8 = xor i8 %tmp_9, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 52 'xor' 'xor_ln132_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 80" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 53 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.99ns)   --->   "%xor_ln131_9 = xor i8 %tmp_10, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 54 'xor' 'xor_ln131_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.99ns)   --->   "%xor_ln132_9 = xor i8 %tmp_10, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 55 'xor' 'xor_ln132_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 88" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 56 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln131_10 = xor i8 %tmp_11, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 57 'xor' 'xor_ln131_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.99ns)   --->   "%xor_ln132_10 = xor i8 %tmp_11, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 58 'xor' 'xor_ln132_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 96" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 59 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.99ns)   --->   "%xor_ln131_11 = xor i8 %tmp_12, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 60 'xor' 'xor_ln131_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.99ns)   --->   "%xor_ln132_11 = xor i8 %tmp_12, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 61 'xor' 'xor_ln132_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 104" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 62 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.99ns)   --->   "%xor_ln131_12 = xor i8 %tmp_13, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 63 'xor' 'xor_ln131_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.99ns)   --->   "%xor_ln132_12 = xor i8 %tmp_13, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 64 'xor' 'xor_ln132_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 112" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 65 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.99ns)   --->   "%xor_ln131_13 = xor i8 %tmp_14, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 66 'xor' 'xor_ln131_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln132_13 = xor i8 %tmp_14, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 67 'xor' 'xor_ln132_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 120" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 68 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.99ns)   --->   "%xor_ln131_14 = xor i8 %tmp_15, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 69 'xor' 'xor_ln131_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln132_14 = xor i8 %tmp_15, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 70 'xor' 'xor_ln132_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 128" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 71 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.99ns)   --->   "%xor_ln131_15 = xor i8 %tmp_16, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 72 'xor' 'xor_ln131_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.99ns)   --->   "%xor_ln132_15 = xor i8 %tmp_16, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 73 'xor' 'xor_ln132_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 136" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 74 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln131_16 = xor i8 %tmp_17, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 75 'xor' 'xor_ln131_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln132_16 = xor i8 %tmp_17, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 76 'xor' 'xor_ln132_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 144" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 77 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.99ns)   --->   "%xor_ln131_17 = xor i8 %tmp_18, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 78 'xor' 'xor_ln131_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln132_17 = xor i8 %tmp_18, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 79 'xor' 'xor_ln132_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 152" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 80 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.99ns)   --->   "%xor_ln131_18 = xor i8 %tmp_19, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 81 'xor' 'xor_ln131_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.99ns)   --->   "%xor_ln132_18 = xor i8 %tmp_19, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 82 'xor' 'xor_ln132_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 160" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 83 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln131_19 = xor i8 %tmp_20, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 84 'xor' 'xor_ln131_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.99ns)   --->   "%xor_ln132_19 = xor i8 %tmp_20, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 85 'xor' 'xor_ln132_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 168" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 86 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln131_20 = xor i8 %tmp_21, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 87 'xor' 'xor_ln131_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln132_20 = xor i8 %tmp_21, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 88 'xor' 'xor_ln132_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 176" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 89 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.99ns)   --->   "%xor_ln131_21 = xor i8 %tmp_22, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 90 'xor' 'xor_ln131_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.99ns)   --->   "%xor_ln132_21 = xor i8 %tmp_22, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 91 'xor' 'xor_ln132_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 184" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 92 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.99ns)   --->   "%xor_ln131_22 = xor i8 %tmp_23, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 93 'xor' 'xor_ln131_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.99ns)   --->   "%xor_ln132_22 = xor i8 %tmp_23, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 94 'xor' 'xor_ln132_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 192" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 95 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.99ns)   --->   "%xor_ln131_23 = xor i8 %tmp_24, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 96 'xor' 'xor_ln131_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.99ns)   --->   "%xor_ln132_23 = xor i8 %tmp_24, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 97 'xor' 'xor_ln132_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 200" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 98 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln131_24 = xor i8 %tmp_25, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 99 'xor' 'xor_ln131_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln132_24 = xor i8 %tmp_25, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 100 'xor' 'xor_ln132_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 208" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 101 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.99ns)   --->   "%xor_ln131_25 = xor i8 %tmp_26, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 102 'xor' 'xor_ln131_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.99ns)   --->   "%xor_ln132_25 = xor i8 %tmp_26, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 103 'xor' 'xor_ln132_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 216" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 104 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.99ns)   --->   "%xor_ln131_26 = xor i8 %tmp_27, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 105 'xor' 'xor_ln131_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.99ns)   --->   "%xor_ln132_26 = xor i8 %tmp_27, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 106 'xor' 'xor_ln132_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 224" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 107 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.99ns)   --->   "%xor_ln131_27 = xor i8 %tmp_28, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 108 'xor' 'xor_ln131_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.99ns)   --->   "%xor_ln132_27 = xor i8 %tmp_28, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 109 'xor' 'xor_ln132_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 232" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 110 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln131_28 = xor i8 %tmp_29, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 111 'xor' 'xor_ln131_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.99ns)   --->   "%xor_ln132_28 = xor i8 %tmp_29, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 112 'xor' 'xor_ln132_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 240" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 113 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.99ns)   --->   "%xor_ln131_29 = xor i8 %tmp_30, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 114 'xor' 'xor_ln131_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.99ns)   --->   "%xor_ln132_29 = xor i8 %tmp_30, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 115 'xor' 'xor_ln132_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 248" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 116 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.99ns)   --->   "%xor_ln131_30 = xor i8 %tmp_31, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 117 'xor' 'xor_ln131_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns)   --->   "%xor_ln132_30 = xor i8 %tmp_31, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 118 'xor' 'xor_ln132_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 256" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 119 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.99ns)   --->   "%xor_ln131_31 = xor i8 %tmp_32, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 120 'xor' 'xor_ln131_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.99ns)   --->   "%xor_ln132_31 = xor i8 %tmp_32, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 121 'xor' 'xor_ln132_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 264" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 122 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln131_32 = xor i8 %tmp_33, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 123 'xor' 'xor_ln131_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.99ns)   --->   "%xor_ln132_32 = xor i8 %tmp_33, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 124 'xor' 'xor_ln132_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 272" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 125 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.99ns)   --->   "%xor_ln131_33 = xor i8 %tmp_34, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 126 'xor' 'xor_ln131_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.99ns)   --->   "%xor_ln132_33 = xor i8 %tmp_34, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 127 'xor' 'xor_ln132_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 280" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 128 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.99ns)   --->   "%xor_ln131_34 = xor i8 %tmp_35, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 129 'xor' 'xor_ln131_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.99ns)   --->   "%xor_ln132_34 = xor i8 %tmp_35, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 130 'xor' 'xor_ln132_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 288" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 131 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.99ns)   --->   "%xor_ln131_35 = xor i8 %tmp_36, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 132 'xor' 'xor_ln131_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.99ns)   --->   "%xor_ln132_35 = xor i8 %tmp_36, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 133 'xor' 'xor_ln132_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 296" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 134 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.99ns)   --->   "%xor_ln131_36 = xor i8 %tmp_37, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 135 'xor' 'xor_ln131_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.99ns)   --->   "%xor_ln132_36 = xor i8 %tmp_37, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 136 'xor' 'xor_ln132_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 304" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 137 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.99ns)   --->   "%xor_ln131_37 = xor i8 %tmp_38, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 138 'xor' 'xor_ln131_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.99ns)   --->   "%xor_ln132_37 = xor i8 %tmp_38, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 139 'xor' 'xor_ln132_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 312" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 140 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.99ns)   --->   "%xor_ln131_38 = xor i8 %tmp_39, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 141 'xor' 'xor_ln131_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.99ns)   --->   "%xor_ln132_38 = xor i8 %tmp_39, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 142 'xor' 'xor_ln132_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 320" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 143 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.99ns)   --->   "%xor_ln131_39 = xor i8 %tmp_40, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 144 'xor' 'xor_ln131_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.99ns)   --->   "%xor_ln132_39 = xor i8 %tmp_40, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 145 'xor' 'xor_ln132_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 328" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 146 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.99ns)   --->   "%xor_ln131_40 = xor i8 %tmp_41, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 147 'xor' 'xor_ln131_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.99ns)   --->   "%xor_ln132_40 = xor i8 %tmp_41, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 148 'xor' 'xor_ln132_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 336" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 149 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.99ns)   --->   "%xor_ln131_41 = xor i8 %tmp_42, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 150 'xor' 'xor_ln131_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.99ns)   --->   "%xor_ln132_41 = xor i8 %tmp_42, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 151 'xor' 'xor_ln132_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 344" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 152 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.99ns)   --->   "%xor_ln131_42 = xor i8 %tmp_43, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 153 'xor' 'xor_ln131_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.99ns)   --->   "%xor_ln132_42 = xor i8 %tmp_43, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 154 'xor' 'xor_ln132_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 352" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 155 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.99ns)   --->   "%xor_ln131_43 = xor i8 %tmp_44, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 156 'xor' 'xor_ln131_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.99ns)   --->   "%xor_ln132_43 = xor i8 %tmp_44, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 157 'xor' 'xor_ln132_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 360" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 158 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.99ns)   --->   "%xor_ln131_44 = xor i8 %tmp_45, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 159 'xor' 'xor_ln131_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.99ns)   --->   "%xor_ln132_44 = xor i8 %tmp_45, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 160 'xor' 'xor_ln132_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 368" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 161 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.99ns)   --->   "%xor_ln131_45 = xor i8 %tmp_46, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 162 'xor' 'xor_ln131_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.99ns)   --->   "%xor_ln132_45 = xor i8 %tmp_46, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 163 'xor' 'xor_ln132_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 376" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 164 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.99ns)   --->   "%xor_ln131_46 = xor i8 %tmp_47, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 165 'xor' 'xor_ln131_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.99ns)   --->   "%xor_ln132_46 = xor i8 %tmp_47, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 166 'xor' 'xor_ln132_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 384" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 167 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.99ns)   --->   "%xor_ln131_47 = xor i8 %tmp_48, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 168 'xor' 'xor_ln131_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.99ns)   --->   "%xor_ln132_47 = xor i8 %tmp_48, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 169 'xor' 'xor_ln132_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 392" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 170 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.99ns)   --->   "%xor_ln131_48 = xor i8 %tmp_49, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 171 'xor' 'xor_ln131_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.99ns)   --->   "%xor_ln132_48 = xor i8 %tmp_49, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 172 'xor' 'xor_ln132_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 400" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 173 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.99ns)   --->   "%xor_ln131_49 = xor i8 %tmp_50, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 174 'xor' 'xor_ln131_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.99ns)   --->   "%xor_ln132_49 = xor i8 %tmp_50, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 175 'xor' 'xor_ln132_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 408" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 176 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.99ns)   --->   "%xor_ln131_50 = xor i8 %tmp_51, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 177 'xor' 'xor_ln131_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln132_50 = xor i8 %tmp_51, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 178 'xor' 'xor_ln132_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 416" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 179 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.99ns)   --->   "%xor_ln131_51 = xor i8 %tmp_52, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 180 'xor' 'xor_ln131_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.99ns)   --->   "%xor_ln132_51 = xor i8 %tmp_52, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 181 'xor' 'xor_ln132_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 424" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 182 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.99ns)   --->   "%xor_ln131_52 = xor i8 %tmp_53, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 183 'xor' 'xor_ln131_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.99ns)   --->   "%xor_ln132_52 = xor i8 %tmp_53, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 184 'xor' 'xor_ln132_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 432" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 185 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.99ns)   --->   "%xor_ln131_53 = xor i8 %tmp_54, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 186 'xor' 'xor_ln131_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.99ns)   --->   "%xor_ln132_53 = xor i8 %tmp_54, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 187 'xor' 'xor_ln132_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 440" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 188 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.99ns)   --->   "%xor_ln131_54 = xor i8 %tmp_55, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 189 'xor' 'xor_ln131_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.99ns)   --->   "%xor_ln132_54 = xor i8 %tmp_55, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 190 'xor' 'xor_ln132_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 448" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 191 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.99ns)   --->   "%xor_ln131_55 = xor i8 %tmp_56, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 192 'xor' 'xor_ln131_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.99ns)   --->   "%xor_ln132_55 = xor i8 %tmp_56, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 193 'xor' 'xor_ln132_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 456" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 194 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.99ns)   --->   "%xor_ln131_56 = xor i8 %tmp_57, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 195 'xor' 'xor_ln131_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.99ns)   --->   "%xor_ln132_56 = xor i8 %tmp_57, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 196 'xor' 'xor_ln132_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 464" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 197 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.99ns)   --->   "%xor_ln131_57 = xor i8 %tmp_58, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 198 'xor' 'xor_ln131_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.99ns)   --->   "%xor_ln132_57 = xor i8 %tmp_58, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 199 'xor' 'xor_ln132_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 472" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 200 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.99ns)   --->   "%xor_ln131_58 = xor i8 %tmp_59, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 201 'xor' 'xor_ln131_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.99ns)   --->   "%xor_ln132_58 = xor i8 %tmp_59, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 202 'xor' 'xor_ln132_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 480" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 203 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.99ns)   --->   "%xor_ln131_59 = xor i8 %tmp_60, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 204 'xor' 'xor_ln131_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.99ns)   --->   "%xor_ln132_59 = xor i8 %tmp_60, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 205 'xor' 'xor_ln132_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 488" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 206 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.99ns)   --->   "%xor_ln131_60 = xor i8 %tmp_61, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 207 'xor' 'xor_ln131_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.99ns)   --->   "%xor_ln132_60 = xor i8 %tmp_61, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 208 'xor' 'xor_ln132_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 496" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 209 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.99ns)   --->   "%xor_ln131_61 = xor i8 %tmp_62, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 210 'xor' 'xor_ln131_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.99ns)   --->   "%xor_ln132_61 = xor i8 %tmp_62, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 211 'xor' 'xor_ln132_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32, i512 %k1_loc_load, i32 504" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 212 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.99ns)   --->   "%xor_ln131_62 = xor i8 %tmp_63, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 213 'xor' 'xor_ln131_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%kipad = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln131_62, i8 %xor_ln131_61, i8 %xor_ln131_60, i8 %xor_ln131_59, i8 %xor_ln131_58, i8 %xor_ln131_57, i8 %xor_ln131_56, i8 %xor_ln131_55, i8 %xor_ln131_54, i8 %xor_ln131_53, i8 %xor_ln131_52, i8 %xor_ln131_51, i8 %xor_ln131_50, i8 %xor_ln131_49, i8 %xor_ln131_48, i8 %xor_ln131_47, i8 %xor_ln131_46, i8 %xor_ln131_45, i8 %xor_ln131_44, i8 %xor_ln131_43, i8 %xor_ln131_42, i8 %xor_ln131_41, i8 %xor_ln131_40, i8 %xor_ln131_39, i8 %xor_ln131_38, i8 %xor_ln131_37, i8 %xor_ln131_36, i8 %xor_ln131_35, i8 %xor_ln131_34, i8 %xor_ln131_33, i8 %xor_ln131_32, i8 %xor_ln131_31, i8 %xor_ln131_30, i8 %xor_ln131_29, i8 %xor_ln131_28, i8 %xor_ln131_27, i8 %xor_ln131_26, i8 %xor_ln131_25, i8 %xor_ln131_24, i8 %xor_ln131_23, i8 %xor_ln131_22, i8 %xor_ln131_21, i8 %xor_ln131_20, i8 %xor_ln131_19, i8 %xor_ln131_18, i8 %xor_ln131_17, i8 %xor_ln131_16, i8 %xor_ln131_15, i8 %xor_ln131_14, i8 %xor_ln131_13, i8 %xor_ln131_12, i8 %xor_ln131_11, i8 %xor_ln131_10, i8 %xor_ln131_9, i8 %xor_ln131_8, i8 %xor_ln131_7, i8 %xor_ln131_6, i8 %xor_ln131_5, i8 %xor_ln131_4, i8 %xor_ln131_3, i8 %xor_ln131_2, i8 %xor_ln131_1, i8 %xor_ln131, i8 54" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131]   --->   Operation 214 'bitconcatenate' 'kipad' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.99ns)   --->   "%xor_ln132_62 = xor i8 %tmp_63, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 215 'xor' 'xor_ln132_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%kopad = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln132_62, i8 %xor_ln132_61, i8 %xor_ln132_60, i8 %xor_ln132_59, i8 %xor_ln132_58, i8 %xor_ln132_57, i8 %xor_ln132_56, i8 %xor_ln132_55, i8 %xor_ln132_54, i8 %xor_ln132_53, i8 %xor_ln132_52, i8 %xor_ln132_51, i8 %xor_ln132_50, i8 %xor_ln132_49, i8 %xor_ln132_48, i8 %xor_ln132_47, i8 %xor_ln132_46, i8 %xor_ln132_45, i8 %xor_ln132_44, i8 %xor_ln132_43, i8 %xor_ln132_42, i8 %xor_ln132_41, i8 %xor_ln132_40, i8 %xor_ln132_39, i8 %xor_ln132_38, i8 %xor_ln132_37, i8 %xor_ln132_36, i8 %xor_ln132_35, i8 %xor_ln132_34, i8 %xor_ln132_33, i8 %xor_ln132_32, i8 %xor_ln132_31, i8 %xor_ln132_30, i8 %xor_ln132_29, i8 %xor_ln132_28, i8 %xor_ln132_27, i8 %xor_ln132_26, i8 %xor_ln132_25, i8 %xor_ln132_24, i8 %xor_ln132_23, i8 %xor_ln132_22, i8 %xor_ln132_21, i8 %xor_ln132_20, i8 %xor_ln132_19, i8 %xor_ln132_18, i8 %xor_ln132_17, i8 %xor_ln132_16, i8 %xor_ln132_15, i8 %xor_ln132_14, i8 %xor_ln132_13, i8 %xor_ln132_12, i8 %xor_ln132_11, i8 %xor_ln132_10, i8 %xor_ln132_9, i8 %xor_ln132_8, i8 %xor_ln132_7, i8 %xor_ln132_6, i8 %xor_ln132_5, i8 %xor_ln132_4, i8 %xor_ln132_3, i8 %xor_ln132_2, i8 %xor_ln132_1, i8 %xor_ln132, i8 92" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:132]   --->   Operation 216 'bitconcatenate' 'kopad' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %kipadStrm, i512 %kipad" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:134]   --->   Operation 217 'write' 'write_ln134' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_5 : Operation 218 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %kopadStrm, i512 %kopad" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:135]   --->   Operation 218 'write' 'write_ln135' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_5 : Operation 219 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln136 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eKipadStrm, i1 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:136]   --->   Operation 219 'write' 'write_ln136' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln118 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118]   --->   Operation 220 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 7.111ns
The critical path consists of the following:
	fifo read operation ('eLenStrm_read', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118) on port 'eLenStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:118) [17]  (3.477 ns)
	fifo write operation ('write_ln138', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:138) on port 'eKipadStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:138) [221]  (3.634 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2' [22]  (4.911 ns)

 <State 5>: 4.624ns
The critical path consists of the following:
	'load' operation 512 bit ('k1_loc_load') on local variable 'k1_loc' [24]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln131_4', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:131) [38]  (0.990 ns)
	fifo write operation ('write_ln134', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:134) on port 'kipadStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:134) [216]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
