---
layout: default
title: FSMã®åŸºç¤æ¦‚å¿µã¨åˆ†é¡
---

---

# ğŸ” FSMã®åŸºç¤æ¦‚å¿µã¨åˆ†é¡ï½œFSM Overview and Classification

---

## ğŸ“˜ FSMã¨ã¯ï¼Ÿï½œWhat is FSM?

FSMï¼ˆFinite State Machineï¼šæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ã¯ã€å…¥åŠ›ã«å¿œã˜ã¦çŠ¶æ…‹ã‚’é·ç§»ã—ãªãŒã‚‰å‡ºåŠ›ã‚’ç”Ÿæˆã™ã‚‹**åˆ¶å¾¡å›è·¯ã®æŠ½è±¡ãƒ¢ãƒ‡ãƒ«**ã§ã™ã€‚  
FSMã¯ã€**é †åºè«–ç†è¨­è¨ˆãƒ»ãƒ—ãƒ­ãƒˆã‚³ãƒ«åˆ¶å¾¡ãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹åˆ¶å¾¡**ã«ãŠã„ã¦ä¸å¯æ¬ ãªæ§‹æˆè¦ç´ ã§ã™ã€‚

FSMã¯ä»¥ä¸‹ã®4è¦ç´ ã§æ§‹æˆã•ã‚Œã¾ã™ï¼š

| è¦ç´ ï½œElement | èª¬æ˜ï½œDescription |
|--------|------------------------|
| **çŠ¶æ…‹ï½œState** | ç¾åœ¨ã®å›è·¯ã®å†…éƒ¨çŠ¶æ…‹ï¼ˆè¨˜æ†¶ï¼‰<br>Current internal memory state |
| **å…¥åŠ›ï½œInput** | å¤–éƒ¨ã‹ã‚‰ä¸ãˆã‚‰ã‚Œã‚‹ä¿¡å·<br>Signals from external sources |
| **å‡ºåŠ›ï½œOutput** | çŠ¶æ…‹ã¨å…¥åŠ›ã«åŸºã¥ã„ã¦ç”Ÿæˆã•ã‚Œã‚‹åˆ¶å¾¡ä¿¡å·<br>Control signals derived from state and input |
| **çŠ¶æ…‹é·ç§»ï½œTransition** | æ¡ä»¶ã«å¿œã˜ã¦çŠ¶æ…‹ãŒå¤‰åŒ–ã™ã‚‹è¦å‰‡<br>Rules governing how the state changes |

---

## ğŸ”€ Mooreå‹ã¨Mealyå‹ï½œMoore vs. Mealy Models

FSMã¯**å‡ºåŠ›ãŒä¾å­˜ã™ã‚‹è¦ç´ **ã«ã‚ˆã‚Šã€ä¸»ã«ä»¥ä¸‹ã®2ç¨®é¡ã«åˆ†é¡ã•ã‚Œã¾ã™ï¼š

### âœ”ï¸ Mooreå‹ FSMï½œMoore FSM

- **å‡ºåŠ›ã¯çŠ¶æ…‹ã«ã®ã¿ä¾å­˜**  
- å‡ºåŠ›ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãŒå®‰å®šã—ã‚„ã™ã„ï¼ˆ1ã‚¯ãƒ­ãƒƒã‚¯é…å»¶ã‚ã‚Šï¼‰

| ç‰¹å¾´ï½œFeature | èª¬æ˜ï½œDescription |
|--------------|--------------------------|
| **ä¾å­˜é–¢ä¿‚** | å‡ºåŠ› = f(çŠ¶æ…‹)<br>Output = f(state) |
| **å¿œç­”æ€§** | é…ã„ãŒå®‰å®šï¼ˆ1ã‚µã‚¤ã‚¯ãƒ«å¾Œï¼‰<br>Stable but delayed by one cycle |
| **ç”¨é€”ä¾‹** | ä¿¡å·æ©Ÿåˆ¶å¾¡ã€çŠ¶æ…‹é·ç§»ãŒæ˜ç¢ºãªãƒ‘ã‚¿ãƒ¼ãƒ³ç”Ÿæˆ<br>Traffic controller, sequence generator |

#### âœ… å®Ÿè£…ä¾‹ï¼ˆMooreï¼‰

```verilog
always @(posedge clk) begin
  case (state)
    S0: begin
      output_signal <= 1'b0;
      state <= S1;
    end
    S1: begin
      output_signal <= 1'b1;
      state <= S0;
    end
  endcase
end
```

---

### âœ”ï¸ Mealyå‹ FSMï½œMealy FSM

- **å‡ºåŠ›ã¯çŠ¶æ…‹ã¨å…¥åŠ›ã®ä¸¡æ–¹ã«ä¾å­˜**  
- çŠ¶æ…‹é·ç§»æ™‚ã«å³åº§ã«å‡ºåŠ›ãŒå¤‰åŒ–ï¼ˆå¿œç­”ãŒé€Ÿã„ï¼‰

| ç‰¹å¾´ï½œFeature | èª¬æ˜ï½œDescription |
|--------------|-----------------------------|
| **ä¾å­˜é–¢ä¿‚** | å‡ºåŠ› = f(çŠ¶æ…‹, å…¥åŠ›)<br>Output = f(state, input) |
| **å¿œç­”æ€§** | é«˜é€Ÿå¿œç­”ã ãŒæ¡ä»¶åˆ†å²ãŒè¤‡é›‘<br>Immediate but potentially more complex |
| **ç”¨é€”ä¾‹** | ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ¤œå‡ºå™¨ã€ãƒã‚¹åˆ¶å¾¡<br>Serial data detectors, handshake FSMs |

#### âœ… å®Ÿè£…ä¾‹ï¼ˆMealyï¼‰

```verilog
always @(posedge clk) begin
  case (state)
    S0: begin
      if (input_bit) begin
        output_signal <= 1'b1;
        state <= S1;
      end else begin
        output_signal <= 1'b0;
        state <= S0;
      end
    end
  endcase
end
```

---

## ğŸ§  çŠ¶æ…‹æœ€å°åŒ–ã¨æŠ½è±¡åŒ–ï½œState Minimization & Abstraction

- **çŠ¶æ…‹æ•°ãŒå¤šã™ãã‚‹ã¨è¨­è¨ˆãŒç…©é›‘åŒ–ã™ã‚‹ãŸã‚ã€çŠ¶æ…‹ã®æ•´ç†ãŒé‡è¦**
- **çŠ¶æ…‹é·ç§»è¡¨ã‚„çŠ¶æ…‹é·ç§»å›³**ã‚’ç”¨ã„ã¦å¯è¦–åŒ–ãƒ»æ•´ç†
- æ•™è‚²ã§ã¯ã€çŠ¶æ…‹ã«**æ„å‘³ã‚’æŒãŸã›ãŸå‘½åãƒ»ãƒ©ãƒ™ãƒ«åŒ–**ãŒç†è§£ã‚’åŠ©ã‘ã‚‹

---

## ğŸ“ æ•™æçš„æ„ç¾©ï½œEducational Significance

| æ•™è‚²çš„ãƒã‚¤ãƒ³ãƒˆï½œLearning Point | å†…å®¹ï½œDetails |
|----------------|-----------------------------|
| **æ§‹é€ ç†è§£** | è¨˜æ†¶ãƒ»é·ç§»ãƒ»å‡ºåŠ›ã®æ§‹æˆã‚’æ˜ç¢ºã«å­¦ã¹ã‚‹ |
| **åˆ†é¡ç†è§£** | Moore / Mealy ã®æ¯”è¼ƒã«ã‚ˆã‚Šå¿œç­”æ€§ã¨å®‰å®šæ€§ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•ã‚’å­¦ç¿’ |
| **å‰å‡¦ç†è¨­è¨ˆ** | HDLå®Ÿè£…ã®å‰æ®µã¨ã—ã¦è¨­è¨ˆæ„å›³ã‚’æ•´ç†å¯èƒ½ |

---

### ğŸ” å¿œç”¨ç·¨ ç¬¬8ç« ï¼šFSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ï½œApplied Chapter 8: FSM Design  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

### â­ï¸ æ¬¡ã®ç¯€ã¸ï½œNext Section  
[`fsm_state_transition.md`](./fsm_state_transition.md)ï¼šçŠ¶æ…‹é·ç§»å›³ã¨çŠ¶æ…‹é·ç§»è¡¨ï½œState Diagrams and Transition Tables

---

Â© 2025 Shinichi Samizo / MIT License
