module example (reg_a, bus_addr, ...);
parameter msb =7, lsb =0, delay =10, bus_width =32;
reg[msb:lsb] reg_a;