Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Mar 29 16:01:11 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           82          
TIMING-18  Warning           Missing input or output delay                         18          
TIMING-20  Warning           Non-clocked latch                                     6           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (199)
5. checking no_input_delay (2)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 82 register/latch pins with no clock driven by root clock pin: push_button (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: v/digit_select_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: v/digit_select_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: v/digit_select_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (199)
--------------------------------------------------
 There are 199 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.924        0.000                      0                  225        0.101        0.000                      0                  225        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.924        0.000                      0                  225        0.101        0.000                      0                  225        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.042ns (24.426%)  route 3.224ns (75.574%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.840     8.760    r/baudrate_counter[0]_i_1_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.152     8.912 r  r/bit_counter[3]_i_1/O
                         net (fo=4, routed)           0.681     9.594    r/bit_counter[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.010    r/CLK
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[0]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.637    14.518    r/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.042ns (24.426%)  route 3.224ns (75.574%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.840     8.760    r/baudrate_counter[0]_i_1_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.152     8.912 r  r/bit_counter[3]_i_1/O
                         net (fo=4, routed)           0.681     9.594    r/bit_counter[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.010    r/CLK
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.637    14.518    r/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.042ns (24.426%)  route 3.224ns (75.574%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.840     8.760    r/baudrate_counter[0]_i_1_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.152     8.912 r  r/bit_counter[3]_i_1/O
                         net (fo=4, routed)           0.681     9.594    r/bit_counter[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.010    r/CLK
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[2]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.637    14.518    r/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/bit_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.042ns (24.426%)  route 3.224ns (75.574%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.840     8.760    r/baudrate_counter[0]_i_1_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.152     8.912 r  r/bit_counter[3]_i_1/O
                         net (fo=4, routed)           0.681     9.594    r/bit_counter[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.010    r/CLK
    SLICE_X7Y102         FDRE                                         r  r/bit_counter_reg[3]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.637    14.518    r/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/rxshift_reg_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.014ns (23.030%)  route 3.389ns (76.970%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.346     8.267    r/baudrate_counter[0]_i_1_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.391 r  r/rxshift_reg[9]_i_1/O
                         net (fo=17, routed)          1.340     9.731    r/rxshift_reg_1
    SLICE_X0Y90          FDRE                                         r  r/rxshift_reg_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603    15.026    r/CLK
    SLICE_X0Y90          FDRE                                         r  r/rxshift_reg_reg[4]_lopt_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.044    r/rxshift_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/rxshift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.014ns (23.134%)  route 3.369ns (76.866%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.346     8.267    r/baudrate_counter[0]_i_1_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.391 r  r/rxshift_reg[9]_i_1/O
                         net (fo=17, routed)          1.320     9.711    r/rxshift_reg_1
    SLICE_X4Y90          FDRE                                         r  r/rxshift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.601    15.024    r/CLK
    SLICE_X4Y90          FDRE                                         r  r/rxshift_reg_reg[7]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.059    r/rxshift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/rxshift_reg_reg[8]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.014ns (23.792%)  route 3.248ns (76.208%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.346     8.267    r/baudrate_counter[0]_i_1_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.391 r  r/rxshift_reg[9]_i_1/O
                         net (fo=17, routed)          1.199     9.590    r/rxshift_reg_1
    SLICE_X3Y91          FDRE                                         r  r/rxshift_reg_reg[8]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.604    15.027    r/CLK
    SLICE_X3Y91          FDRE                                         r  r/rxshift_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.045    r/rxshift_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/rxshift_reg_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.014ns (23.891%)  route 3.230ns (76.109%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.346     8.267    r/baudrate_counter[0]_i_1_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.391 r  r/rxshift_reg[9]_i_1/O
                         net (fo=17, routed)          1.181     9.572    r/rxshift_reg_1
    SLICE_X2Y90          FDRE                                         r  r/rxshift_reg_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603    15.026    r/CLK
    SLICE_X2Y90          FDRE                                         r  r/rxshift_reg_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_CE)      -0.169    15.080    r/rxshift_reg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/rxshift_reg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.014ns (23.891%)  route 3.230ns (76.109%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.346     8.267    r/baudrate_counter[0]_i_1_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.391 r  r/rxshift_reg[9]_i_1/O
                         net (fo=17, routed)          1.181     9.572    r/rxshift_reg_1
    SLICE_X2Y90          FDRE                                         r  r/rxshift_reg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603    15.026    r/CLK
    SLICE_X2Y90          FDRE                                         r  r/rxshift_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_CE)      -0.169    15.080    r/rxshift_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r/baudrate_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/rxshift_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.014ns (23.891%)  route 3.230ns (76.109%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  r/baudrate_counter_reg[0]/Q
                         net (fo=2, routed)           1.046     6.891    r/baudrate_counter_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.015 r  r/baudrate_counter[0]_i_5/O
                         net (fo=1, routed)           0.508     7.524    r/baudrate_counter[0]_i_5_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.648 r  r/baudrate_counter[0]_i_3/O
                         net (fo=1, routed)           0.149     7.797    r/baudrate_counter[0]_i_3_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.921 r  r/baudrate_counter[0]_i_1/O
                         net (fo=20, routed)          0.346     8.267    r/baudrate_counter[0]_i_1_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.391 r  r/rxshift_reg[9]_i_1/O
                         net (fo=17, routed)          1.181     9.572    r/rxshift_reg_1
    SLICE_X2Y90          FDRE                                         r  r/rxshift_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603    15.026    r/CLK
    SLICE_X2Y90          FDRE                                         r  r/rxshift_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_CE)      -0.169    15.080    r/rxshift_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  r/baudrate_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    r/baudrate_counter_reg[4]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.036 r  r/baudrate_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    r/baudrate_counter_reg[4]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.059 r  r/baudrate_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    r/baudrate_counter_reg[4]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.061 r  r/baudrate_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    r/baudrate_counter_reg[4]_i_1_n_4
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y100         FDRE                                         r  r/baudrate_counter_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  r/baudrate_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    r/baudrate_counter_reg[4]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.063 r  r/baudrate_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.063    r/baudrate_counter_reg[8]_i_1_n_7
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  r/baudrate_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    r/baudrate_counter_reg[4]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.076 r  r/baudrate_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.076    r/baudrate_counter_reg[8]_i_1_n_5
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 t1/shiftright_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    t1/CLK
    SLICE_X4Y95          FDRE                                         r  t1/shiftright_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  t1/shiftright_register_reg[2]/Q
                         net (fo=1, routed)           0.086     1.749    t1/shiftright_register_reg_n_0_[2]
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.048     1.797 r  t1/shiftright_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    t1/shiftright_register[1]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  t1/shiftright_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    t1/CLK
    SLICE_X5Y95          FDRE                                         r  t1/shiftright_register_reg[1]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.107     1.642    t1/shiftright_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 t1/shiftright_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    t1/CLK
    SLICE_X5Y95          FDRE                                         r  t1/shiftright_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  t1/shiftright_register_reg[0]/Q
                         net (fo=1, routed)           0.116     1.780    t1/shiftright_register_reg_n_0_[0]
    SLICE_X5Y97          FDSE                                         r  t1/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.040    t1/CLK
    SLICE_X5Y97          FDSE                                         r  t1/TxD_reg/C
                         clock pessimism             -0.500     1.539    
    SLICE_X5Y97          FDSE (Hold_fdse_C_D)         0.070     1.609    t1/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  r/baudrate_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    r/baudrate_counter_reg[4]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.099 r  r/baudrate_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.099    r/baudrate_counter_reg[8]_i_1_n_6
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r/baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/baudrate_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.604     1.523    r/CLK
    SLICE_X6Y99          FDRE                                         r  r/baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  r/baudrate_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.813    r/baudrate_counter_reg[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  r/baudrate_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.970    r/baudrate_counter_reg[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  r/baudrate_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    r/baudrate_counter_reg[4]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.101 r  r/baudrate_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    r/baudrate_counter_reg[8]_i_1_n_4
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    r/CLK
    SLICE_X6Y101         FDRE                                         r  r/baudrate_counter_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    r/baudrate_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     TEMP_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y99     r/baudrate_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     TEMP_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.312ns  (logic 4.008ns (30.107%)  route 9.304ns (69.893%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.893    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.206 r  v/S0__0_carry__2/O[3]
                         net (fo=1, routed)           0.801    13.006    v/S_0[15]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.306    13.312 r  v/S[15]_i_2/O
                         net (fo=1, routed)           0.000    13.312    v/S[15]_i_2_n_0
    SLICE_X6Y94          FDRE                                         r  v/S_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.229ns  (logic 3.910ns (29.555%)  route 9.319ns (70.445%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.893    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  v/S0__0_carry__2/O[0]
                         net (fo=1, routed)           0.816    12.930    v/S_0[12]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.299    13.229 r  v/S[12]_i_1/O
                         net (fo=1, routed)           0.000    13.229    v/S[12]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  v/S_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.119ns  (logic 3.796ns (28.935%)  route 9.323ns (71.065%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.001 r  v/S0__0_carry__1/O[0]
                         net (fo=1, routed)           0.819    12.820    v/S_0[8]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.299    13.119 r  v/S[8]_i_1/O
                         net (fo=1, routed)           0.000    13.119    v/S[8]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.102ns  (logic 3.930ns (29.994%)  route 9.172ns (70.006%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.893    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.132 r  v/S0__0_carry__2/O[2]
                         net (fo=1, routed)           0.669    12.800    v/S_0[14]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.302    13.102 r  v/S[14]_i_1/O
                         net (fo=1, routed)           0.000    13.102    v/S[14]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  v/S_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.065ns  (logic 3.535ns (27.058%)  route 9.530ns (72.942%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.733 r  v/S0__0_carry__0/O[3]
                         net (fo=1, routed)           1.026    12.759    v/S_0[7]
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.306    13.065 r  v/S[7]_i_2/O
                         net (fo=1, routed)           0.000    13.065    v/S[7]_i_2_n_0
    SLICE_X2Y92          FDRE                                         r  v/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.882ns  (logic 3.427ns (26.603%)  route 9.455ns (73.397%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.629 r  v/S0__0_carry__0/O[2]
                         net (fo=1, routed)           0.951    12.580    v/S_0[6]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.302    12.882 r  v/S[6]_i_1/O
                         net (fo=1, routed)           0.000    12.882    v/S[6]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  v/S_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.860ns  (logic 3.912ns (30.420%)  route 8.948ns (69.580%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.113 r  v/S0__0_carry__1/O[1]
                         net (fo=1, routed)           0.444    12.557    v/S_0[9]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.303    12.860 r  v/S[9]_i_1/O
                         net (fo=1, routed)           0.000    12.860    v/S[9]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.829ns  (logic 4.026ns (31.383%)  route 8.803ns (68.617%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.893    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.227 r  v/S0__0_carry__2/O[1]
                         net (fo=1, routed)           0.299    12.526    v/S_0[13]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.303    12.829 r  v/S[13]_i_1/O
                         net (fo=1, routed)           0.000    12.829    v/S[13]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  v/S_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.704ns  (logic 3.894ns (30.653%)  route 8.810ns (69.347%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.092 r  v/S0__0_carry__1/O[3]
                         net (fo=1, routed)           0.306    12.398    v/S_0[11]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.306    12.704 r  v/S[11]_i_1/O
                         net (fo=1, routed)           0.000    12.704    v/S[11]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/S_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 3.816ns (30.222%)  route 8.811ns (69.778%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  v/state_next_reg[1]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  v/state_next_reg[1]/Q
                         net (fo=23, routed)          1.475     1.931    v/state_next[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     2.055 r  v/y_reg_0_15_0_0_i_4/O
                         net (fo=16, routed)          1.377     3.432    v/y_reg_0_15_0_0/A3
    SLICE_X6Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     3.556 r  v/y_reg_0_15_0_0/SP/O
                         net (fo=26, routed)          1.866     5.422    v/S2[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  v/S1__0_carry_i_1/O
                         net (fo=2, routed)           0.646     6.192    v/S1__0_carry_i_1_n_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.316 r  v/S1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.316    v/S1__0_carry_i_4_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.717 r  v/S1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.717    v/S1__0_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.939 r  v/S1__0_carry__0/O[0]
                         net (fo=2, routed)           0.834     7.773    v/S1__0_carry__0_n_7
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.299     8.072 r  v/S1__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.072    v/S1__35_carry_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.650 r  v/S1__35_carry/O[2]
                         net (fo=2, routed)           1.346     9.995    v/S1__35_carry_n_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.301    10.296 r  v/S0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.960    11.257    v/S0__0_carry__0_i_2_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  v/S0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.381    v/S0__0_carry__0_i_6_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.779 r  v/S0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.779    v/S0__0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.018 r  v/S0__0_carry__1/O[2]
                         net (fo=1, routed)           0.307    12.325    v/S_0[10]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.627 r  v/S[10]_i_1/O
                         net (fo=1, routed)           0.000    12.627    v/S[10]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/S_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  v/S_reg[0]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/S_reg[0]/Q
                         net (fo=4, routed)           0.128     0.269    v/S_reg_n_0_[0]
    SLICE_X4Y93          FDRE                                         r  v/out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.334%)  route 0.128ns (47.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  v/S_reg[2]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/S_reg[2]/Q
                         net (fo=8, routed)           0.128     0.269    v/S_reg_n_0_[2]
    SLICE_X4Y93          FDRE                                         r  v/out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.640%)  route 0.143ns (50.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  v/S_reg[4]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/S_reg[4]/Q
                         net (fo=8, routed)           0.143     0.284    v/S_reg_n_0_[4]
    SLICE_X4Y93          FDRE                                         r  v/out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.123%)  route 0.151ns (47.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  v/S_reg[5]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v/S_reg[5]/Q
                         net (fo=8, routed)           0.151     0.315    v/S_reg_n_0_[5]
    SLICE_X4Y93          FDRE                                         r  v/out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.227%)  route 0.183ns (52.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  v/S_reg[3]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v/S_reg[3]/Q
                         net (fo=10, routed)          0.183     0.347    v/S_reg_n_0_[3]
    SLICE_X4Y93          FDRE                                         r  v/out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.399%)  route 0.208ns (59.601%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  v/S_reg[9]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/S_reg[9]/Q
                         net (fo=8, routed)           0.208     0.349    v/p_1_in[1]
    SLICE_X3Y94          FDRE                                         r  v/out2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.136%)  route 0.210ns (59.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  v/S_reg[10]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/S_reg[10]/Q
                         net (fo=11, routed)          0.210     0.351    v/p_1_in[2]
    SLICE_X5Y94          FDRE                                         r  v/out2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  v/ready_reg/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/ready_reg/Q
                         net (fo=3, routed)           0.168     0.309    v/ready
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  v/ready_i_1/O
                         net (fo=1, routed)           0.000     0.354    v/ready_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  v/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/S_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/out2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.164ns (44.885%)  route 0.201ns (55.115%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE                         0.000     0.000 r  v/S_reg[14]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v/S_reg[14]/Q
                         net (fo=10, routed)          0.201     0.365    v/p_1_in[6]
    SLICE_X5Y94          FDRE                                         r  v/out2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/mode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/mode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE                         0.000     0.000 r  v/mode_reg[0]/C
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v/mode_reg[0]/Q
                         net (fo=12, routed)          0.175     0.339    r/mode[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  r/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    v/mode_reg[0]_0
    SLICE_X8Y93          FDRE                                         r  v/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 3.546ns (36.686%)  route 6.120ns (63.314%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.574 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.887 r  v/S0__0_carry__2/O[3]
                         net (fo=1, routed)           0.801    14.688    v/S_0[15]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.306    14.994 r  v/S[15]_i_2/O
                         net (fo=1, routed)           0.000    14.994    v/S[15]_i_2_n_0
    SLICE_X6Y94          FDRE                                         r  v/S_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 3.448ns (35.981%)  route 6.135ns (64.019%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.574 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.796 r  v/S0__0_carry__2/O[0]
                         net (fo=1, routed)           0.816    14.611    v/S_0[12]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.299    14.910 r  v/S[12]_i_1/O
                         net (fo=1, routed)           0.000    14.910    v/S[12]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  v/S_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 3.468ns (36.676%)  route 5.988ns (63.324%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.574 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.813 r  v/S0__0_carry__2/O[2]
                         net (fo=1, routed)           0.669    14.482    v/S_0[14]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.302    14.784 r  v/S[14]_i_1/O
                         net (fo=1, routed)           0.000    14.784    v/S[14]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  v/S_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.182ns  (logic 3.564ns (38.815%)  route 5.618ns (61.185%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.574 r  v/S0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    v/S0__0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.908 r  v/S0__0_carry__2/O[1]
                         net (fo=1, routed)           0.299    14.207    v/S_0[13]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.303    14.510 r  v/S[13]_i_1/O
                         net (fo=1, routed)           0.000    14.510    v/S[13]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  v/S_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.079ns  (logic 2.941ns (32.393%)  route 6.138ns (67.607%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.289 r  v/S0__0_carry__1/O[0]
                         net (fo=1, routed)           0.819    14.108    v/S_0[8]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.299    14.407 r  v/S[8]_i_1/O
                         net (fo=1, routed)           0.000    14.407    v/S[8]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/TxD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.011ns (44.570%)  route 4.989ns (55.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    t1/CLK
    SLICE_X5Y97          FDSE                                         r  t1/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDSE (Prop_fdse_C_Q)         0.456     5.784 r  t1/TxD_reg/Q
                         net (fo=1, routed)           4.989    10.772    Txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.328 r  Txd_OBUF_inst/O
                         net (fo=0)                   0.000    14.328    Txd
    D4                                                                r  Txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 3.307ns (37.024%)  route 5.625ns (62.976%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.648 r  v/S0__0_carry__1/O[3]
                         net (fo=1, routed)           0.306    13.954    v/S_0[11]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.306    14.260 r  v/S[11]_i_1/O
                         net (fo=1, routed)           0.000    14.260    v/S[11]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 3.122ns (35.137%)  route 5.763ns (64.863%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.466 r  v/S0__0_carry__1/O[1]
                         net (fo=1, routed)           0.444    13.910    v/S_0[9]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.303    14.213 r  v/S[9]_i_1/O
                         net (fo=1, routed)           0.000    14.213    v/S[9]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 3.232ns (36.391%)  route 5.649ns (63.609%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.060 r  v/S1_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.457     9.516    v/S1_inferred__0/i___0_carry__0_n_7
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.299     9.815 r  v/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.815    v/i___35_carry_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.045 r  v/S1_inferred__0/i___35_carry/O[1]
                         net (fo=2, routed)           0.958    11.003    v/S1[4]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.306    11.309 r  v/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.804    12.113    v/S0__0_carry__0_i_3_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.237 r  v/S0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.237    v/S0__0_carry__0_i_7_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.877 r  v/S0__0_carry__0/O[3]
                         net (fo=1, routed)           1.026    13.903    v/S_0[7]
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.306    14.209 r  v/S[7]_i_2/O
                         net (fo=1, routed)           0.000    14.209    v/S[7]_i_2_n_0
    SLICE_X2Y92          FDRE                                         r  v/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 3.244ns (36.573%)  route 5.626ns (63.427%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.725     5.328    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  r/rxshift_reg_reg[3]/Q
                         net (fo=16, routed)          1.611     7.395    v/Q[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.519 r  v/i___0_carry_i_1/O
                         net (fo=2, routed)           0.794     8.313    v/i___0_carry_i_1_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  v/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.437    v/i___0_carry_i_4_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.838 r  v/S1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    v/S1_inferred__0/i___0_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.151 r  v/S1_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.808     9.958    v/S1_inferred__0/i___0_carry__0_n_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.306    10.264 r  v/i___35_carry__0_i_2/O
                         net (fo=1, routed)           1.023    11.287    v/i___35_carry__0_i_2_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.124    11.411 r  v/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.411    v/i___35_carry__0_i_1_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.663 r  v/S1_inferred__0/i___35_carry__0/O[0]
                         net (fo=2, routed)           1.083    12.747    v/S1[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    13.042 r  v/S0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.042    v/S0__0_carry__1_i_1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.589 r  v/S0__0_carry__1/O[2]
                         net (fo=1, routed)           0.307    13.896    v/S_0[10]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.302    14.198 r  v/S[10]_i_1/O
                         net (fo=1, routed)           0.000    14.198    v/S[10]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/rxshift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.952%)  route 0.084ns (31.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.602     1.521    r/CLK
    SLICE_X5Y92          FDRE                                         r  r/rxshift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r/rxshift_reg_reg[1]/Q
                         net (fo=19, routed)          0.084     1.746    v/Q[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  v/S[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    v/S[0]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  v/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/y_reg_0_15_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.157%)  route 0.146ns (50.843%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    r/CLK
    SLICE_X5Y93          FDRE                                         r  r/rxshift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r/rxshift_reg_reg[2]/Q
                         net (fo=23, routed)          0.146     1.809    v/y_reg_0_15_1_1/D
    SLICE_X6Y92          RAMS32                                       r  v/y_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/y_reg_0_15_6_6/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.449%)  route 0.184ns (56.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.602     1.521    r/CLK
    SLICE_X4Y90          FDRE                                         r  r/rxshift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r/rxshift_reg_reg[7]/Q
                         net (fo=9, routed)           0.184     1.846    v/y_reg_0_15_6_6/D
    SLICE_X6Y91          RAMS32                                       r  v/y_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.862%)  route 0.166ns (47.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.602     1.521    r/CLK
    SLICE_X5Y92          FDRE                                         r  r/rxshift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r/rxshift_reg_reg[1]/Q
                         net (fo=19, routed)          0.166     1.828    v/Q[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  v/S[8]_i_1/O
                         net (fo=1, routed)           0.000     1.873    v/S[8]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/y_reg_0_15_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.644%)  route 0.224ns (61.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    r/CLK
    SLICE_X5Y93          FDRE                                         r  r/rxshift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r/rxshift_reg_reg[4]/Q
                         net (fo=16, routed)          0.224     1.887    v/y_reg_0_15_3_3/D
    SLICE_X6Y92          RAMS32                                       r  v/y_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.637%)  route 0.189ns (50.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    r/CLK
    SLICE_X5Y93          FDRE                                         r  r/rxshift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r/rxshift_reg_reg[2]/Q
                         net (fo=23, routed)          0.189     1.852    v/Q[1]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  v/S[9]_i_1/O
                         net (fo=1, routed)           0.000     1.897    v/S[9]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  v/S_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.489%)  route 0.190ns (50.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.602     1.521    r/CLK
    SLICE_X5Y92          FDRE                                         r  r/rxshift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r/rxshift_reg_reg[5]/Q
                         net (fo=14, routed)          0.190     1.852    v/Q[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  v/S[12]_i_1/O
                         net (fo=1, routed)           0.000     1.897    v/S[12]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  v/S_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.187%)  route 0.192ns (50.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.602     1.521    r/CLK
    SLICE_X5Y92          FDRE                                         r  r/rxshift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  r/rxshift_reg_reg[5]/Q
                         net (fo=14, routed)          0.192     1.854    v/Q[4]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  v/S[4]_i_1/O
                         net (fo=1, routed)           0.000     1.899    v/S[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  v/S_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/S_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.621%)  route 0.213ns (53.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    r/CLK
    SLICE_X5Y93          FDRE                                         r  r/rxshift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r/rxshift_reg_reg[6]/Q
                         net (fo=11, routed)          0.213     1.876    v/Q[5]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.921 r  v/S[5]_i_1/O
                         net (fo=1, routed)           0.000     1.921    v/S[5]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  v/S_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/rxshift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/y_reg_0_15_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.180%)  route 0.260ns (64.820%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.603     1.522    r/CLK
    SLICE_X5Y93          FDRE                                         r  r/rxshift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r/rxshift_reg_reg[6]/Q
                         net (fo=11, routed)          0.260     1.923    v/y_reg_0_15_5_5/D
    SLICE_X6Y91          RAMS32                                       r  v/y_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp
                            (input port)
  Destination:            r/clear_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.558ns  (logic 1.614ns (24.605%)  route 4.945ns (75.395%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  inp (IN)
                         net (fo=0)                   0.000     0.000    inp
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  inp_IBUF_inst/O
                         net (fo=4, routed)           4.945     6.434    r/inp_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  r/clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     6.558    r/clear_bitcounter_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  r/clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588     5.010    r/CLK
    SLICE_X5Y102         FDRE                                         r  r/clear_bitcounter_reg/C

Slack:                    inf
  Source:                 inp
                            (input port)
  Destination:            r/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.614ns (25.056%)  route 4.827ns (74.944%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  inp (IN)
                         net (fo=0)                   0.000     0.000    inp
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  inp_IBUF_inst/O
                         net (fo=4, routed)           4.827     6.316    r/inp_IBUF
    SLICE_X7Y101         LUT3 (Prop_lut3_I1_O)        0.124     6.440 r  r/next_state_i_1/O
                         net (fo=1, routed)           0.000     6.440    r/next_state_0
    SLICE_X7Y101         FDRE                                         r  r/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588     5.010    r/CLK
    SLICE_X7Y101         FDRE                                         r  r/next_state_reg/C

Slack:                    inf
  Source:                 inp
                            (input port)
  Destination:            r/clear_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.341ns  (logic 1.614ns (25.448%)  route 4.727ns (74.552%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  inp (IN)
                         net (fo=0)                   0.000     0.000    inp
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  inp_IBUF_inst/O
                         net (fo=4, routed)           4.727     6.217    r/inp_IBUF
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.124     6.341 r  r/clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     6.341    r/clear_samplecounter_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  r/clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588     5.010    r/CLK
    SLICE_X4Y102         FDRE                                         r  r/clear_samplecounter_reg/C

Slack:                    inf
  Source:                 inp
                            (input port)
  Destination:            r/rxshift_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.490ns (25.326%)  route 4.392ns (74.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  inp (IN)
                         net (fo=0)                   0.000     0.000    inp
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inp_IBUF_inst/O
                         net (fo=4, routed)           4.392     5.882    r/inp_IBUF
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.604     5.027    r/CLK
    SLICE_X4Y97          FDRE                                         r  r/rxshift_reg_reg[9]/C

Slack:                    inf
  Source:                 disp
                            (input port)
  Destination:            TEMP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.662ns (39.269%)  route 2.570ns (60.731%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  disp (IN)
                         net (fo=0)                   0.000     0.000    disp
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  disp_IBUF_inst/O
                         net (fo=8, routed)           2.570     4.080    v/disp_IBUF
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.152     4.232 r  v/TEMP[1]_i_1/O
                         net (fo=1, routed)           0.000     4.232    v_n_40
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[1]/C

Slack:                    inf
  Source:                 disp
                            (input port)
  Destination:            TEMP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 1.662ns (39.336%)  route 2.563ns (60.664%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  disp (IN)
                         net (fo=0)                   0.000     0.000    disp
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  disp_IBUF_inst/O
                         net (fo=8, routed)           2.563     4.073    v/disp_IBUF
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.152     4.225 r  v/TEMP[3]_i_1/O
                         net (fo=1, routed)           0.000     4.225    v_n_38
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[3]/C

Slack:                    inf
  Source:                 disp
                            (input port)
  Destination:            TEMP_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.634ns (38.864%)  route 2.570ns (61.136%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  disp (IN)
                         net (fo=0)                   0.000     0.000    disp
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  disp_IBUF_inst/O
                         net (fo=8, routed)           2.570     4.080    v/disp_IBUF
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124     4.204 r  v/TEMP[0]_i_1/O
                         net (fo=1, routed)           0.000     4.204    v_n_41
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[0]/C

Slack:                    inf
  Source:                 disp
                            (input port)
  Destination:            TEMP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.634ns (38.931%)  route 2.563ns (61.069%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  disp (IN)
                         net (fo=0)                   0.000     0.000    disp
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  disp_IBUF_inst/O
                         net (fo=8, routed)           2.563     4.073    v/disp_IBUF
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124     4.197 r  v/TEMP[2]_i_1/O
                         net (fo=1, routed)           0.000     4.197    v_n_39
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[2]/C

Slack:                    inf
  Source:                 disp
                            (input port)
  Destination:            TEMP_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.022ns  (logic 1.664ns (41.367%)  route 2.358ns (58.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  disp (IN)
                         net (fo=0)                   0.000     0.000    disp
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  disp_IBUF_inst/O
                         net (fo=8, routed)           2.358     3.868    v/disp_IBUF
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.154     4.022 r  v/TEMP[5]_i_1/O
                         net (fo=1, routed)           0.000     4.022    v_n_36
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[5]/C

Slack:                    inf
  Source:                 disp
                            (input port)
  Destination:            TEMP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.013ns  (logic 1.660ns (41.364%)  route 2.353ns (58.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  disp (IN)
                         net (fo=0)                   0.000     0.000    disp
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  disp_IBUF_inst/O
                         net (fo=8, routed)           2.353     3.863    v/disp_IBUF
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.150     4.013 r  v/TEMP[7]_i_1/O
                         net (fo=1, routed)           0.000     4.013    v_n_34
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/out2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  v/out2_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    v/out2[0]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  v/TEMP[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    v_n_41
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[0]/C

Slack:                    inf
  Source:                 v/out2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.190ns (66.661%)  route 0.095ns (33.339%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  v/out2_reg[7]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[7]/Q
                         net (fo=1, routed)           0.095     0.236    v/out2[7]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.049     0.285 r  v/TEMP[7]_i_1/O
                         net (fo=1, routed)           0.000     0.285    v_n_34
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[7]/C

Slack:                    inf
  Source:                 v/out2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  v/out2_reg[2]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[2]/Q
                         net (fo=1, routed)           0.137     0.278    v/out2[2]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.323 r  v/TEMP[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    v_n_39
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[2]/C

Slack:                    inf
  Source:                 v/out2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.567%)  route 0.137ns (42.433%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  v/out2_reg[6]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[6]/Q
                         net (fo=1, routed)           0.137     0.278    v/out2[6]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.323 r  v/TEMP[6]_i_1/O
                         net (fo=1, routed)           0.000     0.323    v_n_35
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[6]/C

Slack:                    inf
  Source:                 v/out2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.098%)  route 0.155ns (44.902%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  v/out2_reg[3]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[3]/Q
                         net (fo=1, routed)           0.155     0.296    v/out2[3]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.049     0.345 r  v/TEMP[3]_i_1/O
                         net (fo=1, routed)           0.000     0.345    v_n_38
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[3]/C

Slack:                    inf
  Source:                 v/out2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.830%)  route 0.160ns (46.170%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  v/out2_reg[4]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[4]/Q
                         net (fo=1, routed)           0.160     0.301    v/out2[4]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.346 r  v/TEMP[4]_i_1/O
                         net (fo=1, routed)           0.000     0.346    v_n_37
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[4]/C

Slack:                    inf
  Source:                 v/ten_th_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/curr_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  v/ten_th_reg[0]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v/ten_th_reg[0]/Q
                         net (fo=1, routed)           0.141     0.305    v/ten_th[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.350 r  v/curr_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    v/curr_digit[0]
    SLICE_X2Y86          FDRE                                         r  v/curr_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.872     2.037    v/CLK
    SLICE_X2Y86          FDRE                                         r  v/curr_digit_reg[0]/C

Slack:                    inf
  Source:                 v/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.994%)  route 0.172ns (48.006%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  v/ready_reg/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/ready_reg/Q
                         net (fo=3, routed)           0.172     0.313    t1/ready
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  t1/next_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    t1/next_state_i_1__0_n_0
    SLICE_X6Y96          FDRE                                         r  t1/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    t1/CLK
    SLICE_X6Y96          FDRE                                         r  t1/next_state_reg/C

Slack:                    inf
  Source:                 v/out2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEMP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.462%)  route 0.207ns (52.538%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  v/out2_reg[1]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/out2_reg[1]/Q
                         net (fo=1, routed)           0.207     0.348    v/out2[1]
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.046     0.394 r  v/TEMP[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    v_n_40
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  TEMP_reg[1]/C

Slack:                    inf
  Source:                 v/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.999%)  route 0.237ns (56.001%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  v/ready_reg/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/ready_reg/Q
                         net (fo=3, routed)           0.237     0.378    v/ready
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.045     0.423 r  v/load_i_1/O
                         net (fo=1, routed)           0.000     0.423    t1/load_reg_0
    SLICE_X7Y96          FDRE                                         r  t1/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.039    t1/CLK
    SLICE_X7Y96          FDRE                                         r  t1/load_reg/C





