# 32-Bit-Multi-Cycle-Bare-MIPS-CPU
Designed and implemented from the ground up using behaviorally simulated hardware components.

State Machine
![State Machine](https://github.com/NiklasKunkel/32-Bit-Multi-Cycle-Bare-MIPS-CPU/blob/master/State%20Machine.jpg)

CPU Architecture Schematic
![Architecture](https://github.com/NiklasKunkel/32-Bit-Multi-Cycle-Bare-MIPS-CPU/blob/master/VerilogCPUSchematic.pdf)
