

================================================================
== Vitis HLS Report for 'convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.131 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        3|        4|  12.000 ns|  16.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        3|        3|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln165 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 4 'br' 'br_ln165' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %.split, i1 1, void"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i45 = phi i2 0, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i2 %i, void %.split, i2 0, void"   --->   Operation 6 'phi' 'i45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln165 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 9 'br' 'br_ln165' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i2 %i45" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 11 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 13 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.43ns)   --->   "%ssrWideStream4kernelIn_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelIn" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'read' 'ssrWideStream4kernelIn_read' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i256 %ssrWideStream4kernelIn_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln145_127 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'partselect' 'trunc_ln145_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln145_128 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'partselect' 'trunc_ln145_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_129 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 128, i32 154" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'trunc_ln145_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_130 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 160, i32 186" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_131 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 192, i32 218" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_132 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelIn_read, i32 224, i32 250" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_addr = getelementptr i27 %p_outDataArray_M_real, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 23 'getelementptr' 'p_outDataArray_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_addr = getelementptr i27 %p_outDataArray_M_imag, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 24 'getelementptr' 'p_outDataArray_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145, i2 %p_outDataArray_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 25 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_s, i2 %p_outDataArray_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 26 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real1_addr = getelementptr i27 %p_outDataArray_M_real1, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 27 'getelementptr' 'p_outDataArray_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag4_addr = getelementptr i27 %p_outDataArray_M_imag4, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 28 'getelementptr' 'p_outDataArray_M_imag4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_127, i2 %p_outDataArray_M_real1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 29 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_128, i2 %p_outDataArray_M_imag4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 30 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real2_addr = getelementptr i27 %p_outDataArray_M_real2, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 31 'getelementptr' 'p_outDataArray_M_real2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag5_addr = getelementptr i27 %p_outDataArray_M_imag5, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 32 'getelementptr' 'p_outDataArray_M_imag5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_129, i2 %p_outDataArray_M_real2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 33 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_130, i2 %p_outDataArray_M_imag5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 34 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real3_addr = getelementptr i27 %p_outDataArray_M_real3, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 35 'getelementptr' 'p_outDataArray_M_real3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag6_addr = getelementptr i27 %p_outDataArray_M_imag6, i64 0, i64 %zext_ln165" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 36 'getelementptr' 'p_outDataArray_M_imag6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_131, i2 %p_outDataArray_M_real3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 37 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 38 [1/1] (0.69ns)   --->   "%store_ln172 = store i27 %trunc_ln145_132, i2 %p_outDataArray_M_imag6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:172]   --->   Operation 38 'store' 'store_ln172' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%i = add i2 %i45, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln165 = icmp_eq  i2 %i45, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 40 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:165]   --->   Operation 41 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%return_ln175 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:175]   --->   Operation 42 'return' 'return_ln175' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln175 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:175]   --->   Operation 43 'br' 'br_ln175' <Predicate = (icmp_ln165)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ssrWideStream4kernelIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_real1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_real2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_real3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface    ) [ 000]
br_ln165                    (br               ) [ 011]
do_init                     (phi              ) [ 001]
i45                         (phi              ) [ 001]
br_ln0                      (br               ) [ 000]
specmemcore_ln0             (specmemcore      ) [ 000]
br_ln165                    (br               ) [ 000]
empty                       (speclooptripcount) [ 000]
zext_ln165                  (zext             ) [ 000]
specpipeline_ln0            (specpipeline     ) [ 000]
specloopname_ln0            (specloopname     ) [ 000]
ssrWideStream4kernelIn_read (read             ) [ 000]
trunc_ln145                 (trunc            ) [ 000]
trunc_ln145_s               (partselect       ) [ 000]
trunc_ln145_127             (partselect       ) [ 000]
trunc_ln145_128             (partselect       ) [ 000]
trunc_ln145_129             (partselect       ) [ 000]
trunc_ln145_130             (partselect       ) [ 000]
trunc_ln145_131             (partselect       ) [ 000]
trunc_ln145_132             (partselect       ) [ 000]
p_outDataArray_M_real_addr  (getelementptr    ) [ 000]
p_outDataArray_M_imag_addr  (getelementptr    ) [ 000]
store_ln172                 (store            ) [ 000]
store_ln172                 (store            ) [ 000]
p_outDataArray_M_real1_addr (getelementptr    ) [ 000]
p_outDataArray_M_imag4_addr (getelementptr    ) [ 000]
store_ln172                 (store            ) [ 000]
store_ln172                 (store            ) [ 000]
p_outDataArray_M_real2_addr (getelementptr    ) [ 000]
p_outDataArray_M_imag5_addr (getelementptr    ) [ 000]
store_ln172                 (store            ) [ 000]
store_ln172                 (store            ) [ 000]
p_outDataArray_M_real3_addr (getelementptr    ) [ 000]
p_outDataArray_M_imag6_addr (getelementptr    ) [ 000]
store_ln172                 (store            ) [ 000]
store_ln172                 (store            ) [ 000]
i                           (add              ) [ 011]
icmp_ln165                  (icmp             ) [ 001]
br_ln165                    (br               ) [ 011]
return_ln175                (return           ) [ 000]
br_ln175                    (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ssrWideStream4kernelIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_outDataArray_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_outDataArray_M_real1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_outDataArray_M_real2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outDataArray_M_real3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outDataArray_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_outDataArray_M_imag4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_outDataArray_M_imag5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_outDataArray_M_imag6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="ssrWideStream4kernelIn_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ssrWideStream4kernelIn_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_outDataArray_M_real_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="27" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_outDataArray_M_imag_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="27" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="2" slack="0"/>
<pin id="107" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln172_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="27" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln172_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="27" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_outDataArray_M_real1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="27" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real1_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_outDataArray_M_imag4_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="27" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag4_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln172_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="27" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln172_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="27" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_outDataArray_M_real2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="27" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real2_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_outDataArray_M_imag5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="27" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag5_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln172_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="27" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln172_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="27" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_outDataArray_M_real3_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="27" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real3_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_outDataArray_M_imag6_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="27" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag6_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln172_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="27" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln172_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="27" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="do_init_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="do_init_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i45_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i45 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i45_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="1" slack="0"/>
<pin id="225" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i45/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln165_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln145_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="256" slack="0"/>
<pin id="243" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln145_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="27" slack="0"/>
<pin id="248" dir="0" index="1" bw="256" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="7" slack="0"/>
<pin id="251" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln145_127_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="27" slack="0"/>
<pin id="259" dir="0" index="1" bw="256" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_127/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln145_128_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="27" slack="0"/>
<pin id="270" dir="0" index="1" bw="256" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="8" slack="0"/>
<pin id="273" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_128/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln145_129_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="27" slack="0"/>
<pin id="281" dir="0" index="1" bw="256" slack="0"/>
<pin id="282" dir="0" index="2" bw="9" slack="0"/>
<pin id="283" dir="0" index="3" bw="9" slack="0"/>
<pin id="284" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_129/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln145_130_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="27" slack="0"/>
<pin id="292" dir="0" index="1" bw="256" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="0" index="3" bw="9" slack="0"/>
<pin id="295" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_130/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln145_131_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="27" slack="0"/>
<pin id="303" dir="0" index="1" bw="256" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="0" index="3" bw="9" slack="0"/>
<pin id="306" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_131/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln145_132_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="27" slack="0"/>
<pin id="314" dir="0" index="1" bw="256" slack="0"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="0" index="3" bw="9" slack="0"/>
<pin id="317" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_132/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln165_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="return_ln175_fu_335">
<pin_list>
<pin id="336" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln175/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="84" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="84" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="84" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="84" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="129" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="148" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="155" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="84" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="174" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="181" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="232"><net_src comp="219" pin="6"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="240"><net_src comp="229" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="90" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="256"><net_src comp="246" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="90" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="257" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="90" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="268" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="90" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="289"><net_src comp="279" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="90" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="74" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="300"><net_src comp="290" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="90" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="78" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="311"><net_src comp="301" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="90" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="327"><net_src comp="219" pin="6"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="219" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="323" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="219" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outDataArray_M_real | {2 }
	Port: p_outDataArray_M_real1 | {2 }
	Port: p_outDataArray_M_real2 | {2 }
	Port: p_outDataArray_M_real3 | {2 }
	Port: p_outDataArray_M_imag | {2 }
	Port: p_outDataArray_M_imag4 | {2 }
	Port: p_outDataArray_M_imag5 | {2 }
	Port: p_outDataArray_M_imag6 | {2 }
 - Input state : 
	Port: convertSuperStreamToArray<-1, 80001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > > : ssrWideStream4kernelIn | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln165 : 1
		p_outDataArray_M_real_addr : 2
		p_outDataArray_M_imag_addr : 2
		store_ln172 : 3
		store_ln172 : 3
		p_outDataArray_M_real1_addr : 2
		p_outDataArray_M_imag4_addr : 2
		store_ln172 : 3
		store_ln172 : 3
		p_outDataArray_M_real2_addr : 2
		p_outDataArray_M_imag5_addr : 2
		store_ln172 : 3
		store_ln172 : 3
		p_outDataArray_M_real3_addr : 2
		p_outDataArray_M_imag6_addr : 2
		store_ln172 : 3
		store_ln172 : 3
		i : 1
		icmp_ln165 : 1
		br_ln165 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|    add   |                i_fu_323                |    0    |    9    |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln165_fu_329           |    0    |    8    |
|----------|----------------------------------------|---------|---------|
|   read   | ssrWideStream4kernelIn_read_read_fu_90 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |            zext_ln165_fu_229           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |           trunc_ln145_fu_241           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |          trunc_ln145_s_fu_246          |    0    |    0    |
|          |         trunc_ln145_127_fu_257         |    0    |    0    |
|          |         trunc_ln145_128_fu_268         |    0    |    0    |
|partselect|         trunc_ln145_129_fu_279         |    0    |    0    |
|          |         trunc_ln145_130_fu_290         |    0    |    0    |
|          |         trunc_ln145_131_fu_301         |    0    |    0    |
|          |         trunc_ln145_132_fu_312         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|  return  |           return_ln175_fu_335          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    17   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|do_init_reg_200|    1   |
|  i45_reg_215  |    2   |
|   i_reg_337   |    2   |
+---------------+--------+
|     Total     |    5   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   17   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   17   |
+-----------+--------+--------+
