cocci_test_suite() {
	struct dcn_bw_internal_vars *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 731 */;
	const struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 730 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 721 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 709 */;
	struct dc_debug_options *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 693 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 630 */;
	const struct dcn_soc_bounding_box cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 63 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 625 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 625 */;
	struct resource_context *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 510 */;
	float cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 454 */;
	struct _vcs_dpi_display_e2e_pipe_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 453 */;
	struct _vcs_dpi_display_dlg_sys_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 452 */;
	struct _vcs_dpi_display_rq_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 451 */;
	struct _vcs_dpi_display_rq_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 450 */;
	struct _vcs_dpi_display_ttu_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 449 */;
	struct _vcs_dpi_display_dlg_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 448 */;
	struct display_mode_lib *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 447 */;
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 444 */;
	const struct dcn_bw_internal_vars *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 443 */;
	const struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 442 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 441 */;
	struct _vcs_dpi_display_pipe_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 305 */;
	const struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 304 */;
	enum swizzle_mode_values cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 256 */;
	enum source_macro_tile_size cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 256 */;
	enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 229 */;
	enum dcn_bw_defs cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 229 */;
	enum lb_pixel_depth cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 213 */;
	const int cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1492 */;
	struct pp_smu_wm_range_sets cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1490 */;
	struct pp_smu_funcs_rv *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1489 */;
	struct dm_pp_clock_levels_with_voltage cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1439 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1438 */;
	struct dm_pp_clock_levels_with_voltage *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1421 */;
	unsigned cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1383 */;
	struct dc_clocks *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1381 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1379 */;
	enum dm_pp_clock_type cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 1291 */;
	const struct dcn_ip_params cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c 128 */;
}
