<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/el2_veer.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">design</a> - el2_veer.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">437</td>
            <td class="headerCovTableEntry">631</td>
            <td class="headerCovTableEntryLo">69.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : // Function: Top level VeeR core file</a>
<a name="20"><span class="lineNum">      20 </span>            : // Comments:</a>
<a name="21"><span class="lineNum">      21 </span>            : //</a>
<a name="22"><span class="lineNum">      22 </span>            : //********************************************************************************</a>
<a name="23"><span class="lineNum">      23 </span>            : module el2_veer</a>
<a name="24"><span class="lineNum">      24 </span>            : import el2_pkg::*;</a>
<a name="25"><span class="lineNum">      25 </span>            : #(</a>
<a name="26"><span class="lineNum">      26 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            :  )</a>
<a name="28"><span class="lineNum">      28 </span>            :   (</a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">   79593483 :    input logic                  clk,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">        161 :    input logic                  rst_l,</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">        161 :    input logic                  dbg_rst_l,</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineNoCov">          0 :    input logic [31:1]           rst_vec,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">         16 :    input logic                  nmi_int,</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :    input logic [31:1]           nmi_vec,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">        161 :    output logic                 core_rst_l,   // This is &quot;rst_l | dbg_rst_l&quot;</span></a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">   79593483 :    output logic                 active_l2clk,</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">   79593483 :    output logic                 free_l2clk,</span></a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">     515094 :    output logic [31:0] trace_rv_i_insn_ip,</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">        155 :    output logic [31:0] trace_rv_i_address_ip,</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">    4885991 :    output logic   trace_rv_i_valid_ip,</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">       5342 :    output logic   trace_rv_i_exception_ip,</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :    output logic [4:0]  trace_rv_i_ecause_ip,</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         28 :    output logic   trace_rv_i_interrupt_ip,</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">         26 :    output logic [31:0] trace_rv_i_tval_ip,</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :    output logic                 dccm_clk_override,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :    output logic                 icm_clk_override,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    output logic                 dec_tlu_core_ecc_disable,</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            :    // external halt/run interface</a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">    1005280 :    input logic  i_cpu_halt_req,    // Asynchronous Halt request to CPU</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">    1005280 :    input logic  i_cpu_run_req,     // Asynchronous Restart request to CPU</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :    output logic o_cpu_halt_ack,    // Core Acknowledge to Halt request</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :    output logic o_cpu_halt_status, // 1'b1 indicates processor is halted</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :    output logic o_cpu_run_ack,     // Core Acknowledge to run request</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :    output logic o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">    1005280 :    input logic [31:4] core_id, // CORE ID</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            :    // external MPC halt/run interface</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">    1005280 :    input logic mpc_debug_halt_req, // Async halt request</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">        161 :    input logic mpc_debug_run_req, // Async run request</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">        161 :    input logic mpc_reset_run_req, // Run/halt after reset</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :    output logic mpc_debug_halt_ack, // Halt ack</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">        161 :    output logic mpc_debug_run_ack, // Run ack</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :    output logic debug_brkpt_status, // debug breakpoint</span></a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">     340692 :    output logic dec_tlu_perfcnt0, // toggles when slot0 perf counter 0 has an event inc</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">     513765 :    output logic dec_tlu_perfcnt1,</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">     312698 :    output logic dec_tlu_perfcnt2,</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">      48462 :    output logic dec_tlu_perfcnt3,</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            :    // DCCM ports</a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">     260730 :    output logic                          dccm_wren,</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">     554328 :    output logic                          dccm_rden,</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">      18506 :    output logic [pt.DCCM_BITS-1:0]          dccm_wr_addr_lo,</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">      18506 :    output logic [pt.DCCM_BITS-1:0]          dccm_wr_addr_hi,</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">     385512 :    output logic [pt.DCCM_BITS-1:0]          dccm_rd_addr_lo,</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">     923126 :    output logic [pt.DCCM_BITS-1:0]          dccm_rd_addr_hi,</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">       5172 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_wr_data_lo,</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">       5172 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_wr_data_hi,</span></a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]    dccm_rd_data_lo,</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]    dccm_rd_data_hi,</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :    // ICCM ports</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">     164409 :    output logic [pt.ICCM_BITS-1:1]           iccm_rw_addr,</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">         26 :    output logic                  iccm_wren,</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">     133412 :    output logic                  iccm_rden,</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :    output logic [2:0]            iccm_wr_size,</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">          4 :    output logic [77:0]           iccm_wr_data,</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :    output logic                  iccm_buf_correct_ecc,</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :    output logic                  iccm_correction_state,</span></a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">     135302 :    input  logic [63:0]          iccm_rd_data,</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">     159644 :    input  logic [77:0]           iccm_rd_data_ecc,</span></a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            :    // ICache , ITAG  ports</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">        171 :    output logic [31:1]           ic_rw_addr,</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">     252126 :    output logic [pt.ICACHE_NUM_WAYS-1:0]            ic_tag_valid,</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">      10172 :    output logic [pt.ICACHE_NUM_WAYS-1:0]            ic_wr_en,</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">     654872 :    output logic                  ic_rd_en,</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">     670067 :    output logic [pt.ICACHE_BANKS_WAY-1:0][70:0]               ic_wr_data,         // Data to fill to the Icache. With ECC</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">    1637084 :    input  logic [63:0]               ic_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">     212092 :    input  logic [70:0]               ic_debug_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :    input  logic [25:0]               ictag_debug_rd_data,// Debug icache tag.</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :    output logic [70:0]               ic_debug_wr_data,   // Debug wr cache.</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">    1005280 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">    1247999 :    output logic [63:0]               ic_premux_data,     // Premux data to be muxed with each way of the Icache.</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">    4393518 :    output logic                      ic_sel_premux_data, // Select premux data</span></a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :    output logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :    output logic                      ic_debug_rd_en,     // Icache debug rd</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :    output logic                      ic_debug_wr_en,     // Icache debug wr</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    output logic                      ic_debug_tag_array, // Debug tag array</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</span></a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">     107972 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]            ic_rd_hit,</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :    input  logic                  ic_tag_perr,        // Icache Tag parity error</span></a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            :    //-------------------------- LSU AXI signals--------------------------</a>
<a name="131"><span class="lineNum">     131 </span>            :    // AXI Write Channels</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">     665765 :    output logic                            lsu_axi_awvalid,</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">     395113 :    input  logic                            lsu_axi_awready,</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">        144 :    output logic [31:0]                     lsu_axi_awaddr,</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        161 :    output logic [3:0]                      lsu_axi_awregion,</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">    1005280 :    output logic [7:0]                      lsu_axi_awlen,</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :    output logic [2:0]                      lsu_axi_awsize,</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">        161 :    output logic [1:0]                      lsu_axi_awburst,</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">    1005280 :    output logic                            lsu_axi_awlock,</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">       2758 :    output logic [3:0]                      lsu_axi_awcache,</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">        161 :    output logic [2:0]                      lsu_axi_awprot,</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">    1005280 :    output logic [3:0]                      lsu_axi_awqos,</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">     665765 :    output logic                            lsu_axi_wvalid,</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">     395113 :    input  logic                            lsu_axi_wready,</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">      23392 :    output logic [63:0]                     lsu_axi_wdata,</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">     185663 :    output logic [7:0]                      lsu_axi_wstrb,</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">        162 :    output logic                            lsu_axi_wlast,</span></a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">     863174 :    input  logic                            lsu_axi_bvalid,</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        162 :    output logic                            lsu_axi_bready,</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">     394968 :    input  logic [1:0]                      lsu_axi_bresp,</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">     394968 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,</span></a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            :    // AXI Read Channels</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">     760230 :    output logic                            lsu_axi_arvalid,</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">     395113 :    input  logic                            lsu_axi_arready,</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">        144 :    output logic [31:0]                     lsu_axi_araddr,</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">        161 :    output logic [3:0]                      lsu_axi_arregion,</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">    1005280 :    output logic [7:0]                      lsu_axi_arlen,</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :    output logic [2:0]                      lsu_axi_arsize,</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">        161 :    output logic [1:0]                      lsu_axi_arburst,</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">    1005280 :    output logic                            lsu_axi_arlock,</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">       2758 :    output logic [3:0]                      lsu_axi_arcache,</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">        161 :    output logic [2:0]                      lsu_axi_arprot,</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">    1005280 :    output logic [3:0]                      lsu_axi_arqos,</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">     916278 :    input  logic                            lsu_axi_rvalid,</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">        162 :    output logic                            lsu_axi_rready,</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">     394968 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">     417580 :    input  logic [63:0]                     lsu_axi_rdata,</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">     394968 :    input  logic [1:0]                      lsu_axi_rresp,</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">     395113 :    input  logic                            lsu_axi_rlast,</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            :    //-------------------------- IFU AXI signals--------------------------</a>
<a name="178"><span class="lineNum">     178 </span>            :    // AXI Write Channels</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_awvalid,</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">         16 :    input  logic                            ifu_axi_awready,</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">    1005280 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">    1005280 :    output logic [31:0]                     ifu_axi_awaddr,</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_awregion,</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">    1005280 :    output logic [7:0]                      ifu_axi_awlen,</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">    1005280 :    output logic [2:0]                      ifu_axi_awsize,</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">    1005280 :    output logic [1:0]                      ifu_axi_awburst,</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_awlock,</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_awcache,</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">    1005280 :    output logic [2:0]                      ifu_axi_awprot,</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_awqos,</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_wvalid,</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">         16 :    input  logic                            ifu_axi_wready,</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">    1005280 :    output logic [63:0]                     ifu_axi_wdata,</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">    1005280 :    output logic [7:0]                      ifu_axi_wstrb,</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_wlast,</span></a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">     394968 :    input  logic                            ifu_axi_bvalid,</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_bready,</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">     394968 :    input  logic [1:0]                      ifu_axi_bresp,</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">     394968 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_bid,</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :    // AXI Read Channels</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">   14296106 :    output logic                            ifu_axi_arvalid,</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">     395113 :    input  logic                            ifu_axi_arready,</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">    2786895 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">    1844799 :    output logic [31:0]                     ifu_axi_araddr,</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">        163 :    output logic [3:0]                      ifu_axi_arregion,</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">    1005280 :    output logic [7:0]                      ifu_axi_arlen,</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">        161 :    output logic [2:0]                      ifu_axi_arsize,</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">        161 :    output logic [1:0]                      ifu_axi_arburst,</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_arlock,</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">        162 :    output logic [3:0]                      ifu_axi_arcache,</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">        162 :    output logic [2:0]                      ifu_axi_arprot,</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_arqos,</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">    3568767 :    input  logic                            ifu_axi_rvalid,</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">        162 :    output logic                            ifu_axi_rready,</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">    2329293 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">     859779 :    input  logic [63:0]                     ifu_axi_rdata,</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">    1005280 :    input  logic [1:0]                      ifu_axi_rresp,</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">     395113 :    input  logic                            ifu_axi_rlast,</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            :    //-------------------------- SB AXI signals--------------------------</a>
<a name="225"><span class="lineNum">     225 </span>            :    // AXI Write Channels</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :    output logic                            sb_axi_awvalid,</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">     394968 :    input  logic                            sb_axi_awready,</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">    1005280 :    output logic [pt.SB_BUS_TAG-1:0]        sb_axi_awid,</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :    output logic [31:0]                     sb_axi_awaddr,</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :    output logic [3:0]                      sb_axi_awregion,</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">    1005280 :    output logic [7:0]                      sb_axi_awlen,</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :    output logic [2:0]                      sb_axi_awsize,</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">        161 :    output logic [1:0]                      sb_axi_awburst,</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">    1005280 :    output logic                            sb_axi_awlock,</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">        162 :    output logic [3:0]                      sb_axi_awcache,</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">        161 :    output logic [2:0]                      sb_axi_awprot,</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">    1005280 :    output logic [3:0]                      sb_axi_awqos,</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :    output logic                            sb_axi_wvalid,</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">     394968 :    input  logic                            sb_axi_wready,</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :    output logic [63:0]                     sb_axi_wdata,</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :    output logic [7:0]                      sb_axi_wstrb,</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">        162 :    output logic                            sb_axi_wlast,</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">     394968 :    input  logic                            sb_axi_bvalid,</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">        162 :    output logic                            sb_axi_bready,</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">     394968 :    input  logic [1:0]                      sb_axi_bresp,</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :    input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_bid,</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :    // AXI Read Channels</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :    output logic                            sb_axi_arvalid,</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">     394968 :    input  logic                            sb_axi_arready,</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">    1005280 :    output logic [pt.SB_BUS_TAG-1:0]        sb_axi_arid,</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :    output logic [31:0]                     sb_axi_araddr,</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :    output logic [3:0]                      sb_axi_arregion,</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">    1005280 :    output logic [7:0]                      sb_axi_arlen,</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :    output logic [2:0]                      sb_axi_arsize,</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">        161 :    output logic [1:0]                      sb_axi_arburst,</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">    1005280 :    output logic                            sb_axi_arlock,</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">    1005280 :    output logic [3:0]                      sb_axi_arcache,</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">        161 :    output logic [2:0]                      sb_axi_arprot,</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">    1005280 :    output logic [3:0]                      sb_axi_arqos,</span></a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">     394968 :    input  logic                            sb_axi_rvalid,</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">        162 :    output logic                            sb_axi_rready,</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :    input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_rid,</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">     394968 :    input  logic [63:0]                     sb_axi_rdata,</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">     394968 :    input  logic [1:0]                      sb_axi_rresp,</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">     394968 :    input  logic                            sb_axi_rlast,</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            :    //-------------------------- DMA AXI signals--------------------------</a>
<a name="272"><span class="lineNum">     272 </span>            :    // AXI Write Channels</a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">     394994 :    input  logic                         dma_axi_awvalid,</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">        162 :    output logic                         dma_axi_awready,</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">     610312 :    input  logic [pt.DMA_BUS_TAG-1:0]    dma_axi_awid,</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">     395102 :    input  logic [31:0]                  dma_axi_awaddr,</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">     394968 :    input  logic [2:0]                   dma_axi_awsize,</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">     395113 :    input  logic [2:0]                   dma_axi_awprot,</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">    1005280 :    input  logic [7:0]                   dma_axi_awlen,</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">     395113 :    input  logic [1:0]                   dma_axi_awburst,</span></a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">     394994 :    input  logic                         dma_axi_wvalid,</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">        162 :    output logic                         dma_axi_wready,</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">     416716 :    input  logic [63:0]                  dma_axi_wdata,</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">     541592 :    input  logic [7:0]                   dma_axi_wstrb,</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">     395113 :    input  logic                         dma_axi_wlast,</span></a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">         26 :    output logic                         dma_axi_bvalid,</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">     394994 :    input  logic                         dma_axi_bready,</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :    output logic [1:0]                   dma_axi_bresp,</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :    output logic [pt.DMA_BUS_TAG-1:0]    dma_axi_bid,</span></a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :    // AXI Read Channels</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">     394968 :    input  logic                         dma_axi_arvalid,</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">        162 :    output logic                         dma_axi_arready,</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">     610312 :    input  logic [pt.DMA_BUS_TAG-1:0]    dma_axi_arid,</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">     395102 :    input  logic [31:0]                  dma_axi_araddr,</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">     394968 :    input  logic [2:0]                   dma_axi_arsize,</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">     395113 :    input  logic [2:0]                   dma_axi_arprot,</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">    1005280 :    input  logic [7:0]                   dma_axi_arlen,</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineCov">     395113 :    input  logic [1:0]                   dma_axi_arburst,</span></a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :    output logic                         dma_axi_rvalid,</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">     394968 :    input  logic                         dma_axi_rready,</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :    output logic [pt.DMA_BUS_TAG-1:0]    dma_axi_rid,</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineCov">          4 :    output logic [63:0]                  dma_axi_rdata,</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :    output logic [1:0]                   dma_axi_rresp,</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">        162 :    output logic                         dma_axi_rlast,</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            :  //// AHB LITE BUS</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">         14 :    output logic [31:0]           haddr,</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">     394968 :    output logic [2:0]            hburst,</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">     394968 :    output logic                  hmastlock,</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">         16 :    output logic [3:0]            hprot,</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :    output logic [2:0]            hsize,</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">    1447392 :    output logic [1:0]            htrans,</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :    output logic                  hwrite,</span></a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">     851073 :    input  logic [63:0]           hrdata,</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineCov">     610328 :    input  logic                  hready,</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineCov">    1005280 :    input  logic                  hresp,</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :    // LSU AHB Master</a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">         10 :    output logic [31:0]          lsu_haddr,</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">     394968 :    output logic [2:0]           lsu_hburst,</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">     394968 :    output logic                 lsu_hmastlock,</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">         16 :    output logic [3:0]           lsu_hprot,</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :    output logic [2:0]           lsu_hsize,</span></a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">     439934 :    output logic [1:0]           lsu_htrans,</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineCov">      89520 :    output logic                 lsu_hwrite,</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineCov">       5409 :    output logic [63:0]          lsu_hwdata,</span></a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">     612676 :    input  logic [63:0]          lsu_hrdata,</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">     610328 :    input  logic                 lsu_hready,</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">    1005280 :    input  logic                 lsu_hresp,</span></a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :    //System Bus Debug Master</a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :    output logic [31:0]          sb_haddr,</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">     394968 :    output logic [2:0]           sb_hburst,</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">     394968 :    output logic                 sb_hmastlock,</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">         16 :    output logic [3:0]           sb_hprot,</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :    output logic [2:0]           sb_hsize,</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :    output logic [1:0]           sb_htrans,</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :    output logic                 sb_hwrite,</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :    output logic [63:0]          sb_hwdata,</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">     610312 :    input  logic [63:0]          sb_hrdata,</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">     610312 :    input  logic                 sb_hready,</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">     610312 :    input  logic                 sb_hresp,</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :    // DMA Slave</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">     610328 :    input logic                   dma_hsel,</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">    1005280 :    input logic [31:0]            dma_haddr,</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineCov">    1005280 :    input logic [2:0]             dma_hburst,</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineCov">    1005280 :    input logic                   dma_hmastlock,</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">    1005280 :    input logic [3:0]             dma_hprot,</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineCov">    1005280 :    input logic [2:0]             dma_hsize,</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">    1005280 :    input logic [1:0]             dma_htrans,</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">    1005280 :    input logic                   dma_hwrite,</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineCov">    1005280 :    input logic [63:0]            dma_hwdata,</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineCov">     610328 :    input logic                   dma_hreadyin,</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :    output  logic [63:0]          dma_hrdata,</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">         16 :    output  logic                 dma_hreadyout,</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :    output  logic                 dma_hresp,</span></a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineCov">        161 :    input   logic                 lsu_bus_clk_en,</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">        161 :    input   logic                 ifu_bus_clk_en,</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">        161 :    input   logic                 dbg_bus_clk_en,</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">        161 :    input   logic                 dma_bus_clk_en,</span></a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :    input logic                  dmi_reg_en,                // read or write</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :    input logic [6:0]            dmi_reg_addr,              // address of DM register</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :    input logic                  dmi_reg_wr_en,             // write instruction</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :    input logic [31:0]           dmi_reg_wdata,             // write data</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :    output logic [31:0]          dmi_reg_rdata,</span></a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            :    // ICCM/DCCM ECC status</a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :    output logic                 iccm_ecc_single_error,</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :    output logic                 iccm_ecc_double_error,</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :    output logic                 dccm_ecc_single_error,</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :    output logic                 dccm_ecc_double_error,</span></a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :    input logic [pt.PIC_TOTAL_INT:1]           extintsrc_req,</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">         16 :    input logic                   timer_int,</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">         15 :    input logic                   soft_int,</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">    1005280 :    input logic                   scan_mode</span></a>
<a name="390"><span class="lineNum">     390 </span>            : );</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineCov">     192658 :    logic [63:0]                  hwdata_nc;</span></a>
<a name="396"><span class="lineNum">     396 </span>            :    //----------------------------------------------------------------------</a>
<a name="397"><span class="lineNum">     397 </span>            :    //</a>
<a name="398"><span class="lineNum">     398 </span>            :    //----------------------------------------------------------------------</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span><span class="lineCov">    4899934 :    logic                         ifu_pmu_instr_aligned;</span></a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :    logic                         ifu_ic_error_start;</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :    logic                         ifu_iccm_dma_rd_ecc_single_err;</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :    logic                         ifu_iccm_rd_ecc_single_err;</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :    logic                         ifu_iccm_rd_ecc_double_err;</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :    logic                         lsu_dccm_rd_ecc_single_err;</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :    logic                         lsu_dccm_rd_ecc_double_err;</span></a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">     440806 :    logic                         lsu_axi_awready_ahb;</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineCov">     440806 :    logic                         lsu_axi_wready_ahb;</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">     201310 :    logic                         lsu_axi_bvalid_ahb;</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :    logic                         lsu_axi_bready_ahb;</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :    logic [1:0]                   lsu_axi_bresp_ahb;</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_bid_ahb;</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">     436702 :    logic                         lsu_axi_arready_ahb;</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">     257632 :    logic                         lsu_axi_rvalid_ahb;</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_rid_ahb;</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">       2364 :    logic [63:0]                  lsu_axi_rdata_ahb;</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :    logic [1:0]                   lsu_axi_rresp_ahb;</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">         16 :    logic                         lsu_axi_rlast_ahb;</span></a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span><span class="lineCov">     440951 :    logic                         lsu_axi_awready_int;</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">     440951 :    logic                         lsu_axi_wready_int;</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineCov">     669516 :    logic                         lsu_axi_bvalid_int;</span></a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">        146 :    logic                         lsu_axi_bready_int;</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :    logic [1:0]                   lsu_axi_bresp_int;</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_bid_int;</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">     436847 :    logic                         lsu_axi_arready_int;</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">     778942 :    logic                         lsu_axi_rvalid_int;</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_rid_int;</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineCov">      24976 :    logic [63:0]                  lsu_axi_rdata_int;</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :    logic [1:0]                   lsu_axi_rresp_int;</span></a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">        161 :    logic                         lsu_axi_rlast_int;</span></a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">    1447399 :    logic                         ifu_axi_awready_ahb;</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">    1447399 :    logic                         ifu_axi_wready_ahb;</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :    logic                         ifu_axi_bvalid_ahb;</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :    logic                         ifu_axi_bready_ahb;</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineCov">     173695 :    logic [1:0]                   ifu_axi_bresp_ahb;</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineCov">     285332 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_bid_ahb;</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineCov">    1447399 :    logic                         ifu_axi_arready_ahb;</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineCov">    2894773 :    logic                         ifu_axi_rvalid_ahb;</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">     285332 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_rid_ahb;</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">     240761 :    logic [63:0]                  ifu_axi_rdata_ahb;</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">     173695 :    logic [1:0]                   ifu_axi_rresp_ahb;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineCov">         16 :    logic                         ifu_axi_rlast_ahb;</span></a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineCov">    1447399 :    logic                         ifu_axi_awready_int;</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineCov">    1447399 :    logic                         ifu_axi_wready_int;</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :    logic                         ifu_axi_bvalid_int;</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">     610312 :    logic                         ifu_axi_bready_int;</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineCov">     173695 :    logic [1:0]                   ifu_axi_bresp_int;</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">     285332 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_bid_int;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">    1447544 :    logic                         ifu_axi_arready_int;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineCov">    6068572 :    logic                         ifu_axi_rvalid_int;</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineCov">    2219657 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_rid_int;</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">     705572 :    logic [63:0]                  ifu_axi_rdata_int;</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">     784007 :    logic [1:0]                   ifu_axi_rresp_int;</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineCov">        161 :    logic                         ifu_axi_rlast_int;</span></a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">         16 :    logic                         sb_axi_awready_ahb;</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineCov">         16 :    logic                         sb_axi_wready_ahb;</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :    logic                         sb_axi_bvalid_ahb;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :    logic                         sb_axi_bready_ahb;</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :    logic [1:0]                   sb_axi_bresp_ahb;</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_bid_ahb;</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineCov">         16 :    logic                         sb_axi_arready_ahb;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :    logic                         sb_axi_rvalid_ahb;</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_rid_ahb;</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :    logic [63:0]                  sb_axi_rdata_ahb;</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :    logic [1:0]                   sb_axi_rresp_ahb;</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">         16 :    logic                         sb_axi_rlast_ahb;</span></a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">         16 :    logic                         sb_axi_awready_int;</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineCov">         16 :    logic                         sb_axi_wready_int;</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :    logic                         sb_axi_bvalid_int;</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">        146 :    logic                         sb_axi_bready_int;</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :    logic [1:0]                   sb_axi_bresp_int;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_bid_int;</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">         16 :    logic                         sb_axi_arready_int;</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :    logic                         sb_axi_rvalid_int;</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_rid_int;</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :    logic [63:0]                  sb_axi_rdata_int;</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :    logic [1:0]                   sb_axi_rresp_int;</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">         16 :    logic                         sb_axi_rlast_int;</span></a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :    logic                         dma_axi_awvalid_ahb;</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">     394968 :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_awid_ahb;</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :    logic [31:0]                  dma_axi_awaddr_ahb;</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :    logic [2:0]                   dma_axi_awsize_ahb;</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">     394968 :    logic [2:0]                   dma_axi_awprot_ahb;</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">     394968 :    logic [7:0]                   dma_axi_awlen_ahb;</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">         16 :    logic [1:0]                   dma_axi_awburst_ahb;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :    logic                         dma_axi_wvalid_ahb;</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :    logic [63:0]                  dma_axi_wdata_ahb;</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :    logic [7:0]                   dma_axi_wstrb_ahb;</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">         16 :    logic                         dma_axi_wlast_ahb;</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">         16 :    logic                         dma_axi_bready_ahb;</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :    logic                         dma_axi_arvalid_ahb;</span></a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">     394968 :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_arid_ahb;</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :    logic [31:0]                  dma_axi_araddr_ahb;</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :    logic [2:0]                   dma_axi_arsize_ahb;</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineCov">     394968 :    logic [2:0]                   dma_axi_arprot_ahb;</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">     394968 :    logic [7:0]                   dma_axi_arlen_ahb;</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">         16 :    logic [1:0]                   dma_axi_arburst_ahb;</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineCov">         16 :    logic                         dma_axi_rready_ahb;</span></a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span><span class="lineCov">         26 :    logic                         dma_axi_awvalid_int;</span></a>
<a name="508"><span class="lineNum">     508 </span><span class="lineCov">    1005280 :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_awid_int;</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineCov">        134 :    logic [31:0]                  dma_axi_awaddr_int;</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :    logic [2:0]                   dma_axi_awsize_int;</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineCov">     395113 :    logic [2:0]                   dma_axi_awprot_int;</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineCov">    1005280 :    logic [7:0]                   dma_axi_awlen_int;</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineCov">        161 :    logic [1:0]                   dma_axi_awburst_int;</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">         26 :    logic                         dma_axi_wvalid_int;</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineCov">      21748 :    logic [63:0]                  dma_axi_wdata_int;</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineCov">     146624 :    logic [7:0]                   dma_axi_wstrb_int;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineCov">        161 :    logic                         dma_axi_wlast_int;</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineCov">         42 :    logic                         dma_axi_bready_int;</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :    logic                         dma_axi_arvalid_int;</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">    1005280 :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_arid_int;</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineCov">        134 :    logic [31:0]                  dma_axi_araddr_int;</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :    logic [2:0]                   dma_axi_arsize_int;</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineCov">     395113 :    logic [2:0]                   dma_axi_arprot_int;</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">    1005280 :    logic [7:0]                   dma_axi_arlen_int;</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">        161 :    logic [1:0]                   dma_axi_arburst_int;</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">         16 :    logic                         dma_axi_rready_int;</span></a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            : // Icache debug</a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :    logic [70:0] ifu_ic_debug_rd_data; // diagnostic icache read data</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :    logic ifu_ic_debug_rd_data_valid; // diagnostic icache read data valid</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :    el2_cache_debug_pkt_t dec_tlu_ic_diag_pkt; // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</span></a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">    4196868 :    logic         dec_i0_rs1_en_d;</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">    3023450 :    logic         dec_i0_rs2_en_d;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">     235862 :    logic  [31:0] gpr_i0_rs1_d;</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">     382492 :    logic  [31:0] gpr_i0_rs2_d;</span></a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineCov">     205142 :    logic [31:0] dec_i0_result_r;</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">     472531 :    logic [31:0] exu_i0_result_x;</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineCov">        155 :    logic [31:1] exu_i0_pc_x;</span></a>
<a name="543"><span class="lineNum">     543 </span><span class="lineCov">        155 :    logic [31:1] exu_npc_r;</span></a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :    el2_alu_pkt_t  i0_ap;</span></a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            :    // Trigger signals</a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :    el2_trigger_pkt_t [3:0]     trigger_pkt_any;</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :    logic [3:0]             lsu_trigger_match_m;</span></a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineCov">     474502 :    logic [31:0] dec_i0_immed_d;</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineCov">     112359 :    logic [12:1] dec_i0_br_immed_d;</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineCov">     386177 :    logic         dec_i0_select_pc_d;</span></a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span><span class="lineCov">        822 :    logic [31:1] dec_i0_pc_d;</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineCov">      81834 :    logic [3:0]  dec_i0_rs1_bypass_en_d;</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineCov">       8618 :    logic [3:0]  dec_i0_rs2_bypass_en_d;</span></a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span><span class="lineCov">    4433684 :    logic         dec_i0_alu_decode_d;</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineCov">    2117088 :    logic         dec_i0_branch_d;</span></a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span><span class="lineCov">    4620688 :    logic         ifu_miss_state_idle;</span></a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :    logic         dec_tlu_flush_noredir_r;</span></a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :    logic         dec_tlu_flush_leak_one_r;</span></a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :    logic         dec_tlu_flush_err_r;</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineCov">    4720448 :    logic         ifu_i0_valid;</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineCov">     354063 :    logic [31:0]  ifu_i0_instr;</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineCov">        822 :    logic [31:1]  ifu_i0_pc;</span></a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span><span class="lineCov">     534218 :    logic        exu_flush_final;</span></a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineCov">     169042 :    logic [31:1] exu_flush_path_final;</span></a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span><span class="lineCov">     362288 :    logic [31:0] exu_lsu_rs1_d;</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineCov">      59206 :    logic [31:0] exu_lsu_rs2_d;</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">     562380 :    el2_lsu_pkt_t    lsu_p;</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineCov">    4433136 :    logic             dec_qual_lsu_d;</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span><span class="lineCov">    1966994 :    logic        dec_lsu_valid_raw_d;</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineCov">     155198 :    logic [11:0] dec_lsu_offset_d;</span></a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span><span class="lineCov">      33661 :    logic [31:0]  lsu_result_m;</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineCov">      23646 :    logic [31:0]  lsu_result_corr_r;     // This is the ECC corrected data going to RF</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :    logic         lsu_single_ecc_error_incr;     // Increment the ecc counter</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :    el2_lsu_error_pkt_t lsu_error_pkt_r;</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :    logic         lsu_imprecise_error_load_any;</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :    logic         lsu_imprecise_error_store_any;</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineCov">        143 :    logic [31:0]  lsu_imprecise_error_addr_any;</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineCov">      33358 :    logic         lsu_load_stall_any;       // This is for blocking loads</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineCov">      43348 :    logic         lsu_store_stall_any;      // This is for blocking stores</span></a>
<a name="594"><span class="lineNum">     594 </span><span class="lineCov">    1073899 :    logic         lsu_idle_any;             // doesn't include DMA</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineCov">    1073737 :    logic         lsu_active;               // lsu is active. used for clock</span></a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">      24568 :    logic [31:1]  lsu_fir_addr;        // fast interrupt address</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :    logic [1:0]   lsu_fir_error;       // Error during fast interrupt lookup</span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span>            :    // Non-blocking loads</a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">     763650 :    logic                                 lsu_nonblock_load_valid_m;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">     454925 :    logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]   lsu_nonblock_load_tag_m;</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :    logic                                 lsu_nonblock_load_inv_r;</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineCov">     454866 :    logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]   lsu_nonblock_load_inv_tag_r;</span></a>
<a name="606"><span class="lineNum">     606 </span><span class="lineCov">     778952 :    logic                                 lsu_nonblock_load_data_valid;</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">      29768 :    logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]   lsu_nonblock_load_data_tag;</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineCov">      57624 :    logic [31:0]                          lsu_nonblock_load_data;</span></a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span><span class="lineCov">      86758 :    logic        dec_csr_ren_d;</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">      12360 :    logic [31:0] dec_csr_rddata_d;</span></a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineCov">       5778 :    logic [31:0] exu_csr_rs1_x;</span></a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span><span class="lineCov">    4885414 :    logic        dec_tlu_i0_commit_cmt;</span></a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">      35814 :    logic        dec_tlu_flush_lower_r;</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">      35814 :    logic        dec_tlu_flush_lower_wb;</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">      15822 :    logic        dec_tlu_i0_kill_writeb_r;     // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">       9660 :    logic        dec_tlu_fence_i_r;            // flush is a fence_i rfnpc, flush icache</span></a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span><span class="lineCov">      14048 :    logic [31:1] dec_tlu_flush_path_r;</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :    logic [31:0] dec_tlu_mrac_ff;        // CSR for memory region control</span></a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">    3454925 :    logic        ifu_i0_pc4;</span></a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :    el2_mul_pkt_t  mul_p;</span></a>
<a name="627"><span class="lineNum">     627 </span>            : </a>
<a name="628"><span class="lineNum">     628 </span><span class="lineCov">      54022 :    el2_div_pkt_t  div_p;</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineCov">       1594 :    logic           dec_div_cancel;</span></a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">      13438 :    logic [31:0] exu_div_result;</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">     110310 :    logic exu_div_wren;</span></a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">    4899934 :    logic dec_i0_decode_d;</span></a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span><span class="lineCov">     117251 :    logic [31:1] pred_correct_npc_x;</span></a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">     746887 :    el2_br_tlu_pkt_t dec_tlu_br0_r_pkt;</span></a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">      31838 :    el2_predict_pkt_t  exu_mp_pkt;</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">     270836 :    logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_eghr;</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">     362063 :    logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_fghr;</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineCov">     148802 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_mp_index;</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">      76556 :    logic [pt.BTB_BTAG_SIZE-1:0]          exu_mp_btag;</span></a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">     350236 :    logic [pt.BHT_GHR_SIZE-1:0]  exu_i0_br_fghr_r;</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">    1113381 :    logic [1:0]  exu_i0_br_hist_r;</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineCov">      14370 :    logic        exu_i0_br_error_r;</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineCov">       3598 :    logic        exu_i0_br_start_error_r;</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineCov">    1389357 :    logic        exu_i0_br_valid_r;</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineCov">     348752 :    logic        exu_i0_br_mp_r;</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">    2114203 :    logic        exu_i0_br_middle_r;</span></a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span><span class="lineCov">    1922633 :    logic        exu_i0_br_way_r;</span></a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span><span class="lineCov">     181919 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_i0_br_index_r;</span></a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :    logic        dma_dccm_req;</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineCov">         26 :    logic        dma_iccm_req;</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineCov">          4 :    logic [2:0]  dma_mem_tag;</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :    logic [31:0] dma_mem_addr;</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :    logic [2:0]  dma_mem_sz;</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">          9 :    logic        dma_mem_write;</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">          4 :    logic [63:0] dma_mem_wdata;</span></a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :    logic        dccm_dma_rvalid;</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :    logic        dccm_dma_ecc_error;</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">          4 :    logic [2:0]  dccm_dma_rtag;</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineCov">      39382 :    logic [63:0] dccm_dma_rdata;</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :    logic        iccm_dma_rvalid;</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :    logic        iccm_dma_ecc_error;</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">          4 :    logic [2:0]  iccm_dma_rtag;</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :    logic [63:0] iccm_dma_rdata;</span></a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :    logic        dma_dccm_stall_any;       // Stall the ld/st in decode if asserted</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineCov">         26 :    logic        dma_iccm_stall_any;       // Stall the fetch</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineCov">    1916480 :    logic        dccm_ready;</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">     498769 :    logic        iccm_ready;</span></a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :    logic        dma_pmu_dccm_read;</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :    logic        dma_pmu_dccm_write;</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :    logic        dma_pmu_any_read;</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineCov">         26 :    logic        dma_pmu_any_write;</span></a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span><span class="lineCov">         36 :    logic        ifu_i0_icaf;</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">        106 :    logic [1:0]  ifu_i0_icaf_type;</span></a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :    logic        ifu_i0_icaf_second;</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :    logic        ifu_i0_dbecc;</span></a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :    logic        iccm_dma_sb_error;</span></a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span><span class="lineCov">     175068 :    el2_br_pkt_t i0_brp;</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineCov">     620372 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ifu_i0_bp_index;</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineCov">     609198 :    logic [pt.BHT_GHR_SIZE-1:0] ifu_i0_bp_fghr;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineCov">      20867 :    logic [pt.BTB_BTAG_SIZE-1:0] ifu_i0_bp_btag;</span></a>
<a name="698"><span class="lineNum">     698 </span>            : </a>
<a name="699"><span class="lineNum">     699 </span><span class="lineCov">    1005280 :    logic [$clog2(pt.BTB_SIZE)-1:0] ifu_i0_fa_index;</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineCov">    1005280 :    logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index; // Fully associative btb error index</span></a>
<a name="701"><span class="lineNum">     701 </span>            : </a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">     490227 :    el2_predict_pkt_t dec_i0_predict_p_d;</span></a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineCov">     609198 :    logic [pt.BHT_GHR_SIZE-1:0] i0_predict_fghr_d;                // DEC predict fghr</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineCov">     620372 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] i0_predict_index_d;     // DEC predict index</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineCov">      20867 :    logic [pt.BTB_BTAG_SIZE-1:0] i0_predict_btag_d;               // DEC predict branch tag</span></a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            :    // PIC ports</a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :    logic                  picm_wren;</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :    logic                  picm_rden;</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :    logic                  picm_mken;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineCov">        158 :    logic [31:0]           picm_rdaddr;</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineCov">        158 :    logic [31:0]           picm_wraddr;</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineCov">      77598 :    logic [31:0]           picm_wr_data;</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :    logic [31:0]           picm_rd_data;</span></a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :    // feature disable from mfdc</a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :    logic  dec_tlu_external_ldfwd_disable; // disable external load forwarding</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :    logic  dec_tlu_bpred_disable;</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineCov">          2 :    logic  dec_tlu_wb_coalescing_disable;</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineCov">        147 :    logic  dec_tlu_sideeffect_posted_disable;</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineCov">        164 :    logic [2:0] dec_tlu_dma_qos_prty;         // DMA QoS priority coming from MFDC [18:16]</span></a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span>            :    // clock gating overrides from mcgc</a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :    logic  dec_tlu_misc_clk_override;</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :    logic  dec_tlu_ifu_clk_override;</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :    logic  dec_tlu_lsu_clk_override;</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :    logic  dec_tlu_bus_clk_override;</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :    logic  dec_tlu_pic_clk_override;</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :    logic  dec_tlu_dccm_clk_override;</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :    logic  dec_tlu_icm_clk_override;</span></a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span><span class="lineCov">        162 :    logic  dec_tlu_picio_clk_override;</span></a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            :    assign        dccm_clk_override = dec_tlu_dccm_clk_override;   // dccm memory</a>
<a name="737"><span class="lineNum">     737 </span>            :    assign        icm_clk_override = dec_tlu_icm_clk_override;    // icache/iccm memory</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            :   // PMP Signals</a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :   el2_pmp_cfg_pkt_t       pmp_pmpcfg  [pt.PMP_ENTRIES];</span></a>
<a name="741"><span class="lineNum">     741 </span>            :   logic [31:0]            pmp_pmpaddr [pt.PMP_ENTRIES];</a>
<a name="742"><span class="lineNum">     742 </span><span class="lineCov">     463826 :   logic [31:0]            pmp_chan_addr [3];</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :   el2_pmp_type_pkt_t      pmp_chan_type [3];</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineCov">     128474 :   logic                   pmp_chan_err  [3];</span></a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">        157 :   logic [31:1] ifu_pmp_addr;</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineCov">         36 :   logic        ifu_pmp_error;</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineCov">     463826 :   logic [31:0] lsu_pmp_addr_start;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">     158354 :   logic        lsu_pmp_error_start;</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineCov">     463826 :   logic [31:0] lsu_pmp_addr_end;</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">     158354 :   logic        lsu_pmp_error_end;</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineCov">     883334 :   logic        lsu_pmp_we;</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineCov">    1298254 :   logic        lsu_pmp_re;</span></a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            :    // -----------------------DEBUG  START -------------------------------</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :    logic [31:0]            dbg_cmd_addr;              // the address of the debug command to used by the core</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :    logic [31:0]            dbg_cmd_wrdata;            // If the debug command is a write command, this has the data to be written to the CSR/GPR</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :    logic                   dbg_cmd_valid;             // commad is being driven by the dbg module. One pulse. Only dirven when core_halted has been seen</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :    logic                   dbg_cmd_write;             // 1: write command; 0: read_command</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :    logic [1:0]             dbg_cmd_type;              // 0:gpr 1:csr 2: memory</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :    logic [1:0]             dbg_cmd_size;              // size of the abstract mem access debug command</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :    logic                   dbg_halt_req;              // Sticky signal indicating that the debug module wants to start the entering of debug mode ( start the halting sequence )</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :    logic                   dbg_resume_req;            // Sticky signal indicating that the debug module wants to resume from debug mode</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">        162 :    logic                   dbg_core_rst_l;            // Core reset from DM</span></a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :    logic                   core_dbg_cmd_done;         // Final muxed cmd done to debug</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :    logic                   core_dbg_cmd_fail;         // Final muxed cmd done to debug</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineCov">     205142 :    logic [31:0]            core_dbg_rddata;           // Final muxed cmd done to debug</span></a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :    logic                   dma_dbg_cmd_done;          // Abstarct memory command sent to dma is done</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :    logic                   dma_dbg_cmd_fail;          // Abstarct memory command sent to dma failed</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :    logic [31:0]            dma_dbg_rddata;            // Read data for abstract memory access</span></a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :    logic                   dbg_dma_bubble;            // Debug needs a bubble to send a valid</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :    logic                   dma_dbg_ready;             // DMA is ready to accept debug request</span></a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span><span class="lineCov">     205142 :    logic [31:0]            dec_dbg_rddata;            // The core drives this data ( intercepts the pipe and sends it here )</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :    logic                   dec_dbg_cmd_done;          // This will be treated like a valid signal</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :    logic                   dec_dbg_cmd_fail;          // Abstract command failed</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :    logic                   dec_tlu_mpc_halted_only;   // Only halted due to MPC</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :    logic                   dec_tlu_dbg_halted;        // The core has finished the queiscing sequence. Sticks this signal high</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :    logic                   dec_tlu_resume_ack;</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :    logic                   dec_tlu_debug_mode;        // Core is in debug mode</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :    logic                   dec_debug_wdata_rs1_d;</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :    logic                   dec_tlu_force_halt;        // halt has been forced</span></a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span><span class="lineCov">    4899756 :    logic [1:0]             dec_data_en;</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineCov">    4720847 :    logic [1:0]             dec_ctl_en;</span></a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            :    // PMU Signals</a>
<a name="792"><span class="lineNum">     792 </span><span class="lineCov">     348752 :    logic                   exu_pmu_i0_br_misp;</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineCov">    1260279 :    logic                   exu_pmu_i0_br_ataken;</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineCov">    1700236 :    logic                   exu_pmu_i0_pc4;</span></a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span><span class="lineCov">     771034 :    logic                   lsu_pmu_load_external_m;</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineCov">     626398 :    logic                   lsu_pmu_store_external_m;</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineCov">      11298 :    logic                   lsu_pmu_misaligned_m;</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineCov">    1340253 :    logic                   lsu_pmu_bus_trxn;</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineCov">       8618 :    logic                   lsu_pmu_bus_misaligned;</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :    logic                   lsu_pmu_bus_error;</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineCov">      16110 :    logic                   lsu_pmu_bus_busy;</span></a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span><span class="lineCov">     559199 :    logic                   ifu_pmu_fetch_stall;</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineCov">    4621274 :    logic                   ifu_pmu_ic_miss;</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineCov">     706532 :    logic                   ifu_pmu_ic_hit;</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :    logic                   ifu_pmu_bus_error;</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :    logic                   ifu_pmu_bus_busy;</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineCov">    4621191 :    logic                   ifu_pmu_bus_trxn;</span></a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineCov">        162 :    logic                   active_state;</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineCov">   79593483 :    logic                   free_clk;</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineCov">   79593483 :    logic                   active_clk;</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :    logic                   dec_pause_state_cg;</span></a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :    logic                   lsu_nonblock_load_data_error;</span></a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span><span class="lineCov">    1202086 :    logic [15:0]            ifu_i0_cinst;</span></a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span>            : // fast interrupt</a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :    logic [31:2]            dec_tlu_meihap;</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :    logic                   dec_extint_stall;</span></a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span><span class="lineCov">    4268104 :    el2_trace_pkt_t  trace_rv_trace_pkt;</span></a>
<a name="825"><span class="lineNum">     825 </span>            : </a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :    logic                   lsu_fastint_stall_any;</span></a>
<a name="828"><span class="lineNum">     828 </span>            : </a>
<a name="829"><span class="lineNum">     829 </span><span class="lineCov">     459792 :    logic [7:0]  pic_claimid;</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :    logic [3:0]  pic_pl, dec_tlu_meicurpl, dec_tlu_meipt;</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :    logic        mexintpend;</span></a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :    logic        mhwakeup;</span></a>
<a name="833"><span class="lineNum">     833 </span>            : </a>
<a name="834"><span class="lineNum">     834 </span><span class="lineCov">         26 :    logic        dma_active;</span></a>
<a name="835"><span class="lineNum">     835 </span>            : </a>
<a name="836"><span class="lineNum">     836 </span>            : </a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :    logic        pause_state;</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :    logic        halt_state;</span></a>
<a name="839"><span class="lineNum">     839 </span>            : </a>
<a name="840"><span class="lineNum">     840 </span><span class="lineCov">    1646394 :    logic        dec_tlu_core_empty;</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span>            :    assign pause_state = dec_pause_state_cg &amp; ~(dma_active | lsu_active) &amp; dec_tlu_core_empty;</a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span>            :    assign halt_state = o_cpu_halt_status &amp; ~(dma_active | lsu_active);</a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span>            :    assign active_state = (~(halt_state | pause_state) | dec_tlu_flush_lower_r | dec_tlu_flush_lower_wb)  | dec_tlu_misc_clk_override;</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            :    rvoclkhdr free_cg2   ( .clk(clk), .en(1'b1),         .l1clk(free_l2clk), .* );</a>
<a name="850"><span class="lineNum">     850 </span>            :    rvoclkhdr active_cg2 ( .clk(clk), .en(active_state), .l1clk(active_l2clk), .* );</a>
<a name="851"><span class="lineNum">     851 </span>            : </a>
<a name="852"><span class="lineNum">     852 </span>            : // all other clock headers are 1st level</a>
<a name="853"><span class="lineNum">     853 </span>            :    rvoclkhdr free_cg1   ( .clk(free_l2clk),     .en(1'b1), .l1clk(free_clk), .* );</a>
<a name="854"><span class="lineNum">     854 </span>            :    rvoclkhdr active_cg1 ( .clk(active_l2clk),   .en(1'b1), .l1clk(active_clk), .* );</a>
<a name="855"><span class="lineNum">     855 </span>            : </a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span>            :    assign core_dbg_cmd_done = dma_dbg_cmd_done | dec_dbg_cmd_done;</a>
<a name="858"><span class="lineNum">     858 </span>            :    assign core_dbg_cmd_fail = dma_dbg_cmd_fail | dec_dbg_cmd_fail;</a>
<a name="859"><span class="lineNum">     859 </span>            :    assign core_dbg_rddata[31:0] = dma_dbg_cmd_done ? dma_dbg_rddata[31:0] : dec_dbg_rddata[31:0];</a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span>            :    el2_dbg #(.pt(pt)) dbg (</a>
<a name="862"><span class="lineNum">     862 </span>            :       .rst_l(core_rst_l),</a>
<a name="863"><span class="lineNum">     863 </span>            :       .clk(free_l2clk),</a>
<a name="864"><span class="lineNum">     864 </span>            :       .clk_override(dec_tlu_misc_clk_override),</a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span>            :       // AXI signals</a>
<a name="867"><span class="lineNum">     867 </span>            :       .sb_axi_awready(sb_axi_awready_int),</a>
<a name="868"><span class="lineNum">     868 </span>            :       .sb_axi_wready(sb_axi_wready_int),</a>
<a name="869"><span class="lineNum">     869 </span>            :       .sb_axi_bvalid(sb_axi_bvalid_int),</a>
<a name="870"><span class="lineNum">     870 </span>            :       .sb_axi_bresp(sb_axi_bresp_int[1:0]),</a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span>            :       .sb_axi_arready(sb_axi_arready_int),</a>
<a name="873"><span class="lineNum">     873 </span>            :       .sb_axi_rvalid(sb_axi_rvalid_int),</a>
<a name="874"><span class="lineNum">     874 </span>            :       .sb_axi_rdata(sb_axi_rdata_int[63:0]),</a>
<a name="875"><span class="lineNum">     875 </span>            :       .sb_axi_rresp(sb_axi_rresp_int[1:0]),</a>
<a name="876"><span class="lineNum">     876 </span>            :       .*</a>
<a name="877"><span class="lineNum">     877 </span>            :    );</a>
<a name="878"><span class="lineNum">     878 </span>            : </a>
<a name="879"><span class="lineNum">     879 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="880"><span class="lineNum">     880 </span>            :       assert_fetch_indbghalt: assert #0 (~(ifu.ifc_fetch_req_f &amp; dec.tlu.dbg_tlu_halted_f &amp; ~dec.tlu.dcsr_single_step_running)) else $display(&quot;ERROR: Fetching in dBG halt!&quot;);</a>
<a name="881"><span class="lineNum">     881 </span>            : `endif</a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span>            :    // -----------------   DEBUG END -----------------------------</a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span>            :    assign core_rst_l = rst_l &amp; (dbg_core_rst_l | scan_mode);</a>
<a name="886"><span class="lineNum">     886 </span>            : </a>
<a name="887"><span class="lineNum">     887 </span>            : `ifdef RV_USER_MODE</a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span>            :    // Operating privilege mode, 0 - machine, 1 - user</a>
<a name="890"><span class="lineNum">     890 </span><span class="lineCov">        788 :    logic priv_mode;</span></a>
<a name="891"><span class="lineNum">     891 </span>            :    // Effective privilege mode, 0 - machine, 1 - user (driven in el2_dec_tlu_ctl.sv)</a>
<a name="892"><span class="lineNum">     892 </span><span class="lineCov">        896 :    logic priv_mode_eff;</span></a>
<a name="893"><span class="lineNum">     893 </span>            :    // Next privilege mode</a>
<a name="894"><span class="lineNum">     894 </span><span class="lineCov">        788 :    logic priv_mode_ns;</span></a>
<a name="895"><span class="lineNum">     895 </span>            : </a>
<a name="896"><span class="lineNum">     896 </span><span class="lineCov">          2 :    el2_mseccfg_pkt_t mseccfg; // mseccfg CSR for PMP</span></a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            : `endif</a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            :    // fetch</a>
<a name="901"><span class="lineNum">     901 </span>            :    el2_ifu #(.pt(pt)) ifu (</a>
<a name="902"><span class="lineNum">     902 </span>            :                             .clk(active_l2clk),</a>
<a name="903"><span class="lineNum">     903 </span>            :                             .rst_l(core_rst_l),</a>
<a name="904"><span class="lineNum">     904 </span>            :                             .dec_tlu_flush_err_wb       (dec_tlu_flush_err_r      ),</a>
<a name="905"><span class="lineNum">     905 </span>            :                             .dec_tlu_flush_noredir_wb   (dec_tlu_flush_noredir_r  ),</a>
<a name="906"><span class="lineNum">     906 </span>            :                             .dec_tlu_fence_i_wb         (dec_tlu_fence_i_r        ),</a>
<a name="907"><span class="lineNum">     907 </span>            :                             .dec_tlu_flush_leak_one_wb  (dec_tlu_flush_leak_one_r ),</a>
<a name="908"><span class="lineNum">     908 </span>            :                             .dec_tlu_flush_lower_wb     (dec_tlu_flush_lower_r    ),</a>
<a name="909"><span class="lineNum">     909 </span>            : </a>
<a name="910"><span class="lineNum">     910 </span>            :                             // AXI signals</a>
<a name="911"><span class="lineNum">     911 </span>            :                             .ifu_axi_arready(ifu_axi_arready_int),</a>
<a name="912"><span class="lineNum">     912 </span>            :                             .ifu_axi_rvalid(ifu_axi_rvalid_int),</a>
<a name="913"><span class="lineNum">     913 </span>            :                             .ifu_axi_rid(ifu_axi_rid_int[pt.IFU_BUS_TAG-1:0]),</a>
<a name="914"><span class="lineNum">     914 </span>            :                             .ifu_axi_rdata(ifu_axi_rdata_int[63:0]),</a>
<a name="915"><span class="lineNum">     915 </span>            :                             .ifu_axi_rresp(ifu_axi_rresp_int[1:0]),</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span>            :                             .*</a>
<a name="918"><span class="lineNum">     918 </span>            :                             );</a>
<a name="919"><span class="lineNum">     919 </span>            : </a>
<a name="920"><span class="lineNum">     920 </span>            : </a>
<a name="921"><span class="lineNum">     921 </span>            :    assign iccm_ecc_single_error = ifu_iccm_rd_ecc_single_err || ifu_iccm_dma_rd_ecc_single_err;</a>
<a name="922"><span class="lineNum">     922 </span>            :    assign iccm_ecc_double_error = ifu_iccm_rd_ecc_double_err;</a>
<a name="923"><span class="lineNum">     923 </span>            : </a>
<a name="924"><span class="lineNum">     924 </span>            :    el2_dec #(.pt(pt)) dec (</a>
<a name="925"><span class="lineNum">     925 </span>            :                             .clk(active_l2clk),</a>
<a name="926"><span class="lineNum">     926 </span>            :                             .dbg_cmd_wrdata(dbg_cmd_wrdata[1:0]),</a>
<a name="927"><span class="lineNum">     927 </span>            :                             .rst_l(core_rst_l),</a>
<a name="928"><span class="lineNum">     928 </span>            :                             .*</a>
<a name="929"><span class="lineNum">     929 </span>            :                             );</a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            :    el2_exu #(.pt(pt)) exu (</a>
<a name="932"><span class="lineNum">     932 </span>            :                             .clk(active_l2clk),</a>
<a name="933"><span class="lineNum">     933 </span>            :                             .rst_l(core_rst_l),</a>
<a name="934"><span class="lineNum">     934 </span>            :                             .*</a>
<a name="935"><span class="lineNum">     935 </span>            :                             );</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :    el2_lsu #(.pt(pt)) lsu (</a>
<a name="938"><span class="lineNum">     938 </span>            :                             .clk(active_l2clk),</a>
<a name="939"><span class="lineNum">     939 </span>            :                             .rst_l(core_rst_l),</a>
<a name="940"><span class="lineNum">     940 </span>            :                             .clk_override(dec_tlu_lsu_clk_override),</a>
<a name="941"><span class="lineNum">     941 </span>            :                             .dec_tlu_i0_kill_writeb_r(dec_tlu_i0_kill_writeb_r),</a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            :                             // AXI signals</a>
<a name="944"><span class="lineNum">     944 </span>            :                             .lsu_axi_awready(lsu_axi_awready_int),</a>
<a name="945"><span class="lineNum">     945 </span>            :                             .lsu_axi_wready(lsu_axi_wready_int),</a>
<a name="946"><span class="lineNum">     946 </span>            :                             .lsu_axi_bvalid(lsu_axi_bvalid_int),</a>
<a name="947"><span class="lineNum">     947 </span>            :                             .lsu_axi_bid(lsu_axi_bid_int[pt.LSU_BUS_TAG-1:0]),</a>
<a name="948"><span class="lineNum">     948 </span>            :                             .lsu_axi_bresp(lsu_axi_bresp_int[1:0]),</a>
<a name="949"><span class="lineNum">     949 </span>            : </a>
<a name="950"><span class="lineNum">     950 </span>            :                             .lsu_axi_arready(lsu_axi_arready_int),</a>
<a name="951"><span class="lineNum">     951 </span>            :                             .lsu_axi_rvalid(lsu_axi_rvalid_int),</a>
<a name="952"><span class="lineNum">     952 </span>            :                             .lsu_axi_rid(lsu_axi_rid_int[pt.LSU_BUS_TAG-1:0]),</a>
<a name="953"><span class="lineNum">     953 </span>            :                             .lsu_axi_rdata(lsu_axi_rdata_int[63:0]),</a>
<a name="954"><span class="lineNum">     954 </span>            :                             .lsu_axi_rresp(lsu_axi_rresp_int[1:0]),</a>
<a name="955"><span class="lineNum">     955 </span>            :                             .lsu_axi_rlast(lsu_axi_rlast_int),</a>
<a name="956"><span class="lineNum">     956 </span>            : </a>
<a name="957"><span class="lineNum">     957 </span>            :                             .*</a>
<a name="958"><span class="lineNum">     958 </span>            : </a>
<a name="959"><span class="lineNum">     959 </span>            :                             );</a>
<a name="960"><span class="lineNum">     960 </span>            : </a>
<a name="961"><span class="lineNum">     961 </span>            :    assign dccm_ecc_single_error = lsu_dccm_rd_ecc_single_err;</a>
<a name="962"><span class="lineNum">     962 </span>            :    assign dccm_ecc_double_error = lsu_dccm_rd_ecc_double_err;</a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            :    el2_pic_ctrl  #(.pt(pt)) pic_ctrl_inst (</a>
<a name="965"><span class="lineNum">     965 </span>            :                                             .clk(free_l2clk),</a>
<a name="966"><span class="lineNum">     966 </span>            :                                             .clk_override(dec_tlu_pic_clk_override),</a>
<a name="967"><span class="lineNum">     967 </span>            :                                             .io_clk_override(dec_tlu_picio_clk_override),</a>
<a name="968"><span class="lineNum">     968 </span>            :                                             .picm_mken (picm_mken),</a>
<a name="969"><span class="lineNum">     969 </span>            :                                             .extintsrc_req({extintsrc_req[pt.PIC_TOTAL_INT:1],1'b0}),</a>
<a name="970"><span class="lineNum">     970 </span>            :                                             .pl(pic_pl[3:0]),</a>
<a name="971"><span class="lineNum">     971 </span>            :                                             .claimid(pic_claimid[7:0]),</a>
<a name="972"><span class="lineNum">     972 </span>            :                                             .meicurpl(dec_tlu_meicurpl[3:0]),</a>
<a name="973"><span class="lineNum">     973 </span>            :                                             .meipt(dec_tlu_meipt[3:0]),</a>
<a name="974"><span class="lineNum">     974 </span>            :                                             .rst_l(core_rst_l),</a>
<a name="975"><span class="lineNum">     975 </span>            :                                             .*);</a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            :    el2_dma_ctrl #(.pt(pt)) dma_ctrl (</a>
<a name="978"><span class="lineNum">     978 </span>            :                                       .clk(free_l2clk),</a>
<a name="979"><span class="lineNum">     979 </span>            :                                       .rst_l(core_rst_l),</a>
<a name="980"><span class="lineNum">     980 </span>            :                                       .clk_override(dec_tlu_misc_clk_override),</a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span>            :                                       // AXI signals</a>
<a name="983"><span class="lineNum">     983 </span>            :                                       .dma_axi_awvalid(dma_axi_awvalid_int),</a>
<a name="984"><span class="lineNum">     984 </span>            :                                       .dma_axi_awid(dma_axi_awid_int[pt.DMA_BUS_TAG-1:0]),</a>
<a name="985"><span class="lineNum">     985 </span>            :                                       .dma_axi_awaddr(dma_axi_awaddr_int[31:0]),</a>
<a name="986"><span class="lineNum">     986 </span>            :                                       .dma_axi_awsize(dma_axi_awsize_int[2:0]),</a>
<a name="987"><span class="lineNum">     987 </span>            :                                       .dma_axi_wvalid(dma_axi_wvalid_int),</a>
<a name="988"><span class="lineNum">     988 </span>            :                                       .dma_axi_wdata(dma_axi_wdata_int[63:0]),</a>
<a name="989"><span class="lineNum">     989 </span>            :                                       .dma_axi_wstrb(dma_axi_wstrb_int[7:0]),</a>
<a name="990"><span class="lineNum">     990 </span>            :                                       .dma_axi_bready(dma_axi_bready_int),</a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span>            :                                       .dma_axi_arvalid(dma_axi_arvalid_int),</a>
<a name="993"><span class="lineNum">     993 </span>            :                                       .dma_axi_arid(dma_axi_arid_int[pt.DMA_BUS_TAG-1:0]),</a>
<a name="994"><span class="lineNum">     994 </span>            :                                       .dma_axi_araddr(dma_axi_araddr_int[31:0]),</a>
<a name="995"><span class="lineNum">     995 </span>            :                                       .dma_axi_arsize(dma_axi_arsize_int[2:0]),</a>
<a name="996"><span class="lineNum">     996 </span>            :                                       .dma_axi_rready(dma_axi_rready_int),</a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span>            :                                       .*</a>
<a name="999"><span class="lineNum">     999 </span>            :                                       );</a>
<a name="1000"><span class="lineNum">    1000 </span>            : </a>
<a name="1001"><span class="lineNum">    1001 </span>            :   assign pmp_chan_addr[0] = {ifu_pmp_addr, 1'b0};</a>
<a name="1002"><span class="lineNum">    1002 </span>            :   assign pmp_chan_type[0] = EXEC;</a>
<a name="1003"><span class="lineNum">    1003 </span>            :   assign ifu_pmp_error    = pmp_chan_err[0];</a>
<a name="1004"><span class="lineNum">    1004 </span>            :   assign pmp_chan_addr[1] = lsu_pmp_addr_start;</a>
<a name="1005"><span class="lineNum">    1005 </span>            :   assign pmp_chan_type[1] = lsu_pmp_we ? WRITE : (lsu_pmp_re ? READ : NONE);</a>
<a name="1006"><span class="lineNum">    1006 </span>            :   assign lsu_pmp_error_start = pmp_chan_err[1];</a>
<a name="1007"><span class="lineNum">    1007 </span>            :   assign pmp_chan_addr[2] = lsu_pmp_addr_end;</a>
<a name="1008"><span class="lineNum">    1008 </span>            :   assign pmp_chan_type[2] = lsu_pmp_we ? WRITE : (lsu_pmp_re ? READ : NONE);</a>
<a name="1009"><span class="lineNum">    1009 </span>            :   assign lsu_pmp_error_end = pmp_chan_err[2];</a>
<a name="1010"><span class="lineNum">    1010 </span>            : </a>
<a name="1011"><span class="lineNum">    1011 </span>            :   el2_pmp #(</a>
<a name="1012"><span class="lineNum">    1012 </span>            :       .PMP_CHANNELS(3),</a>
<a name="1013"><span class="lineNum">    1013 </span>            :       .pt(pt)</a>
<a name="1014"><span class="lineNum">    1014 </span>            :   ) pmp (</a>
<a name="1015"><span class="lineNum">    1015 </span>            :       .clk  (active_l2clk),</a>
<a name="1016"><span class="lineNum">    1016 </span>            :       .rst_l(core_rst_l),</a>
<a name="1017"><span class="lineNum">    1017 </span>            :       .*</a>
<a name="1018"><span class="lineNum">    1018 </span>            :   );</a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span>            :    if (pt.BUILD_AHB_LITE == 1) begin: Gen_AXI_To_AHB</a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            :       // AXI4 -&gt; AHB Gasket for LSU</a>
<a name="1023"><span class="lineNum">    1023 </span>            :       axi4_to_ahb #(.pt(pt),</a>
<a name="1024"><span class="lineNum">    1024 </span>            :                     .TAG(pt.LSU_BUS_TAG)) lsu_axi4_to_ahb (</a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            :          .clk(free_l2clk),</a>
<a name="1027"><span class="lineNum">    1027 </span>            :          .free_clk(free_clk),</a>
<a name="1028"><span class="lineNum">    1028 </span>            :          .rst_l(core_rst_l),</a>
<a name="1029"><span class="lineNum">    1029 </span>            :          .clk_override(dec_tlu_bus_clk_override),</a>
<a name="1030"><span class="lineNum">    1030 </span>            :          .bus_clk_en(lsu_bus_clk_en),</a>
<a name="1031"><span class="lineNum">    1031 </span>            :          .dec_tlu_force_halt(dec_tlu_force_halt),</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span>            :          // AXI Write Channels</a>
<a name="1034"><span class="lineNum">    1034 </span>            :          .axi_awvalid(lsu_axi_awvalid),</a>
<a name="1035"><span class="lineNum">    1035 </span>            :          .axi_awready(lsu_axi_awready_ahb),</a>
<a name="1036"><span class="lineNum">    1036 </span>            :          .axi_awid(lsu_axi_awid[pt.LSU_BUS_TAG-1:0]),</a>
<a name="1037"><span class="lineNum">    1037 </span>            :          .axi_awaddr(lsu_axi_awaddr[31:0]),</a>
<a name="1038"><span class="lineNum">    1038 </span>            :          .axi_awsize(lsu_axi_awsize[2:0]),</a>
<a name="1039"><span class="lineNum">    1039 </span>            :          .axi_awprot(lsu_axi_awprot[2:0]),</a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span>            :          .axi_wvalid(lsu_axi_wvalid),</a>
<a name="1042"><span class="lineNum">    1042 </span>            :          .axi_wready(lsu_axi_wready_ahb),</a>
<a name="1043"><span class="lineNum">    1043 </span>            :          .axi_wdata(lsu_axi_wdata[63:0]),</a>
<a name="1044"><span class="lineNum">    1044 </span>            :          .axi_wstrb(lsu_axi_wstrb[7:0]),</a>
<a name="1045"><span class="lineNum">    1045 </span>            :          .axi_wlast(lsu_axi_wlast),</a>
<a name="1046"><span class="lineNum">    1046 </span>            : </a>
<a name="1047"><span class="lineNum">    1047 </span>            :          .axi_bvalid(lsu_axi_bvalid_ahb),</a>
<a name="1048"><span class="lineNum">    1048 </span>            :          .axi_bready(lsu_axi_bready),</a>
<a name="1049"><span class="lineNum">    1049 </span>            :          .axi_bresp(lsu_axi_bresp_ahb[1:0]),</a>
<a name="1050"><span class="lineNum">    1050 </span>            :          .axi_bid(lsu_axi_bid_ahb[pt.LSU_BUS_TAG-1:0]),</a>
<a name="1051"><span class="lineNum">    1051 </span>            : </a>
<a name="1052"><span class="lineNum">    1052 </span>            :          // AXI Read Channels</a>
<a name="1053"><span class="lineNum">    1053 </span>            :          .axi_arvalid(lsu_axi_arvalid),</a>
<a name="1054"><span class="lineNum">    1054 </span>            :          .axi_arready(lsu_axi_arready_ahb),</a>
<a name="1055"><span class="lineNum">    1055 </span>            :          .axi_arid(lsu_axi_arid[pt.LSU_BUS_TAG-1:0]),</a>
<a name="1056"><span class="lineNum">    1056 </span>            :          .axi_araddr(lsu_axi_araddr[31:0]),</a>
<a name="1057"><span class="lineNum">    1057 </span>            :          .axi_arsize(lsu_axi_arsize[2:0]),</a>
<a name="1058"><span class="lineNum">    1058 </span>            :          .axi_arprot(lsu_axi_arprot[2:0]),</a>
<a name="1059"><span class="lineNum">    1059 </span>            : </a>
<a name="1060"><span class="lineNum">    1060 </span>            :          .axi_rvalid(lsu_axi_rvalid_ahb),</a>
<a name="1061"><span class="lineNum">    1061 </span>            :          .axi_rready(lsu_axi_rready),</a>
<a name="1062"><span class="lineNum">    1062 </span>            :          .axi_rid(lsu_axi_rid_ahb[pt.LSU_BUS_TAG-1:0]),</a>
<a name="1063"><span class="lineNum">    1063 </span>            :          .axi_rdata(lsu_axi_rdata_ahb[63:0]),</a>
<a name="1064"><span class="lineNum">    1064 </span>            :          .axi_rresp(lsu_axi_rresp_ahb[1:0]),</a>
<a name="1065"><span class="lineNum">    1065 </span>            :          .axi_rlast(lsu_axi_rlast_ahb),</a>
<a name="1066"><span class="lineNum">    1066 </span>            : </a>
<a name="1067"><span class="lineNum">    1067 </span>            :          // AHB-LITE signals</a>
<a name="1068"><span class="lineNum">    1068 </span>            :          .ahb_haddr(lsu_haddr[31:0]),</a>
<a name="1069"><span class="lineNum">    1069 </span>            :          .ahb_hburst(lsu_hburst),</a>
<a name="1070"><span class="lineNum">    1070 </span>            :          .ahb_hmastlock(lsu_hmastlock),</a>
<a name="1071"><span class="lineNum">    1071 </span>            :          .ahb_hprot(lsu_hprot[3:0]),</a>
<a name="1072"><span class="lineNum">    1072 </span>            :          .ahb_hsize(lsu_hsize[2:0]),</a>
<a name="1073"><span class="lineNum">    1073 </span>            :          .ahb_htrans(lsu_htrans[1:0]),</a>
<a name="1074"><span class="lineNum">    1074 </span>            :          .ahb_hwrite(lsu_hwrite),</a>
<a name="1075"><span class="lineNum">    1075 </span>            :          .ahb_hwdata(lsu_hwdata[63:0]),</a>
<a name="1076"><span class="lineNum">    1076 </span>            : </a>
<a name="1077"><span class="lineNum">    1077 </span>            :          .ahb_hrdata(lsu_hrdata[63:0]),</a>
<a name="1078"><span class="lineNum">    1078 </span>            :          .ahb_hready(lsu_hready),</a>
<a name="1079"><span class="lineNum">    1079 </span>            :          .ahb_hresp(lsu_hresp),</a>
<a name="1080"><span class="lineNum">    1080 </span>            : </a>
<a name="1081"><span class="lineNum">    1081 </span>            :          .*</a>
<a name="1082"><span class="lineNum">    1082 </span>            :       );</a>
<a name="1083"><span class="lineNum">    1083 </span>            : </a>
<a name="1084"><span class="lineNum">    1084 </span>            :       axi4_to_ahb #(.pt(pt),</a>
<a name="1085"><span class="lineNum">    1085 </span>            :                     .TAG(pt.IFU_BUS_TAG)) ifu_axi4_to_ahb (</a>
<a name="1086"><span class="lineNum">    1086 </span>            :          .clk(free_l2clk),</a>
<a name="1087"><span class="lineNum">    1087 </span>            :          .free_clk(free_clk),</a>
<a name="1088"><span class="lineNum">    1088 </span>            :          .rst_l(core_rst_l),</a>
<a name="1089"><span class="lineNum">    1089 </span>            :          .clk_override(dec_tlu_bus_clk_override),</a>
<a name="1090"><span class="lineNum">    1090 </span>            :          .bus_clk_en(ifu_bus_clk_en),</a>
<a name="1091"><span class="lineNum">    1091 </span>            :          .dec_tlu_force_halt(dec_tlu_force_halt),</a>
<a name="1092"><span class="lineNum">    1092 </span>            : </a>
<a name="1093"><span class="lineNum">    1093 </span>            :           // AHB-Lite signals</a>
<a name="1094"><span class="lineNum">    1094 </span>            :          .ahb_haddr(haddr[31:0]),</a>
<a name="1095"><span class="lineNum">    1095 </span>            :          .ahb_hburst(hburst),</a>
<a name="1096"><span class="lineNum">    1096 </span>            :          .ahb_hmastlock(hmastlock),</a>
<a name="1097"><span class="lineNum">    1097 </span>            :          .ahb_hprot(hprot[3:0]),</a>
<a name="1098"><span class="lineNum">    1098 </span>            :          .ahb_hsize(hsize[2:0]),</a>
<a name="1099"><span class="lineNum">    1099 </span>            :          .ahb_htrans(htrans[1:0]),</a>
<a name="1100"><span class="lineNum">    1100 </span>            :          .ahb_hwrite(hwrite),</a>
<a name="1101"><span class="lineNum">    1101 </span>            :          .ahb_hwdata(hwdata_nc[63:0]),</a>
<a name="1102"><span class="lineNum">    1102 </span>            : </a>
<a name="1103"><span class="lineNum">    1103 </span>            :          .ahb_hrdata(hrdata[63:0]),</a>
<a name="1104"><span class="lineNum">    1104 </span>            :          .ahb_hready(hready),</a>
<a name="1105"><span class="lineNum">    1105 </span>            :          .ahb_hresp(hresp),</a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span>            :          // AXI Write Channels</a>
<a name="1108"><span class="lineNum">    1108 </span>            :          .axi_awvalid(ifu_axi_awvalid),</a>
<a name="1109"><span class="lineNum">    1109 </span>            :          .axi_awready(ifu_axi_awready_ahb),</a>
<a name="1110"><span class="lineNum">    1110 </span>            :          .axi_awid(ifu_axi_awid[pt.IFU_BUS_TAG-1:0]),</a>
<a name="1111"><span class="lineNum">    1111 </span>            :          .axi_awaddr(ifu_axi_awaddr[31:0]),</a>
<a name="1112"><span class="lineNum">    1112 </span>            :          .axi_awsize(ifu_axi_awsize[2:0]),</a>
<a name="1113"><span class="lineNum">    1113 </span>            :          .axi_awprot(ifu_axi_awprot[2:0]),</a>
<a name="1114"><span class="lineNum">    1114 </span>            : </a>
<a name="1115"><span class="lineNum">    1115 </span>            :          .axi_wvalid(ifu_axi_wvalid),</a>
<a name="1116"><span class="lineNum">    1116 </span>            :          .axi_wready(ifu_axi_wready_ahb),</a>
<a name="1117"><span class="lineNum">    1117 </span>            :          .axi_wdata(ifu_axi_wdata[63:0]),</a>
<a name="1118"><span class="lineNum">    1118 </span>            :          .axi_wstrb(ifu_axi_wstrb[7:0]),</a>
<a name="1119"><span class="lineNum">    1119 </span>            :          .axi_wlast(ifu_axi_wlast),</a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span>            :          .axi_bvalid(ifu_axi_bvalid_ahb),</a>
<a name="1122"><span class="lineNum">    1122 </span>            :          .axi_bready(1'b1),</a>
<a name="1123"><span class="lineNum">    1123 </span>            :          .axi_bresp(ifu_axi_bresp_ahb[1:0]),</a>
<a name="1124"><span class="lineNum">    1124 </span>            :          .axi_bid(ifu_axi_bid_ahb[pt.IFU_BUS_TAG-1:0]),</a>
<a name="1125"><span class="lineNum">    1125 </span>            : </a>
<a name="1126"><span class="lineNum">    1126 </span>            :          // AXI Read Channels</a>
<a name="1127"><span class="lineNum">    1127 </span>            :          .axi_arvalid(ifu_axi_arvalid),</a>
<a name="1128"><span class="lineNum">    1128 </span>            :          .axi_arready(ifu_axi_arready_ahb),</a>
<a name="1129"><span class="lineNum">    1129 </span>            :          .axi_arid(ifu_axi_arid[pt.IFU_BUS_TAG-1:0]),</a>
<a name="1130"><span class="lineNum">    1130 </span>            :          .axi_araddr(ifu_axi_araddr[31:0]),</a>
<a name="1131"><span class="lineNum">    1131 </span>            :          .axi_arsize(ifu_axi_arsize[2:0]),</a>
<a name="1132"><span class="lineNum">    1132 </span>            :          .axi_arprot(ifu_axi_arprot[2:0]),</a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span>            :          .axi_rvalid(ifu_axi_rvalid_ahb),</a>
<a name="1135"><span class="lineNum">    1135 </span>            :          .axi_rready(ifu_axi_rready),</a>
<a name="1136"><span class="lineNum">    1136 </span>            :          .axi_rid(ifu_axi_rid_ahb[pt.IFU_BUS_TAG-1:0]),</a>
<a name="1137"><span class="lineNum">    1137 </span>            :          .axi_rdata(ifu_axi_rdata_ahb[63:0]),</a>
<a name="1138"><span class="lineNum">    1138 </span>            :          .axi_rresp(ifu_axi_rresp_ahb[1:0]),</a>
<a name="1139"><span class="lineNum">    1139 </span>            :          .axi_rlast(ifu_axi_rlast_ahb),</a>
<a name="1140"><span class="lineNum">    1140 </span>            :          .*</a>
<a name="1141"><span class="lineNum">    1141 </span>            :       );</a>
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<a name="1143"><span class="lineNum">    1143 </span>            :       // AXI4 -&gt; AHB Gasket for System Bus</a>
<a name="1144"><span class="lineNum">    1144 </span>            :       axi4_to_ahb #(.pt(pt),</a>
<a name="1145"><span class="lineNum">    1145 </span>            :                     .TAG(pt.SB_BUS_TAG)) sb_axi4_to_ahb (</a>
<a name="1146"><span class="lineNum">    1146 </span>            :          .clk(free_l2clk),</a>
<a name="1147"><span class="lineNum">    1147 </span>            :          .free_clk(free_clk),</a>
<a name="1148"><span class="lineNum">    1148 </span>            :          .rst_l(dbg_rst_l),</a>
<a name="1149"><span class="lineNum">    1149 </span>            :          .clk_override(dec_tlu_bus_clk_override),</a>
<a name="1150"><span class="lineNum">    1150 </span>            :          .bus_clk_en(dbg_bus_clk_en),</a>
<a name="1151"><span class="lineNum">    1151 </span>            :          .dec_tlu_force_halt(1'b0),</a>
<a name="1152"><span class="lineNum">    1152 </span>            : </a>
<a name="1153"><span class="lineNum">    1153 </span>            :          // AXI Write Channels</a>
<a name="1154"><span class="lineNum">    1154 </span>            :          .axi_awvalid(sb_axi_awvalid),</a>
<a name="1155"><span class="lineNum">    1155 </span>            :          .axi_awready(sb_axi_awready_ahb),</a>
<a name="1156"><span class="lineNum">    1156 </span>            :          .axi_awid(sb_axi_awid[pt.SB_BUS_TAG-1:0]),</a>
<a name="1157"><span class="lineNum">    1157 </span>            :          .axi_awaddr(sb_axi_awaddr[31:0]),</a>
<a name="1158"><span class="lineNum">    1158 </span>            :          .axi_awsize(sb_axi_awsize[2:0]),</a>
<a name="1159"><span class="lineNum">    1159 </span>            :          .axi_awprot(sb_axi_awprot[2:0]),</a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span>            :          .axi_wvalid(sb_axi_wvalid),</a>
<a name="1162"><span class="lineNum">    1162 </span>            :          .axi_wready(sb_axi_wready_ahb),</a>
<a name="1163"><span class="lineNum">    1163 </span>            :          .axi_wdata(sb_axi_wdata[63:0]),</a>
<a name="1164"><span class="lineNum">    1164 </span>            :          .axi_wstrb(sb_axi_wstrb[7:0]),</a>
<a name="1165"><span class="lineNum">    1165 </span>            :          .axi_wlast(sb_axi_wlast),</a>
<a name="1166"><span class="lineNum">    1166 </span>            : </a>
<a name="1167"><span class="lineNum">    1167 </span>            :          .axi_bvalid(sb_axi_bvalid_ahb),</a>
<a name="1168"><span class="lineNum">    1168 </span>            :          .axi_bready(sb_axi_bready),</a>
<a name="1169"><span class="lineNum">    1169 </span>            :          .axi_bresp(sb_axi_bresp_ahb[1:0]),</a>
<a name="1170"><span class="lineNum">    1170 </span>            :          .axi_bid(sb_axi_bid_ahb[pt.SB_BUS_TAG-1:0]),</a>
<a name="1171"><span class="lineNum">    1171 </span>            : </a>
<a name="1172"><span class="lineNum">    1172 </span>            :          // AXI Read Channels</a>
<a name="1173"><span class="lineNum">    1173 </span>            :          .axi_arvalid(sb_axi_arvalid),</a>
<a name="1174"><span class="lineNum">    1174 </span>            :          .axi_arready(sb_axi_arready_ahb),</a>
<a name="1175"><span class="lineNum">    1175 </span>            :          .axi_arid(sb_axi_arid[pt.SB_BUS_TAG-1:0]),</a>
<a name="1176"><span class="lineNum">    1176 </span>            :          .axi_araddr(sb_axi_araddr[31:0]),</a>
<a name="1177"><span class="lineNum">    1177 </span>            :          .axi_arsize(sb_axi_arsize[2:0]),</a>
<a name="1178"><span class="lineNum">    1178 </span>            :          .axi_arprot(sb_axi_arprot[2:0]),</a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span>            :          .axi_rvalid(sb_axi_rvalid_ahb),</a>
<a name="1181"><span class="lineNum">    1181 </span>            :          .axi_rready(sb_axi_rready),</a>
<a name="1182"><span class="lineNum">    1182 </span>            :          .axi_rid(sb_axi_rid_ahb[pt.SB_BUS_TAG-1:0]),</a>
<a name="1183"><span class="lineNum">    1183 </span>            :          .axi_rdata(sb_axi_rdata_ahb[63:0]),</a>
<a name="1184"><span class="lineNum">    1184 </span>            :          .axi_rresp(sb_axi_rresp_ahb[1:0]),</a>
<a name="1185"><span class="lineNum">    1185 </span>            :          .axi_rlast(sb_axi_rlast_ahb),</a>
<a name="1186"><span class="lineNum">    1186 </span>            :          // AHB-LITE signals</a>
<a name="1187"><span class="lineNum">    1187 </span>            :          .ahb_haddr(sb_haddr[31:0]),</a>
<a name="1188"><span class="lineNum">    1188 </span>            :          .ahb_hburst(sb_hburst),</a>
<a name="1189"><span class="lineNum">    1189 </span>            :          .ahb_hmastlock(sb_hmastlock),</a>
<a name="1190"><span class="lineNum">    1190 </span>            :          .ahb_hprot(sb_hprot[3:0]),</a>
<a name="1191"><span class="lineNum">    1191 </span>            :          .ahb_hsize(sb_hsize[2:0]),</a>
<a name="1192"><span class="lineNum">    1192 </span>            :          .ahb_htrans(sb_htrans[1:0]),</a>
<a name="1193"><span class="lineNum">    1193 </span>            :          .ahb_hwrite(sb_hwrite),</a>
<a name="1194"><span class="lineNum">    1194 </span>            :          .ahb_hwdata(sb_hwdata[63:0]),</a>
<a name="1195"><span class="lineNum">    1195 </span>            : </a>
<a name="1196"><span class="lineNum">    1196 </span>            :          .ahb_hrdata(sb_hrdata[63:0]),</a>
<a name="1197"><span class="lineNum">    1197 </span>            :          .ahb_hready(sb_hready),</a>
<a name="1198"><span class="lineNum">    1198 </span>            :          .ahb_hresp(sb_hresp),</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span>            :          .*</a>
<a name="1201"><span class="lineNum">    1201 </span>            :       );</a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span>            :       //AHB -&gt; AXI4 Gasket for DMA</a>
<a name="1204"><span class="lineNum">    1204 </span>            :       ahb_to_axi4 #(.pt(pt),</a>
<a name="1205"><span class="lineNum">    1205 </span>            :                     .TAG(pt.DMA_BUS_TAG)) dma_ahb_to_axi4 (</a>
<a name="1206"><span class="lineNum">    1206 </span>            :          .clk(free_l2clk),</a>
<a name="1207"><span class="lineNum">    1207 </span>            :          .rst_l(core_rst_l),</a>
<a name="1208"><span class="lineNum">    1208 </span>            :          .clk_override(dec_tlu_bus_clk_override),</a>
<a name="1209"><span class="lineNum">    1209 </span>            :          .bus_clk_en(dma_bus_clk_en),</a>
<a name="1210"><span class="lineNum">    1210 </span>            : </a>
<a name="1211"><span class="lineNum">    1211 </span>            :          // AXI Write Channels</a>
<a name="1212"><span class="lineNum">    1212 </span>            :          .axi_awvalid(dma_axi_awvalid_ahb),</a>
<a name="1213"><span class="lineNum">    1213 </span>            :          .axi_awready(dma_axi_awready),</a>
<a name="1214"><span class="lineNum">    1214 </span>            :          .axi_awid(dma_axi_awid_ahb[pt.DMA_BUS_TAG-1:0]),</a>
<a name="1215"><span class="lineNum">    1215 </span>            :          .axi_awaddr(dma_axi_awaddr_ahb[31:0]),</a>
<a name="1216"><span class="lineNum">    1216 </span>            :          .axi_awsize(dma_axi_awsize_ahb[2:0]),</a>
<a name="1217"><span class="lineNum">    1217 </span>            :          .axi_awprot(dma_axi_awprot_ahb[2:0]),</a>
<a name="1218"><span class="lineNum">    1218 </span>            :          .axi_awlen(dma_axi_awlen_ahb[7:0]),</a>
<a name="1219"><span class="lineNum">    1219 </span>            :          .axi_awburst(dma_axi_awburst_ahb[1:0]),</a>
<a name="1220"><span class="lineNum">    1220 </span>            : </a>
<a name="1221"><span class="lineNum">    1221 </span>            :          .axi_wvalid(dma_axi_wvalid_ahb),</a>
<a name="1222"><span class="lineNum">    1222 </span>            :          .axi_wready(dma_axi_wready),</a>
<a name="1223"><span class="lineNum">    1223 </span>            :          .axi_wdata(dma_axi_wdata_ahb[63:0]),</a>
<a name="1224"><span class="lineNum">    1224 </span>            :          .axi_wstrb(dma_axi_wstrb_ahb[7:0]),</a>
<a name="1225"><span class="lineNum">    1225 </span>            :          .axi_wlast(dma_axi_wlast_ahb),</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            :          .axi_bvalid(dma_axi_bvalid),</a>
<a name="1228"><span class="lineNum">    1228 </span>            :          .axi_bready(dma_axi_bready_ahb),</a>
<a name="1229"><span class="lineNum">    1229 </span>            :          .axi_bresp(dma_axi_bresp[1:0]),</a>
<a name="1230"><span class="lineNum">    1230 </span>            :          .axi_bid(dma_axi_bid[pt.DMA_BUS_TAG-1:0]),</a>
<a name="1231"><span class="lineNum">    1231 </span>            : </a>
<a name="1232"><span class="lineNum">    1232 </span>            :          // AXI Read Channels</a>
<a name="1233"><span class="lineNum">    1233 </span>            :          .axi_arvalid(dma_axi_arvalid_ahb),</a>
<a name="1234"><span class="lineNum">    1234 </span>            :          .axi_arready(dma_axi_arready),</a>
<a name="1235"><span class="lineNum">    1235 </span>            :          .axi_arid(dma_axi_arid_ahb[pt.DMA_BUS_TAG-1:0]),</a>
<a name="1236"><span class="lineNum">    1236 </span>            :          .axi_araddr(dma_axi_araddr_ahb[31:0]),</a>
<a name="1237"><span class="lineNum">    1237 </span>            :          .axi_arsize(dma_axi_arsize_ahb[2:0]),</a>
<a name="1238"><span class="lineNum">    1238 </span>            :          .axi_arprot(dma_axi_arprot_ahb[2:0]),</a>
<a name="1239"><span class="lineNum">    1239 </span>            :          .axi_arlen(dma_axi_arlen_ahb[7:0]),</a>
<a name="1240"><span class="lineNum">    1240 </span>            :          .axi_arburst(dma_axi_arburst_ahb[1:0]),</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            :          .axi_rvalid(dma_axi_rvalid),</a>
<a name="1243"><span class="lineNum">    1243 </span>            :          .axi_rready(dma_axi_rready_ahb),</a>
<a name="1244"><span class="lineNum">    1244 </span>            :          .axi_rid(dma_axi_rid[pt.DMA_BUS_TAG-1:0]),</a>
<a name="1245"><span class="lineNum">    1245 </span>            :          .axi_rdata(dma_axi_rdata[63:0]),</a>
<a name="1246"><span class="lineNum">    1246 </span>            :          .axi_rresp(dma_axi_rresp[1:0]),</a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span>            :           // AHB signals</a>
<a name="1249"><span class="lineNum">    1249 </span>            :          .ahb_haddr(dma_haddr[31:0]),</a>
<a name="1250"><span class="lineNum">    1250 </span>            :          .ahb_hburst(dma_hburst),</a>
<a name="1251"><span class="lineNum">    1251 </span>            :          .ahb_hmastlock(dma_hmastlock),</a>
<a name="1252"><span class="lineNum">    1252 </span>            :          .ahb_hprot(dma_hprot[3:0]),</a>
<a name="1253"><span class="lineNum">    1253 </span>            :          .ahb_hsize(dma_hsize[2:0]),</a>
<a name="1254"><span class="lineNum">    1254 </span>            :          .ahb_htrans(dma_htrans[1:0]),</a>
<a name="1255"><span class="lineNum">    1255 </span>            :          .ahb_hwrite(dma_hwrite),</a>
<a name="1256"><span class="lineNum">    1256 </span>            :          .ahb_hwdata(dma_hwdata[63:0]),</a>
<a name="1257"><span class="lineNum">    1257 </span>            : </a>
<a name="1258"><span class="lineNum">    1258 </span>            :          .ahb_hrdata(dma_hrdata[63:0]),</a>
<a name="1259"><span class="lineNum">    1259 </span>            :          .ahb_hreadyout(dma_hreadyout),</a>
<a name="1260"><span class="lineNum">    1260 </span>            :          .ahb_hresp(dma_hresp),</a>
<a name="1261"><span class="lineNum">    1261 </span>            :          .ahb_hreadyin(dma_hreadyin),</a>
<a name="1262"><span class="lineNum">    1262 </span>            :          .ahb_hsel(dma_hsel),</a>
<a name="1263"><span class="lineNum">    1263 </span>            :          .*</a>
<a name="1264"><span class="lineNum">    1264 </span>            :       );</a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span>            :    end</a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span>            :    // Drive the final AXI inputs</a>
<a name="1269"><span class="lineNum">    1269 </span>            :    assign lsu_axi_awready_int                 = pt.BUILD_AHB_LITE ? lsu_axi_awready_ahb : lsu_axi_awready;</a>
<a name="1270"><span class="lineNum">    1270 </span>            :    assign lsu_axi_wready_int                  = pt.BUILD_AHB_LITE ? lsu_axi_wready_ahb : lsu_axi_wready;</a>
<a name="1271"><span class="lineNum">    1271 </span>            :    assign lsu_axi_bvalid_int                  = pt.BUILD_AHB_LITE ? lsu_axi_bvalid_ahb : lsu_axi_bvalid;</a>
<a name="1272"><span class="lineNum">    1272 </span>            :    assign lsu_axi_bready_int                  = pt.BUILD_AHB_LITE ? lsu_axi_bready_ahb : lsu_axi_bready;</a>
<a name="1273"><span class="lineNum">    1273 </span>            :    assign lsu_axi_bresp_int[1:0]              = pt.BUILD_AHB_LITE ? lsu_axi_bresp_ahb[1:0] : lsu_axi_bresp[1:0];</a>
<a name="1274"><span class="lineNum">    1274 </span>            :    assign lsu_axi_bid_int[pt.LSU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? lsu_axi_bid_ahb[pt.LSU_BUS_TAG-1:0] : lsu_axi_bid[pt.LSU_BUS_TAG-1:0];</a>
<a name="1275"><span class="lineNum">    1275 </span>            :    assign lsu_axi_arready_int                 = pt.BUILD_AHB_LITE ? lsu_axi_arready_ahb : lsu_axi_arready;</a>
<a name="1276"><span class="lineNum">    1276 </span>            :    assign lsu_axi_rvalid_int                  = pt.BUILD_AHB_LITE ? lsu_axi_rvalid_ahb : lsu_axi_rvalid;</a>
<a name="1277"><span class="lineNum">    1277 </span>            :    assign lsu_axi_rid_int[pt.LSU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? lsu_axi_rid_ahb[pt.LSU_BUS_TAG-1:0] : lsu_axi_rid[pt.LSU_BUS_TAG-1:0];</a>
<a name="1278"><span class="lineNum">    1278 </span>            :    assign lsu_axi_rdata_int[63:0]             = pt.BUILD_AHB_LITE ? lsu_axi_rdata_ahb[63:0] : lsu_axi_rdata[63:0];</a>
<a name="1279"><span class="lineNum">    1279 </span>            :    assign lsu_axi_rresp_int[1:0]              = pt.BUILD_AHB_LITE ? lsu_axi_rresp_ahb[1:0] : lsu_axi_rresp[1:0];</a>
<a name="1280"><span class="lineNum">    1280 </span>            :    assign lsu_axi_rlast_int                   = pt.BUILD_AHB_LITE ? lsu_axi_rlast_ahb : lsu_axi_rlast;</a>
<a name="1281"><span class="lineNum">    1281 </span>            : </a>
<a name="1282"><span class="lineNum">    1282 </span>            :    assign ifu_axi_awready_int                 = pt.BUILD_AHB_LITE ? ifu_axi_awready_ahb : ifu_axi_awready;</a>
<a name="1283"><span class="lineNum">    1283 </span>            :    assign ifu_axi_wready_int                  = pt.BUILD_AHB_LITE ? ifu_axi_wready_ahb : ifu_axi_wready;</a>
<a name="1284"><span class="lineNum">    1284 </span>            :    assign ifu_axi_bvalid_int                  = pt.BUILD_AHB_LITE ? ifu_axi_bvalid_ahb : ifu_axi_bvalid;</a>
<a name="1285"><span class="lineNum">    1285 </span>            :    assign ifu_axi_bready_int                  = pt.BUILD_AHB_LITE ? ifu_axi_bready_ahb : ifu_axi_bready;</a>
<a name="1286"><span class="lineNum">    1286 </span>            :    assign ifu_axi_bresp_int[1:0]              = pt.BUILD_AHB_LITE ? ifu_axi_bresp_ahb[1:0] : ifu_axi_bresp[1:0];</a>
<a name="1287"><span class="lineNum">    1287 </span>            :    assign ifu_axi_bid_int[pt.IFU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? ifu_axi_bid_ahb[pt.IFU_BUS_TAG-1:0] : ifu_axi_bid[pt.IFU_BUS_TAG-1:0];</a>
<a name="1288"><span class="lineNum">    1288 </span>            :    assign ifu_axi_arready_int                 = pt.BUILD_AHB_LITE ? ifu_axi_arready_ahb : ifu_axi_arready;</a>
<a name="1289"><span class="lineNum">    1289 </span>            :    assign ifu_axi_rvalid_int                  = pt.BUILD_AHB_LITE ? ifu_axi_rvalid_ahb : ifu_axi_rvalid;</a>
<a name="1290"><span class="lineNum">    1290 </span>            :    assign ifu_axi_rid_int[pt.IFU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? ifu_axi_rid_ahb[pt.IFU_BUS_TAG-1:0] : ifu_axi_rid[pt.IFU_BUS_TAG-1:0];</a>
<a name="1291"><span class="lineNum">    1291 </span>            :    assign ifu_axi_rdata_int[63:0]             = pt.BUILD_AHB_LITE ? ifu_axi_rdata_ahb[63:0] : ifu_axi_rdata[63:0];</a>
<a name="1292"><span class="lineNum">    1292 </span>            :    assign ifu_axi_rresp_int[1:0]              = pt.BUILD_AHB_LITE ? ifu_axi_rresp_ahb[1:0] : ifu_axi_rresp[1:0];</a>
<a name="1293"><span class="lineNum">    1293 </span>            :    assign ifu_axi_rlast_int                   = pt.BUILD_AHB_LITE ? ifu_axi_rlast_ahb : ifu_axi_rlast;</a>
<a name="1294"><span class="lineNum">    1294 </span>            : </a>
<a name="1295"><span class="lineNum">    1295 </span>            :    assign sb_axi_awready_int                  = pt.BUILD_AHB_LITE ? sb_axi_awready_ahb : sb_axi_awready;</a>
<a name="1296"><span class="lineNum">    1296 </span>            :    assign sb_axi_wready_int                   = pt.BUILD_AHB_LITE ? sb_axi_wready_ahb : sb_axi_wready;</a>
<a name="1297"><span class="lineNum">    1297 </span>            :    assign sb_axi_bvalid_int                   = pt.BUILD_AHB_LITE ? sb_axi_bvalid_ahb : sb_axi_bvalid;</a>
<a name="1298"><span class="lineNum">    1298 </span>            :    assign sb_axi_bready_int                   = pt.BUILD_AHB_LITE ? sb_axi_bready_ahb : sb_axi_bready;</a>
<a name="1299"><span class="lineNum">    1299 </span>            :    assign sb_axi_bresp_int[1:0]               = pt.BUILD_AHB_LITE ? sb_axi_bresp_ahb[1:0] : sb_axi_bresp[1:0];</a>
<a name="1300"><span class="lineNum">    1300 </span>            :    assign sb_axi_bid_int[pt.SB_BUS_TAG-1:0]   = pt.BUILD_AHB_LITE ? sb_axi_bid_ahb[pt.SB_BUS_TAG-1:0] : sb_axi_bid[pt.SB_BUS_TAG-1:0];</a>
<a name="1301"><span class="lineNum">    1301 </span>            :    assign sb_axi_arready_int                  = pt.BUILD_AHB_LITE ? sb_axi_arready_ahb : sb_axi_arready;</a>
<a name="1302"><span class="lineNum">    1302 </span>            :    assign sb_axi_rvalid_int                   = pt.BUILD_AHB_LITE ? sb_axi_rvalid_ahb : sb_axi_rvalid;</a>
<a name="1303"><span class="lineNum">    1303 </span>            :    assign sb_axi_rid_int[pt.SB_BUS_TAG-1:0]   = pt.BUILD_AHB_LITE ? sb_axi_rid_ahb[pt.SB_BUS_TAG-1:0] : sb_axi_rid[pt.SB_BUS_TAG-1:0];</a>
<a name="1304"><span class="lineNum">    1304 </span>            :    assign sb_axi_rdata_int[63:0]              = pt.BUILD_AHB_LITE ? sb_axi_rdata_ahb[63:0] : sb_axi_rdata[63:0];</a>
<a name="1305"><span class="lineNum">    1305 </span>            :    assign sb_axi_rresp_int[1:0]               = pt.BUILD_AHB_LITE ? sb_axi_rresp_ahb[1:0] : sb_axi_rresp[1:0];</a>
<a name="1306"><span class="lineNum">    1306 </span>            :    assign sb_axi_rlast_int                    = pt.BUILD_AHB_LITE ? sb_axi_rlast_ahb : sb_axi_rlast;</a>
<a name="1307"><span class="lineNum">    1307 </span>            : </a>
<a name="1308"><span class="lineNum">    1308 </span>            :    assign dma_axi_awvalid_int                  = pt.BUILD_AHB_LITE ? dma_axi_awvalid_ahb : dma_axi_awvalid;</a>
<a name="1309"><span class="lineNum">    1309 </span>            :    assign dma_axi_awid_int[pt.DMA_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? dma_axi_awid_ahb[pt.DMA_BUS_TAG-1:0] : dma_axi_awid[pt.DMA_BUS_TAG-1:0];</a>
<a name="1310"><span class="lineNum">    1310 </span>            :    assign dma_axi_awaddr_int[31:0]             = pt.BUILD_AHB_LITE ? dma_axi_awaddr_ahb[31:0] : dma_axi_awaddr[31:0];</a>
<a name="1311"><span class="lineNum">    1311 </span>            :    assign dma_axi_awsize_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_awsize_ahb[2:0] : dma_axi_awsize[2:0];</a>
<a name="1312"><span class="lineNum">    1312 </span>            :    assign dma_axi_awprot_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_awprot_ahb[2:0] : dma_axi_awprot[2:0];</a>
<a name="1313"><span class="lineNum">    1313 </span>            :    assign dma_axi_awlen_int[7:0]               = pt.BUILD_AHB_LITE ? dma_axi_awlen_ahb[7:0] : dma_axi_awlen[7:0];</a>
<a name="1314"><span class="lineNum">    1314 </span>            :    assign dma_axi_awburst_int[1:0]             = pt.BUILD_AHB_LITE ? dma_axi_awburst_ahb[1:0] : dma_axi_awburst[1:0];</a>
<a name="1315"><span class="lineNum">    1315 </span>            :    assign dma_axi_wvalid_int                   = pt.BUILD_AHB_LITE ? dma_axi_wvalid_ahb : dma_axi_wvalid;</a>
<a name="1316"><span class="lineNum">    1316 </span>            :    assign dma_axi_wdata_int[63:0]              = pt.BUILD_AHB_LITE ? dma_axi_wdata_ahb[63:0] : dma_axi_wdata;</a>
<a name="1317"><span class="lineNum">    1317 </span>            :    assign dma_axi_wstrb_int[7:0]               = pt.BUILD_AHB_LITE ? dma_axi_wstrb_ahb[7:0] : dma_axi_wstrb[7:0];</a>
<a name="1318"><span class="lineNum">    1318 </span>            :    assign dma_axi_wlast_int                    = pt.BUILD_AHB_LITE ? dma_axi_wlast_ahb : dma_axi_wlast;</a>
<a name="1319"><span class="lineNum">    1319 </span>            :    assign dma_axi_bready_int                   = pt.BUILD_AHB_LITE ? dma_axi_bready_ahb : dma_axi_bready;</a>
<a name="1320"><span class="lineNum">    1320 </span>            :    assign dma_axi_arvalid_int                  = pt.BUILD_AHB_LITE ? dma_axi_arvalid_ahb : dma_axi_arvalid;</a>
<a name="1321"><span class="lineNum">    1321 </span>            :    assign dma_axi_arid_int[pt.DMA_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? dma_axi_arid_ahb[pt.DMA_BUS_TAG-1:0] : dma_axi_arid[pt.DMA_BUS_TAG-1:0];</a>
<a name="1322"><span class="lineNum">    1322 </span>            :    assign dma_axi_araddr_int[31:0]             = pt.BUILD_AHB_LITE ? dma_axi_araddr_ahb[31:0] : dma_axi_araddr[31:0];</a>
<a name="1323"><span class="lineNum">    1323 </span>            :    assign dma_axi_arsize_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_arsize_ahb[2:0] : dma_axi_arsize[2:0];</a>
<a name="1324"><span class="lineNum">    1324 </span>            :    assign dma_axi_arprot_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_arprot_ahb[2:0] : dma_axi_arprot[2:0];</a>
<a name="1325"><span class="lineNum">    1325 </span>            :    assign dma_axi_arlen_int[7:0]               = pt.BUILD_AHB_LITE ? dma_axi_arlen_ahb[7:0] : dma_axi_arlen[7:0];</a>
<a name="1326"><span class="lineNum">    1326 </span>            :    assign dma_axi_arburst_int[1:0]             = pt.BUILD_AHB_LITE ? dma_axi_arburst_ahb[1:0] : dma_axi_arburst[1:0];</a>
<a name="1327"><span class="lineNum">    1327 </span>            :    assign dma_axi_rready_int                   = pt.BUILD_AHB_LITE ? dma_axi_rready_ahb : dma_axi_rready;</a>
<a name="1328"><span class="lineNum">    1328 </span>            : </a>
<a name="1329"><span class="lineNum">    1329 </span>            : </a>
<a name="1330"><span class="lineNum">    1330 </span>            : if  (pt.BUILD_AHB_LITE == 1) begin</a>
<a name="1331"><span class="lineNum">    1331 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="1332"><span class="lineNum">    1332 </span>            :    property ahb_trxn_aligned;</a>
<a name="1333"><span class="lineNum">    1333 </span>            :      @(posedge clk) disable iff(~rst_l) (lsu_htrans[1:0] != 2'b0)  |-&gt; ((lsu_hsize[2:0] == 3'h0)                              |</a>
<a name="1334"><span class="lineNum">    1334 </span>            :                                                                         ((lsu_hsize[2:0] == 3'h1) &amp; (lsu_haddr[0] == 1'b0))   |</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                                                                         ((lsu_hsize[2:0] == 3'h2) &amp; (lsu_haddr[1:0] == 2'b0)) |</a>
<a name="1336"><span class="lineNum">    1336 </span>            :                                                                         ((lsu_hsize[2:0] == 3'h3) &amp; (lsu_haddr[2:0] == 3'b0)));</a>
<a name="1337"><span class="lineNum">    1337 </span>            :    endproperty</a>
<a name="1338"><span class="lineNum">    1338 </span>            :    assert_ahb_trxn_aligned: assert property (ahb_trxn_aligned) else</a>
<a name="1339"><span class="lineNum">    1339 </span>            :      $display(&quot;Assertion ahb_trxn_aligned failed: lsu_htrans=2'h%h, lsu_hsize=3'h%h, lsu_haddr=32'h%h&quot;,lsu_htrans[1:0], lsu_hsize[2:0], lsu_haddr[31:0]);</a>
<a name="1340"><span class="lineNum">    1340 </span>            : </a>
<a name="1341"><span class="lineNum">    1341 </span>            :    property dma_trxn_aligned;</a>
<a name="1342"><span class="lineNum">    1342 </span>            :      @(posedge clk) disable iff(~rst_l) (dma_htrans[1:0] != 2'b0)  |-&gt; ((dma_hsize[2:0] == 3'h0)                              |</a>
<a name="1343"><span class="lineNum">    1343 </span>            :                                                                         ((dma_hsize[2:0] == 3'h1) &amp; (dma_haddr[0] == 1'b0))   |</a>
<a name="1344"><span class="lineNum">    1344 </span>            :                                                                         ((dma_hsize[2:0] == 3'h2) &amp; (dma_haddr[1:0] == 2'b0)) |</a>
<a name="1345"><span class="lineNum">    1345 </span>            :                                                                         ((dma_hsize[2:0] == 3'h3) &amp; (dma_haddr[2:0] == 3'b0)));</a>
<a name="1346"><span class="lineNum">    1346 </span>            :    endproperty</a>
<a name="1347"><span class="lineNum">    1347 </span>            : </a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span>            : `endif</a>
<a name="1350"><span class="lineNum">    1350 </span>            :    end // if (pt.BUILD_AHB_LITE == 1)</a>
<a name="1351"><span class="lineNum">    1351 </span>            : </a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span>            :       // unpack packet</a>
<a name="1354"><span class="lineNum">    1354 </span>            :       // also need retires_p==3</a>
<a name="1355"><span class="lineNum">    1355 </span>            : </a>
<a name="1356"><span class="lineNum">    1356 </span>            :       assign trace_rv_i_insn_ip[31:0]     = trace_rv_trace_pkt.trace_rv_i_insn_ip[31:0];</a>
<a name="1357"><span class="lineNum">    1357 </span>            : </a>
<a name="1358"><span class="lineNum">    1358 </span>            :       assign trace_rv_i_address_ip[31:0]  = trace_rv_trace_pkt.trace_rv_i_address_ip[31:0];</a>
<a name="1359"><span class="lineNum">    1359 </span>            : </a>
<a name="1360"><span class="lineNum">    1360 </span>            :       assign trace_rv_i_valid_ip     = trace_rv_trace_pkt.trace_rv_i_valid_ip;</a>
<a name="1361"><span class="lineNum">    1361 </span>            : </a>
<a name="1362"><span class="lineNum">    1362 </span>            :       assign trace_rv_i_exception_ip = trace_rv_trace_pkt.trace_rv_i_exception_ip;</a>
<a name="1363"><span class="lineNum">    1363 </span>            : </a>
<a name="1364"><span class="lineNum">    1364 </span>            :       assign trace_rv_i_ecause_ip[4:0]    = trace_rv_trace_pkt.trace_rv_i_ecause_ip[4:0];</a>
<a name="1365"><span class="lineNum">    1365 </span>            : </a>
<a name="1366"><span class="lineNum">    1366 </span>            :       assign trace_rv_i_interrupt_ip = trace_rv_trace_pkt.trace_rv_i_interrupt_ip;</a>
<a name="1367"><span class="lineNum">    1367 </span>            : </a>
<a name="1368"><span class="lineNum">    1368 </span>            :       assign trace_rv_i_tval_ip[31:0]     = trace_rv_trace_pkt.trace_rv_i_tval_ip[31:0];</a>
<a name="1369"><span class="lineNum">    1369 </span>            : </a>
<a name="1370"><span class="lineNum">    1370 </span>            : </a>
<a name="1371"><span class="lineNum">    1371 </span>            : </a>
<a name="1372"><span class="lineNum">    1372 </span>            : endmodule // el2_veer</a>
<a name="1373"><span class="lineNum">    1373 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
