\documentclass{beamer}

\usetheme{Boadilla}
\usecolortheme{beaver}

\usepackage{graphicx}
\graphicspath{ {./images/} }

\title{RISC-V architecture}
\subtitle{CSCI 425 - Operating Systems Design}
\author{Logan Humbert}
\institute{Colorado Mesa University}
\date{May 6, 2024}
\titlegraphic{\includegraphics[width=2cm]{cmu_logo}}

\begin{document}
	\frame{\titlepage}
	
	\begin{frame}
		\frametitle{Table of Contents}
		\tableofcontents
	\end{frame}
	
	\section{Introduction}
	\begin{frame}
		\frametitle{Introduction}
		
		\begin{alertblock}{What is RISC-V}
			\begin{itemize}
				\item Open-source instruction set architecture (ISA)
				\item Focused on simplicity and efficiency, unlike complex x86 and ARM
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{RISC ?}
			\begin{itemize}
				\item RISC: Reduced Instruction Set Computer
				\item Opposed to CISC (Complex Instruction Set Computer)
			\end{itemize}
		\end{alertblock}
	\end{frame}
	
	\section{History}
	\begin{frame}
		\frametitle{History}
		
		\begin{alertblock}{Early 2010s}
			\begin{itemize}
				\item RISC-V project born at UC Berkeley
				\item Built on decades of RISC research (RISC-I and II in 1981)
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{2011}
			First RISC-V chip created
		\end{alertblock}
		
		\begin{alertblock}{2014}
			Publication of a paper on the benefits of open instruction
		\end{alertblock}
		
		\begin{alertblock}{2015}
			Creation of the RISC-V foundation
		\end{alertblock}
	\end{frame}
	
	\section{Design}
	\subsection{Simplicity}
	\begin{frame}
		\frametitle{Design}
		\framesubtitle{Simplicity}
		
		\begin{alertblock}{Characteristics}
			\begin{itemize}
				\item \textbf{Small Instruction Set}: Limited, well-defined set of instructions
				
				\item \textbf{Fixed Instruction Length:} Makes decoding faster and hardware simpler
				
				\item \textbf{Load/Store Architecture:}  Dedicated instructions for memory operations improve efficiency
			\end{itemize}
		\end{alertblock}
	\end{frame}
	
	\subsection{Modularity}
	\begin{frame}
		\frametitle{Design}
		\framesubtitle{Modularity}
		
		\begin{alertblock}{Characteristics}
			\begin{itemize}
				\item \textbf{Base ISA:} Core set of essential instructions
				
				\item \textbf{Standard Extensions:} Floating-point, compressed instructions, ...
				
				\item \textbf{Custom Extensions:} Design custom extensions for specialized tasks
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{Benefits}
		\begin{itemize}
			\item  Devices only use the instructions they need, reducing chip power and complexity
			
			\item  Enables innovation and tailoring ISAs for specific application areas
			
			\item  Promotes a collaborative ecosystem around RISC-V development
		\end{itemize}
		\end{alertblock}
	\end{frame}
	
	\subsection{Trade-offs and Challenges}
	\begin{frame}
		\frametitle{Design}
		\framesubtitle{Trade-offs and Challenges 1/2}
		
		\begin{alertblock}{Software Ecosystem}
			\begin{itemize}
				\item Limited software ecosystem compared to x86 and ARM
				
				\item Porting some software needed: development overhead
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{Industry Adoption}
			\begin{itemize}
				\item Growing adoption, but less ubiquitous than x86 and ARM
				
				\item Finding experienced RISC-V developers might be harder
			\end{itemize}
		\end{alertblock}
	\end{frame}
	
	\begin{frame}
		\frametitle{Design}
		\framesubtitle{Trade-offs and Challenges 2/2}
		
		\begin{alertblock}{Instruction Complexity}
			\begin{itemize}
				\item Complex tasks may need longer instruction sequences (no specialized instructions)
				
				\item Potential performance impact in some cases
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{Fragmentation}
			\begin{itemize}
				\item Openness could lead to some fragmentation (Various implementations)
				
				\item Extra care needed for software compatibility
			\end{itemize}
		\end{alertblock}
	\end{frame}
	
	\section{Applications}
	\begin{frame}
		\frametitle{Applications}
		
		\begin{alertblock}{Embedded systems}
			\begin{itemize}
				\item Microcontrollers for IoT devices, wearables, industrial control
				\item Meets power consumption requirements of space-constrained and battery-operated designs
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{Mobile devices}
			\begin{itemize}
				\item Handle the performance needed to power smartphones
				\item Can act as a co-processor for specialized tasks
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{Automotive, High-Performance computing}
			\begin{itemize}
				\item Handle complex computational tasks with customized ISAs
				\item RISC-V extensions: greater energy efficiency
			\end{itemize}
		\end{alertblock}
		
		\begin{alertblock}{Aerospace and Government}
				Meets High reliability, security requirements + resilience to radiation
		\end{alertblock}
	\end{frame}
	
	\section{Conclusion}
	\begin{frame}
		\frametitle{Conclusion}
		
		\begin{alertblock}{Recap}
			\begin{itemize}
				\item Open-source architecture accelerates innovation and collaboration
				\item Simplicity and modularity lead to efficiency and tailored solutions
				\item Wide range of applications, with potential to disrupt traditional markets
				\item Has some trade-offs compared to CISC architecture
			\end{itemize}
		\end{alertblock}
	\end{frame}
	
	\begin{frame}
		\frametitle{The End}
		
		\centering
		Thank you for your attention!
		\linebreak
		Do you have any question?
	\end{frame}
\end{document}