{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659448907879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659448907879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 02 17:01:47 2022 " "Processing started: Tue Aug 02 17:01:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659448907879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448907879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448907879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659448908238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659448908238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Traffic_Light-one " "Found design unit 1: Traffic_Light-one" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light " "Found entity 1: Traffic_Light" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-one " "Found design unit 1: Generator-one" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Segment-one " "Found design unit 1: Decoder7Segment-one" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Decoder7Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Segment " "Found entity 1: Decoder7Segment" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Decoder7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emergencysystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emergencysystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EmergencySystem-one " "Found design unit 1: EmergencySystem-one" {  } { { "EmergencySystem.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/EmergencySystem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915697 ""} { "Info" "ISGN_ENTITY_NAME" "1 EmergencySystem " "Found entity 1: EmergencySystem" {  } { { "EmergencySystem.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/EmergencySystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Traffic_Light-one " "Found design unit 1: Full_Traffic_Light-one" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Traffic_Light " "Found entity 1: Full_Traffic_Light" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659448915697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Traffic_Light " "Elaborating entity \"Full_Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659448915729 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk50 Full_Traffic_Light.vhd(49) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(49): signal \"clk50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915753 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swclk Full_Traffic_Light.vhd(50) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(50): signal \"swclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ey1 Full_Traffic_Light.vhd(51) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(51): signal \"Ey1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ey2 Full_Traffic_Light.vhd(52) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(52): signal \"Ey2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Er1 Full_Traffic_Light.vhd(53) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(53): signal \"Er1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eg2 Full_Traffic_Light.vhd(54) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(54): signal \"Eg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk50 Full_Traffic_Light.vhd(56) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(56): signal \"clk50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swclk Full_Traffic_Light.vhd(57) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(57): signal \"swclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TLy1 Full_Traffic_Light.vhd(58) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(58): signal \"TLy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TLy2 Full_Traffic_Light.vhd(59) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(59): signal \"TLy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TLr1 Full_Traffic_Light.vhd(60) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(60): signal \"TLr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TLg2 Full_Traffic_Light.vhd(61) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(61): signal \"TLg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Eclk Full_Traffic_Light.vhd(46) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(46): inferring latch(es) for signal or variable \"Eclk\", which holds its previous value in one or more paths through the process" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Eswclk Full_Traffic_Light.vhd(46) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(46): inferring latch(es) for signal or variable \"Eswclk\", which holds its previous value in one or more paths through the process" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TLclk Full_Traffic_Light.vhd(46) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(46): inferring latch(es) for signal or variable \"TLclk\", which holds its previous value in one or more paths through the process" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TLswclk Full_Traffic_Light.vhd(46) " "VHDL Process Statement warning at Full_Traffic_Light.vhd(46): inferring latch(es) for signal or variable \"TLswclk\", which holds its previous value in one or more paths through the process" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLswclk Full_Traffic_Light.vhd(46) " "Inferred latch for \"TLswclk\" at Full_Traffic_Light.vhd(46)" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLclk Full_Traffic_Light.vhd(46) " "Inferred latch for \"TLclk\" at Full_Traffic_Light.vhd(46)" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eswclk Full_Traffic_Light.vhd(46) " "Inferred latch for \"Eswclk\" at Full_Traffic_Light.vhd(46)" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eclk Full_Traffic_Light.vhd(46) " "Inferred latch for \"Eclk\" at Full_Traffic_Light.vhd(46)" {  } { { "Full_Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448915754 "|Full_Traffic_Light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Traffic_Light Traffic_Light:U1 " "Elaborating entity \"Traffic_Light\" for hierarchy \"Traffic_Light:U1\"" {  } { { "Full_Traffic_Light.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day Traffic_Light.vhd(44) " "VHDL Process Statement warning at Traffic_Light.vhd(44): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 "|Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day Traffic_Light.vhd(45) " "VHDL Process Statement warning at Traffic_Light.vhd(45): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 "|Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day Traffic_Light.vhd(46) " "VHDL Process Statement warning at Traffic_Light.vhd(46): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 "|Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day Traffic_Light.vhd(47) " "VHDL Process Statement warning at Traffic_Light.vhd(47): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 "|Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day Traffic_Light.vhd(48) " "VHDL Process Statement warning at Traffic_Light.vhd(48): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 "|Traffic_Light"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day Traffic_Light.vhd(49) " "VHDL Process Statement warning at Traffic_Light.vhd(49): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 "|Traffic_Light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generator Traffic_Light:U1\|Generator:Gen1 " "Elaborating entity \"Generator\" for hierarchy \"Traffic_Light:U1\|Generator:Gen1\"" {  } { { "Traffic_Light.vhd" "Gen1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Segment Traffic_Light:U1\|Decoder7Segment:Disp1 " "Elaborating entity \"Decoder7Segment\" for hierarchy \"Traffic_Light:U1\|Decoder7Segment:Disp1\"" {  } { { "Traffic_Light.vhd" "Disp1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659448915756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmergencySystem EmergencySystem:U2 " "Elaborating entity \"EmergencySystem\" for hierarchy \"EmergencySystem:U2\"" {  } { { "Full_Traffic_Light.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Full_Traffic_Light.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659448915761 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Emerg EmergencySystem.vhd(46) " "VHDL Process Statement warning at EmergencySystem.vhd(46): signal \"Emerg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EmergencySystem.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/EmergencySystem.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659448915761 "|EmergencySystem"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "EmergencySystem:U2\|sclk " "Found clock multiplexer EmergencySystem:U2\|sclk" {  } { { "EmergencySystem.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/EmergencySystem.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1659448915864 "|Full_Traffic_Light|EmergencySystem:U2|sclk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Traffic_Light:U1\|sclk " "Found clock multiplexer Traffic_Light:U1\|sclk" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/Traffic_Light.vhd" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1659448915864 "|Full_Traffic_Light|Traffic_Light:U1|sclk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1659448915864 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "EmergencySystem.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Synthesis - Quartus - Traffic Light/EmergencySystem.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659448916055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659448916055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659448916123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659448916450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659448916450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659448916496 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659448916496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659448916496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659448916496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659448916507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 02 17:01:56 2022 " "Processing ended: Tue Aug 02 17:01:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659448916507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659448916507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659448916507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659448916507 ""}
