
scp_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aa4  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08006b64  08006b64  00016b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fb8  08006fb8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006fb8  08006fb8  00016fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fc0  08006fc0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fc0  08006fc0  00016fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fc4  08006fc4  00016fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006fc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000027cc  20000074  0800703c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002840  0800703c  00022840  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132c1  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae7  00000000  00000000  0003335d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  00035e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  00036d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004923  00000000  00000000  00037b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112f8  00000000  00000000  0003c4b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087a6e  00000000  00000000  0004d7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d5219  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003af8  00000000  00000000  000d526c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006b4c 	.word	0x08006b4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08006b4c 	.word	0x08006b4c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <IsValid>:
STATIC uint16_t Crc16( uint8_t *crc_arr, uint8_t crc_num);
STATIC bool CheckType(uint8_t _type);
STATIC bool CheckMPU(uint8_t _mpu);
STATIC bool CheckRegisterAddr(uint16_t _addr);
#endif
STATIC enum Error_code     IsValid(Header* _header, uint8_t* _buffer, size_t _bufferSize, int _frameSize) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b086      	sub	sp, #24
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	60f8      	str	r0, [r7, #12]
 80004c4:	60b9      	str	r1, [r7, #8]
 80004c6:	607a      	str	r2, [r7, #4]
 80004c8:	603b      	str	r3, [r7, #0]

    _header->errorCode = no_error;
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	2200      	movs	r2, #0
 80004ce:	721a      	strb	r2, [r3, #8]
    if(!_buffer || _bufferSize < 6)
 80004d0:	68bb      	ldr	r3, [r7, #8]
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d002      	beq.n	80004dc <IsValid+0x20>
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	2b05      	cmp	r3, #5
 80004da:	d801      	bhi.n	80004e0 <IsValid+0x24>
        return incorrect_data_length;
 80004dc:	2305      	movs	r3, #5
 80004de:	e085      	b.n	80005ec <IsValid+0x130>

    if(!CheckType(_header->type))
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	789b      	ldrb	r3, [r3, #2]
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fc9f 	bl	8000e28 <CheckType>
 80004ea:	0003      	movs	r3, r0
 80004ec:	001a      	movs	r2, r3
 80004ee:	2301      	movs	r3, #1
 80004f0:	4053      	eors	r3, r2
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d002      	beq.n	80004fe <IsValid+0x42>
        _header->errorCode = incorrect_type;
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	2202      	movs	r2, #2
 80004fc:	721a      	strb	r2, [r3, #8]

    if(!CheckMPU(_header->cmd0))
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	78db      	ldrb	r3, [r3, #3]
 8000502:	0018      	movs	r0, r3
 8000504:	f000 fca1 	bl	8000e4a <CheckMPU>
 8000508:	0003      	movs	r3, r0
 800050a:	001a      	movs	r2, r3
 800050c:	2301      	movs	r3, #1
 800050e:	4053      	eors	r3, r2
 8000510:	b2db      	uxtb	r3, r3
 8000512:	2b00      	cmp	r3, #0
 8000514:	d002      	beq.n	800051c <IsValid+0x60>
        _header->errorCode = incorrect_mpu_address;
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	2203      	movs	r2, #3
 800051a:	721a      	strb	r2, [r3, #8]

    if(!CheckRegisterAddr(_header->cmd1))
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	889b      	ldrh	r3, [r3, #4]
 8000520:	0018      	movs	r0, r3
 8000522:	f000 fca7 	bl	8000e74 <CheckRegisterAddr>
 8000526:	0003      	movs	r3, r0
 8000528:	001a      	movs	r2, r3
 800052a:	2301      	movs	r3, #1
 800052c:	4053      	eors	r3, r2
 800052e:	b2db      	uxtb	r3, r3
 8000530:	2b00      	cmp	r3, #0
 8000532:	d002      	beq.n	800053a <IsValid+0x7e>
        _header->errorCode = incorrect_register_address;
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	2204      	movs	r2, #4
 8000538:	721a      	strb	r2, [r3, #8]

    uint16_t crc = _buffer[_header->len + SOF_SIZE + LEN_SIZE];
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	881b      	ldrh	r3, [r3, #0]
 800053e:	3304      	adds	r3, #4
 8000540:	68ba      	ldr	r2, [r7, #8]
 8000542:	18d3      	adds	r3, r2, r3
 8000544:	781a      	ldrb	r2, [r3, #0]
 8000546:	2016      	movs	r0, #22
 8000548:	183b      	adds	r3, r7, r0
 800054a:	801a      	strh	r2, [r3, #0]
    crc += _buffer[_header->len + 1 + SOF_SIZE + LEN_SIZE] << 8;
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	3305      	adds	r3, #5
 8000552:	68ba      	ldr	r2, [r7, #8]
 8000554:	18d3      	adds	r3, r2, r3
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b29b      	uxth	r3, r3
 800055a:	021b      	lsls	r3, r3, #8
 800055c:	b299      	uxth	r1, r3
 800055e:	183b      	adds	r3, r7, r0
 8000560:	183a      	adds	r2, r7, r0
 8000562:	8812      	ldrh	r2, [r2, #0]
 8000564:	188a      	adds	r2, r1, r2
 8000566:	801a      	strh	r2, [r3, #0]


    if( _bufferSize < _header->len)
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	881b      	ldrh	r3, [r3, #0]
 800056c:	001a      	movs	r2, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4293      	cmp	r3, r2
 8000572:	d201      	bcs.n	8000578 <IsValid+0xbc>
        return incorrect_data_length;
 8000574:	2305      	movs	r3, #5
 8000576:	e039      	b.n	80005ec <IsValid+0x130>

    if (crc != Crc16(_buffer + SOF_SIZE, _header->len + LEN_SIZE))
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	1c9a      	adds	r2, r3, #2
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	881b      	ldrh	r3, [r3, #0]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	3302      	adds	r3, #2
 8000584:	b2db      	uxtb	r3, r3
 8000586:	0019      	movs	r1, r3
 8000588:	0010      	movs	r0, r2
 800058a:	f000 fc1b 	bl	8000dc4 <Crc16>
 800058e:	0003      	movs	r3, r0
 8000590:	001a      	movs	r2, r3
 8000592:	2316      	movs	r3, #22
 8000594:	18fb      	adds	r3, r7, r3
 8000596:	881b      	ldrh	r3, [r3, #0]
 8000598:	4293      	cmp	r3, r2
 800059a:	d002      	beq.n	80005a2 <IsValid+0xe6>
        _header->errorCode = slave_data_integrity;
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	2207      	movs	r2, #7
 80005a0:	721a      	strb	r2, [r3, #8]

    if(_header->mode != finish)
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	7a5b      	ldrb	r3, [r3, #9]
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d002      	beq.n	80005b0 <IsValid+0xf4>
        _header->errorCode = incorrect_frame_format;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	2201      	movs	r2, #1
 80005ae:	721a      	strb	r2, [r3, #8]


    if(_header->errorCode != no_error)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	7a1b      	ldrb	r3, [r3, #8]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d008      	beq.n	80005ca <IsValid+0x10e>
        SET_1ST_BIT(_header->type);
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	789b      	ldrb	r3, [r3, #2]
 80005bc:	2280      	movs	r2, #128	; 0x80
 80005be:	4252      	negs	r2, r2
 80005c0:	4313      	orrs	r3, r2
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	709a      	strb	r2, [r3, #2]
 80005c8:	e006      	b.n	80005d8 <IsValid+0x11c>
    else
        UNSET_1ST_BIT(_header->type);
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	789b      	ldrb	r3, [r3, #2]
 80005ce:	227f      	movs	r2, #127	; 0x7f
 80005d0:	4013      	ands	r3, r2
 80005d2:	b2da      	uxtb	r2, r3
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	709a      	strb	r2, [r3, #2]

    if( _frameSize < (_header->len + 6))
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	881b      	ldrh	r3, [r3, #0]
 80005dc:	3305      	adds	r3, #5
 80005de:	683a      	ldr	r2, [r7, #0]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	dc01      	bgt.n	80005e8 <IsValid+0x12c>
        return incorrect_frame_format;
 80005e4:	2301      	movs	r3, #1
 80005e6:	e001      	b.n	80005ec <IsValid+0x130>

    return _header->errorCode;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	7a1b      	ldrb	r3, [r3, #8]
}
 80005ec:	0018      	movs	r0, r3
 80005ee:	46bd      	mov	sp, r7
 80005f0:	b006      	add	sp, #24
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <WriteData>:
STATIC bool WriteData(Header* _header, uint8_t* _buffer, uint8_t* _data, size_t _dataLen) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b086      	sub	sp, #24
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
 8000600:	603b      	str	r3, [r7, #0]
    if(_dataLen > (MAX_PROTOCOL_LEN - HEADER_SIZE) || !_data || !_buffer)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	4a16      	ldr	r2, [pc, #88]	; (8000660 <WriteData+0x6c>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d805      	bhi.n	8000616 <WriteData+0x22>
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d002      	beq.n	8000616 <WriteData+0x22>
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d101      	bne.n	800061a <WriteData+0x26>
        return false;
 8000616:	2300      	movs	r3, #0
 8000618:	e01d      	b.n	8000656 <WriteData+0x62>

    for(int i = 0; i < _dataLen; i++)
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
 800061e:	e00b      	b.n	8000638 <WriteData+0x44>
        _buffer[i + DATA_START_PLACE] = _data[i];
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	687a      	ldr	r2, [r7, #4]
 8000624:	18d2      	adds	r2, r2, r3
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	330a      	adds	r3, #10
 800062a:	68b9      	ldr	r1, [r7, #8]
 800062c:	18cb      	adds	r3, r1, r3
 800062e:	7812      	ldrb	r2, [r2, #0]
 8000630:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < _dataLen; i++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	683a      	ldr	r2, [r7, #0]
 800063c:	429a      	cmp	r2, r3
 800063e:	d8ef      	bhi.n	8000620 <WriteData+0x2c>
    _header->cmd2 = _dataLen;
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	b29a      	uxth	r2, r3
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	80da      	strh	r2, [r3, #6]
    _header->len = _dataLen + 6;
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	b29b      	uxth	r3, r3
 800064c:	3306      	adds	r3, #6
 800064e:	b29a      	uxth	r2, r3
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	801a      	strh	r2, [r3, #0]
    return true;
 8000654:	2301      	movs	r3, #1
}
 8000656:	0018      	movs	r0, r3
 8000658:	46bd      	mov	sp, r7
 800065a:	b006      	add	sp, #24
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	000003fa 	.word	0x000003fa

08000664 <Serialize>:
STATIC uint8_t* Serialize(Header* _header, uint8_t* _buffer) {
 8000664:	b5b0      	push	{r4, r5, r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
    if(!_buffer)
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d101      	bne.n	8000678 <Serialize+0x14>
        return NULL;
 8000674:	2300      	movs	r3, #0
 8000676:	e083      	b.n	8000780 <Serialize+0x11c>

    //SOF
    _buffer[0] = SOF & 0xff;//0xAA
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	22aa      	movs	r2, #170	; 0xaa
 800067c:	701a      	strb	r2, [r3, #0]
    _buffer[1] = SOF >> 8;//0x55
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	3301      	adds	r3, #1
 8000682:	2255      	movs	r2, #85	; 0x55
 8000684:	701a      	strb	r2, [r3, #0]

    //Payload
    //Header
    _buffer[4] = _header->type;
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	3304      	adds	r3, #4
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	7892      	ldrb	r2, [r2, #2]
 800068e:	701a      	strb	r2, [r3, #0]
    _buffer[5] = _header->cmd0;
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	3305      	adds	r3, #5
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	78d2      	ldrb	r2, [r2, #3]
 8000698:	701a      	strb	r2, [r3, #0]
    _buffer[6] = _header->cmd1 & 0xff;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	889a      	ldrh	r2, [r3, #4]
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	3306      	adds	r3, #6
 80006a2:	b2d2      	uxtb	r2, r2
 80006a4:	701a      	strb	r2, [r3, #0]
    _buffer[7] = _header->cmd1 >> 8;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	889b      	ldrh	r3, [r3, #4]
 80006aa:	0a1b      	lsrs	r3, r3, #8
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	3307      	adds	r3, #7
 80006b2:	b2d2      	uxtb	r2, r2
 80006b4:	701a      	strb	r2, [r3, #0]

    if(_header->errorCode == no_error) {
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	7a1b      	ldrb	r3, [r3, #8]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d10e      	bne.n	80006dc <Serialize+0x78>

        _buffer[8] = _header->cmd2 & 0xff;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	88da      	ldrh	r2, [r3, #6]
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	3308      	adds	r3, #8
 80006c6:	b2d2      	uxtb	r2, r2
 80006c8:	701a      	strb	r2, [r3, #0]
        _buffer[9] = _header->cmd2 >> 8;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	88db      	ldrh	r3, [r3, #6]
 80006ce:	0a1b      	lsrs	r3, r3, #8
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	3309      	adds	r3, #9
 80006d6:	b2d2      	uxtb	r2, r2
 80006d8:	701a      	strb	r2, [r3, #0]
 80006da:	e017      	b.n	800070c <Serialize+0xa8>
    } else {
        _header->type |= 0x80;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	789b      	ldrb	r3, [r3, #2]
 80006e0:	2280      	movs	r2, #128	; 0x80
 80006e2:	4252      	negs	r2, r2
 80006e4:	4313      	orrs	r3, r2
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	709a      	strb	r2, [r3, #2]
        _header->cmd2 = 1;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2201      	movs	r2, #1
 80006f0:	80da      	strh	r2, [r3, #6]
        _buffer[8] = 0x01;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	3308      	adds	r3, #8
 80006f6:	2201      	movs	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
        _buffer[9] = 0x00;
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	3309      	adds	r3, #9
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
        _buffer[10] = _header->errorCode;
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	330a      	adds	r3, #10
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	7a12      	ldrb	r2, [r2, #8]
 800070a:	701a      	strb	r2, [r3, #0]
    }
    _buffer[2] = (_header->cmd2 + HEADER_SIZE) & 0xff;//lsb
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	88db      	ldrh	r3, [r3, #6]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	3302      	adds	r3, #2
 8000716:	3206      	adds	r2, #6
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	701a      	strb	r2, [r3, #0]
    _buffer[3] = (_header->cmd2 + HEADER_SIZE) >> 8; //msb
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	88db      	ldrh	r3, [r3, #6]
 8000720:	3306      	adds	r3, #6
 8000722:	121a      	asrs	r2, r3, #8
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	3303      	adds	r3, #3
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	701a      	strb	r2, [r3, #0]
    _header->len = _header->cmd2 + HEADER_SIZE;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	88db      	ldrh	r3, [r3, #6]
 8000730:	3306      	adds	r3, #6
 8000732:	b29a      	uxth	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	801a      	strh	r2, [r3, #0]
    uint16_t crc = Crc16(_buffer + SOF_SIZE, _header->cmd2 + HEADER_SIZE + LEN_SIZE);
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	1c9a      	adds	r2, r3, #2
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	88db      	ldrh	r3, [r3, #6]
 8000740:	b2db      	uxtb	r3, r3
 8000742:	3308      	adds	r3, #8
 8000744:	b2db      	uxtb	r3, r3
 8000746:	250e      	movs	r5, #14
 8000748:	197c      	adds	r4, r7, r5
 800074a:	0019      	movs	r1, r3
 800074c:	0010      	movs	r0, r2
 800074e:	f000 fb39 	bl	8000dc4 <Crc16>
 8000752:	0003      	movs	r3, r0
 8000754:	8023      	strh	r3, [r4, #0]
    _buffer[_header->len + SOF_SIZE + LEN_SIZE] = crc & 0xff;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	3304      	adds	r3, #4
 800075c:	683a      	ldr	r2, [r7, #0]
 800075e:	18d3      	adds	r3, r2, r3
 8000760:	197a      	adds	r2, r7, r5
 8000762:	8812      	ldrh	r2, [r2, #0]
 8000764:	b2d2      	uxtb	r2, r2
 8000766:	701a      	strb	r2, [r3, #0]
    _buffer[_header->len + SOF_SIZE + LEN_SIZE + 1] = crc >> 8 ;
 8000768:	197b      	adds	r3, r7, r5
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b299      	uxth	r1, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	3305      	adds	r3, #5
 8000776:	683a      	ldr	r2, [r7, #0]
 8000778:	18d3      	adds	r3, r2, r3
 800077a:	b2ca      	uxtb	r2, r1
 800077c:	701a      	strb	r2, [r3, #0]

    return _buffer;
 800077e:	683b      	ldr	r3, [r7, #0]
}
 8000780:	0018      	movs	r0, r3
 8000782:	46bd      	mov	sp, r7
 8000784:	b004      	add	sp, #16
 8000786:	bdb0      	pop	{r4, r5, r7, pc}

08000788 <DeserializePayload>:
STATIC void     DeserializePayload(Header* _header, uint8_t* _buffer, uint8_t _byte, int* _frameSize) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	701a      	strb	r2, [r3, #0]
    switch (_header->mode) {
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	7a5b      	ldrb	r3, [r3, #9]
 800079c:	2b03      	cmp	r3, #3
 800079e:	d002      	beq.n	80007a6 <DeserializePayload+0x1e>
 80007a0:	2b04      	cmp	r3, #4
 80007a2:	d052      	beq.n	800084a <DeserializePayload+0xc2>
        case data: {
                _buffer[*_frameSize] = _byte;
                (*_frameSize)++;
        }  break;
    }
}
 80007a4:	e05f      	b.n	8000866 <DeserializePayload+0xde>
            switch (*_frameSize) {
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	3b04      	subs	r3, #4
 80007ac:	2b04      	cmp	r3, #4
 80007ae:	d82f      	bhi.n	8000810 <DeserializePayload+0x88>
 80007b0:	009a      	lsls	r2, r3, #2
 80007b2:	4b2f      	ldr	r3, [pc, #188]	; (8000870 <DeserializePayload+0xe8>)
 80007b4:	18d3      	adds	r3, r2, r3
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	469f      	mov	pc, r3
                    _header->type = _byte;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	1dfa      	adds	r2, r7, #7
 80007be:	7812      	ldrb	r2, [r2, #0]
 80007c0:	709a      	strb	r2, [r3, #2]
                    _header->cmd0 = _byte;
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	1dfa      	adds	r2, r7, #7
 80007c6:	7812      	ldrb	r2, [r2, #0]
 80007c8:	70da      	strb	r2, [r3, #3]
                    _header->cmd1 = _byte;
 80007ca:	1dfb      	adds	r3, r7, #7
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	b29a      	uxth	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	809a      	strh	r2, [r3, #4]
                    _header->cmd1 += _byte << 8;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	889a      	ldrh	r2, [r3, #4]
 80007d8:	1dfb      	adds	r3, r7, #7
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b29b      	uxth	r3, r3
 80007de:	021b      	lsls	r3, r3, #8
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	18d3      	adds	r3, r2, r3
 80007e4:	b29a      	uxth	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	809a      	strh	r2, [r3, #4]
                    _header->cmd2 = _byte;
 80007ea:	1dfb      	adds	r3, r7, #7
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	80da      	strh	r2, [r3, #6]
                    _buffer[*_frameSize] = _byte;
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	001a      	movs	r2, r3
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	189b      	adds	r3, r3, r2
 80007fe:	1dfa      	adds	r2, r7, #7
 8000800:	7812      	ldrb	r2, [r2, #0]
 8000802:	701a      	strb	r2, [r3, #0]
                    (*_frameSize)++;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	1c5a      	adds	r2, r3, #1
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	601a      	str	r2, [r3, #0]
                    break;
 800080e:	e01b      	b.n	8000848 <DeserializePayload+0xc0>
                    _header->cmd2 += _byte << 8;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	88da      	ldrh	r2, [r3, #6]
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b29b      	uxth	r3, r3
 800081a:	021b      	lsls	r3, r3, #8
 800081c:	b29b      	uxth	r3, r3
 800081e:	18d3      	adds	r3, r2, r3
 8000820:	b29a      	uxth	r2, r3
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	80da      	strh	r2, [r3, #6]
                    _buffer[*_frameSize] = _byte;
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	001a      	movs	r2, r3
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	189b      	adds	r3, r3, r2
 8000830:	1dfa      	adds	r2, r7, #7
 8000832:	7812      	ldrb	r2, [r2, #0]
 8000834:	701a      	strb	r2, [r3, #0]
                    (*_frameSize)++;
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	1c5a      	adds	r2, r3, #1
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	601a      	str	r2, [r3, #0]
                    _header->mode = data;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	2204      	movs	r2, #4
 8000844:	725a      	strb	r2, [r3, #9]
                    break;
 8000846:	46c0      	nop			; (mov r8, r8)
        }  break;
 8000848:	e00d      	b.n	8000866 <DeserializePayload+0xde>
                _buffer[*_frameSize] = _byte;
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	001a      	movs	r2, r3
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	189b      	adds	r3, r3, r2
 8000854:	1dfa      	adds	r2, r7, #7
 8000856:	7812      	ldrb	r2, [r2, #0]
 8000858:	701a      	strb	r2, [r3, #0]
                (*_frameSize)++;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	1c5a      	adds	r2, r3, #1
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	601a      	str	r2, [r3, #0]
        }  break;
 8000864:	46c0      	nop			; (mov r8, r8)
}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	46bd      	mov	sp, r7
 800086a:	b004      	add	sp, #16
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	08006df4 	.word	0x08006df4

08000874 <DeserializeFrame>:
STATIC void     DeserializeFrame(Header* _header, uint8_t* _buffer, uint8_t _byte, int* _frameSize) {
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	60f8      	str	r0, [r7, #12]
 800087c:	60b9      	str	r1, [r7, #8]
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	1dfb      	adds	r3, r7, #7
 8000882:	701a      	strb	r2, [r3, #0]
    switch (_header->mode) {
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	7a5b      	ldrb	r3, [r3, #9]
 8000888:	2b06      	cmp	r3, #6
 800088a:	d900      	bls.n	800088e <DeserializeFrame+0x1a>
 800088c:	e0a8      	b.n	80009e0 <DeserializeFrame+0x16c>
 800088e:	009a      	lsls	r2, r3, #2
 8000890:	4b64      	ldr	r3, [pc, #400]	; (8000a24 <DeserializeFrame+0x1b0>)
 8000892:	18d3      	adds	r3, r2, r3
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	469f      	mov	pc, r3
        case empty: {
            _header->errorCode = no_error;
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	2200      	movs	r2, #0
 800089c:	721a      	strb	r2, [r3, #8]
            if(_byte == (SOF & 0xff)) {
 800089e:	1dfb      	adds	r3, r7, #7
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	2baa      	cmp	r3, #170	; 0xaa
 80008a4:	d000      	beq.n	80008a8 <DeserializeFrame+0x34>
 80008a6:	e0b7      	b.n	8000a18 <DeserializeFrame+0x1a4>
                _header->mode = sof;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	2201      	movs	r2, #1
 80008ac:	725a      	strb	r2, [r3, #9]
                *_frameSize = 1;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	2201      	movs	r2, #1
 80008b2:	601a      	str	r2, [r3, #0]
                _buffer[0] = _byte;
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	1dfa      	adds	r2, r7, #7
 80008b8:	7812      	ldrb	r2, [r2, #0]
 80008ba:	701a      	strb	r2, [r3, #0]
            }
        }  break;
 80008bc:	e0ac      	b.n	8000a18 <DeserializeFrame+0x1a4>
        case sof: {
            _header->errorCode = incorrect_frame_format;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	2201      	movs	r2, #1
 80008c2:	721a      	strb	r2, [r3, #8]
            if(_byte == (SOF >> 8)) {
 80008c4:	1dfb      	adds	r3, r7, #7
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2b55      	cmp	r3, #85	; 0x55
 80008ca:	d110      	bne.n	80008ee <DeserializeFrame+0x7a>
                _header->mode = len;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2202      	movs	r2, #2
 80008d0:	725a      	strb	r2, [r3, #9]
                _buffer[*_frameSize] = _byte;
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	001a      	movs	r2, r3
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	189b      	adds	r3, r3, r2
 80008dc:	1dfa      	adds	r2, r7, #7
 80008de:	7812      	ldrb	r2, [r2, #0]
 80008e0:	701a      	strb	r2, [r3, #0]
                (*_frameSize)++;
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	1c5a      	adds	r2, r3, #1
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	601a      	str	r2, [r3, #0]
            } else {
                _header->mode = empty;
                *_frameSize = 0;
            }
        }  break;
 80008ec:	e095      	b.n	8000a1a <DeserializeFrame+0x1a6>
                _header->mode = empty;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	2200      	movs	r2, #0
 80008f2:	725a      	strb	r2, [r3, #9]
                *_frameSize = 0;
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
        }  break;
 80008fa:	e08e      	b.n	8000a1a <DeserializeFrame+0x1a6>
        case len: {
            if(*_frameSize == SOF_SIZE) {
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b02      	cmp	r3, #2
 8000902:	d112      	bne.n	800092a <DeserializeFrame+0xb6>
                _buffer[*_frameSize] = _byte;
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	001a      	movs	r2, r3
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	189b      	adds	r3, r3, r2
 800090e:	1dfa      	adds	r2, r7, #7
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	701a      	strb	r2, [r3, #0]
                (*_frameSize)++;
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	1c5a      	adds	r2, r3, #1
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	601a      	str	r2, [r3, #0]
                _header->len = _byte;
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	b29a      	uxth	r2, r3
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	801a      	strh	r2, [r3, #0]
                _buffer[*_frameSize] = _byte;
                (*_frameSize)++;
                _header->mode = header;
                _header->len += _byte << 8;
            }
        }  break;
 8000928:	e077      	b.n	8000a1a <DeserializeFrame+0x1a6>
                _buffer[*_frameSize] = _byte;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	001a      	movs	r2, r3
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	189b      	adds	r3, r3, r2
 8000934:	1dfa      	adds	r2, r7, #7
 8000936:	7812      	ldrb	r2, [r2, #0]
 8000938:	701a      	strb	r2, [r3, #0]
                (*_frameSize)++;
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	1c5a      	adds	r2, r3, #1
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	601a      	str	r2, [r3, #0]
                _header->mode = header;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2203      	movs	r2, #3
 8000948:	725a      	strb	r2, [r3, #9]
                _header->len += _byte << 8;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	881a      	ldrh	r2, [r3, #0]
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b29b      	uxth	r3, r3
 8000954:	021b      	lsls	r3, r3, #8
 8000956:	b29b      	uxth	r3, r3
 8000958:	18d3      	adds	r3, r2, r3
 800095a:	b29a      	uxth	r2, r3
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	801a      	strh	r2, [r3, #0]
        }  break;
 8000960:	e05b      	b.n	8000a1a <DeserializeFrame+0x1a6>
        case fcs: {
            if(*_frameSize < (_header->len + SOF_SIZE + LEN_SIZE + FCS_SIZE - 1)) {
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	1d1a      	adds	r2, r3, #4
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	429a      	cmp	r2, r3
 800096e:	db0d      	blt.n	800098c <DeserializeFrame+0x118>
                _buffer[*_frameSize] = _byte;
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	001a      	movs	r2, r3
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	189b      	adds	r3, r3, r2
 800097a:	1dfa      	adds	r2, r7, #7
 800097c:	7812      	ldrb	r2, [r2, #0]
 800097e:	701a      	strb	r2, [r3, #0]
                (*_frameSize)++;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	1c5a      	adds	r2, r3, #1
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	601a      	str	r2, [r3, #0]
                _buffer[*_frameSize] = _byte;
                (*_frameSize)++;
                _header->mode = finish;
                _header->errorCode = IsValid(_header, _buffer, *_frameSize, *_frameSize);
            }
        }  break;
 800098a:	e046      	b.n	8000a1a <DeserializeFrame+0x1a6>
                _buffer[*_frameSize] = _byte;
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	001a      	movs	r2, r3
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	189b      	adds	r3, r3, r2
 8000996:	1dfa      	adds	r2, r7, #7
 8000998:	7812      	ldrb	r2, [r2, #0]
 800099a:	701a      	strb	r2, [r3, #0]
                (*_frameSize)++;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	1c5a      	adds	r2, r3, #1
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	601a      	str	r2, [r3, #0]
                _header->mode = finish;
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	2206      	movs	r2, #6
 80009aa:	725a      	strb	r2, [r3, #9]
                _header->errorCode = IsValid(_header, _buffer, *_frameSize, *_frameSize);
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	001a      	movs	r2, r3
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	68b9      	ldr	r1, [r7, #8]
 80009b8:	68f8      	ldr	r0, [r7, #12]
 80009ba:	f7ff fd7f 	bl	80004bc <IsValid>
 80009be:	0003      	movs	r3, r0
 80009c0:	001a      	movs	r2, r3
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	721a      	strb	r2, [r3, #8]
        }  break;
 80009c6:	e028      	b.n	8000a1a <DeserializeFrame+0x1a6>
        case finish: {

            _header->mode = empty;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2200      	movs	r2, #0
 80009cc:	725a      	strb	r2, [r3, #9]
            DeserializeFrame(_header, _buffer, _byte,  _frameSize);
 80009ce:	683c      	ldr	r4, [r7, #0]
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	68b9      	ldr	r1, [r7, #8]
 80009d6:	68f8      	ldr	r0, [r7, #12]
 80009d8:	0023      	movs	r3, r4
 80009da:	f7ff ff4b 	bl	8000874 <DeserializeFrame>
        } break;
 80009de:	e01c      	b.n	8000a1a <DeserializeFrame+0x1a6>
        default: {

            if (*_frameSize < ( _header->len + LEN_SIZE + SOF_SIZE))
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	881b      	ldrh	r3, [r3, #0]
 80009e4:	1cda      	adds	r2, r3, #3
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	db08      	blt.n	8000a00 <DeserializeFrame+0x18c>
                DeserializePayload(_header, _buffer, _byte, _frameSize);
 80009ee:	683c      	ldr	r4, [r7, #0]
 80009f0:	1dfb      	adds	r3, r7, #7
 80009f2:	781a      	ldrb	r2, [r3, #0]
 80009f4:	68b9      	ldr	r1, [r7, #8]
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	0023      	movs	r3, r4
 80009fa:	f7ff fec5 	bl	8000788 <DeserializePayload>
            else {
                _header->mode = fcs;
                DeserializeFrame(_header, _buffer, _byte, _frameSize);
            }
        } break;
 80009fe:	e00c      	b.n	8000a1a <DeserializeFrame+0x1a6>
                _header->mode = fcs;
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2205      	movs	r2, #5
 8000a04:	725a      	strb	r2, [r3, #9]
                DeserializeFrame(_header, _buffer, _byte, _frameSize);
 8000a06:	683c      	ldr	r4, [r7, #0]
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	781a      	ldrb	r2, [r3, #0]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	68f8      	ldr	r0, [r7, #12]
 8000a10:	0023      	movs	r3, r4
 8000a12:	f7ff ff2f 	bl	8000874 <DeserializeFrame>
        } break;
 8000a16:	e000      	b.n	8000a1a <DeserializeFrame+0x1a6>
        }  break;
 8000a18:	46c0      	nop			; (mov r8, r8)
    }
}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b005      	add	sp, #20
 8000a20:	bd90      	pop	{r4, r7, pc}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	08006e08 	.word	0x08006e08

08000a28 <CreateHost>:
static uint8_t* CreateRequest(Host* _host);
static bool WriteHostData(Host* _host,  uint8_t* _data, size_t _dataLen);
static enum Error_code IsHostValid(Host* _host);
static void ReadHost(Host* _host, uint8_t _byte);

void CreateHost(Host* _host, uint8_t* _dataBuffer, size_t _bufferSize, uint8_t _mpu, uint16_t _register, enum Frame_type _req) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
 8000a34:	001a      	movs	r2, r3
 8000a36:	1cfb      	adds	r3, r7, #3
 8000a38:	701a      	strb	r2, [r3, #0]


    ChangeFrameType(_host, _req);
 8000a3a:	231c      	movs	r3, #28
 8000a3c:	18fb      	adds	r3, r7, r3
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	0011      	movs	r1, r2
 8000a44:	0018      	movs	r0, r3
 8000a46:	f000 f8ce 	bl	8000be6 <ChangeFrameType>
    _host->header.len = 0;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	801a      	strh	r2, [r3, #0]
    _host->header.cmd0 = _mpu;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	1cfa      	adds	r2, r7, #3
 8000a54:	7812      	ldrb	r2, [r2, #0]
 8000a56:	70da      	strb	r2, [r3, #3]
    _host->header.cmd1 = _register;
 8000a58:	68fa      	ldr	r2, [r7, #12]
 8000a5a:	2318      	movs	r3, #24
 8000a5c:	18fb      	adds	r3, r7, r3
 8000a5e:	881b      	ldrh	r3, [r3, #0]
 8000a60:	8093      	strh	r3, [r2, #4]
    _host->header.cmd2 = 0;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	2200      	movs	r2, #0
 8000a66:	80da      	strh	r2, [r3, #6]
    _host->header.errorCode   = no_error;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	721a      	strb	r2, [r3, #8]
    _host->header.mode = empty;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	2200      	movs	r2, #0
 8000a72:	725a      	strb	r2, [r3, #9]
    _host->bufferSize = _bufferSize;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	611a      	str	r2, [r3, #16]
    _host->frameSize = 0;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]

    _host->WriteData = &WriteHostData;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	4a12      	ldr	r2, [pc, #72]	; (8000acc <CreateHost+0xa4>)
 8000a84:	61da      	str	r2, [r3, #28]
    _host->CreateRequest = &CreateRequest;
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	4a11      	ldr	r2, [pc, #68]	; (8000ad0 <CreateHost+0xa8>)
 8000a8a:	619a      	str	r2, [r3, #24]
    _host->Read = &ReadHost;
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4a11      	ldr	r2, [pc, #68]	; (8000ad4 <CreateHost+0xac>)
 8000a90:	621a      	str	r2, [r3, #32]
    _host->IsValid = &IsHostValid;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	4a10      	ldr	r2, [pc, #64]	; (8000ad8 <CreateHost+0xb0>)
 8000a96:	625a      	str	r2, [r3, #36]	; 0x24
    if(_dataBuffer && (_bufferSize > 6 && _bufferSize < MAX_PROTOCOL_LEN + 1))
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d00b      	beq.n	8000ab6 <CreateHost+0x8e>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2b06      	cmp	r3, #6
 8000aa2:	d908      	bls.n	8000ab6 <CreateHost+0x8e>
 8000aa4:	687a      	ldr	r2, [r7, #4]
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d803      	bhi.n	8000ab6 <CreateHost+0x8e>
        _host->buffer = _dataBuffer;
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	68ba      	ldr	r2, [r7, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	e006      	b.n	8000ac4 <CreateHost+0x9c>
    else {
        _host->buffer = NULL;
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
        _host->header.errorCode = incorrect_data_length;
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	2205      	movs	r2, #5
 8000ac0:	721a      	strb	r2, [r3, #8]
    }
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46c0      	nop			; (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b004      	add	sp, #16
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	08000b5f 	.word	0x08000b5f
 8000ad0:	08000bab 	.word	0x08000bab
 8000ad4:	08000add 	.word	0x08000add
 8000ad8:	08000b1d 	.word	0x08000b1d

08000adc <ReadHost>:
static void ReadHost(Host* _host, uint8_t _byte){
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	000a      	movs	r2, r1
 8000ae6:	1cfb      	adds	r3, r7, #3
 8000ae8:	701a      	strb	r2, [r3, #0]
    if(_host->frameSize >= _host->bufferSize){
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	001a      	movs	r2, r3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d303      	bcc.n	8000b00 <ReadHost+0x24>
        _host->header.errorCode = incorrect_data_length;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2205      	movs	r2, #5
 8000afc:	721a      	strb	r2, [r3, #8]
        return;
 8000afe:	e00a      	b.n	8000b16 <ReadHost+0x3a>
    }
    DeserializeFrame(&_host->header, _host->buffer, _byte, &_host->frameSize);
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68d9      	ldr	r1, [r3, #12]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	3314      	adds	r3, #20
 8000b0a:	001c      	movs	r4, r3
 8000b0c:	1cfb      	adds	r3, r7, #3
 8000b0e:	781a      	ldrb	r2, [r3, #0]
 8000b10:	0023      	movs	r3, r4
 8000b12:	f7ff feaf 	bl	8000874 <DeserializeFrame>
}
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b003      	add	sp, #12
 8000b1a:	bd90      	pop	{r4, r7, pc}

08000b1c <IsHostValid>:
static enum Error_code IsHostValid(Host* _host) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]

    if (_host->header.type == REQR_CODE && _host->header.cmd2 == 0 && _host->header.mode == finish)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	789b      	ldrb	r3, [r3, #2]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d10a      	bne.n	8000b42 <IsHostValid+0x26>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	88db      	ldrh	r3, [r3, #6]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d106      	bne.n	8000b42 <IsHostValid+0x26>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	7a5b      	ldrb	r3, [r3, #9]
 8000b38:	2b06      	cmp	r3, #6
 8000b3a:	d102      	bne.n	8000b42 <IsHostValid+0x26>
        _host->header.errorCode = incorrect_data_length;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2205      	movs	r2, #5
 8000b40:	721a      	strb	r2, [r3, #8]

    return IsValid(&_host->header, _host->buffer, _host->bufferSize, _host->frameSize);
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68d9      	ldr	r1, [r3, #12]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	691a      	ldr	r2, [r3, #16]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	695b      	ldr	r3, [r3, #20]
 8000b50:	f7ff fcb4 	bl	80004bc <IsValid>
 8000b54:	0003      	movs	r3, r0
}
 8000b56:	0018      	movs	r0, r3
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b002      	add	sp, #8
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <WriteHostData>:
static bool WriteHostData(Host* _host,  uint8_t* _data, size_t _dataLen) {
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b084      	sub	sp, #16
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
    return WriteData(&_host->header, _host->buffer, _data, _dataLen);
 8000b6a:	68f8      	ldr	r0, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	68d9      	ldr	r1, [r3, #12]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68ba      	ldr	r2, [r7, #8]
 8000b74:	f7ff fd3e 	bl	80005f4 <WriteData>
 8000b78:	0003      	movs	r3, r0
}
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b004      	add	sp, #16
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <GetHostPackageSize>:
uint16_t GetHostPackageSize(Host* _host) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]

    if(_host->header.type & REQR_CODE)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	789b      	ldrb	r3, [r3, #2]
 8000b8e:	001a      	movs	r2, r3
 8000b90:	2301      	movs	r3, #1
 8000b92:	4013      	ands	r3, r2
 8000b94:	d001      	beq.n	8000b9a <GetHostPackageSize+0x18>
        return HEADER_SIZE;
 8000b96:	2306      	movs	r3, #6
 8000b98:	e003      	b.n	8000ba2 <GetHostPackageSize+0x20>
    return HEADER_SIZE + _host->header.cmd2;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	88db      	ldrh	r3, [r3, #6]
 8000b9e:	3306      	adds	r3, #6
 8000ba0:	b29b      	uxth	r3, r3
}
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b002      	add	sp, #8
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <CreateRequest>:
static uint8_t* CreateRequest(Host* _host) {
 8000baa:	b590      	push	{r4, r7, lr}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]

    if(_host->header.type & REQR_CODE) {
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	789b      	ldrb	r3, [r3, #2]
 8000bb6:	001a      	movs	r2, r3
 8000bb8:	2301      	movs	r3, #1
 8000bba:	4013      	ands	r3, r2
 8000bbc:	d007      	beq.n	8000bce <CreateRequest+0x24>
        _host->WriteData(_host, _host->buffer, 0);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	69dc      	ldr	r4, [r3, #28]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	68d9      	ldr	r1, [r3, #12]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	0018      	movs	r0, r3
 8000bcc:	47a0      	blx	r4
    }

    return Serialize(&_host->header, _host->buffer);
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	0010      	movs	r0, r2
 8000bd8:	f7ff fd44 	bl	8000664 <Serialize>
 8000bdc:	0003      	movs	r3, r0
}
 8000bde:	0018      	movs	r0, r3
 8000be0:	46bd      	mov	sp, r7
 8000be2:	b003      	add	sp, #12
 8000be4:	bd90      	pop	{r4, r7, pc}

08000be6 <ChangeFrameType>:
        _host->header.cmd1 = _addr;
        return true;
    }
    return false;
}
void ChangeFrameType(Host* _host, enum Frame_type _type){
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b082      	sub	sp, #8
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
 8000bee:	000a      	movs	r2, r1
 8000bf0:	1cfb      	adds	r3, r7, #3
 8000bf2:	701a      	strb	r2, [r3, #0]
    if(_type == REQR)
 8000bf4:	1cfb      	adds	r3, r7, #3
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d103      	bne.n	8000c04 <ChangeFrameType+0x1e>
        _host->header.type = REQR_CODE;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	709a      	strb	r2, [r3, #2]
    else
        _host->header.type = REQW_CODE;
}
 8000c02:	e002      	b.n	8000c0a <ChangeFrameType+0x24>
        _host->header.type = REQW_CODE;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2202      	movs	r2, #2
 8000c08:	709a      	strb	r2, [r3, #2]
}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b002      	add	sp, #8
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <CreateSlave>:
static bool WriteSlaveData(Slave* _slave,  uint8_t* _data, size_t _dataLen);
static uint8_t* CreateResponse(Slave*);
static void ReadSlave(Slave* _slave, uint8_t _byte);
static enum Error_code IsSlaveValid(Slave* _slave);

void CreateSlave(Slave* _slave, uint8_t* _dataBuffer, size_t _bufferSize) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]

    _slave->header.len = 0;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2200      	movs	r2, #0
 8000c24:	801a      	strh	r2, [r3, #0]
    _slave->header.type = 0;
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	709a      	strb	r2, [r3, #2]
    _slave->header.cmd2 = 0;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	80da      	strh	r2, [r3, #6]
    _slave->header.errorCode   = no_error;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	2200      	movs	r2, #0
 8000c36:	721a      	strb	r2, [r3, #8]
    _slave->frameSize   = 0;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
    _slave->header.mode = empty;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	2200      	movs	r2, #0
 8000c42:	725a      	strb	r2, [r3, #9]
    _slave->bufferSize = _bufferSize;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	611a      	str	r2, [r3, #16]
    _slave->frameSize = 0;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	615a      	str	r2, [r3, #20]

    _slave->WriteData = &WriteSlaveData;
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	4a12      	ldr	r2, [pc, #72]	; (8000c9c <CreateSlave+0x88>)
 8000c54:	61da      	str	r2, [r3, #28]
    _slave->CreateResponse = &CreateResponse;
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	4a11      	ldr	r2, [pc, #68]	; (8000ca0 <CreateSlave+0x8c>)
 8000c5a:	619a      	str	r2, [r3, #24]
    _slave->Read = &ReadSlave;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4a11      	ldr	r2, [pc, #68]	; (8000ca4 <CreateSlave+0x90>)
 8000c60:	621a      	str	r2, [r3, #32]
    _slave->IsValid = &IsSlaveValid;
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	4a10      	ldr	r2, [pc, #64]	; (8000ca8 <CreateSlave+0x94>)
 8000c66:	625a      	str	r2, [r3, #36]	; 0x24
    if(_dataBuffer && (_bufferSize > 6 && _bufferSize < MAX_PROTOCOL_LEN + 1))
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d00b      	beq.n	8000c86 <CreateSlave+0x72>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2b06      	cmp	r3, #6
 8000c72:	d908      	bls.n	8000c86 <CreateSlave+0x72>
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	2380      	movs	r3, #128	; 0x80
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d803      	bhi.n	8000c86 <CreateSlave+0x72>
        _slave->buffer = _dataBuffer;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	68ba      	ldr	r2, [r7, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	e006      	b.n	8000c94 <CreateSlave+0x80>
    else {
        _slave->buffer = NULL;
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]
        _slave->header.errorCode = incorrect_data_value;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	2206      	movs	r2, #6
 8000c90:	721a      	strb	r2, [r3, #8]
    }
}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b004      	add	sp, #16
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	08000d2f 	.word	0x08000d2f
 8000ca0:	08000d83 	.word	0x08000d83
 8000ca4:	08000cad 	.word	0x08000cad
 8000ca8:	08000ced 	.word	0x08000ced

08000cac <ReadSlave>:
static void ReadSlave(Slave* _slave, uint8_t _byte) {
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	000a      	movs	r2, r1
 8000cb6:	1cfb      	adds	r3, r7, #3
 8000cb8:	701a      	strb	r2, [r3, #0]
    if(_slave->frameSize >= _slave->bufferSize){
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	001a      	movs	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	691b      	ldr	r3, [r3, #16]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d303      	bcc.n	8000cd0 <ReadSlave+0x24>
        _slave->header.errorCode = incorrect_data_length;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2205      	movs	r2, #5
 8000ccc:	721a      	strb	r2, [r3, #8]
        return;
 8000cce:	e00a      	b.n	8000ce6 <ReadSlave+0x3a>
    }
    DeserializeFrame(&_slave->header, _slave->buffer, _byte, &_slave->frameSize);
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	68d9      	ldr	r1, [r3, #12]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3314      	adds	r3, #20
 8000cda:	001c      	movs	r4, r3
 8000cdc:	1cfb      	adds	r3, r7, #3
 8000cde:	781a      	ldrb	r2, [r3, #0]
 8000ce0:	0023      	movs	r3, r4
 8000ce2:	f7ff fdc7 	bl	8000874 <DeserializeFrame>
}
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b003      	add	sp, #12
 8000cea:	bd90      	pop	{r4, r7, pc}

08000cec <IsSlaveValid>:
static enum Error_code IsSlaveValid(Slave* _slave) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

    if (_slave->header.type == REQR_CODE && _slave->header.cmd2 != 0 && _slave->header.mode == finish)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	789b      	ldrb	r3, [r3, #2]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d10a      	bne.n	8000d12 <IsSlaveValid+0x26>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	88db      	ldrh	r3, [r3, #6]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d006      	beq.n	8000d12 <IsSlaveValid+0x26>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	7a5b      	ldrb	r3, [r3, #9]
 8000d08:	2b06      	cmp	r3, #6
 8000d0a:	d102      	bne.n	8000d12 <IsSlaveValid+0x26>
        _slave->header.errorCode = incorrect_data_length;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2205      	movs	r2, #5
 8000d10:	721a      	strb	r2, [r3, #8]

    return IsValid(&_slave->header,  _slave->buffer, _slave->bufferSize, _slave->frameSize);
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	68d9      	ldr	r1, [r3, #12]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	691a      	ldr	r2, [r3, #16]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	695b      	ldr	r3, [r3, #20]
 8000d20:	f7ff fbcc 	bl	80004bc <IsValid>
 8000d24:	0003      	movs	r3, r0
}
 8000d26:	0018      	movs	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	b002      	add	sp, #8
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <WriteSlaveData>:
static bool WriteSlaveData(Slave* _slave,  uint8_t* _data, size_t _dataLen) {
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b084      	sub	sp, #16
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	60f8      	str	r0, [r7, #12]
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
    return WriteData(&_slave->header, _slave->buffer, _data, _dataLen);
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	68d9      	ldr	r1, [r3, #12]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f7ff fc56 	bl	80005f4 <WriteData>
 8000d48:	0003      	movs	r3, r0
}
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b004      	add	sp, #16
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <GetSlavePackageSize>:
uint16_t GetSlavePackageSize(Slave* _slave) {
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]

    if(_slave->header.type & REQW_CODE || _slave->header.errorCode != no_error)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	789b      	ldrb	r3, [r3, #2]
 8000d5e:	001a      	movs	r2, r3
 8000d60:	2302      	movs	r3, #2
 8000d62:	4013      	ands	r3, r2
 8000d64:	d103      	bne.n	8000d6e <GetSlavePackageSize+0x1c>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	7a1b      	ldrb	r3, [r3, #8]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <GetSlavePackageSize+0x20>
        return HEADER_SIZE + 1;
 8000d6e:	2307      	movs	r3, #7
 8000d70:	e003      	b.n	8000d7a <GetSlavePackageSize+0x28>
    return HEADER_SIZE + _slave->header.cmd2;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	88db      	ldrh	r3, [r3, #6]
 8000d76:	3306      	adds	r3, #6
 8000d78:	b29b      	uxth	r3, r3
}
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b002      	add	sp, #8
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <CreateResponse>:
static uint8_t* CreateResponse(Slave* _slave) {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b084      	sub	sp, #16
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]

    if(_slave->header.type & REQW_CODE) {
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	789b      	ldrb	r3, [r3, #2]
 8000d8e:	001a      	movs	r2, r3
 8000d90:	2302      	movs	r3, #2
 8000d92:	4013      	ands	r3, r2
 8000d94:	d00a      	beq.n	8000dac <CreateResponse+0x2a>
        uint8_t err = _slave->header.errorCode;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	7a1a      	ldrb	r2, [r3, #8]
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	701a      	strb	r2, [r3, #0]
        _slave->WriteData(_slave, &err, 1);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	69db      	ldr	r3, [r3, #28]
 8000da4:	1879      	adds	r1, r7, r1
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	2201      	movs	r2, #1
 8000daa:	4798      	blx	r3
    }
    return Serialize(&_slave->header, _slave->buffer);
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	0019      	movs	r1, r3
 8000db4:	0010      	movs	r0, r2
 8000db6:	f7ff fc55 	bl	8000664 <Serialize>
 8000dba:	0003      	movs	r3, r0
}
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b004      	add	sp, #16
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <Crc16>:

STATIC uint16_t Crc16( uint8_t *crc_arr, uint8_t crc_num)
{
 8000dc4:	b590      	push	{r4, r7, lr}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	000a      	movs	r2, r1
 8000dce:	1cfb      	adds	r3, r7, #3
 8000dd0:	701a      	strb	r2, [r3, #0]
    uint16_t crc = 0xFFFF;
 8000dd2:	230e      	movs	r3, #14
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4252      	negs	r2, r2
 8000dda:	801a      	strh	r2, [r3, #0]

    while (crc_num--)
 8000ddc:	e013      	b.n	8000e06 <Crc16+0x42>
        crc = (crc >> 8) ^ Crc16Table[(crc & 0xFF) ^ *crc_arr++];
 8000dde:	240e      	movs	r4, #14
 8000de0:	193b      	adds	r3, r7, r4
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	0a1b      	lsrs	r3, r3, #8
 8000de6:	b299      	uxth	r1, r3
 8000de8:	193b      	adds	r3, r7, r4
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	22ff      	movs	r2, #255	; 0xff
 8000dee:	401a      	ands	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	1c58      	adds	r0, r3, #1
 8000df4:	6078      	str	r0, [r7, #4]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	405a      	eors	r2, r3
 8000dfa:	4b0a      	ldr	r3, [pc, #40]	; (8000e24 <Crc16+0x60>)
 8000dfc:	0052      	lsls	r2, r2, #1
 8000dfe:	5ad2      	ldrh	r2, [r2, r3]
 8000e00:	193b      	adds	r3, r7, r4
 8000e02:	404a      	eors	r2, r1
 8000e04:	801a      	strh	r2, [r3, #0]
    while (crc_num--)
 8000e06:	1cfb      	adds	r3, r7, #3
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	1cfa      	adds	r2, r7, #3
 8000e0c:	1e59      	subs	r1, r3, #1
 8000e0e:	7011      	strb	r1, [r2, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1e4      	bne.n	8000dde <Crc16+0x1a>

    return crc;
 8000e14:	230e      	movs	r3, #14
 8000e16:	18fb      	adds	r3, r7, r3
 8000e18:	881b      	ldrh	r3, [r3, #0]
}
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	b005      	add	sp, #20
 8000e20:	bd90      	pop	{r4, r7, pc}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	08006bf4 	.word	0x08006bf4

08000e28 <CheckType>:

STATIC bool CheckType(uint8_t _type) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	0002      	movs	r2, r0
 8000e30:	1dfb      	adds	r3, r7, #7
 8000e32:	701a      	strb	r2, [r3, #0]
    return !(_type & 0x70);
 8000e34:	1dfb      	adds	r3, r7, #7
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2270      	movs	r2, #112	; 0x70
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	425a      	negs	r2, r3
 8000e3e:	4153      	adcs	r3, r2
 8000e40:	b2db      	uxtb	r3, r3
}
 8000e42:	0018      	movs	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b002      	add	sp, #8
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <CheckMPU>:
STATIC bool CheckMPU(uint8_t _mpu) {
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	0002      	movs	r2, r0
 8000e52:	1dfb      	adds	r3, r7, #7
 8000e54:	701a      	strb	r2, [r3, #0]
    if(_mpu == 0x00 || _mpu == 0xFF)
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <CheckMPU+0x1c>
 8000e5e:	1dfb      	adds	r3, r7, #7
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2bff      	cmp	r3, #255	; 0xff
 8000e64:	d101      	bne.n	8000e6a <CheckMPU+0x20>
        return false;
 8000e66:	2300      	movs	r3, #0
 8000e68:	e000      	b.n	8000e6c <CheckMPU+0x22>
    return true;
 8000e6a:	2301      	movs	r3, #1
}
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b002      	add	sp, #8
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <CheckRegisterAddr>:
STATIC bool CheckRegisterAddr(uint16_t _addr){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	0002      	movs	r2, r0
 8000e7c:	1dbb      	adds	r3, r7, #6
 8000e7e:	801a      	strh	r2, [r3, #0]
    if(_addr == 0x0000 || _addr == 0xFFFF)
 8000e80:	1dbb      	adds	r3, r7, #6
 8000e82:	881b      	ldrh	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d004      	beq.n	8000e92 <CheckRegisterAddr+0x1e>
 8000e88:	1dbb      	adds	r3, r7, #6
 8000e8a:	881b      	ldrh	r3, [r3, #0]
 8000e8c:	4a04      	ldr	r2, [pc, #16]	; (8000ea0 <CheckRegisterAddr+0x2c>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d101      	bne.n	8000e96 <CheckRegisterAddr+0x22>
        return false;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e000      	b.n	8000e98 <CheckRegisterAddr+0x24>
    return true;
 8000e96:	2301      	movs	r3, #1
 8000e98:	0018      	movs	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b002      	add	sp, #8
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	0000ffff 	.word	0x0000ffff

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eaa:	f000 fe3b 	bl	8001b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eae:	f000 f847 	bl	8000f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb2:	f000 f941 	bl	8001138 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eb6:	f000 f8af 	bl	8001018 <MX_USART2_UART_Init>
  MX_USART4_UART_Init();
 8000eba:	f000 f8dd 	bl	8001078 <MX_USART4_UART_Init>
  MX_USART5_UART_Init();
 8000ebe:	f000 f90b 	bl	80010d8 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */
  const char* reset = "\r\nRESET\r\n";
 8000ec2:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <main+0x70>)
 8000ec4:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)reset, 9, 10);
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	4813      	ldr	r0, [pc, #76]	; (8000f18 <main+0x74>)
 8000eca:	230a      	movs	r3, #10
 8000ecc:	2209      	movs	r2, #9
 8000ece:	f002 f8a9 	bl	8003024 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ed2:	f002 fea3 	bl	8003c1c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Host */
  HostHandle = osThreadNew(HostTask, NULL, &Host_attributes);
 8000ed6:	4a11      	ldr	r2, [pc, #68]	; (8000f1c <main+0x78>)
 8000ed8:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <main+0x7c>)
 8000eda:	2100      	movs	r1, #0
 8000edc:	0018      	movs	r0, r3
 8000ede:	f002 fef9 	bl	8003cd4 <osThreadNew>
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <main+0x80>)
 8000ee6:	601a      	str	r2, [r3, #0]

  /* creation of Slave */
  SlaveHandle = osThreadNew(SlaveTask, NULL, &Slave_attributes);
 8000ee8:	4a0f      	ldr	r2, [pc, #60]	; (8000f28 <main+0x84>)
 8000eea:	4b10      	ldr	r3, [pc, #64]	; (8000f2c <main+0x88>)
 8000eec:	2100      	movs	r1, #0
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f002 fef0 	bl	8003cd4 <osThreadNew>
 8000ef4:	0002      	movs	r2, r0
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <main+0x8c>)
 8000ef8:	601a      	str	r2, [r3, #0]

  /* creation of myTask */
  myTaskHandle = osThreadNew(StartTask, NULL, &myTask_attributes);
 8000efa:	4a0e      	ldr	r2, [pc, #56]	; (8000f34 <main+0x90>)
 8000efc:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <main+0x94>)
 8000efe:	2100      	movs	r1, #0
 8000f00:	0018      	movs	r0, r3
 8000f02:	f002 fee7 	bl	8003cd4 <osThreadNew>
 8000f06:	0002      	movs	r2, r0
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <main+0x98>)
 8000f0a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f0c:	f002 feb2 	bl	8003c74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f10:	e7fe      	b.n	8000f10 <main+0x6c>
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	08006b7c 	.word	0x08006b7c
 8000f18:	20000090 	.word	0x20000090
 8000f1c:	08006e24 	.word	0x08006e24
 8000f20:	080014f1 	.word	0x080014f1
 8000f24:	2000021c 	.word	0x2000021c
 8000f28:	08006e48 	.word	0x08006e48
 8000f2c:	080016b5 	.word	0x080016b5
 8000f30:	20000220 	.word	0x20000220
 8000f34:	08006e6c 	.word	0x08006e6c
 8000f38:	08001849 	.word	0x08001849
 8000f3c:	20000224 	.word	0x20000224

08000f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f40:	b590      	push	{r4, r7, lr}
 8000f42:	b09f      	sub	sp, #124	; 0x7c
 8000f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f46:	2440      	movs	r4, #64	; 0x40
 8000f48:	193b      	adds	r3, r7, r4
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	2338      	movs	r3, #56	; 0x38
 8000f4e:	001a      	movs	r2, r3
 8000f50:	2100      	movs	r1, #0
 8000f52:	f005 f920 	bl	8006196 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f56:	232c      	movs	r3, #44	; 0x2c
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	2314      	movs	r3, #20
 8000f5e:	001a      	movs	r2, r3
 8000f60:	2100      	movs	r1, #0
 8000f62:	f005 f918 	bl	8006196 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	0018      	movs	r0, r3
 8000f6a:	2328      	movs	r3, #40	; 0x28
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	f005 f911 	bl	8006196 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f74:	4b26      	ldr	r3, [pc, #152]	; (8001010 <SystemClock_Config+0xd0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a26      	ldr	r2, [pc, #152]	; (8001014 <SystemClock_Config+0xd4>)
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	4b24      	ldr	r3, [pc, #144]	; (8001010 <SystemClock_Config+0xd0>)
 8000f7e:	2180      	movs	r1, #128	; 0x80
 8000f80:	0109      	lsls	r1, r1, #4
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f86:	0021      	movs	r1, r4
 8000f88:	187b      	adds	r3, r7, r1
 8000f8a:	2210      	movs	r2, #16
 8000f8c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f8e:	187b      	adds	r3, r7, r1
 8000f90:	2201      	movs	r2, #1
 8000f92:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f94:	187b      	adds	r3, r7, r1
 8000f96:	2200      	movs	r2, #0
 8000f98:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000f9a:	187b      	adds	r3, r7, r1
 8000f9c:	22a0      	movs	r2, #160	; 0xa0
 8000f9e:	0212      	lsls	r2, r2, #8
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fa2:	187b      	adds	r3, r7, r1
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa8:	187b      	adds	r3, r7, r1
 8000faa:	0018      	movs	r0, r3
 8000fac:	f001 f87a 	bl	80020a4 <HAL_RCC_OscConfig>
 8000fb0:	1e03      	subs	r3, r0, #0
 8000fb2:	d001      	beq.n	8000fb8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000fb4:	f000 fc4d 	bl	8001852 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb8:	212c      	movs	r1, #44	; 0x2c
 8000fba:	187b      	adds	r3, r7, r1
 8000fbc:	220f      	movs	r2, #15
 8000fbe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000fc0:	187b      	adds	r3, r7, r1
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc6:	187b      	adds	r3, r7, r1
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fcc:	187b      	adds	r3, r7, r1
 8000fce:	2200      	movs	r2, #0
 8000fd0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	187b      	adds	r3, r7, r1
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd8:	187b      	adds	r3, r7, r1
 8000fda:	2100      	movs	r1, #0
 8000fdc:	0018      	movs	r0, r3
 8000fde:	f001 fc35 	bl	800284c <HAL_RCC_ClockConfig>
 8000fe2:	1e03      	subs	r3, r0, #0
 8000fe4:	d001      	beq.n	8000fea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000fe6:	f000 fc34 	bl	8001852 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	2202      	movs	r2, #2
 8000fee:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f001 fe4b 	bl	8002c94 <HAL_RCCEx_PeriphCLKConfig>
 8000ffe:	1e03      	subs	r3, r0, #0
 8001000:	d001      	beq.n	8001006 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001002:	f000 fc26 	bl	8001852 <Error_Handler>
  }
}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	b01f      	add	sp, #124	; 0x7c
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	40007000 	.word	0x40007000
 8001014:	ffffe7ff 	.word	0xffffe7ff

08001018 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800101c:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_USART2_UART_Init+0x58>)
 800101e:	4a15      	ldr	r2, [pc, #84]	; (8001074 <MX_USART2_UART_Init+0x5c>)
 8001020:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <MX_USART2_UART_Init+0x58>)
 8001024:	22e1      	movs	r2, #225	; 0xe1
 8001026:	0252      	lsls	r2, r2, #9
 8001028:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_USART2_UART_Init+0x58>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_USART2_UART_Init+0x58>)
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <MX_USART2_UART_Init+0x58>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <MX_USART2_UART_Init+0x58>)
 800103e:	220c      	movs	r2, #12
 8001040:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001042:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <MX_USART2_UART_Init+0x58>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001048:	4b09      	ldr	r3, [pc, #36]	; (8001070 <MX_USART2_UART_Init+0x58>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <MX_USART2_UART_Init+0x58>)
 8001050:	2200      	movs	r2, #0
 8001052:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <MX_USART2_UART_Init+0x58>)
 8001056:	2200      	movs	r2, #0
 8001058:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800105a:	4b05      	ldr	r3, [pc, #20]	; (8001070 <MX_USART2_UART_Init+0x58>)
 800105c:	0018      	movs	r0, r3
 800105e:	f001 ff8d 	bl	8002f7c <HAL_UART_Init>
 8001062:	1e03      	subs	r3, r0, #0
 8001064:	d001      	beq.n	800106a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001066:	f000 fbf4 	bl	8001852 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000090 	.word	0x20000090
 8001074:	40004400 	.word	0x40004400

08001078 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 800107c:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 800107e:	4a15      	ldr	r2, [pc, #84]	; (80010d4 <MX_USART4_UART_Init+0x5c>)
 8001080:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001082:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 8001084:	22e1      	movs	r2, #225	; 0xe1
 8001086:	0252      	lsls	r2, r2, #9
 8001088:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80010ba:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <MX_USART4_UART_Init+0x58>)
 80010bc:	0018      	movs	r0, r3
 80010be:	f001 ff5d 	bl	8002f7c <HAL_UART_Init>
 80010c2:	1e03      	subs	r3, r0, #0
 80010c4:	d001      	beq.n	80010ca <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 80010c6:	f000 fbc4 	bl	8001852 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000114 	.word	0x20000114
 80010d4:	40004c00 	.word	0x40004c00

080010d8 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_USART5_UART_Init+0x58>)
 80010de:	4a15      	ldr	r2, [pc, #84]	; (8001134 <MX_USART5_UART_Init+0x5c>)
 80010e0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <MX_USART5_UART_Init+0x58>)
 80010e4:	22e1      	movs	r2, #225	; 0xe1
 80010e6:	0252      	lsls	r2, r2, #9
 80010e8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_USART5_UART_Init+0x58>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_USART5_UART_Init+0x58>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_USART5_UART_Init+0x58>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <MX_USART5_UART_Init+0x58>)
 80010fe:	220c      	movs	r2, #12
 8001100:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <MX_USART5_UART_Init+0x58>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001108:	4b09      	ldr	r3, [pc, #36]	; (8001130 <MX_USART5_UART_Init+0x58>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800110e:	4b08      	ldr	r3, [pc, #32]	; (8001130 <MX_USART5_UART_Init+0x58>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <MX_USART5_UART_Init+0x58>)
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <MX_USART5_UART_Init+0x58>)
 800111c:	0018      	movs	r0, r3
 800111e:	f001 ff2d 	bl	8002f7c <HAL_UART_Init>
 8001122:	1e03      	subs	r3, r0, #0
 8001124:	d001      	beq.n	800112a <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 8001126:	f000 fb94 	bl	8001852 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000198 	.word	0x20000198
 8001134:	40005000 	.word	0x40005000

08001138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b08b      	sub	sp, #44	; 0x2c
 800113c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	2414      	movs	r4, #20
 8001140:	193b      	adds	r3, r7, r4
 8001142:	0018      	movs	r0, r3
 8001144:	2314      	movs	r3, #20
 8001146:	001a      	movs	r2, r3
 8001148:	2100      	movs	r1, #0
 800114a:	f005 f824 	bl	8006196 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114e:	4b30      	ldr	r3, [pc, #192]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001152:	4b2f      	ldr	r3, [pc, #188]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001154:	2104      	movs	r1, #4
 8001156:	430a      	orrs	r2, r1
 8001158:	62da      	str	r2, [r3, #44]	; 0x2c
 800115a:	4b2d      	ldr	r3, [pc, #180]	; (8001210 <MX_GPIO_Init+0xd8>)
 800115c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800115e:	2204      	movs	r2, #4
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001166:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800116a:	4b29      	ldr	r3, [pc, #164]	; (8001210 <MX_GPIO_Init+0xd8>)
 800116c:	2180      	movs	r1, #128	; 0x80
 800116e:	430a      	orrs	r2, r1
 8001170:	62da      	str	r2, [r3, #44]	; 0x2c
 8001172:	4b27      	ldr	r3, [pc, #156]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001176:	2280      	movs	r2, #128	; 0x80
 8001178:	4013      	ands	r3, r2
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117e:	4b24      	ldr	r3, [pc, #144]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001182:	4b23      	ldr	r3, [pc, #140]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001184:	2101      	movs	r1, #1
 8001186:	430a      	orrs	r2, r1
 8001188:	62da      	str	r2, [r3, #44]	; 0x2c
 800118a:	4b21      	ldr	r3, [pc, #132]	; (8001210 <MX_GPIO_Init+0xd8>)
 800118c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800118e:	2201      	movs	r2, #1
 8001190:	4013      	ands	r3, r2
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001196:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <MX_GPIO_Init+0xd8>)
 8001198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119a:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <MX_GPIO_Init+0xd8>)
 800119c:	2108      	movs	r1, #8
 800119e:	430a      	orrs	r2, r1
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80011a2:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <MX_GPIO_Init+0xd8>)
 80011a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a6:	2208      	movs	r2, #8
 80011a8:	4013      	ands	r3, r2
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011ae:	23a0      	movs	r3, #160	; 0xa0
 80011b0:	05db      	lsls	r3, r3, #23
 80011b2:	2200      	movs	r2, #0
 80011b4:	2120      	movs	r1, #32
 80011b6:	0018      	movs	r0, r3
 80011b8:	f000 ff56 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011bc:	193b      	adds	r3, r7, r4
 80011be:	2280      	movs	r2, #128	; 0x80
 80011c0:	0192      	lsls	r2, r2, #6
 80011c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011c4:	193b      	adds	r3, r7, r4
 80011c6:	2284      	movs	r2, #132	; 0x84
 80011c8:	0392      	lsls	r2, r2, #14
 80011ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	193b      	adds	r3, r7, r4
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011d2:	193b      	adds	r3, r7, r4
 80011d4:	4a0f      	ldr	r2, [pc, #60]	; (8001214 <MX_GPIO_Init+0xdc>)
 80011d6:	0019      	movs	r1, r3
 80011d8:	0010      	movs	r0, r2
 80011da:	f000 fdc7 	bl	8001d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011de:	0021      	movs	r1, r4
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	2220      	movs	r2, #32
 80011e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2201      	movs	r2, #1
 80011ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011f8:	187a      	adds	r2, r7, r1
 80011fa:	23a0      	movs	r3, #160	; 0xa0
 80011fc:	05db      	lsls	r3, r3, #23
 80011fe:	0011      	movs	r1, r2
 8001200:	0018      	movs	r0, r3
 8001202:	f000 fdb3 	bl	8001d6c <HAL_GPIO_Init>

}
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	46bd      	mov	sp, r7
 800120a:	b00b      	add	sp, #44	; 0x2c
 800120c:	bd90      	pop	{r4, r7, pc}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	40021000 	.word	0x40021000
 8001214:	50000800 	.word	0x50000800

08001218 <HostOut>:

/* USER CODE BEGIN 4 */
void HostOut(Host _host) {
 8001218:	b084      	sub	sp, #16
 800121a:	b5b0      	push	{r4, r5, r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	2520      	movs	r5, #32
 8001222:	197c      	adds	r4, r7, r5
 8001224:	6020      	str	r0, [r4, #0]
 8001226:	6061      	str	r1, [r4, #4]
 8001228:	60a2      	str	r2, [r4, #8]
 800122a:	60e3      	str	r3, [r4, #12]
	taskENTER_CRITICAL();
 800122c:	f004 fd40 	bl	8005cb0 <vPortEnterCritical>
	uint16_t len = 0;
 8001230:	1dbb      	adds	r3, r7, #6
 8001232:	2200      	movs	r2, #0
 8001234:	801a      	strh	r2, [r3, #0]


	strncpy(outputBuffer, "Host: ", 7);
 8001236:	4b4b      	ldr	r3, [pc, #300]	; (8001364 <HostOut+0x14c>)
 8001238:	4a4b      	ldr	r2, [pc, #300]	; (8001368 <HostOut+0x150>)
 800123a:	6811      	ldr	r1, [r2, #0]
 800123c:	6019      	str	r1, [r3, #0]
 800123e:	8891      	ldrh	r1, [r2, #4]
 8001240:	8099      	strh	r1, [r3, #4]
 8001242:	7992      	ldrb	r2, [r2, #6]
 8001244:	719a      	strb	r2, [r3, #6]
	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 6, 100);
 8001246:	4947      	ldr	r1, [pc, #284]	; (8001364 <HostOut+0x14c>)
 8001248:	4848      	ldr	r0, [pc, #288]	; (800136c <HostOut+0x154>)
 800124a:	2364      	movs	r3, #100	; 0x64
 800124c:	2206      	movs	r2, #6
 800124e:	f001 fee9 	bl	8003024 <HAL_UART_Transmit>
	if(REQ_TYPE(_host)) {
 8001252:	197b      	adds	r3, r7, r5
 8001254:	789b      	ldrb	r3, [r3, #2]
 8001256:	001a      	movs	r2, r3
 8001258:	2301      	movs	r3, #1
 800125a:	4013      	ands	r3, r2
 800125c:	d010      	beq.n	8001280 <HostOut+0x68>
		//read
		strncpy(outputBuffer, "(read)\r\nRegister: ", 19);
 800125e:	4b41      	ldr	r3, [pc, #260]	; (8001364 <HostOut+0x14c>)
 8001260:	4a43      	ldr	r2, [pc, #268]	; (8001370 <HostOut+0x158>)
 8001262:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001264:	c313      	stmia	r3!, {r0, r1, r4}
 8001266:	6811      	ldr	r1, [r2, #0]
 8001268:	6019      	str	r1, [r3, #0]
 800126a:	8891      	ldrh	r1, [r2, #4]
 800126c:	8099      	strh	r1, [r3, #4]
 800126e:	7992      	ldrb	r2, [r2, #6]
 8001270:	719a      	strb	r2, [r3, #6]
		HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 18, 100);
 8001272:	493c      	ldr	r1, [pc, #240]	; (8001364 <HostOut+0x14c>)
 8001274:	483d      	ldr	r0, [pc, #244]	; (800136c <HostOut+0x154>)
 8001276:	2364      	movs	r3, #100	; 0x64
 8001278:	2212      	movs	r2, #18
 800127a:	f001 fed3 	bl	8003024 <HAL_UART_Transmit>
 800127e:	e00b      	b.n	8001298 <HostOut+0x80>


	} else {
		strncpy(outputBuffer, "(write)\r\nRegister: ", 20);
 8001280:	4b38      	ldr	r3, [pc, #224]	; (8001364 <HostOut+0x14c>)
 8001282:	4a3c      	ldr	r2, [pc, #240]	; (8001374 <HostOut+0x15c>)
 8001284:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001286:	c313      	stmia	r3!, {r0, r1, r4}
 8001288:	ca03      	ldmia	r2!, {r0, r1}
 800128a:	c303      	stmia	r3!, {r0, r1}
		HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 19, 100);
 800128c:	4935      	ldr	r1, [pc, #212]	; (8001364 <HostOut+0x14c>)
 800128e:	4837      	ldr	r0, [pc, #220]	; (800136c <HostOut+0x154>)
 8001290:	2364      	movs	r3, #100	; 0x64
 8001292:	2213      	movs	r2, #19
 8001294:	f001 fec6 	bl	8003024 <HAL_UART_Transmit>
	}
	len = sprintf(outputBuffer, "%u", _host.header.cmd1);
 8001298:	2420      	movs	r4, #32
 800129a:	193b      	adds	r3, r7, r4
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	001a      	movs	r2, r3
 80012a0:	4935      	ldr	r1, [pc, #212]	; (8001378 <HostOut+0x160>)
 80012a2:	4b30      	ldr	r3, [pc, #192]	; (8001364 <HostOut+0x14c>)
 80012a4:	0018      	movs	r0, r3
 80012a6:	f005 f89d 	bl	80063e4 <siprintf>
 80012aa:	0002      	movs	r2, r0
 80012ac:	1dbb      	adds	r3, r7, #6
 80012ae:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, len, 100);
 80012b0:	1dbb      	adds	r3, r7, #6
 80012b2:	881a      	ldrh	r2, [r3, #0]
 80012b4:	492b      	ldr	r1, [pc, #172]	; (8001364 <HostOut+0x14c>)
 80012b6:	482d      	ldr	r0, [pc, #180]	; (800136c <HostOut+0x154>)
 80012b8:	2364      	movs	r3, #100	; 0x64
 80012ba:	f001 feb3 	bl	8003024 <HAL_UART_Transmit>
	strncpy(outputBuffer, "\r\nData: ",9);
 80012be:	4b29      	ldr	r3, [pc, #164]	; (8001364 <HostOut+0x14c>)
 80012c0:	4a2e      	ldr	r2, [pc, #184]	; (800137c <HostOut+0x164>)
 80012c2:	ca03      	ldmia	r2!, {r0, r1}
 80012c4:	c303      	stmia	r3!, {r0, r1}
 80012c6:	7812      	ldrb	r2, [r2, #0]
 80012c8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 8, 100);
 80012ca:	4926      	ldr	r1, [pc, #152]	; (8001364 <HostOut+0x14c>)
 80012cc:	4827      	ldr	r0, [pc, #156]	; (800136c <HostOut+0x154>)
 80012ce:	2364      	movs	r3, #100	; 0x64
 80012d0:	2208      	movs	r2, #8
 80012d2:	f001 fea7 	bl	8003024 <HAL_UART_Transmit>

	len = _host.header.cmd2;
 80012d6:	1dba      	adds	r2, r7, #6
 80012d8:	193b      	adds	r3, r7, r4
 80012da:	88db      	ldrh	r3, [r3, #6]
 80012dc:	8013      	strh	r3, [r2, #0]

	int index = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<len; i++)
 80012e2:	2300      	movs	r3, #0
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	e01b      	b.n	8001320 <HostOut+0x108>
		index += sprintf(&outputBuffer[index], "%u ", *(GET_DATA_PTR(_host) + i));
 80012e8:	68fa      	ldr	r2, [r7, #12]
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <HostOut+0x14c>)
 80012ec:	18d0      	adds	r0, r2, r3
 80012ee:	2220      	movs	r2, #32
 80012f0:	18bb      	adds	r3, r7, r2
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <HostOut+0xe8>
 80012f8:	18bb      	adds	r3, r7, r2
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	330a      	adds	r3, #10
 80012fe:	e000      	b.n	8001302 <HostOut+0xea>
 8001300:	2300      	movs	r3, #0
 8001302:	68ba      	ldr	r2, [r7, #8]
 8001304:	189b      	adds	r3, r3, r2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	001a      	movs	r2, r3
 800130a:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HostOut+0x168>)
 800130c:	0019      	movs	r1, r3
 800130e:	f005 f869 	bl	80063e4 <siprintf>
 8001312:	0002      	movs	r2, r0
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	189b      	adds	r3, r3, r2
 8001318:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<len; i++)
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	3301      	adds	r3, #1
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	1dbb      	adds	r3, r7, #6
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	429a      	cmp	r2, r3
 8001328:	dbde      	blt.n	80012e8 <HostOut+0xd0>
	index += sprintf(&outputBuffer[index], "\r\n\n ");
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <HostOut+0x14c>)
 800132e:	18d3      	adds	r3, r2, r3
 8001330:	4a14      	ldr	r2, [pc, #80]	; (8001384 <HostOut+0x16c>)
 8001332:	0011      	movs	r1, r2
 8001334:	0018      	movs	r0, r3
 8001336:	f005 f855 	bl	80063e4 <siprintf>
 800133a:	0002      	movs	r2, r0
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	189b      	adds	r3, r3, r2
 8001340:	60fb      	str	r3, [r7, #12]

	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, index, 100);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	b29a      	uxth	r2, r3
 8001346:	4907      	ldr	r1, [pc, #28]	; (8001364 <HostOut+0x14c>)
 8001348:	4808      	ldr	r0, [pc, #32]	; (800136c <HostOut+0x154>)
 800134a:	2364      	movs	r3, #100	; 0x64
 800134c:	f001 fe6a 	bl	8003024 <HAL_UART_Transmit>
	taskEXIT_CRITICAL();
 8001350:	f004 fcc0 	bl	8005cd4 <vPortExitCritical>
}
 8001354:	46c0      	nop			; (mov r8, r8)
 8001356:	46bd      	mov	sp, r7
 8001358:	b004      	add	sp, #16
 800135a:	bcb0      	pop	{r4, r5, r7}
 800135c:	bc08      	pop	{r3}
 800135e:	b004      	add	sp, #16
 8001360:	4718      	bx	r3
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	20000a28 	.word	0x20000a28
 8001368:	08006b88 	.word	0x08006b88
 800136c:	20000090 	.word	0x20000090
 8001370:	08006b90 	.word	0x08006b90
 8001374:	08006ba4 	.word	0x08006ba4
 8001378:	08006bb8 	.word	0x08006bb8
 800137c:	08006bbc 	.word	0x08006bbc
 8001380:	08006bc8 	.word	0x08006bc8
 8001384:	08006bcc 	.word	0x08006bcc

08001388 <SlaveOut>:

void SlaveOut(Slave _slave) {
 8001388:	b084      	sub	sp, #16
 800138a:	b5b0      	push	{r4, r5, r7, lr}
 800138c:	b084      	sub	sp, #16
 800138e:	af00      	add	r7, sp, #0
 8001390:	2520      	movs	r5, #32
 8001392:	197c      	adds	r4, r7, r5
 8001394:	6020      	str	r0, [r4, #0]
 8001396:	6061      	str	r1, [r4, #4]
 8001398:	60a2      	str	r2, [r4, #8]
 800139a:	60e3      	str	r3, [r4, #12]
	taskENTER_CRITICAL();
 800139c:	f004 fc88 	bl	8005cb0 <vPortEnterCritical>
	uint16_t len = 0;
 80013a0:	1dbb      	adds	r3, r7, #6
 80013a2:	2200      	movs	r2, #0
 80013a4:	801a      	strh	r2, [r3, #0]

	strncpy(outputBuffer, "Slave: ", 8);
 80013a6:	4b49      	ldr	r3, [pc, #292]	; (80014cc <SlaveOut+0x144>)
 80013a8:	4a49      	ldr	r2, [pc, #292]	; (80014d0 <SlaveOut+0x148>)
 80013aa:	ca03      	ldmia	r2!, {r0, r1}
 80013ac:	c303      	stmia	r3!, {r0, r1}
	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 7, 100);
 80013ae:	4947      	ldr	r1, [pc, #284]	; (80014cc <SlaveOut+0x144>)
 80013b0:	4848      	ldr	r0, [pc, #288]	; (80014d4 <SlaveOut+0x14c>)
 80013b2:	2364      	movs	r3, #100	; 0x64
 80013b4:	2207      	movs	r2, #7
 80013b6:	f001 fe35 	bl	8003024 <HAL_UART_Transmit>
	if(REQ_TYPE(_slave)) {
 80013ba:	197b      	adds	r3, r7, r5
 80013bc:	789b      	ldrb	r3, [r3, #2]
 80013be:	001a      	movs	r2, r3
 80013c0:	2301      	movs	r3, #1
 80013c2:	4013      	ands	r3, r2
 80013c4:	d010      	beq.n	80013e8 <SlaveOut+0x60>
		//read
		strncpy(outputBuffer, "(read)\r\nRegister: ", 19);
 80013c6:	4b41      	ldr	r3, [pc, #260]	; (80014cc <SlaveOut+0x144>)
 80013c8:	4a43      	ldr	r2, [pc, #268]	; (80014d8 <SlaveOut+0x150>)
 80013ca:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013cc:	c313      	stmia	r3!, {r0, r1, r4}
 80013ce:	6811      	ldr	r1, [r2, #0]
 80013d0:	6019      	str	r1, [r3, #0]
 80013d2:	8891      	ldrh	r1, [r2, #4]
 80013d4:	8099      	strh	r1, [r3, #4]
 80013d6:	7992      	ldrb	r2, [r2, #6]
 80013d8:	719a      	strb	r2, [r3, #6]
		HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 18, 100);
 80013da:	493c      	ldr	r1, [pc, #240]	; (80014cc <SlaveOut+0x144>)
 80013dc:	483d      	ldr	r0, [pc, #244]	; (80014d4 <SlaveOut+0x14c>)
 80013de:	2364      	movs	r3, #100	; 0x64
 80013e0:	2212      	movs	r2, #18
 80013e2:	f001 fe1f 	bl	8003024 <HAL_UART_Transmit>
 80013e6:	e00b      	b.n	8001400 <SlaveOut+0x78>


	} else {
		strncpy(outputBuffer, "(write)\r\nRegister: ", 20);
 80013e8:	4b38      	ldr	r3, [pc, #224]	; (80014cc <SlaveOut+0x144>)
 80013ea:	4a3c      	ldr	r2, [pc, #240]	; (80014dc <SlaveOut+0x154>)
 80013ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013ee:	c313      	stmia	r3!, {r0, r1, r4}
 80013f0:	ca03      	ldmia	r2!, {r0, r1}
 80013f2:	c303      	stmia	r3!, {r0, r1}
		HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 19, 100);
 80013f4:	4935      	ldr	r1, [pc, #212]	; (80014cc <SlaveOut+0x144>)
 80013f6:	4837      	ldr	r0, [pc, #220]	; (80014d4 <SlaveOut+0x14c>)
 80013f8:	2364      	movs	r3, #100	; 0x64
 80013fa:	2213      	movs	r2, #19
 80013fc:	f001 fe12 	bl	8003024 <HAL_UART_Transmit>
	}
	len = sprintf(outputBuffer, "%u", _slave.header.cmd1);
 8001400:	2420      	movs	r4, #32
 8001402:	193b      	adds	r3, r7, r4
 8001404:	889b      	ldrh	r3, [r3, #4]
 8001406:	001a      	movs	r2, r3
 8001408:	4935      	ldr	r1, [pc, #212]	; (80014e0 <SlaveOut+0x158>)
 800140a:	4b30      	ldr	r3, [pc, #192]	; (80014cc <SlaveOut+0x144>)
 800140c:	0018      	movs	r0, r3
 800140e:	f004 ffe9 	bl	80063e4 <siprintf>
 8001412:	0002      	movs	r2, r0
 8001414:	1dbb      	adds	r3, r7, #6
 8001416:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, len, 100);
 8001418:	1dbb      	adds	r3, r7, #6
 800141a:	881a      	ldrh	r2, [r3, #0]
 800141c:	492b      	ldr	r1, [pc, #172]	; (80014cc <SlaveOut+0x144>)
 800141e:	482d      	ldr	r0, [pc, #180]	; (80014d4 <SlaveOut+0x14c>)
 8001420:	2364      	movs	r3, #100	; 0x64
 8001422:	f001 fdff 	bl	8003024 <HAL_UART_Transmit>
	strncpy(outputBuffer, "\r\nData: ", 9);
 8001426:	4b29      	ldr	r3, [pc, #164]	; (80014cc <SlaveOut+0x144>)
 8001428:	4a2e      	ldr	r2, [pc, #184]	; (80014e4 <SlaveOut+0x15c>)
 800142a:	ca03      	ldmia	r2!, {r0, r1}
 800142c:	c303      	stmia	r3!, {r0, r1}
 800142e:	7812      	ldrb	r2, [r2, #0]
 8001430:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, 8, 100);
 8001432:	4926      	ldr	r1, [pc, #152]	; (80014cc <SlaveOut+0x144>)
 8001434:	4827      	ldr	r0, [pc, #156]	; (80014d4 <SlaveOut+0x14c>)
 8001436:	2364      	movs	r3, #100	; 0x64
 8001438:	2208      	movs	r2, #8
 800143a:	f001 fdf3 	bl	8003024 <HAL_UART_Transmit>

	len = _slave.header.cmd2;
 800143e:	1dba      	adds	r2, r7, #6
 8001440:	193b      	adds	r3, r7, r4
 8001442:	88db      	ldrh	r3, [r3, #6]
 8001444:	8013      	strh	r3, [r2, #0]

	int index = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<len; i++)
 800144a:	2300      	movs	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	e01b      	b.n	8001488 <SlaveOut+0x100>
		index += sprintf(&outputBuffer[index], "%u ", *(GET_DATA_PTR(_slave) + i));
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <SlaveOut+0x144>)
 8001454:	18d0      	adds	r0, r2, r3
 8001456:	2220      	movs	r2, #32
 8001458:	18bb      	adds	r3, r7, r2
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d003      	beq.n	8001468 <SlaveOut+0xe0>
 8001460:	18bb      	adds	r3, r7, r2
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	330a      	adds	r3, #10
 8001466:	e000      	b.n	800146a <SlaveOut+0xe2>
 8001468:	2300      	movs	r3, #0
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	189b      	adds	r3, r3, r2
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	001a      	movs	r2, r3
 8001472:	4b1d      	ldr	r3, [pc, #116]	; (80014e8 <SlaveOut+0x160>)
 8001474:	0019      	movs	r1, r3
 8001476:	f004 ffb5 	bl	80063e4 <siprintf>
 800147a:	0002      	movs	r2, r0
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	189b      	adds	r3, r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<len; i++)
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	3301      	adds	r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	1dbb      	adds	r3, r7, #6
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	68ba      	ldr	r2, [r7, #8]
 800148e:	429a      	cmp	r2, r3
 8001490:	dbde      	blt.n	8001450 <SlaveOut+0xc8>
	index += sprintf(&outputBuffer[index], "\r\n\n ");
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <SlaveOut+0x144>)
 8001496:	18d3      	adds	r3, r2, r3
 8001498:	4a14      	ldr	r2, [pc, #80]	; (80014ec <SlaveOut+0x164>)
 800149a:	0011      	movs	r1, r2
 800149c:	0018      	movs	r0, r3
 800149e:	f004 ffa1 	bl	80063e4 <siprintf>
 80014a2:	0002      	movs	r2, r0
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	189b      	adds	r3, r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]

	HAL_UART_Transmit(&huart2, (uint8_t*)outputBuffer, index, 100);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	4907      	ldr	r1, [pc, #28]	; (80014cc <SlaveOut+0x144>)
 80014b0:	4808      	ldr	r0, [pc, #32]	; (80014d4 <SlaveOut+0x14c>)
 80014b2:	2364      	movs	r3, #100	; 0x64
 80014b4:	f001 fdb6 	bl	8003024 <HAL_UART_Transmit>
	taskEXIT_CRITICAL();
 80014b8:	f004 fc0c 	bl	8005cd4 <vPortExitCritical>
}
 80014bc:	46c0      	nop			; (mov r8, r8)
 80014be:	46bd      	mov	sp, r7
 80014c0:	b004      	add	sp, #16
 80014c2:	bcb0      	pop	{r4, r5, r7}
 80014c4:	bc08      	pop	{r3}
 80014c6:	b004      	add	sp, #16
 80014c8:	4718      	bx	r3
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	20000a28 	.word	0x20000a28
 80014d0:	08006bd4 	.word	0x08006bd4
 80014d4:	20000090 	.word	0x20000090
 80014d8:	08006b90 	.word	0x08006b90
 80014dc:	08006ba4 	.word	0x08006ba4
 80014e0:	08006bb8 	.word	0x08006bb8
 80014e4:	08006bbc 	.word	0x08006bbc
 80014e8:	08006bc8 	.word	0x08006bc8
 80014ec:	08006bcc 	.word	0x08006bcc

080014f0 <HostTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_HostTask */
void HostTask(void *argument)
{
 80014f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014f2:	b097      	sub	sp, #92	; 0x5c
 80014f4:	af06      	add	r7, sp, #24
 80014f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  Host pc;
  uint8_t byte = 0;
 80014f8:	230b      	movs	r3, #11
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
  uint8_t* data;
  for(;;)
  {
	  CreateHost(&pc, hostBuffer, 1024, addr_linux, 0x18, REQR);
 8001500:	2380      	movs	r3, #128	; 0x80
 8001502:	00da      	lsls	r2, r3, #3
 8001504:	4968      	ldr	r1, [pc, #416]	; (80016a8 <HostTask+0x1b8>)
 8001506:	240c      	movs	r4, #12
 8001508:	1938      	adds	r0, r7, r4
 800150a:	2301      	movs	r3, #1
 800150c:	9301      	str	r3, [sp, #4]
 800150e:	2318      	movs	r3, #24
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	2301      	movs	r3, #1
 8001514:	f7ff fa88 	bl	8000a28 <CreateHost>
	  HostOut(pc);
 8001518:	193b      	adds	r3, r7, r4
 800151a:	466a      	mov	r2, sp
 800151c:	0011      	movs	r1, r2
 800151e:	001a      	movs	r2, r3
 8001520:	3210      	adds	r2, #16
 8001522:	ca61      	ldmia	r2!, {r0, r5, r6}
 8001524:	c161      	stmia	r1!, {r0, r5, r6}
 8001526:	ca61      	ldmia	r2!, {r0, r5, r6}
 8001528:	c161      	stmia	r1!, {r0, r5, r6}
 800152a:	6818      	ldr	r0, [r3, #0]
 800152c:	6859      	ldr	r1, [r3, #4]
 800152e:	689a      	ldr	r2, [r3, #8]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	f7ff fe71 	bl	8001218 <HostOut>

	  data = pc.CreateRequest(&pc);
 8001536:	193b      	adds	r3, r7, r4
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	193a      	adds	r2, r7, r4
 800153c:	0010      	movs	r0, r2
 800153e:	4798      	blx	r3
 8001540:	0003      	movs	r3, r0
 8001542:	637b      	str	r3, [r7, #52]	; 0x34

	  for(int i = 0; i < REQUEST_SIZE(pc); i++) {
 8001544:	2300      	movs	r3, #0
 8001546:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001548:	e011      	b.n	800156e <HostTask+0x7e>
		  byte = *(data + i);
 800154a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800154c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800154e:	18d3      	adds	r3, r2, r3
 8001550:	781a      	ldrb	r2, [r3, #0]
 8001552:	210b      	movs	r1, #11
 8001554:	187b      	adds	r3, r7, r1
 8001556:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart4, &byte, 1, 100);
 8001558:	1879      	adds	r1, r7, r1
 800155a:	4854      	ldr	r0, [pc, #336]	; (80016ac <HostTask+0x1bc>)
 800155c:	2364      	movs	r3, #100	; 0x64
 800155e:	2201      	movs	r2, #1
 8001560:	f001 fd60 	bl	8003024 <HAL_UART_Transmit>
		  taskYIELD();
 8001564:	f004 fb94 	bl	8005c90 <vPortYield>
	  for(int i = 0; i < REQUEST_SIZE(pc); i++) {
 8001568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800156a:	3301      	adds	r3, #1
 800156c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800156e:	230c      	movs	r3, #12
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	0018      	movs	r0, r3
 8001574:	f7ff fb05 	bl	8000b82 <GetHostPackageSize>
 8001578:	0003      	movs	r3, r0
 800157a:	3305      	adds	r3, #5
 800157c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800157e:	429a      	cmp	r2, r3
 8001580:	dde3      	ble.n	800154a <HostTask+0x5a>

	  }
	  while(pc.header.mode != finish) {
 8001582:	e014      	b.n	80015ae <HostTask+0xbe>
		 if (HAL_UART_Receive(&huart4, &byte, 1, 100) != HAL_TIMEOUT)
 8001584:	240b      	movs	r4, #11
 8001586:	1939      	adds	r1, r7, r4
 8001588:	4848      	ldr	r0, [pc, #288]	; (80016ac <HostTask+0x1bc>)
 800158a:	2364      	movs	r3, #100	; 0x64
 800158c:	2201      	movs	r2, #1
 800158e:	f001 fdf1 	bl	8003174 <HAL_UART_Receive>
 8001592:	0003      	movs	r3, r0
 8001594:	2b03      	cmp	r3, #3
 8001596:	d008      	beq.n	80015aa <HostTask+0xba>
		  pc.Read(&pc, byte);
 8001598:	200c      	movs	r0, #12
 800159a:	183b      	adds	r3, r7, r0
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	193a      	adds	r2, r7, r4
 80015a0:	7811      	ldrb	r1, [r2, #0]
 80015a2:	183a      	adds	r2, r7, r0
 80015a4:	0010      	movs	r0, r2
 80015a6:	4798      	blx	r3
 80015a8:	e001      	b.n	80015ae <HostTask+0xbe>
		 else
			 taskYIELD();
 80015aa:	f004 fb71 	bl	8005c90 <vPortYield>
	  while(pc.header.mode != finish) {
 80015ae:	240c      	movs	r4, #12
 80015b0:	193b      	adds	r3, r7, r4
 80015b2:	7a5b      	ldrb	r3, [r3, #9]
 80015b4:	2b06      	cmp	r3, #6
 80015b6:	d1e5      	bne.n	8001584 <HostTask+0x94>
	  }
	  if(pc.IsValid(&pc) == no_error) {
 80015b8:	193b      	adds	r3, r7, r4
 80015ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015bc:	193a      	adds	r2, r7, r4
 80015be:	0010      	movs	r0, r2
 80015c0:	4798      	blx	r3

		  //OUTPUT
	  }
	  osDelay(100);
 80015c2:	2064      	movs	r0, #100	; 0x64
 80015c4:	f002 fc2a 	bl	8003e1c <osDelay>
	  CreateHost(&pc, hostBuffer, 1024, addr_linux, 0x18, REQW);
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	00da      	lsls	r2, r3, #3
 80015cc:	4936      	ldr	r1, [pc, #216]	; (80016a8 <HostTask+0x1b8>)
 80015ce:	1938      	adds	r0, r7, r4
 80015d0:	2302      	movs	r3, #2
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	2318      	movs	r3, #24
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2301      	movs	r3, #1
 80015da:	f7ff fa25 	bl	8000a28 <CreateHost>
	  byte = 0x33;
 80015de:	210b      	movs	r1, #11
 80015e0:	187b      	adds	r3, r7, r1
 80015e2:	2233      	movs	r2, #51	; 0x33
 80015e4:	701a      	strb	r2, [r3, #0]
	  pc.WriteData(&pc, &byte, 1);
 80015e6:	193b      	adds	r3, r7, r4
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	1879      	adds	r1, r7, r1
 80015ec:	1938      	adds	r0, r7, r4
 80015ee:	2201      	movs	r2, #1
 80015f0:	4798      	blx	r3
	  data = pc.CreateRequest(&pc);
 80015f2:	193b      	adds	r3, r7, r4
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	193a      	adds	r2, r7, r4
 80015f8:	0010      	movs	r0, r2
 80015fa:	4798      	blx	r3
 80015fc:	0003      	movs	r3, r0
 80015fe:	637b      	str	r3, [r7, #52]	; 0x34
	  for(int i = 0; i < REQUEST_SIZE(pc); i++) {
 8001600:	2300      	movs	r3, #0
 8001602:	63bb      	str	r3, [r7, #56]	; 0x38
 8001604:	e011      	b.n	800162a <HostTask+0x13a>
	  		  byte = *(data + i);
 8001606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001608:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800160a:	18d3      	adds	r3, r2, r3
 800160c:	781a      	ldrb	r2, [r3, #0]
 800160e:	210b      	movs	r1, #11
 8001610:	187b      	adds	r3, r7, r1
 8001612:	701a      	strb	r2, [r3, #0]
	  		  HAL_UART_Transmit(&huart4, &byte, 1, 100);
 8001614:	1879      	adds	r1, r7, r1
 8001616:	4825      	ldr	r0, [pc, #148]	; (80016ac <HostTask+0x1bc>)
 8001618:	2364      	movs	r3, #100	; 0x64
 800161a:	2201      	movs	r2, #1
 800161c:	f001 fd02 	bl	8003024 <HAL_UART_Transmit>
	  		  taskYIELD();
 8001620:	f004 fb36 	bl	8005c90 <vPortYield>
	  for(int i = 0; i < REQUEST_SIZE(pc); i++) {
 8001624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001626:	3301      	adds	r3, #1
 8001628:	63bb      	str	r3, [r7, #56]	; 0x38
 800162a:	240c      	movs	r4, #12
 800162c:	193b      	adds	r3, r7, r4
 800162e:	0018      	movs	r0, r3
 8001630:	f7ff faa7 	bl	8000b82 <GetHostPackageSize>
 8001634:	0003      	movs	r3, r0
 8001636:	3305      	adds	r3, #5
 8001638:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800163a:	429a      	cmp	r2, r3
 800163c:	dde3      	ble.n	8001606 <HostTask+0x116>
	  }
	  HostOut(pc);
 800163e:	193b      	adds	r3, r7, r4
 8001640:	466a      	mov	r2, sp
 8001642:	0011      	movs	r1, r2
 8001644:	001a      	movs	r2, r3
 8001646:	3210      	adds	r2, #16
 8001648:	ca31      	ldmia	r2!, {r0, r4, r5}
 800164a:	c131      	stmia	r1!, {r0, r4, r5}
 800164c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800164e:	c131      	stmia	r1!, {r0, r4, r5}
 8001650:	6818      	ldr	r0, [r3, #0]
 8001652:	6859      	ldr	r1, [r3, #4]
 8001654:	689a      	ldr	r2, [r3, #8]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f7ff fdde 	bl	8001218 <HostOut>
	  while(pc.header.mode != finish) {
 800165c:	e014      	b.n	8001688 <HostTask+0x198>
		  if (HAL_UART_Receive(&huart4, &byte, 1, 100) != HAL_TIMEOUT)
 800165e:	240b      	movs	r4, #11
 8001660:	1939      	adds	r1, r7, r4
 8001662:	4812      	ldr	r0, [pc, #72]	; (80016ac <HostTask+0x1bc>)
 8001664:	2364      	movs	r3, #100	; 0x64
 8001666:	2201      	movs	r2, #1
 8001668:	f001 fd84 	bl	8003174 <HAL_UART_Receive>
 800166c:	0003      	movs	r3, r0
 800166e:	2b03      	cmp	r3, #3
 8001670:	d008      	beq.n	8001684 <HostTask+0x194>
		  	pc.Read(&pc, byte);
 8001672:	200c      	movs	r0, #12
 8001674:	183b      	adds	r3, r7, r0
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	193a      	adds	r2, r7, r4
 800167a:	7811      	ldrb	r1, [r2, #0]
 800167c:	183a      	adds	r2, r7, r0
 800167e:	0010      	movs	r0, r2
 8001680:	4798      	blx	r3
 8001682:	e001      	b.n	8001688 <HostTask+0x198>
		  else
		  	taskYIELD();
 8001684:	f004 fb04 	bl	8005c90 <vPortYield>
	  while(pc.header.mode != finish) {
 8001688:	220c      	movs	r2, #12
 800168a:	18bb      	adds	r3, r7, r2
 800168c:	7a5b      	ldrb	r3, [r3, #9]
 800168e:	2b06      	cmp	r3, #6
 8001690:	d1e5      	bne.n	800165e <HostTask+0x16e>
	  }
	  if(pc.IsValid(&pc) == no_error) {
 8001692:	18bb      	adds	r3, r7, r2
 8001694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001696:	18ba      	adds	r2, r7, r2
 8001698:	0010      	movs	r0, r2
 800169a:	4798      	blx	r3

	  		  //OUTPUT
	  }

	  osDelay(5000);
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <HostTask+0x1c0>)
 800169e:	0018      	movs	r0, r3
 80016a0:	f002 fbbc 	bl	8003e1c <osDelay>
	  CreateHost(&pc, hostBuffer, 1024, addr_linux, 0x18, REQR);
 80016a4:	e72c      	b.n	8001500 <HostTask+0x10>
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	20000228 	.word	0x20000228
 80016ac:	20000114 	.word	0x20000114
 80016b0:	00001388 	.word	0x00001388

080016b4 <SlaveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SlaveTask */
void SlaveTask(void *argument)
{
 80016b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016b6:	b099      	sub	sp, #100	; 0x64
 80016b8:	af06      	add	r7, sp, #24
 80016ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SlaveTask */
  /* Infinite loop */

  Slave stm;
  uint8_t byte = 0;
 80016bc:	230f      	movs	r3, #15
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
  uint8_t* data;

  CreateSlave(&stm, slaveBuffer, 1024);
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	00da      	lsls	r2, r3, #3
 80016c8:	495d      	ldr	r1, [pc, #372]	; (8001840 <SlaveTask+0x18c>)
 80016ca:	2310      	movs	r3, #16
 80016cc:	18fb      	adds	r3, r7, r3
 80016ce:	0018      	movs	r0, r3
 80016d0:	f7ff faa0 	bl	8000c14 <CreateSlave>
  for(;;)
  {

	  while(stm.header.mode != finish) {
 80016d4:	e014      	b.n	8001700 <SlaveTask+0x4c>
		  if (HAL_UART_Receive(&huart5, &byte, 1, 100) != HAL_TIMEOUT)
 80016d6:	240f      	movs	r4, #15
 80016d8:	1939      	adds	r1, r7, r4
 80016da:	485a      	ldr	r0, [pc, #360]	; (8001844 <SlaveTask+0x190>)
 80016dc:	2364      	movs	r3, #100	; 0x64
 80016de:	2201      	movs	r2, #1
 80016e0:	f001 fd48 	bl	8003174 <HAL_UART_Receive>
 80016e4:	0003      	movs	r3, r0
 80016e6:	2b03      	cmp	r3, #3
 80016e8:	d008      	beq.n	80016fc <SlaveTask+0x48>
			  stm.Read(&stm, byte);
 80016ea:	2010      	movs	r0, #16
 80016ec:	183b      	adds	r3, r7, r0
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	193a      	adds	r2, r7, r4
 80016f2:	7811      	ldrb	r1, [r2, #0]
 80016f4:	183a      	adds	r2, r7, r0
 80016f6:	0010      	movs	r0, r2
 80016f8:	4798      	blx	r3
 80016fa:	e001      	b.n	8001700 <SlaveTask+0x4c>
		  else
		  	taskYIELD();
 80016fc:	f004 fac8 	bl	8005c90 <vPortYield>
	  while(stm.header.mode != finish) {
 8001700:	2410      	movs	r4, #16
 8001702:	193b      	adds	r3, r7, r4
 8001704:	7a5b      	ldrb	r3, [r3, #9]
 8001706:	2b06      	cmp	r3, #6
 8001708:	d1e5      	bne.n	80016d6 <SlaveTask+0x22>
	  }
	  if(stm.IsValid(&stm) == no_error) {
 800170a:	193b      	adds	r3, r7, r4
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	193a      	adds	r2, r7, r4
 8001710:	0010      	movs	r0, r2
 8001712:	4798      	blx	r3
 8001714:	1e03      	subs	r3, r0, #0
 8001716:	d158      	bne.n	80017ca <SlaveTask+0x116>

		  if(REQ_TYPE(stm)) {
 8001718:	0021      	movs	r1, r4
 800171a:	187b      	adds	r3, r7, r1
 800171c:	789b      	ldrb	r3, [r3, #2]
 800171e:	001a      	movs	r2, r3
 8001720:	2301      	movs	r3, #1
 8001722:	4013      	ands	r3, r2
 8001724:	d02e      	beq.n	8001784 <SlaveTask+0xd0>
			  //Read

			  //Get register address by GET_REG_ADDR
			  byte = 0x34;
 8001726:	200f      	movs	r0, #15
 8001728:	183b      	adds	r3, r7, r0
 800172a:	2234      	movs	r2, #52	; 0x34
 800172c:	701a      	strb	r2, [r3, #0]
			  stm.WriteData(&stm, &byte, 1);
 800172e:	000a      	movs	r2, r1
 8001730:	18bb      	adds	r3, r7, r2
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	1839      	adds	r1, r7, r0
 8001736:	0014      	movs	r4, r2
 8001738:	18b8      	adds	r0, r7, r2
 800173a:	2201      	movs	r2, #1
 800173c:	4798      	blx	r3
			  data = stm.CreateResponse(&stm);
 800173e:	0022      	movs	r2, r4
 8001740:	18bb      	adds	r3, r7, r2
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	18ba      	adds	r2, r7, r2
 8001746:	0010      	movs	r0, r2
 8001748:	4798      	blx	r3
 800174a:	0003      	movs	r3, r0
 800174c:	63bb      	str	r3, [r7, #56]	; 0x38
			  for(int i =0; i < RESPONSE_SIZE(stm); i++) {
 800174e:	2300      	movs	r3, #0
 8001750:	647b      	str	r3, [r7, #68]	; 0x44
 8001752:	e00c      	b.n	800176e <SlaveTask+0xba>
			  	  HAL_UART_Transmit(&huart5, data + i, 1, 10);
 8001754:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001758:	18d1      	adds	r1, r2, r3
 800175a:	483a      	ldr	r0, [pc, #232]	; (8001844 <SlaveTask+0x190>)
 800175c:	230a      	movs	r3, #10
 800175e:	2201      	movs	r2, #1
 8001760:	f001 fc60 	bl	8003024 <HAL_UART_Transmit>
			  	  taskYIELD();
 8001764:	f004 fa94 	bl	8005c90 <vPortYield>
			  for(int i =0; i < RESPONSE_SIZE(stm); i++) {
 8001768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800176a:	3301      	adds	r3, #1
 800176c:	647b      	str	r3, [r7, #68]	; 0x44
 800176e:	2310      	movs	r3, #16
 8001770:	18fb      	adds	r3, r7, r3
 8001772:	0018      	movs	r0, r3
 8001774:	f7ff faed 	bl	8000d52 <GetSlavePackageSize>
 8001778:	0003      	movs	r3, r0
 800177a:	3305      	adds	r3, #5
 800177c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800177e:	429a      	cmp	r2, r3
 8001780:	dde8      	ble.n	8001754 <SlaveTask+0xa0>
 8001782:	e044      	b.n	800180e <SlaveTask+0x15a>
			  }
		  } else {
			  //Write
			  //Get register address by GET_REG_ADDR
			  //Get data by GET_DATA_PTR
			  data = stm.CreateResponse(&stm);
 8001784:	2210      	movs	r2, #16
 8001786:	18bb      	adds	r3, r7, r2
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	18ba      	adds	r2, r7, r2
 800178c:	0010      	movs	r0, r2
 800178e:	4798      	blx	r3
 8001790:	0003      	movs	r3, r0
 8001792:	63bb      	str	r3, [r7, #56]	; 0x38
			  for(int i =0; i < RESPONSE_SIZE(stm); i++) {
 8001794:	2300      	movs	r3, #0
 8001796:	643b      	str	r3, [r7, #64]	; 0x40
 8001798:	e00c      	b.n	80017b4 <SlaveTask+0x100>
		  	  	  HAL_UART_Transmit(&huart5, data + i, 1, 10);
 800179a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800179c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800179e:	18d1      	adds	r1, r2, r3
 80017a0:	4828      	ldr	r0, [pc, #160]	; (8001844 <SlaveTask+0x190>)
 80017a2:	230a      	movs	r3, #10
 80017a4:	2201      	movs	r2, #1
 80017a6:	f001 fc3d 	bl	8003024 <HAL_UART_Transmit>
		  	  	  taskYIELD();
 80017aa:	f004 fa71 	bl	8005c90 <vPortYield>
			  for(int i =0; i < RESPONSE_SIZE(stm); i++) {
 80017ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017b0:	3301      	adds	r3, #1
 80017b2:	643b      	str	r3, [r7, #64]	; 0x40
 80017b4:	2310      	movs	r3, #16
 80017b6:	18fb      	adds	r3, r7, r3
 80017b8:	0018      	movs	r0, r3
 80017ba:	f7ff faca 	bl	8000d52 <GetSlavePackageSize>
 80017be:	0003      	movs	r3, r0
 80017c0:	3305      	adds	r3, #5
 80017c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dde8      	ble.n	800179a <SlaveTask+0xe6>
 80017c8:	e021      	b.n	800180e <SlaveTask+0x15a>
			  }

		  }

	  } else {
		  data = stm.CreateResponse(&stm);
 80017ca:	2210      	movs	r2, #16
 80017cc:	18bb      	adds	r3, r7, r2
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	18ba      	adds	r2, r7, r2
 80017d2:	0010      	movs	r0, r2
 80017d4:	4798      	blx	r3
 80017d6:	0003      	movs	r3, r0
 80017d8:	63bb      	str	r3, [r7, #56]	; 0x38
		  for(int i =0; i < RESPONSE_SIZE(stm); i++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017de:	e00c      	b.n	80017fa <SlaveTask+0x146>
		  	  HAL_UART_Transmit(&huart5, data + i, 1, 10);
 80017e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017e4:	18d1      	adds	r1, r2, r3
 80017e6:	4817      	ldr	r0, [pc, #92]	; (8001844 <SlaveTask+0x190>)
 80017e8:	230a      	movs	r3, #10
 80017ea:	2201      	movs	r2, #1
 80017ec:	f001 fc1a 	bl	8003024 <HAL_UART_Transmit>
		  	  taskYIELD();
 80017f0:	f004 fa4e 	bl	8005c90 <vPortYield>
		  for(int i =0; i < RESPONSE_SIZE(stm); i++) {
 80017f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017f6:	3301      	adds	r3, #1
 80017f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017fa:	2310      	movs	r3, #16
 80017fc:	18fb      	adds	r3, r7, r3
 80017fe:	0018      	movs	r0, r3
 8001800:	f7ff faa7 	bl	8000d52 <GetSlavePackageSize>
 8001804:	0003      	movs	r3, r0
 8001806:	3305      	adds	r3, #5
 8001808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800180a:	429a      	cmp	r2, r3
 800180c:	dde8      	ble.n	80017e0 <SlaveTask+0x12c>
		  }

	  }
	  SlaveOut(stm);
 800180e:	2410      	movs	r4, #16
 8001810:	193b      	adds	r3, r7, r4
 8001812:	466a      	mov	r2, sp
 8001814:	0011      	movs	r1, r2
 8001816:	001a      	movs	r2, r3
 8001818:	3210      	adds	r2, #16
 800181a:	ca61      	ldmia	r2!, {r0, r5, r6}
 800181c:	c161      	stmia	r1!, {r0, r5, r6}
 800181e:	ca61      	ldmia	r2!, {r0, r5, r6}
 8001820:	c161      	stmia	r1!, {r0, r5, r6}
 8001822:	6818      	ldr	r0, [r3, #0]
 8001824:	6859      	ldr	r1, [r3, #4]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	f7ff fdad 	bl	8001388 <SlaveOut>
	  CreateSlave(&stm, slaveBuffer, 1024);
 800182e:	2380      	movs	r3, #128	; 0x80
 8001830:	00da      	lsls	r2, r3, #3
 8001832:	4903      	ldr	r1, [pc, #12]	; (8001840 <SlaveTask+0x18c>)
 8001834:	193b      	adds	r3, r7, r4
 8001836:	0018      	movs	r0, r3
 8001838:	f7ff f9ec 	bl	8000c14 <CreateSlave>
	  while(stm.header.mode != finish) {
 800183c:	e760      	b.n	8001700 <SlaveTask+0x4c>
 800183e:	46c0      	nop			; (mov r8, r8)
 8001840:	20000628 	.word	0x20000628
 8001844:	20000198 	.word	0x20000198

08001848 <StartTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask */
void StartTask(void *argument)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask */
  /* Infinite loop */

  for(;;)
 8001850:	e7fe      	b.n	8001850 <StartTask+0x8>

08001852 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001856:	b672      	cpsid	i
}
 8001858:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800185a:	e7fe      	b.n	800185a <Error_Handler+0x8>

0800185c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001860:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <HAL_MspInit+0x34>)
 8001862:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001864:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <HAL_MspInit+0x34>)
 8001866:	2101      	movs	r1, #1
 8001868:	430a      	orrs	r2, r1
 800186a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800186c:	4b08      	ldr	r3, [pc, #32]	; (8001890 <HAL_MspInit+0x34>)
 800186e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <HAL_MspInit+0x34>)
 8001872:	2180      	movs	r1, #128	; 0x80
 8001874:	0549      	lsls	r1, r1, #21
 8001876:	430a      	orrs	r2, r1
 8001878:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800187a:	2302      	movs	r3, #2
 800187c:	425b      	negs	r3, r3
 800187e:	2200      	movs	r2, #0
 8001880:	2103      	movs	r1, #3
 8001882:	0018      	movs	r0, r3
 8001884:	f000 fa50 	bl	8001d28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	40021000 	.word	0x40021000

08001894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b08d      	sub	sp, #52	; 0x34
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	241c      	movs	r4, #28
 800189e:	193b      	adds	r3, r7, r4
 80018a0:	0018      	movs	r0, r3
 80018a2:	2314      	movs	r3, #20
 80018a4:	001a      	movs	r2, r3
 80018a6:	2100      	movs	r1, #0
 80018a8:	f004 fc75 	bl	8006196 <memset>
  if(huart->Instance==USART2)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a59      	ldr	r2, [pc, #356]	; (8001a18 <HAL_UART_MspInit+0x184>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d12a      	bne.n	800190c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018b6:	4b59      	ldr	r3, [pc, #356]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80018b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018ba:	4b58      	ldr	r3, [pc, #352]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80018bc:	2180      	movs	r1, #128	; 0x80
 80018be:	0289      	lsls	r1, r1, #10
 80018c0:	430a      	orrs	r2, r1
 80018c2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b55      	ldr	r3, [pc, #340]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80018c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018c8:	4b54      	ldr	r3, [pc, #336]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80018ca:	2101      	movs	r1, #1
 80018cc:	430a      	orrs	r2, r1
 80018ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80018d0:	4b52      	ldr	r3, [pc, #328]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d4:	2201      	movs	r2, #1
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
 80018da:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018dc:	0021      	movs	r1, r4
 80018de:	187b      	adds	r3, r7, r1
 80018e0:	220c      	movs	r2, #12
 80018e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e4:	187b      	adds	r3, r7, r1
 80018e6:	2202      	movs	r2, #2
 80018e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	187b      	adds	r3, r7, r1
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f0:	187b      	adds	r3, r7, r1
 80018f2:	2203      	movs	r2, #3
 80018f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80018f6:	187b      	adds	r3, r7, r1
 80018f8:	2204      	movs	r2, #4
 80018fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fc:	187a      	adds	r2, r7, r1
 80018fe:	23a0      	movs	r3, #160	; 0xa0
 8001900:	05db      	lsls	r3, r3, #23
 8001902:	0011      	movs	r1, r2
 8001904:	0018      	movs	r0, r3
 8001906:	f000 fa31 	bl	8001d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800190a:	e081      	b.n	8001a10 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART4)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a43      	ldr	r2, [pc, #268]	; (8001a20 <HAL_UART_MspInit+0x18c>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d12a      	bne.n	800196c <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART4_CLK_ENABLE();
 8001916:	4b41      	ldr	r3, [pc, #260]	; (8001a1c <HAL_UART_MspInit+0x188>)
 8001918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800191a:	4b40      	ldr	r3, [pc, #256]	; (8001a1c <HAL_UART_MspInit+0x188>)
 800191c:	2180      	movs	r1, #128	; 0x80
 800191e:	0309      	lsls	r1, r1, #12
 8001920:	430a      	orrs	r2, r1
 8001922:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	4b3d      	ldr	r3, [pc, #244]	; (8001a1c <HAL_UART_MspInit+0x188>)
 8001926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001928:	4b3c      	ldr	r3, [pc, #240]	; (8001a1c <HAL_UART_MspInit+0x188>)
 800192a:	2101      	movs	r1, #1
 800192c:	430a      	orrs	r2, r1
 800192e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001930:	4b3a      	ldr	r3, [pc, #232]	; (8001a1c <HAL_UART_MspInit+0x188>)
 8001932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001934:	2201      	movs	r2, #1
 8001936:	4013      	ands	r3, r2
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800193c:	211c      	movs	r1, #28
 800193e:	187b      	adds	r3, r7, r1
 8001940:	2203      	movs	r2, #3
 8001942:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001944:	187b      	adds	r3, r7, r1
 8001946:	2202      	movs	r2, #2
 8001948:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	187b      	adds	r3, r7, r1
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001950:	187b      	adds	r3, r7, r1
 8001952:	2203      	movs	r2, #3
 8001954:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2206      	movs	r2, #6
 800195a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195c:	187a      	adds	r2, r7, r1
 800195e:	23a0      	movs	r3, #160	; 0xa0
 8001960:	05db      	lsls	r3, r3, #23
 8001962:	0011      	movs	r1, r2
 8001964:	0018      	movs	r0, r3
 8001966:	f000 fa01 	bl	8001d6c <HAL_GPIO_Init>
}
 800196a:	e051      	b.n	8001a10 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART5)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a2c      	ldr	r2, [pc, #176]	; (8001a24 <HAL_UART_MspInit+0x190>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d14c      	bne.n	8001a10 <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART5_CLK_ENABLE();
 8001976:	4b29      	ldr	r3, [pc, #164]	; (8001a1c <HAL_UART_MspInit+0x188>)
 8001978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800197a:	4b28      	ldr	r3, [pc, #160]	; (8001a1c <HAL_UART_MspInit+0x188>)
 800197c:	2180      	movs	r1, #128	; 0x80
 800197e:	0349      	lsls	r1, r1, #13
 8001980:	430a      	orrs	r2, r1
 8001982:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001984:	4b25      	ldr	r3, [pc, #148]	; (8001a1c <HAL_UART_MspInit+0x188>)
 8001986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001988:	4b24      	ldr	r3, [pc, #144]	; (8001a1c <HAL_UART_MspInit+0x188>)
 800198a:	2104      	movs	r1, #4
 800198c:	430a      	orrs	r2, r1
 800198e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001990:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <HAL_UART_MspInit+0x188>)
 8001992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001994:	2204      	movs	r2, #4
 8001996:	4013      	ands	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800199c:	4b1f      	ldr	r3, [pc, #124]	; (8001a1c <HAL_UART_MspInit+0x188>)
 800199e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019a0:	4b1e      	ldr	r3, [pc, #120]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80019a2:	2108      	movs	r1, #8
 80019a4:	430a      	orrs	r2, r1
 80019a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80019a8:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <HAL_UART_MspInit+0x188>)
 80019aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ac:	2208      	movs	r2, #8
 80019ae:	4013      	ands	r3, r2
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019b4:	211c      	movs	r1, #28
 80019b6:	187b      	adds	r3, r7, r1
 80019b8:	2280      	movs	r2, #128	; 0x80
 80019ba:	0152      	lsls	r2, r2, #5
 80019bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	000c      	movs	r4, r1
 80019c0:	193b      	adds	r3, r7, r4
 80019c2:	2202      	movs	r2, #2
 80019c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	193b      	adds	r3, r7, r4
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019cc:	193b      	adds	r3, r7, r4
 80019ce:	2203      	movs	r2, #3
 80019d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 80019d2:	193b      	adds	r3, r7, r4
 80019d4:	2202      	movs	r2, #2
 80019d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d8:	193b      	adds	r3, r7, r4
 80019da:	4a13      	ldr	r2, [pc, #76]	; (8001a28 <HAL_UART_MspInit+0x194>)
 80019dc:	0019      	movs	r1, r3
 80019de:	0010      	movs	r0, r2
 80019e0:	f000 f9c4 	bl	8001d6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019e4:	0021      	movs	r1, r4
 80019e6:	187b      	adds	r3, r7, r1
 80019e8:	2204      	movs	r2, #4
 80019ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ec:	187b      	adds	r3, r7, r1
 80019ee:	2202      	movs	r2, #2
 80019f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	187b      	adds	r3, r7, r1
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	187b      	adds	r3, r7, r1
 80019fa:	2203      	movs	r2, #3
 80019fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 80019fe:	187b      	adds	r3, r7, r1
 8001a00:	2206      	movs	r2, #6
 8001a02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a04:	187b      	adds	r3, r7, r1
 8001a06:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <HAL_UART_MspInit+0x198>)
 8001a08:	0019      	movs	r1, r3
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	f000 f9ae 	bl	8001d6c <HAL_GPIO_Init>
}
 8001a10:	46c0      	nop			; (mov r8, r8)
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b00d      	add	sp, #52	; 0x34
 8001a16:	bd90      	pop	{r4, r7, pc}
 8001a18:	40004400 	.word	0x40004400
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40004c00 	.word	0x40004c00
 8001a24:	40005000 	.word	0x40005000
 8001a28:	50000800 	.word	0x50000800
 8001a2c:	50000c00 	.word	0x50000c00

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a34:	e7fe      	b.n	8001a34 <NMI_Handler+0x4>

08001a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3a:	e7fe      	b.n	8001a3a <HardFault_Handler+0x4>

08001a3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a40:	f000 f8c4 	bl	8001bcc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001a44:	f003 fcbe 	bl	80053c4 <xTaskGetSchedulerState>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d001      	beq.n	8001a52 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001a4e:	f004 f98b 	bl	8005d68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a60:	4a14      	ldr	r2, [pc, #80]	; (8001ab4 <_sbrk+0x5c>)
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <_sbrk+0x60>)
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a6c:	4b13      	ldr	r3, [pc, #76]	; (8001abc <_sbrk+0x64>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d102      	bne.n	8001a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a74:	4b11      	ldr	r3, [pc, #68]	; (8001abc <_sbrk+0x64>)
 8001a76:	4a12      	ldr	r2, [pc, #72]	; (8001ac0 <_sbrk+0x68>)
 8001a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <_sbrk+0x64>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	18d3      	adds	r3, r2, r3
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d207      	bcs.n	8001a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a88:	f004 fb50 	bl	800612c <__errno>
 8001a8c:	0003      	movs	r3, r0
 8001a8e:	220c      	movs	r2, #12
 8001a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a92:	2301      	movs	r3, #1
 8001a94:	425b      	negs	r3, r3
 8001a96:	e009      	b.n	8001aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <_sbrk+0x64>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a9e:	4b07      	ldr	r3, [pc, #28]	; (8001abc <_sbrk+0x64>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	18d2      	adds	r2, r2, r3
 8001aa6:	4b05      	ldr	r3, [pc, #20]	; (8001abc <_sbrk+0x64>)
 8001aa8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
}
 8001aac:	0018      	movs	r0, r3
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b006      	add	sp, #24
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20005000 	.word	0x20005000
 8001ab8:	00000400 	.word	0x00000400
 8001abc:	20000e28 	.word	0x20000e28
 8001ac0:	20002840 	.word	0x20002840

08001ac4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ac8:	46c0      	nop			; (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001ad0:	480d      	ldr	r0, [pc, #52]	; (8001b08 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001ad2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad4:	480d      	ldr	r0, [pc, #52]	; (8001b0c <LoopForever+0x6>)
  ldr r1, =_edata
 8001ad6:	490e      	ldr	r1, [pc, #56]	; (8001b10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ad8:	4a0e      	ldr	r2, [pc, #56]	; (8001b14 <LoopForever+0xe>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001adc:	e002      	b.n	8001ae4 <LoopCopyDataInit>

08001ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae2:	3304      	adds	r3, #4

08001ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae8:	d3f9      	bcc.n	8001ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aea:	4a0b      	ldr	r2, [pc, #44]	; (8001b18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001aec:	4c0b      	ldr	r4, [pc, #44]	; (8001b1c <LoopForever+0x16>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af0:	e001      	b.n	8001af6 <LoopFillZerobss>

08001af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af4:	3204      	adds	r2, #4

08001af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af8:	d3fb      	bcc.n	8001af2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001afa:	f7ff ffe3 	bl	8001ac4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001afe:	f004 fb1b 	bl	8006138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b02:	f7ff f9cf 	bl	8000ea4 <main>

08001b06 <LoopForever>:

LoopForever:
    b LoopForever
 8001b06:	e7fe      	b.n	8001b06 <LoopForever>
   ldr   r0, =_estack
 8001b08:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b10:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001b14:	08006fc8 	.word	0x08006fc8
  ldr r2, =_sbss
 8001b18:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001b1c:	20002840 	.word	0x20002840

08001b20 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b20:	e7fe      	b.n	8001b20 <ADC1_COMP_IRQHandler>
	...

08001b24 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b2a:	1dfb      	adds	r3, r7, #7
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001b30:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <HAL_Init+0x3c>)
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <HAL_Init+0x3c>)
 8001b36:	2140      	movs	r1, #64	; 0x40
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b3c:	2003      	movs	r0, #3
 8001b3e:	f000 f811 	bl	8001b64 <HAL_InitTick>
 8001b42:	1e03      	subs	r3, r0, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001b46:	1dfb      	adds	r3, r7, #7
 8001b48:	2201      	movs	r2, #1
 8001b4a:	701a      	strb	r2, [r3, #0]
 8001b4c:	e001      	b.n	8001b52 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b4e:	f7ff fe85 	bl	800185c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b52:	1dfb      	adds	r3, r7, #7
 8001b54:	781b      	ldrb	r3, [r3, #0]
}
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b002      	add	sp, #8
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	40022000 	.word	0x40022000

08001b64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b64:	b590      	push	{r4, r7, lr}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b6c:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <HAL_InitTick+0x5c>)
 8001b6e:	681c      	ldr	r4, [r3, #0]
 8001b70:	4b14      	ldr	r3, [pc, #80]	; (8001bc4 <HAL_InitTick+0x60>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	0019      	movs	r1, r3
 8001b76:	23fa      	movs	r3, #250	; 0xfa
 8001b78:	0098      	lsls	r0, r3, #2
 8001b7a:	f7fe facf 	bl	800011c <__udivsi3>
 8001b7e:	0003      	movs	r3, r0
 8001b80:	0019      	movs	r1, r3
 8001b82:	0020      	movs	r0, r4
 8001b84:	f7fe faca 	bl	800011c <__udivsi3>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f000 f8e1 	bl	8001d52 <HAL_SYSTICK_Config>
 8001b90:	1e03      	subs	r3, r0, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e00f      	b.n	8001bb8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d80b      	bhi.n	8001bb6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	425b      	negs	r3, r3
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f000 f8be 	bl	8001d28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <HAL_InitTick+0x64>)
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	e000      	b.n	8001bb8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b003      	add	sp, #12
 8001bbe:	bd90      	pop	{r4, r7, pc}
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	20000004 	.word	0x20000004

08001bcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_IncTick+0x1c>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	001a      	movs	r2, r3
 8001bd6:	4b05      	ldr	r3, [pc, #20]	; (8001bec <HAL_IncTick+0x20>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	18d2      	adds	r2, r2, r3
 8001bdc:	4b03      	ldr	r3, [pc, #12]	; (8001bec <HAL_IncTick+0x20>)
 8001bde:	601a      	str	r2, [r3, #0]
}
 8001be0:	46c0      	nop			; (mov r8, r8)
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	46c0      	nop			; (mov r8, r8)
 8001be8:	20000008 	.word	0x20000008
 8001bec:	20000e2c 	.word	0x20000e2c

08001bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf4:	4b02      	ldr	r3, [pc, #8]	; (8001c00 <HAL_GetTick+0x10>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
}
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	46c0      	nop			; (mov r8, r8)
 8001c00:	20000e2c 	.word	0x20000e2c

08001c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c04:	b590      	push	{r4, r7, lr}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	6039      	str	r1, [r7, #0]
 8001c0e:	1dfb      	adds	r3, r7, #7
 8001c10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c12:	1dfb      	adds	r3, r7, #7
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b7f      	cmp	r3, #127	; 0x7f
 8001c18:	d828      	bhi.n	8001c6c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c1a:	4a2f      	ldr	r2, [pc, #188]	; (8001cd8 <__NVIC_SetPriority+0xd4>)
 8001c1c:	1dfb      	adds	r3, r7, #7
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	b25b      	sxtb	r3, r3
 8001c22:	089b      	lsrs	r3, r3, #2
 8001c24:	33c0      	adds	r3, #192	; 0xc0
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	589b      	ldr	r3, [r3, r2]
 8001c2a:	1dfa      	adds	r2, r7, #7
 8001c2c:	7812      	ldrb	r2, [r2, #0]
 8001c2e:	0011      	movs	r1, r2
 8001c30:	2203      	movs	r2, #3
 8001c32:	400a      	ands	r2, r1
 8001c34:	00d2      	lsls	r2, r2, #3
 8001c36:	21ff      	movs	r1, #255	; 0xff
 8001c38:	4091      	lsls	r1, r2
 8001c3a:	000a      	movs	r2, r1
 8001c3c:	43d2      	mvns	r2, r2
 8001c3e:	401a      	ands	r2, r3
 8001c40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	019b      	lsls	r3, r3, #6
 8001c46:	22ff      	movs	r2, #255	; 0xff
 8001c48:	401a      	ands	r2, r3
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	2303      	movs	r3, #3
 8001c52:	4003      	ands	r3, r0
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c58:	481f      	ldr	r0, [pc, #124]	; (8001cd8 <__NVIC_SetPriority+0xd4>)
 8001c5a:	1dfb      	adds	r3, r7, #7
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	089b      	lsrs	r3, r3, #2
 8001c62:	430a      	orrs	r2, r1
 8001c64:	33c0      	adds	r3, #192	; 0xc0
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c6a:	e031      	b.n	8001cd0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c6c:	4a1b      	ldr	r2, [pc, #108]	; (8001cdc <__NVIC_SetPriority+0xd8>)
 8001c6e:	1dfb      	adds	r3, r7, #7
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	0019      	movs	r1, r3
 8001c74:	230f      	movs	r3, #15
 8001c76:	400b      	ands	r3, r1
 8001c78:	3b08      	subs	r3, #8
 8001c7a:	089b      	lsrs	r3, r3, #2
 8001c7c:	3306      	adds	r3, #6
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	18d3      	adds	r3, r2, r3
 8001c82:	3304      	adds	r3, #4
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	1dfa      	adds	r2, r7, #7
 8001c88:	7812      	ldrb	r2, [r2, #0]
 8001c8a:	0011      	movs	r1, r2
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	400a      	ands	r2, r1
 8001c90:	00d2      	lsls	r2, r2, #3
 8001c92:	21ff      	movs	r1, #255	; 0xff
 8001c94:	4091      	lsls	r1, r2
 8001c96:	000a      	movs	r2, r1
 8001c98:	43d2      	mvns	r2, r2
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	019b      	lsls	r3, r3, #6
 8001ca2:	22ff      	movs	r2, #255	; 0xff
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	0018      	movs	r0, r3
 8001cac:	2303      	movs	r3, #3
 8001cae:	4003      	ands	r3, r0
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cb4:	4809      	ldr	r0, [pc, #36]	; (8001cdc <__NVIC_SetPriority+0xd8>)
 8001cb6:	1dfb      	adds	r3, r7, #7
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	001c      	movs	r4, r3
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	4023      	ands	r3, r4
 8001cc0:	3b08      	subs	r3, #8
 8001cc2:	089b      	lsrs	r3, r3, #2
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	3306      	adds	r3, #6
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	18c3      	adds	r3, r0, r3
 8001ccc:	3304      	adds	r3, #4
 8001cce:	601a      	str	r2, [r3, #0]
}
 8001cd0:	46c0      	nop			; (mov r8, r8)
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b003      	add	sp, #12
 8001cd6:	bd90      	pop	{r4, r7, pc}
 8001cd8:	e000e100 	.word	0xe000e100
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	1e5a      	subs	r2, r3, #1
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	045b      	lsls	r3, r3, #17
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d301      	bcc.n	8001cf8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e010      	b.n	8001d1a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf8:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <SysTick_Config+0x44>)
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	3a01      	subs	r2, #1
 8001cfe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d00:	2301      	movs	r3, #1
 8001d02:	425b      	negs	r3, r3
 8001d04:	2103      	movs	r1, #3
 8001d06:	0018      	movs	r0, r3
 8001d08:	f7ff ff7c 	bl	8001c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <SysTick_Config+0x44>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d12:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <SysTick_Config+0x44>)
 8001d14:	2207      	movs	r2, #7
 8001d16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	b002      	add	sp, #8
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	e000e010 	.word	0xe000e010

08001d28 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	210f      	movs	r1, #15
 8001d34:	187b      	adds	r3, r7, r1
 8001d36:	1c02      	adds	r2, r0, #0
 8001d38:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	187b      	adds	r3, r7, r1
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	b25b      	sxtb	r3, r3
 8001d42:	0011      	movs	r1, r2
 8001d44:	0018      	movs	r0, r3
 8001d46:	f7ff ff5d 	bl	8001c04 <__NVIC_SetPriority>
}
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b004      	add	sp, #16
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	f7ff ffbf 	bl	8001ce0 <SysTick_Config>
 8001d62:	0003      	movs	r3, r0
}
 8001d64:	0018      	movs	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b002      	add	sp, #8
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d82:	e155      	b.n	8002030 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2101      	movs	r1, #1
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	4091      	lsls	r1, r2
 8001d8e:	000a      	movs	r2, r1
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d100      	bne.n	8001d9c <HAL_GPIO_Init+0x30>
 8001d9a:	e146      	b.n	800202a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2203      	movs	r2, #3
 8001da2:	4013      	ands	r3, r2
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d005      	beq.n	8001db4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	2203      	movs	r2, #3
 8001dae:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d130      	bne.n	8001e16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	409a      	lsls	r2, r3
 8001dc2:	0013      	movs	r3, r2
 8001dc4:	43da      	mvns	r2, r3
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	409a      	lsls	r2, r3
 8001dd6:	0013      	movs	r3, r2
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dea:	2201      	movs	r2, #1
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	409a      	lsls	r2, r3
 8001df0:	0013      	movs	r3, r2
 8001df2:	43da      	mvns	r2, r3
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	4013      	ands	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	091b      	lsrs	r3, r3, #4
 8001e00:	2201      	movs	r2, #1
 8001e02:	401a      	ands	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	409a      	lsls	r2, r3
 8001e08:	0013      	movs	r3, r2
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d017      	beq.n	8001e52 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	0013      	movs	r3, r2
 8001e32:	43da      	mvns	r2, r3
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	4013      	ands	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	409a      	lsls	r2, r3
 8001e44:	0013      	movs	r3, r2
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	2203      	movs	r2, #3
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d123      	bne.n	8001ea6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	08da      	lsrs	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3208      	adds	r2, #8
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	58d3      	ldr	r3, [r2, r3]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	2207      	movs	r2, #7
 8001e70:	4013      	ands	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	220f      	movs	r2, #15
 8001e76:	409a      	lsls	r2, r3
 8001e78:	0013      	movs	r3, r2
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2107      	movs	r1, #7
 8001e8a:	400b      	ands	r3, r1
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	0013      	movs	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	08da      	lsrs	r2, r3, #3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3208      	adds	r2, #8
 8001ea0:	0092      	lsls	r2, r2, #2
 8001ea2:	6939      	ldr	r1, [r7, #16]
 8001ea4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2203      	movs	r2, #3
 8001ec4:	401a      	ands	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	409a      	lsls	r2, r3
 8001ecc:	0013      	movs	r3, r2
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	23c0      	movs	r3, #192	; 0xc0
 8001ee0:	029b      	lsls	r3, r3, #10
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d100      	bne.n	8001ee8 <HAL_GPIO_Init+0x17c>
 8001ee6:	e0a0      	b.n	800202a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee8:	4b57      	ldr	r3, [pc, #348]	; (8002048 <HAL_GPIO_Init+0x2dc>)
 8001eea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001eec:	4b56      	ldr	r3, [pc, #344]	; (8002048 <HAL_GPIO_Init+0x2dc>)
 8001eee:	2101      	movs	r1, #1
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ef4:	4a55      	ldr	r2, [pc, #340]	; (800204c <HAL_GPIO_Init+0x2e0>)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	089b      	lsrs	r3, r3, #2
 8001efa:	3302      	adds	r3, #2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	589b      	ldr	r3, [r3, r2]
 8001f00:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2203      	movs	r2, #3
 8001f06:	4013      	ands	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	220f      	movs	r2, #15
 8001f0c:	409a      	lsls	r2, r3
 8001f0e:	0013      	movs	r3, r2
 8001f10:	43da      	mvns	r2, r3
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	23a0      	movs	r3, #160	; 0xa0
 8001f1c:	05db      	lsls	r3, r3, #23
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d01f      	beq.n	8001f62 <HAL_GPIO_Init+0x1f6>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4a      	ldr	r2, [pc, #296]	; (8002050 <HAL_GPIO_Init+0x2e4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d019      	beq.n	8001f5e <HAL_GPIO_Init+0x1f2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a49      	ldr	r2, [pc, #292]	; (8002054 <HAL_GPIO_Init+0x2e8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d013      	beq.n	8001f5a <HAL_GPIO_Init+0x1ee>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a48      	ldr	r2, [pc, #288]	; (8002058 <HAL_GPIO_Init+0x2ec>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00d      	beq.n	8001f56 <HAL_GPIO_Init+0x1ea>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a47      	ldr	r2, [pc, #284]	; (800205c <HAL_GPIO_Init+0x2f0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d007      	beq.n	8001f52 <HAL_GPIO_Init+0x1e6>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a46      	ldr	r2, [pc, #280]	; (8002060 <HAL_GPIO_Init+0x2f4>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d101      	bne.n	8001f4e <HAL_GPIO_Init+0x1e2>
 8001f4a:	2305      	movs	r3, #5
 8001f4c:	e00a      	b.n	8001f64 <HAL_GPIO_Init+0x1f8>
 8001f4e:	2306      	movs	r3, #6
 8001f50:	e008      	b.n	8001f64 <HAL_GPIO_Init+0x1f8>
 8001f52:	2304      	movs	r3, #4
 8001f54:	e006      	b.n	8001f64 <HAL_GPIO_Init+0x1f8>
 8001f56:	2303      	movs	r3, #3
 8001f58:	e004      	b.n	8001f64 <HAL_GPIO_Init+0x1f8>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e002      	b.n	8001f64 <HAL_GPIO_Init+0x1f8>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e000      	b.n	8001f64 <HAL_GPIO_Init+0x1f8>
 8001f62:	2300      	movs	r3, #0
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	2103      	movs	r1, #3
 8001f68:	400a      	ands	r2, r1
 8001f6a:	0092      	lsls	r2, r2, #2
 8001f6c:	4093      	lsls	r3, r2
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f74:	4935      	ldr	r1, [pc, #212]	; (800204c <HAL_GPIO_Init+0x2e0>)
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	089b      	lsrs	r3, r3, #2
 8001f7a:	3302      	adds	r3, #2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f82:	4b38      	ldr	r3, [pc, #224]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	025b      	lsls	r3, r3, #9
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fa6:	4b2f      	ldr	r3, [pc, #188]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001fac:	4b2d      	ldr	r3, [pc, #180]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	43da      	mvns	r2, r3
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	2380      	movs	r3, #128	; 0x80
 8001fc2:	029b      	lsls	r3, r3, #10
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fd0:	4b24      	ldr	r3, [pc, #144]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fd6:	4b23      	ldr	r3, [pc, #140]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	2380      	movs	r3, #128	; 0x80
 8001fec:	035b      	lsls	r3, r3, #13
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d003      	beq.n	8001ffa <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ffa:	4b1a      	ldr	r3, [pc, #104]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002000:	4b18      	ldr	r3, [pc, #96]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	43da      	mvns	r2, r3
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	4013      	ands	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	039b      	lsls	r3, r3, #14
 8002018:	4013      	ands	r3, r2
 800201a:	d003      	beq.n	8002024 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002024:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <HAL_GPIO_Init+0x2f8>)
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	3301      	adds	r3, #1
 800202e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	40da      	lsrs	r2, r3
 8002038:	1e13      	subs	r3, r2, #0
 800203a:	d000      	beq.n	800203e <HAL_GPIO_Init+0x2d2>
 800203c:	e6a2      	b.n	8001d84 <HAL_GPIO_Init+0x18>
  }
}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	46c0      	nop			; (mov r8, r8)
 8002042:	46bd      	mov	sp, r7
 8002044:	b006      	add	sp, #24
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40021000 	.word	0x40021000
 800204c:	40010000 	.word	0x40010000
 8002050:	50000400 	.word	0x50000400
 8002054:	50000800 	.word	0x50000800
 8002058:	50000c00 	.word	0x50000c00
 800205c:	50001000 	.word	0x50001000
 8002060:	50001c00 	.word	0x50001c00
 8002064:	40010400 	.word	0x40010400

08002068 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	0008      	movs	r0, r1
 8002072:	0011      	movs	r1, r2
 8002074:	1cbb      	adds	r3, r7, #2
 8002076:	1c02      	adds	r2, r0, #0
 8002078:	801a      	strh	r2, [r3, #0]
 800207a:	1c7b      	adds	r3, r7, #1
 800207c:	1c0a      	adds	r2, r1, #0
 800207e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002080:	1c7b      	adds	r3, r7, #1
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d004      	beq.n	8002092 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002088:	1cbb      	adds	r3, r7, #2
 800208a:	881a      	ldrh	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002090:	e003      	b.n	800209a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002092:	1cbb      	adds	r3, r7, #2
 8002094:	881a      	ldrh	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	629a      	str	r2, [r3, #40]	; 0x28
}
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	46bd      	mov	sp, r7
 800209e:	b002      	add	sp, #8
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020a4:	b5b0      	push	{r4, r5, r7, lr}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d102      	bne.n	80020b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	f000 fbbf 	bl	8002836 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020b8:	4bc9      	ldr	r3, [pc, #804]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	220c      	movs	r2, #12
 80020be:	4013      	ands	r3, r2
 80020c0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020c2:	4bc7      	ldr	r3, [pc, #796]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	025b      	lsls	r3, r3, #9
 80020ca:	4013      	ands	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2201      	movs	r2, #1
 80020d4:	4013      	ands	r3, r2
 80020d6:	d100      	bne.n	80020da <HAL_RCC_OscConfig+0x36>
 80020d8:	e07e      	b.n	80021d8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	2b08      	cmp	r3, #8
 80020de:	d007      	beq.n	80020f0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	2b0c      	cmp	r3, #12
 80020e4:	d112      	bne.n	800210c <HAL_RCC_OscConfig+0x68>
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	025b      	lsls	r3, r3, #9
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d10d      	bne.n	800210c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f0:	4bbb      	ldr	r3, [pc, #748]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	029b      	lsls	r3, r3, #10
 80020f8:	4013      	ands	r3, r2
 80020fa:	d100      	bne.n	80020fe <HAL_RCC_OscConfig+0x5a>
 80020fc:	e06b      	b.n	80021d6 <HAL_RCC_OscConfig+0x132>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d167      	bne.n	80021d6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	f000 fb95 	bl	8002836 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	2380      	movs	r3, #128	; 0x80
 8002112:	025b      	lsls	r3, r3, #9
 8002114:	429a      	cmp	r2, r3
 8002116:	d107      	bne.n	8002128 <HAL_RCC_OscConfig+0x84>
 8002118:	4bb1      	ldr	r3, [pc, #708]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4bb0      	ldr	r3, [pc, #704]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800211e:	2180      	movs	r1, #128	; 0x80
 8002120:	0249      	lsls	r1, r1, #9
 8002122:	430a      	orrs	r2, r1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e027      	b.n	8002178 <HAL_RCC_OscConfig+0xd4>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	23a0      	movs	r3, #160	; 0xa0
 800212e:	02db      	lsls	r3, r3, #11
 8002130:	429a      	cmp	r2, r3
 8002132:	d10e      	bne.n	8002152 <HAL_RCC_OscConfig+0xae>
 8002134:	4baa      	ldr	r3, [pc, #680]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4ba9      	ldr	r3, [pc, #676]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800213a:	2180      	movs	r1, #128	; 0x80
 800213c:	02c9      	lsls	r1, r1, #11
 800213e:	430a      	orrs	r2, r1
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	4ba7      	ldr	r3, [pc, #668]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	4ba6      	ldr	r3, [pc, #664]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002148:	2180      	movs	r1, #128	; 0x80
 800214a:	0249      	lsls	r1, r1, #9
 800214c:	430a      	orrs	r2, r1
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	e012      	b.n	8002178 <HAL_RCC_OscConfig+0xd4>
 8002152:	4ba3      	ldr	r3, [pc, #652]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4ba2      	ldr	r3, [pc, #648]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002158:	49a2      	ldr	r1, [pc, #648]	; (80023e4 <HAL_RCC_OscConfig+0x340>)
 800215a:	400a      	ands	r2, r1
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	4ba0      	ldr	r3, [pc, #640]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	025b      	lsls	r3, r3, #9
 8002166:	4013      	ands	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	4b9c      	ldr	r3, [pc, #624]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b9b      	ldr	r3, [pc, #620]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002172:	499d      	ldr	r1, [pc, #628]	; (80023e8 <HAL_RCC_OscConfig+0x344>)
 8002174:	400a      	ands	r2, r1
 8002176:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d015      	beq.n	80021ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002180:	f7ff fd36 	bl	8001bf0 <HAL_GetTick>
 8002184:	0003      	movs	r3, r0
 8002186:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002188:	e009      	b.n	800219e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800218a:	f7ff fd31 	bl	8001bf0 <HAL_GetTick>
 800218e:	0002      	movs	r2, r0
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b64      	cmp	r3, #100	; 0x64
 8002196:	d902      	bls.n	800219e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	f000 fb4c 	bl	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800219e:	4b90      	ldr	r3, [pc, #576]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	2380      	movs	r3, #128	; 0x80
 80021a4:	029b      	lsls	r3, r3, #10
 80021a6:	4013      	ands	r3, r2
 80021a8:	d0ef      	beq.n	800218a <HAL_RCC_OscConfig+0xe6>
 80021aa:	e015      	b.n	80021d8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7ff fd20 	bl	8001bf0 <HAL_GetTick>
 80021b0:	0003      	movs	r3, r0
 80021b2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b6:	f7ff fd1b 	bl	8001bf0 <HAL_GetTick>
 80021ba:	0002      	movs	r2, r0
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b64      	cmp	r3, #100	; 0x64
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e336      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021c8:	4b85      	ldr	r3, [pc, #532]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	2380      	movs	r3, #128	; 0x80
 80021ce:	029b      	lsls	r3, r3, #10
 80021d0:	4013      	ands	r3, r2
 80021d2:	d1f0      	bne.n	80021b6 <HAL_RCC_OscConfig+0x112>
 80021d4:	e000      	b.n	80021d8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2202      	movs	r2, #2
 80021de:	4013      	ands	r3, r2
 80021e0:	d100      	bne.n	80021e4 <HAL_RCC_OscConfig+0x140>
 80021e2:	e099      	b.n	8002318 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80021ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ec:	2220      	movs	r2, #32
 80021ee:	4013      	ands	r3, r2
 80021f0:	d009      	beq.n	8002206 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80021f2:	4b7b      	ldr	r3, [pc, #492]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	4b7a      	ldr	r3, [pc, #488]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80021f8:	2120      	movs	r1, #32
 80021fa:	430a      	orrs	r2, r1
 80021fc:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80021fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002200:	2220      	movs	r2, #32
 8002202:	4393      	bics	r3, r2
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	2b04      	cmp	r3, #4
 800220a:	d005      	beq.n	8002218 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2b0c      	cmp	r3, #12
 8002210:	d13e      	bne.n	8002290 <HAL_RCC_OscConfig+0x1ec>
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d13b      	bne.n	8002290 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002218:	4b71      	ldr	r3, [pc, #452]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2204      	movs	r2, #4
 800221e:	4013      	ands	r3, r2
 8002220:	d004      	beq.n	800222c <HAL_RCC_OscConfig+0x188>
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	2b00      	cmp	r3, #0
 8002226:	d101      	bne.n	800222c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e304      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222c:	4b6c      	ldr	r3, [pc, #432]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4a6e      	ldr	r2, [pc, #440]	; (80023ec <HAL_RCC_OscConfig+0x348>)
 8002232:	4013      	ands	r3, r2
 8002234:	0019      	movs	r1, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	021a      	lsls	r2, r3, #8
 800223c:	4b68      	ldr	r3, [pc, #416]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800223e:	430a      	orrs	r2, r1
 8002240:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002242:	4b67      	ldr	r3, [pc, #412]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2209      	movs	r2, #9
 8002248:	4393      	bics	r3, r2
 800224a:	0019      	movs	r1, r3
 800224c:	4b64      	ldr	r3, [pc, #400]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800224e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002250:	430a      	orrs	r2, r1
 8002252:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002254:	f000 fc42 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8002258:	0001      	movs	r1, r0
 800225a:	4b61      	ldr	r3, [pc, #388]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	220f      	movs	r2, #15
 8002262:	4013      	ands	r3, r2
 8002264:	4a62      	ldr	r2, [pc, #392]	; (80023f0 <HAL_RCC_OscConfig+0x34c>)
 8002266:	5cd3      	ldrb	r3, [r2, r3]
 8002268:	000a      	movs	r2, r1
 800226a:	40da      	lsrs	r2, r3
 800226c:	4b61      	ldr	r3, [pc, #388]	; (80023f4 <HAL_RCC_OscConfig+0x350>)
 800226e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002270:	4b61      	ldr	r3, [pc, #388]	; (80023f8 <HAL_RCC_OscConfig+0x354>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2513      	movs	r5, #19
 8002276:	197c      	adds	r4, r7, r5
 8002278:	0018      	movs	r0, r3
 800227a:	f7ff fc73 	bl	8001b64 <HAL_InitTick>
 800227e:	0003      	movs	r3, r0
 8002280:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002282:	197b      	adds	r3, r7, r5
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d046      	beq.n	8002318 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800228a:	197b      	adds	r3, r7, r5
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	e2d2      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	2b00      	cmp	r3, #0
 8002294:	d027      	beq.n	80022e6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002296:	4b52      	ldr	r3, [pc, #328]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2209      	movs	r2, #9
 800229c:	4393      	bics	r3, r2
 800229e:	0019      	movs	r1, r3
 80022a0:	4b4f      	ldr	r3, [pc, #316]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80022a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022a4:	430a      	orrs	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7ff fca2 	bl	8001bf0 <HAL_GetTick>
 80022ac:	0003      	movs	r3, r0
 80022ae:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022b2:	f7ff fc9d 	bl	8001bf0 <HAL_GetTick>
 80022b6:	0002      	movs	r2, r0
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e2b8      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022c4:	4b46      	ldr	r3, [pc, #280]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2204      	movs	r2, #4
 80022ca:	4013      	ands	r3, r2
 80022cc:	d0f1      	beq.n	80022b2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ce:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	4a46      	ldr	r2, [pc, #280]	; (80023ec <HAL_RCC_OscConfig+0x348>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	0019      	movs	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	021a      	lsls	r2, r3, #8
 80022de:	4b40      	ldr	r3, [pc, #256]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80022e0:	430a      	orrs	r2, r1
 80022e2:	605a      	str	r2, [r3, #4]
 80022e4:	e018      	b.n	8002318 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022e6:	4b3e      	ldr	r3, [pc, #248]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	4b3d      	ldr	r3, [pc, #244]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80022ec:	2101      	movs	r1, #1
 80022ee:	438a      	bics	r2, r1
 80022f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f2:	f7ff fc7d 	bl	8001bf0 <HAL_GetTick>
 80022f6:	0003      	movs	r3, r0
 80022f8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022fc:	f7ff fc78 	bl	8001bf0 <HAL_GetTick>
 8002300:	0002      	movs	r2, r0
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e293      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800230e:	4b34      	ldr	r3, [pc, #208]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2204      	movs	r2, #4
 8002314:	4013      	ands	r3, r2
 8002316:	d1f1      	bne.n	80022fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2210      	movs	r2, #16
 800231e:	4013      	ands	r3, r2
 8002320:	d100      	bne.n	8002324 <HAL_RCC_OscConfig+0x280>
 8002322:	e0a2      	b.n	800246a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d140      	bne.n	80023ac <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800232a:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4013      	ands	r3, r2
 8002334:	d005      	beq.n	8002342 <HAL_RCC_OscConfig+0x29e>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e279      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002342:	4b27      	ldr	r3, [pc, #156]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	4a2d      	ldr	r2, [pc, #180]	; (80023fc <HAL_RCC_OscConfig+0x358>)
 8002348:	4013      	ands	r3, r2
 800234a:	0019      	movs	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002350:	4b23      	ldr	r3, [pc, #140]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002352:	430a      	orrs	r2, r1
 8002354:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002356:	4b22      	ldr	r3, [pc, #136]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	021b      	lsls	r3, r3, #8
 800235c:	0a19      	lsrs	r1, r3, #8
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	061a      	lsls	r2, r3, #24
 8002364:	4b1e      	ldr	r3, [pc, #120]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002366:	430a      	orrs	r2, r1
 8002368:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	0b5b      	lsrs	r3, r3, #13
 8002370:	3301      	adds	r3, #1
 8002372:	2280      	movs	r2, #128	; 0x80
 8002374:	0212      	lsls	r2, r2, #8
 8002376:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002378:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	091b      	lsrs	r3, r3, #4
 800237e:	210f      	movs	r1, #15
 8002380:	400b      	ands	r3, r1
 8002382:	491b      	ldr	r1, [pc, #108]	; (80023f0 <HAL_RCC_OscConfig+0x34c>)
 8002384:	5ccb      	ldrb	r3, [r1, r3]
 8002386:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002388:	4b1a      	ldr	r3, [pc, #104]	; (80023f4 <HAL_RCC_OscConfig+0x350>)
 800238a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800238c:	4b1a      	ldr	r3, [pc, #104]	; (80023f8 <HAL_RCC_OscConfig+0x354>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2513      	movs	r5, #19
 8002392:	197c      	adds	r4, r7, r5
 8002394:	0018      	movs	r0, r3
 8002396:	f7ff fbe5 	bl	8001b64 <HAL_InitTick>
 800239a:	0003      	movs	r3, r0
 800239c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800239e:	197b      	adds	r3, r7, r5
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d061      	beq.n	800246a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80023a6:	197b      	adds	r3, r7, r5
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	e244      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d040      	beq.n	8002436 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 80023ba:	2180      	movs	r1, #128	; 0x80
 80023bc:	0049      	lsls	r1, r1, #1
 80023be:	430a      	orrs	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7ff fc15 	bl	8001bf0 <HAL_GetTick>
 80023c6:	0003      	movs	r3, r0
 80023c8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80023ca:	e019      	b.n	8002400 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023cc:	f7ff fc10 	bl	8001bf0 <HAL_GetTick>
 80023d0:	0002      	movs	r2, r0
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d912      	bls.n	8002400 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e22b      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	40021000 	.word	0x40021000
 80023e4:	fffeffff 	.word	0xfffeffff
 80023e8:	fffbffff 	.word	0xfffbffff
 80023ec:	ffffe0ff 	.word	0xffffe0ff
 80023f0:	08006e90 	.word	0x08006e90
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20000004 	.word	0x20000004
 80023fc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002400:	4bca      	ldr	r3, [pc, #808]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	2380      	movs	r3, #128	; 0x80
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4013      	ands	r3, r2
 800240a:	d0df      	beq.n	80023cc <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800240c:	4bc7      	ldr	r3, [pc, #796]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	4ac7      	ldr	r2, [pc, #796]	; (8002730 <HAL_RCC_OscConfig+0x68c>)
 8002412:	4013      	ands	r3, r2
 8002414:	0019      	movs	r1, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800241a:	4bc4      	ldr	r3, [pc, #784]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800241c:	430a      	orrs	r2, r1
 800241e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002420:	4bc2      	ldr	r3, [pc, #776]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	021b      	lsls	r3, r3, #8
 8002426:	0a19      	lsrs	r1, r3, #8
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	061a      	lsls	r2, r3, #24
 800242e:	4bbf      	ldr	r3, [pc, #764]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002430:	430a      	orrs	r2, r1
 8002432:	605a      	str	r2, [r3, #4]
 8002434:	e019      	b.n	800246a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002436:	4bbd      	ldr	r3, [pc, #756]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	4bbc      	ldr	r3, [pc, #752]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800243c:	49bd      	ldr	r1, [pc, #756]	; (8002734 <HAL_RCC_OscConfig+0x690>)
 800243e:	400a      	ands	r2, r1
 8002440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002442:	f7ff fbd5 	bl	8001bf0 <HAL_GetTick>
 8002446:	0003      	movs	r3, r0
 8002448:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800244c:	f7ff fbd0 	bl	8001bf0 <HAL_GetTick>
 8002450:	0002      	movs	r2, r0
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e1eb      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800245e:	4bb3      	ldr	r3, [pc, #716]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	2380      	movs	r3, #128	; 0x80
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4013      	ands	r3, r2
 8002468:	d1f0      	bne.n	800244c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2208      	movs	r2, #8
 8002470:	4013      	ands	r3, r2
 8002472:	d036      	beq.n	80024e2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d019      	beq.n	80024b0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800247c:	4bab      	ldr	r3, [pc, #684]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800247e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002480:	4baa      	ldr	r3, [pc, #680]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002482:	2101      	movs	r1, #1
 8002484:	430a      	orrs	r2, r1
 8002486:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002488:	f7ff fbb2 	bl	8001bf0 <HAL_GetTick>
 800248c:	0003      	movs	r3, r0
 800248e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002492:	f7ff fbad 	bl	8001bf0 <HAL_GetTick>
 8002496:	0002      	movs	r2, r0
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e1c8      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024a4:	4ba1      	ldr	r3, [pc, #644]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80024a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024a8:	2202      	movs	r2, #2
 80024aa:	4013      	ands	r3, r2
 80024ac:	d0f1      	beq.n	8002492 <HAL_RCC_OscConfig+0x3ee>
 80024ae:	e018      	b.n	80024e2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024b0:	4b9e      	ldr	r3, [pc, #632]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80024b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024b4:	4b9d      	ldr	r3, [pc, #628]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80024b6:	2101      	movs	r1, #1
 80024b8:	438a      	bics	r2, r1
 80024ba:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024bc:	f7ff fb98 	bl	8001bf0 <HAL_GetTick>
 80024c0:	0003      	movs	r3, r0
 80024c2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024c6:	f7ff fb93 	bl	8001bf0 <HAL_GetTick>
 80024ca:	0002      	movs	r2, r0
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e1ae      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024d8:	4b94      	ldr	r3, [pc, #592]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80024da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024dc:	2202      	movs	r2, #2
 80024de:	4013      	ands	r3, r2
 80024e0:	d1f1      	bne.n	80024c6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2204      	movs	r2, #4
 80024e8:	4013      	ands	r3, r2
 80024ea:	d100      	bne.n	80024ee <HAL_RCC_OscConfig+0x44a>
 80024ec:	e0ae      	b.n	800264c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ee:	2023      	movs	r0, #35	; 0x23
 80024f0:	183b      	adds	r3, r7, r0
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024f6:	4b8d      	ldr	r3, [pc, #564]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80024f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024fa:	2380      	movs	r3, #128	; 0x80
 80024fc:	055b      	lsls	r3, r3, #21
 80024fe:	4013      	ands	r3, r2
 8002500:	d109      	bne.n	8002516 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002502:	4b8a      	ldr	r3, [pc, #552]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002504:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002506:	4b89      	ldr	r3, [pc, #548]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002508:	2180      	movs	r1, #128	; 0x80
 800250a:	0549      	lsls	r1, r1, #21
 800250c:	430a      	orrs	r2, r1
 800250e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002510:	183b      	adds	r3, r7, r0
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002516:	4b88      	ldr	r3, [pc, #544]	; (8002738 <HAL_RCC_OscConfig+0x694>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	2380      	movs	r3, #128	; 0x80
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4013      	ands	r3, r2
 8002520:	d11a      	bne.n	8002558 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002522:	4b85      	ldr	r3, [pc, #532]	; (8002738 <HAL_RCC_OscConfig+0x694>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4b84      	ldr	r3, [pc, #528]	; (8002738 <HAL_RCC_OscConfig+0x694>)
 8002528:	2180      	movs	r1, #128	; 0x80
 800252a:	0049      	lsls	r1, r1, #1
 800252c:	430a      	orrs	r2, r1
 800252e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002530:	f7ff fb5e 	bl	8001bf0 <HAL_GetTick>
 8002534:	0003      	movs	r3, r0
 8002536:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002538:	e008      	b.n	800254c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800253a:	f7ff fb59 	bl	8001bf0 <HAL_GetTick>
 800253e:	0002      	movs	r2, r0
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b64      	cmp	r3, #100	; 0x64
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e174      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800254c:	4b7a      	ldr	r3, [pc, #488]	; (8002738 <HAL_RCC_OscConfig+0x694>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	2380      	movs	r3, #128	; 0x80
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	4013      	ands	r3, r2
 8002556:	d0f0      	beq.n	800253a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	2380      	movs	r3, #128	; 0x80
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	429a      	cmp	r2, r3
 8002562:	d107      	bne.n	8002574 <HAL_RCC_OscConfig+0x4d0>
 8002564:	4b71      	ldr	r3, [pc, #452]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002566:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002568:	4b70      	ldr	r3, [pc, #448]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800256a:	2180      	movs	r1, #128	; 0x80
 800256c:	0049      	lsls	r1, r1, #1
 800256e:	430a      	orrs	r2, r1
 8002570:	651a      	str	r2, [r3, #80]	; 0x50
 8002572:	e031      	b.n	80025d8 <HAL_RCC_OscConfig+0x534>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10c      	bne.n	8002596 <HAL_RCC_OscConfig+0x4f2>
 800257c:	4b6b      	ldr	r3, [pc, #428]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800257e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002580:	4b6a      	ldr	r3, [pc, #424]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002582:	496c      	ldr	r1, [pc, #432]	; (8002734 <HAL_RCC_OscConfig+0x690>)
 8002584:	400a      	ands	r2, r1
 8002586:	651a      	str	r2, [r3, #80]	; 0x50
 8002588:	4b68      	ldr	r3, [pc, #416]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800258a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800258c:	4b67      	ldr	r3, [pc, #412]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800258e:	496b      	ldr	r1, [pc, #428]	; (800273c <HAL_RCC_OscConfig+0x698>)
 8002590:	400a      	ands	r2, r1
 8002592:	651a      	str	r2, [r3, #80]	; 0x50
 8002594:	e020      	b.n	80025d8 <HAL_RCC_OscConfig+0x534>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	23a0      	movs	r3, #160	; 0xa0
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	429a      	cmp	r2, r3
 80025a0:	d10e      	bne.n	80025c0 <HAL_RCC_OscConfig+0x51c>
 80025a2:	4b62      	ldr	r3, [pc, #392]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025a6:	4b61      	ldr	r3, [pc, #388]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025a8:	2180      	movs	r1, #128	; 0x80
 80025aa:	00c9      	lsls	r1, r1, #3
 80025ac:	430a      	orrs	r2, r1
 80025ae:	651a      	str	r2, [r3, #80]	; 0x50
 80025b0:	4b5e      	ldr	r3, [pc, #376]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025b4:	4b5d      	ldr	r3, [pc, #372]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025b6:	2180      	movs	r1, #128	; 0x80
 80025b8:	0049      	lsls	r1, r1, #1
 80025ba:	430a      	orrs	r2, r1
 80025bc:	651a      	str	r2, [r3, #80]	; 0x50
 80025be:	e00b      	b.n	80025d8 <HAL_RCC_OscConfig+0x534>
 80025c0:	4b5a      	ldr	r3, [pc, #360]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025c4:	4b59      	ldr	r3, [pc, #356]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025c6:	495b      	ldr	r1, [pc, #364]	; (8002734 <HAL_RCC_OscConfig+0x690>)
 80025c8:	400a      	ands	r2, r1
 80025ca:	651a      	str	r2, [r3, #80]	; 0x50
 80025cc:	4b57      	ldr	r3, [pc, #348]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025d0:	4b56      	ldr	r3, [pc, #344]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80025d2:	495a      	ldr	r1, [pc, #360]	; (800273c <HAL_RCC_OscConfig+0x698>)
 80025d4:	400a      	ands	r2, r1
 80025d6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d015      	beq.n	800260c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e0:	f7ff fb06 	bl	8001bf0 <HAL_GetTick>
 80025e4:	0003      	movs	r3, r0
 80025e6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025e8:	e009      	b.n	80025fe <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025ea:	f7ff fb01 	bl	8001bf0 <HAL_GetTick>
 80025ee:	0002      	movs	r2, r0
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	4a52      	ldr	r2, [pc, #328]	; (8002740 <HAL_RCC_OscConfig+0x69c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e11b      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025fe:	4b4b      	ldr	r3, [pc, #300]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002600:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002602:	2380      	movs	r3, #128	; 0x80
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4013      	ands	r3, r2
 8002608:	d0ef      	beq.n	80025ea <HAL_RCC_OscConfig+0x546>
 800260a:	e014      	b.n	8002636 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800260c:	f7ff faf0 	bl	8001bf0 <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002614:	e009      	b.n	800262a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002616:	f7ff faeb 	bl	8001bf0 <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	4a47      	ldr	r2, [pc, #284]	; (8002740 <HAL_RCC_OscConfig+0x69c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e105      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800262a:	4b40      	ldr	r3, [pc, #256]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800262c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800262e:	2380      	movs	r3, #128	; 0x80
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4013      	ands	r3, r2
 8002634:	d1ef      	bne.n	8002616 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002636:	2323      	movs	r3, #35	; 0x23
 8002638:	18fb      	adds	r3, r7, r3
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d105      	bne.n	800264c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002640:	4b3a      	ldr	r3, [pc, #232]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002644:	4b39      	ldr	r3, [pc, #228]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002646:	493f      	ldr	r1, [pc, #252]	; (8002744 <HAL_RCC_OscConfig+0x6a0>)
 8002648:	400a      	ands	r2, r1
 800264a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2220      	movs	r2, #32
 8002652:	4013      	ands	r3, r2
 8002654:	d049      	beq.n	80026ea <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d026      	beq.n	80026ac <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800265e:	4b33      	ldr	r3, [pc, #204]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	4b32      	ldr	r3, [pc, #200]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002664:	2101      	movs	r1, #1
 8002666:	430a      	orrs	r2, r1
 8002668:	609a      	str	r2, [r3, #8]
 800266a:	4b30      	ldr	r3, [pc, #192]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800266c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800266e:	4b2f      	ldr	r3, [pc, #188]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002670:	2101      	movs	r1, #1
 8002672:	430a      	orrs	r2, r1
 8002674:	635a      	str	r2, [r3, #52]	; 0x34
 8002676:	4b34      	ldr	r3, [pc, #208]	; (8002748 <HAL_RCC_OscConfig+0x6a4>)
 8002678:	6a1a      	ldr	r2, [r3, #32]
 800267a:	4b33      	ldr	r3, [pc, #204]	; (8002748 <HAL_RCC_OscConfig+0x6a4>)
 800267c:	2180      	movs	r1, #128	; 0x80
 800267e:	0189      	lsls	r1, r1, #6
 8002680:	430a      	orrs	r2, r1
 8002682:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002684:	f7ff fab4 	bl	8001bf0 <HAL_GetTick>
 8002688:	0003      	movs	r3, r0
 800268a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800268e:	f7ff faaf 	bl	8001bf0 <HAL_GetTick>
 8002692:	0002      	movs	r2, r0
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e0ca      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026a0:	4b22      	ldr	r3, [pc, #136]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2202      	movs	r2, #2
 80026a6:	4013      	ands	r3, r2
 80026a8:	d0f1      	beq.n	800268e <HAL_RCC_OscConfig+0x5ea>
 80026aa:	e01e      	b.n	80026ea <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80026ac:	4b1f      	ldr	r3, [pc, #124]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	4b1e      	ldr	r3, [pc, #120]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80026b2:	2101      	movs	r1, #1
 80026b4:	438a      	bics	r2, r1
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	4b23      	ldr	r3, [pc, #140]	; (8002748 <HAL_RCC_OscConfig+0x6a4>)
 80026ba:	6a1a      	ldr	r2, [r3, #32]
 80026bc:	4b22      	ldr	r3, [pc, #136]	; (8002748 <HAL_RCC_OscConfig+0x6a4>)
 80026be:	4923      	ldr	r1, [pc, #140]	; (800274c <HAL_RCC_OscConfig+0x6a8>)
 80026c0:	400a      	ands	r2, r1
 80026c2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c4:	f7ff fa94 	bl	8001bf0 <HAL_GetTick>
 80026c8:	0003      	movs	r3, r0
 80026ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026ce:	f7ff fa8f 	bl	8001bf0 <HAL_GetTick>
 80026d2:	0002      	movs	r2, r0
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e0aa      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026e0:	4b12      	ldr	r3, [pc, #72]	; (800272c <HAL_RCC_OscConfig+0x688>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	2202      	movs	r2, #2
 80026e6:	4013      	ands	r3, r2
 80026e8:	d1f1      	bne.n	80026ce <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d100      	bne.n	80026f4 <HAL_RCC_OscConfig+0x650>
 80026f2:	e09f      	b.n	8002834 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d100      	bne.n	80026fc <HAL_RCC_OscConfig+0x658>
 80026fa:	e078      	b.n	80027ee <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002700:	2b02      	cmp	r3, #2
 8002702:	d159      	bne.n	80027b8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002704:	4b09      	ldr	r3, [pc, #36]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800270a:	4911      	ldr	r1, [pc, #68]	; (8002750 <HAL_RCC_OscConfig+0x6ac>)
 800270c:	400a      	ands	r2, r1
 800270e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002710:	f7ff fa6e 	bl	8001bf0 <HAL_GetTick>
 8002714:	0003      	movs	r3, r0
 8002716:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002718:	e01c      	b.n	8002754 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800271a:	f7ff fa69 	bl	8001bf0 <HAL_GetTick>
 800271e:	0002      	movs	r2, r0
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	2b02      	cmp	r3, #2
 8002726:	d915      	bls.n	8002754 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002728:	2303      	movs	r3, #3
 800272a:	e084      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
 800272c:	40021000 	.word	0x40021000
 8002730:	ffff1fff 	.word	0xffff1fff
 8002734:	fffffeff 	.word	0xfffffeff
 8002738:	40007000 	.word	0x40007000
 800273c:	fffffbff 	.word	0xfffffbff
 8002740:	00001388 	.word	0x00001388
 8002744:	efffffff 	.word	0xefffffff
 8002748:	40010000 	.word	0x40010000
 800274c:	ffffdfff 	.word	0xffffdfff
 8002750:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002754:	4b3a      	ldr	r3, [pc, #232]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	049b      	lsls	r3, r3, #18
 800275c:	4013      	ands	r3, r2
 800275e:	d1dc      	bne.n	800271a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002760:	4b37      	ldr	r3, [pc, #220]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	4a37      	ldr	r2, [pc, #220]	; (8002844 <HAL_RCC_OscConfig+0x7a0>)
 8002766:	4013      	ands	r3, r2
 8002768:	0019      	movs	r1, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002778:	431a      	orrs	r2, r3
 800277a:	4b31      	ldr	r3, [pc, #196]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 800277c:	430a      	orrs	r2, r1
 800277e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002780:	4b2f      	ldr	r3, [pc, #188]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	4b2e      	ldr	r3, [pc, #184]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 8002786:	2180      	movs	r1, #128	; 0x80
 8002788:	0449      	lsls	r1, r1, #17
 800278a:	430a      	orrs	r2, r1
 800278c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278e:	f7ff fa2f 	bl	8001bf0 <HAL_GetTick>
 8002792:	0003      	movs	r3, r0
 8002794:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002798:	f7ff fa2a 	bl	8001bf0 <HAL_GetTick>
 800279c:	0002      	movs	r2, r0
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e045      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80027aa:	4b25      	ldr	r3, [pc, #148]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	2380      	movs	r3, #128	; 0x80
 80027b0:	049b      	lsls	r3, r3, #18
 80027b2:	4013      	ands	r3, r2
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0x6f4>
 80027b6:	e03d      	b.n	8002834 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027b8:	4b21      	ldr	r3, [pc, #132]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4b20      	ldr	r3, [pc, #128]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 80027be:	4922      	ldr	r1, [pc, #136]	; (8002848 <HAL_RCC_OscConfig+0x7a4>)
 80027c0:	400a      	ands	r2, r1
 80027c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c4:	f7ff fa14 	bl	8001bf0 <HAL_GetTick>
 80027c8:	0003      	movs	r3, r0
 80027ca:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80027cc:	e008      	b.n	80027e0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ce:	f7ff fa0f 	bl	8001bf0 <HAL_GetTick>
 80027d2:	0002      	movs	r2, r0
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e02a      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80027e0:	4b17      	ldr	r3, [pc, #92]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	2380      	movs	r3, #128	; 0x80
 80027e6:	049b      	lsls	r3, r3, #18
 80027e8:	4013      	ands	r3, r2
 80027ea:	d1f0      	bne.n	80027ce <HAL_RCC_OscConfig+0x72a>
 80027ec:	e022      	b.n	8002834 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e01d      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027fa:	4b11      	ldr	r3, [pc, #68]	; (8002840 <HAL_RCC_OscConfig+0x79c>)
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	2380      	movs	r3, #128	; 0x80
 8002804:	025b      	lsls	r3, r3, #9
 8002806:	401a      	ands	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	429a      	cmp	r2, r3
 800280e:	d10f      	bne.n	8002830 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	23f0      	movs	r3, #240	; 0xf0
 8002814:	039b      	lsls	r3, r3, #14
 8002816:	401a      	ands	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281c:	429a      	cmp	r2, r3
 800281e:	d107      	bne.n	8002830 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	23c0      	movs	r3, #192	; 0xc0
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	401a      	ands	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800282c:	429a      	cmp	r2, r3
 800282e:	d001      	beq.n	8002834 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e000      	b.n	8002836 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	0018      	movs	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	b00a      	add	sp, #40	; 0x28
 800283c:	bdb0      	pop	{r4, r5, r7, pc}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	40021000 	.word	0x40021000
 8002844:	ff02ffff 	.word	0xff02ffff
 8002848:	feffffff 	.word	0xfeffffff

0800284c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e128      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002860:	4b96      	ldr	r3, [pc, #600]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2201      	movs	r2, #1
 8002866:	4013      	ands	r3, r2
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d91e      	bls.n	80028ac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286e:	4b93      	ldr	r3, [pc, #588]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2201      	movs	r2, #1
 8002874:	4393      	bics	r3, r2
 8002876:	0019      	movs	r1, r3
 8002878:	4b90      	ldr	r3, [pc, #576]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002880:	f7ff f9b6 	bl	8001bf0 <HAL_GetTick>
 8002884:	0003      	movs	r3, r0
 8002886:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002888:	e009      	b.n	800289e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800288a:	f7ff f9b1 	bl	8001bf0 <HAL_GetTick>
 800288e:	0002      	movs	r2, r0
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	4a8a      	ldr	r2, [pc, #552]	; (8002ac0 <HAL_RCC_ClockConfig+0x274>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d901      	bls.n	800289e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e109      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800289e:	4b87      	ldr	r3, [pc, #540]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2201      	movs	r2, #1
 80028a4:	4013      	ands	r3, r2
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d1ee      	bne.n	800288a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2202      	movs	r2, #2
 80028b2:	4013      	ands	r3, r2
 80028b4:	d009      	beq.n	80028ca <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028b6:	4b83      	ldr	r3, [pc, #524]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	22f0      	movs	r2, #240	; 0xf0
 80028bc:	4393      	bics	r3, r2
 80028be:	0019      	movs	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	4b7f      	ldr	r3, [pc, #508]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 80028c6:	430a      	orrs	r2, r1
 80028c8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2201      	movs	r2, #1
 80028d0:	4013      	ands	r3, r2
 80028d2:	d100      	bne.n	80028d6 <HAL_RCC_ClockConfig+0x8a>
 80028d4:	e089      	b.n	80029ea <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d107      	bne.n	80028ee <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028de:	4b79      	ldr	r3, [pc, #484]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	029b      	lsls	r3, r3, #10
 80028e6:	4013      	ands	r3, r2
 80028e8:	d120      	bne.n	800292c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e0e1      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d107      	bne.n	8002906 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028f6:	4b73      	ldr	r3, [pc, #460]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	2380      	movs	r3, #128	; 0x80
 80028fc:	049b      	lsls	r3, r3, #18
 80028fe:	4013      	ands	r3, r2
 8002900:	d114      	bne.n	800292c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e0d5      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d106      	bne.n	800291c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800290e:	4b6d      	ldr	r3, [pc, #436]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2204      	movs	r2, #4
 8002914:	4013      	ands	r3, r2
 8002916:	d109      	bne.n	800292c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0ca      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800291c:	4b69      	ldr	r3, [pc, #420]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	4013      	ands	r3, r2
 8002926:	d101      	bne.n	800292c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e0c2      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800292c:	4b65      	ldr	r3, [pc, #404]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	2203      	movs	r2, #3
 8002932:	4393      	bics	r3, r2
 8002934:	0019      	movs	r1, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	4b62      	ldr	r3, [pc, #392]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 800293c:	430a      	orrs	r2, r1
 800293e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002940:	f7ff f956 	bl	8001bf0 <HAL_GetTick>
 8002944:	0003      	movs	r3, r0
 8002946:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d111      	bne.n	8002974 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002950:	e009      	b.n	8002966 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002952:	f7ff f94d 	bl	8001bf0 <HAL_GetTick>
 8002956:	0002      	movs	r2, r0
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	4a58      	ldr	r2, [pc, #352]	; (8002ac0 <HAL_RCC_ClockConfig+0x274>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e0a5      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002966:	4b57      	ldr	r3, [pc, #348]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	220c      	movs	r2, #12
 800296c:	4013      	ands	r3, r2
 800296e:	2b08      	cmp	r3, #8
 8002970:	d1ef      	bne.n	8002952 <HAL_RCC_ClockConfig+0x106>
 8002972:	e03a      	b.n	80029ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b03      	cmp	r3, #3
 800297a:	d111      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800297c:	e009      	b.n	8002992 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800297e:	f7ff f937 	bl	8001bf0 <HAL_GetTick>
 8002982:	0002      	movs	r2, r0
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	4a4d      	ldr	r2, [pc, #308]	; (8002ac0 <HAL_RCC_ClockConfig+0x274>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e08f      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002992:	4b4c      	ldr	r3, [pc, #304]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	220c      	movs	r2, #12
 8002998:	4013      	ands	r3, r2
 800299a:	2b0c      	cmp	r3, #12
 800299c:	d1ef      	bne.n	800297e <HAL_RCC_ClockConfig+0x132>
 800299e:	e024      	b.n	80029ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d11b      	bne.n	80029e0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029a8:	e009      	b.n	80029be <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029aa:	f7ff f921 	bl	8001bf0 <HAL_GetTick>
 80029ae:	0002      	movs	r2, r0
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	4a42      	ldr	r2, [pc, #264]	; (8002ac0 <HAL_RCC_ClockConfig+0x274>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e079      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029be:	4b41      	ldr	r3, [pc, #260]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	220c      	movs	r2, #12
 80029c4:	4013      	ands	r3, r2
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d1ef      	bne.n	80029aa <HAL_RCC_ClockConfig+0x15e>
 80029ca:	e00e      	b.n	80029ea <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029cc:	f7ff f910 	bl	8001bf0 <HAL_GetTick>
 80029d0:	0002      	movs	r2, r0
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	4a3a      	ldr	r2, [pc, #232]	; (8002ac0 <HAL_RCC_ClockConfig+0x274>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e068      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80029e0:	4b38      	ldr	r3, [pc, #224]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	220c      	movs	r2, #12
 80029e6:	4013      	ands	r3, r2
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029ea:	4b34      	ldr	r3, [pc, #208]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2201      	movs	r2, #1
 80029f0:	4013      	ands	r3, r2
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d21e      	bcs.n	8002a36 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029f8:	4b30      	ldr	r3, [pc, #192]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2201      	movs	r2, #1
 80029fe:	4393      	bics	r3, r2
 8002a00:	0019      	movs	r1, r3
 8002a02:	4b2e      	ldr	r3, [pc, #184]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a0a:	f7ff f8f1 	bl	8001bf0 <HAL_GetTick>
 8002a0e:	0003      	movs	r3, r0
 8002a10:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a12:	e009      	b.n	8002a28 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a14:	f7ff f8ec 	bl	8001bf0 <HAL_GetTick>
 8002a18:	0002      	movs	r2, r0
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	4a28      	ldr	r2, [pc, #160]	; (8002ac0 <HAL_RCC_ClockConfig+0x274>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e044      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a28:	4b24      	ldr	r3, [pc, #144]	; (8002abc <HAL_RCC_ClockConfig+0x270>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	4013      	ands	r3, r2
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d1ee      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2204      	movs	r2, #4
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d009      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a40:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	4a20      	ldr	r2, [pc, #128]	; (8002ac8 <HAL_RCC_ClockConfig+0x27c>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	0019      	movs	r1, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68da      	ldr	r2, [r3, #12]
 8002a4e:	4b1d      	ldr	r3, [pc, #116]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002a50:	430a      	orrs	r2, r1
 8002a52:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2208      	movs	r2, #8
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d00a      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a5e:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	4a1a      	ldr	r2, [pc, #104]	; (8002acc <HAL_RCC_ClockConfig+0x280>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	00da      	lsls	r2, r3, #3
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002a70:	430a      	orrs	r2, r1
 8002a72:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a74:	f000 f832 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8002a78:	0001      	movs	r1, r0
 8002a7a:	4b12      	ldr	r3, [pc, #72]	; (8002ac4 <HAL_RCC_ClockConfig+0x278>)
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	091b      	lsrs	r3, r3, #4
 8002a80:	220f      	movs	r2, #15
 8002a82:	4013      	ands	r3, r2
 8002a84:	4a12      	ldr	r2, [pc, #72]	; (8002ad0 <HAL_RCC_ClockConfig+0x284>)
 8002a86:	5cd3      	ldrb	r3, [r2, r3]
 8002a88:	000a      	movs	r2, r1
 8002a8a:	40da      	lsrs	r2, r3
 8002a8c:	4b11      	ldr	r3, [pc, #68]	; (8002ad4 <HAL_RCC_ClockConfig+0x288>)
 8002a8e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a90:	4b11      	ldr	r3, [pc, #68]	; (8002ad8 <HAL_RCC_ClockConfig+0x28c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	250b      	movs	r5, #11
 8002a96:	197c      	adds	r4, r7, r5
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f7ff f863 	bl	8001b64 <HAL_InitTick>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002aa2:	197b      	adds	r3, r7, r5
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002aaa:	197b      	adds	r3, r7, r5
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	e000      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b004      	add	sp, #16
 8002ab8:	bdb0      	pop	{r4, r5, r7, pc}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	40022000 	.word	0x40022000
 8002ac0:	00001388 	.word	0x00001388
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	fffff8ff 	.word	0xfffff8ff
 8002acc:	ffffc7ff 	.word	0xffffc7ff
 8002ad0:	08006e90 	.word	0x08006e90
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	20000004 	.word	0x20000004

08002adc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002adc:	b5b0      	push	{r4, r5, r7, lr}
 8002ade:	b08e      	sub	sp, #56	; 0x38
 8002ae0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002ae2:	4b4c      	ldr	r3, [pc, #304]	; (8002c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aea:	230c      	movs	r3, #12
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b0c      	cmp	r3, #12
 8002af0:	d014      	beq.n	8002b1c <HAL_RCC_GetSysClockFreq+0x40>
 8002af2:	d900      	bls.n	8002af6 <HAL_RCC_GetSysClockFreq+0x1a>
 8002af4:	e07b      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x112>
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d002      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x24>
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d00b      	beq.n	8002b16 <HAL_RCC_GetSysClockFreq+0x3a>
 8002afe:	e076      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b00:	4b44      	ldr	r3, [pc, #272]	; (8002c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2210      	movs	r2, #16
 8002b06:	4013      	ands	r3, r2
 8002b08:	d002      	beq.n	8002b10 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002b0a:	4b43      	ldr	r3, [pc, #268]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002b0c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002b0e:	e07c      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002b10:	4b42      	ldr	r3, [pc, #264]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x140>)
 8002b12:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b14:	e079      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b16:	4b42      	ldr	r3, [pc, #264]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x144>)
 8002b18:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b1a:	e076      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1e:	0c9a      	lsrs	r2, r3, #18
 8002b20:	230f      	movs	r3, #15
 8002b22:	401a      	ands	r2, r3
 8002b24:	4b3f      	ldr	r3, [pc, #252]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x148>)
 8002b26:	5c9b      	ldrb	r3, [r3, r2]
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b2c:	0d9a      	lsrs	r2, r3, #22
 8002b2e:	2303      	movs	r3, #3
 8002b30:	4013      	ands	r3, r2
 8002b32:	3301      	adds	r3, #1
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b36:	4b37      	ldr	r3, [pc, #220]	; (8002c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	2380      	movs	r3, #128	; 0x80
 8002b3c:	025b      	lsls	r3, r3, #9
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d01a      	beq.n	8002b78 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b44:	61bb      	str	r3, [r7, #24]
 8002b46:	2300      	movs	r3, #0
 8002b48:	61fb      	str	r3, [r7, #28]
 8002b4a:	4a35      	ldr	r2, [pc, #212]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x144>)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	69b8      	ldr	r0, [r7, #24]
 8002b50:	69f9      	ldr	r1, [r7, #28]
 8002b52:	f7fd fb8f 	bl	8000274 <__aeabi_lmul>
 8002b56:	0002      	movs	r2, r0
 8002b58:	000b      	movs	r3, r1
 8002b5a:	0010      	movs	r0, r2
 8002b5c:	0019      	movs	r1, r3
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f7fd fb63 	bl	8000234 <__aeabi_uldivmod>
 8002b6e:	0002      	movs	r2, r0
 8002b70:	000b      	movs	r3, r1
 8002b72:	0013      	movs	r3, r2
 8002b74:	637b      	str	r3, [r7, #52]	; 0x34
 8002b76:	e037      	b.n	8002be8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b78:	4b26      	ldr	r3, [pc, #152]	; (8002c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2210      	movs	r2, #16
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d01a      	beq.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b84:	60bb      	str	r3, [r7, #8]
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	4a23      	ldr	r2, [pc, #140]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	68b8      	ldr	r0, [r7, #8]
 8002b90:	68f9      	ldr	r1, [r7, #12]
 8002b92:	f7fd fb6f 	bl	8000274 <__aeabi_lmul>
 8002b96:	0002      	movs	r2, r0
 8002b98:	000b      	movs	r3, r1
 8002b9a:	0010      	movs	r0, r2
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	603b      	str	r3, [r7, #0]
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	607b      	str	r3, [r7, #4]
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f7fd fb43 	bl	8000234 <__aeabi_uldivmod>
 8002bae:	0002      	movs	r2, r0
 8002bb0:	000b      	movs	r3, r1
 8002bb2:	0013      	movs	r3, r2
 8002bb4:	637b      	str	r3, [r7, #52]	; 0x34
 8002bb6:	e017      	b.n	8002be8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bba:	0018      	movs	r0, r3
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	4a16      	ldr	r2, [pc, #88]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x140>)
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f7fd fb56 	bl	8000274 <__aeabi_lmul>
 8002bc8:	0002      	movs	r2, r0
 8002bca:	000b      	movs	r3, r1
 8002bcc:	0010      	movs	r0, r2
 8002bce:	0019      	movs	r1, r3
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	001c      	movs	r4, r3
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	001d      	movs	r5, r3
 8002bd8:	0022      	movs	r2, r4
 8002bda:	002b      	movs	r3, r5
 8002bdc:	f7fd fb2a 	bl	8000234 <__aeabi_uldivmod>
 8002be0:	0002      	movs	r2, r0
 8002be2:	000b      	movs	r3, r1
 8002be4:	0013      	movs	r3, r2
 8002be6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002bec:	e00d      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002bee:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <HAL_RCC_GetSysClockFreq+0x138>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	0b5b      	lsrs	r3, r3, #13
 8002bf4:	2207      	movs	r2, #7
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002bfa:	6a3b      	ldr	r3, [r7, #32]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	2280      	movs	r2, #128	; 0x80
 8002c00:	0212      	lsls	r2, r2, #8
 8002c02:	409a      	lsls	r2, r3
 8002c04:	0013      	movs	r3, r2
 8002c06:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c08:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b00e      	add	sp, #56	; 0x38
 8002c12:	bdb0      	pop	{r4, r5, r7, pc}
 8002c14:	40021000 	.word	0x40021000
 8002c18:	003d0900 	.word	0x003d0900
 8002c1c:	00f42400 	.word	0x00f42400
 8002c20:	007a1200 	.word	0x007a1200
 8002c24:	08006ea8 	.word	0x08006ea8

08002c28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c2c:	4b02      	ldr	r3, [pc, #8]	; (8002c38 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
}
 8002c30:	0018      	movs	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	20000000 	.word	0x20000000

08002c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c40:	f7ff fff2 	bl	8002c28 <HAL_RCC_GetHCLKFreq>
 8002c44:	0001      	movs	r1, r0
 8002c46:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	0a1b      	lsrs	r3, r3, #8
 8002c4c:	2207      	movs	r2, #7
 8002c4e:	4013      	ands	r3, r2
 8002c50:	4a04      	ldr	r2, [pc, #16]	; (8002c64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c52:	5cd3      	ldrb	r3, [r2, r3]
 8002c54:	40d9      	lsrs	r1, r3
 8002c56:	000b      	movs	r3, r1
}
 8002c58:	0018      	movs	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	40021000 	.word	0x40021000
 8002c64:	08006ea0 	.word	0x08006ea0

08002c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c6c:	f7ff ffdc 	bl	8002c28 <HAL_RCC_GetHCLKFreq>
 8002c70:	0001      	movs	r1, r0
 8002c72:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	0adb      	lsrs	r3, r3, #11
 8002c78:	2207      	movs	r2, #7
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	4a04      	ldr	r2, [pc, #16]	; (8002c90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c7e:	5cd3      	ldrb	r3, [r2, r3]
 8002c80:	40d9      	lsrs	r1, r3
 8002c82:	000b      	movs	r3, r1
}
 8002c84:	0018      	movs	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	08006ea0 	.word	0x08006ea0

08002c94 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002c9c:	2317      	movs	r3, #23
 8002c9e:	18fb      	adds	r3, r7, r3
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	4013      	ands	r3, r2
 8002cac:	d106      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	2380      	movs	r3, #128	; 0x80
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	d100      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002cba:	e0d9      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cbc:	4ba4      	ldr	r3, [pc, #656]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002cbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cc0:	2380      	movs	r3, #128	; 0x80
 8002cc2:	055b      	lsls	r3, r3, #21
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	d10a      	bne.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cc8:	4ba1      	ldr	r3, [pc, #644]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002cca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ccc:	4ba0      	ldr	r3, [pc, #640]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002cce:	2180      	movs	r1, #128	; 0x80
 8002cd0:	0549      	lsls	r1, r1, #21
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002cd6:	2317      	movs	r3, #23
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	2201      	movs	r2, #1
 8002cdc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cde:	4b9d      	ldr	r3, [pc, #628]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	2380      	movs	r3, #128	; 0x80
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	d11a      	bne.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cea:	4b9a      	ldr	r3, [pc, #616]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	4b99      	ldr	r3, [pc, #612]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002cf0:	2180      	movs	r1, #128	; 0x80
 8002cf2:	0049      	lsls	r1, r1, #1
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cf8:	f7fe ff7a 	bl	8001bf0 <HAL_GetTick>
 8002cfc:	0003      	movs	r3, r0
 8002cfe:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d00:	e008      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d02:	f7fe ff75 	bl	8001bf0 <HAL_GetTick>
 8002d06:	0002      	movs	r2, r0
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b64      	cmp	r3, #100	; 0x64
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e118      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d14:	4b8f      	ldr	r3, [pc, #572]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2380      	movs	r3, #128	; 0x80
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d0f0      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002d20:	4b8b      	ldr	r3, [pc, #556]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	23c0      	movs	r3, #192	; 0xc0
 8002d26:	039b      	lsls	r3, r3, #14
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	23c0      	movs	r3, #192	; 0xc0
 8002d32:	039b      	lsls	r3, r3, #14
 8002d34:	4013      	ands	r3, r2
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d107      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	23c0      	movs	r3, #192	; 0xc0
 8002d42:	039b      	lsls	r3, r3, #14
 8002d44:	4013      	ands	r3, r2
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d013      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	23c0      	movs	r3, #192	; 0xc0
 8002d52:	029b      	lsls	r3, r3, #10
 8002d54:	401a      	ands	r2, r3
 8002d56:	23c0      	movs	r3, #192	; 0xc0
 8002d58:	029b      	lsls	r3, r3, #10
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d10a      	bne.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002d5e:	4b7c      	ldr	r3, [pc, #496]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	2380      	movs	r3, #128	; 0x80
 8002d64:	029b      	lsls	r3, r3, #10
 8002d66:	401a      	ands	r2, r3
 8002d68:	2380      	movs	r3, #128	; 0x80
 8002d6a:	029b      	lsls	r3, r3, #10
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d101      	bne.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0e8      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002d74:	4b76      	ldr	r3, [pc, #472]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002d76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d78:	23c0      	movs	r3, #192	; 0xc0
 8002d7a:	029b      	lsls	r3, r3, #10
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d049      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685a      	ldr	r2, [r3, #4]
 8002d8a:	23c0      	movs	r3, #192	; 0xc0
 8002d8c:	029b      	lsls	r3, r3, #10
 8002d8e:	4013      	ands	r3, r2
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d004      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d10d      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	23c0      	movs	r3, #192	; 0xc0
 8002da6:	029b      	lsls	r3, r3, #10
 8002da8:	4013      	ands	r3, r2
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d034      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	4013      	ands	r3, r2
 8002dba:	d02e      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002dbc:	4b64      	ldr	r3, [pc, #400]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002dbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dc0:	4a65      	ldr	r2, [pc, #404]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dc6:	4b62      	ldr	r3, [pc, #392]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002dc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002dca:	4b61      	ldr	r3, [pc, #388]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002dcc:	2180      	movs	r1, #128	; 0x80
 8002dce:	0309      	lsls	r1, r1, #12
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002dd4:	4b5e      	ldr	r3, [pc, #376]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002dd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002dd8:	4b5d      	ldr	r3, [pc, #372]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002dda:	4960      	ldr	r1, [pc, #384]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002ddc:	400a      	ands	r2, r1
 8002dde:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002de0:	4b5b      	ldr	r3, [pc, #364]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	2380      	movs	r3, #128	; 0x80
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4013      	ands	r3, r2
 8002dee:	d014      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df0:	f7fe fefe 	bl	8001bf0 <HAL_GetTick>
 8002df4:	0003      	movs	r3, r0
 8002df6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002df8:	e009      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dfa:	f7fe fef9 	bl	8001bf0 <HAL_GetTick>
 8002dfe:	0002      	movs	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	4a56      	ldr	r2, [pc, #344]	; (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e09b      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e0e:	4b50      	ldr	r3, [pc, #320]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e12:	2380      	movs	r3, #128	; 0x80
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4013      	ands	r3, r2
 8002e18:	d0ef      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	23c0      	movs	r3, #192	; 0xc0
 8002e20:	029b      	lsls	r3, r3, #10
 8002e22:	401a      	ands	r2, r3
 8002e24:	23c0      	movs	r3, #192	; 0xc0
 8002e26:	029b      	lsls	r3, r3, #10
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d10c      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8002e2c:	4b48      	ldr	r3, [pc, #288]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a4c      	ldr	r2, [pc, #304]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002e32:	4013      	ands	r3, r2
 8002e34:	0019      	movs	r1, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	23c0      	movs	r3, #192	; 0xc0
 8002e3c:	039b      	lsls	r3, r3, #14
 8002e3e:	401a      	ands	r2, r3
 8002e40:	4b43      	ldr	r3, [pc, #268]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e42:	430a      	orrs	r2, r1
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	4b42      	ldr	r3, [pc, #264]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e48:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	23c0      	movs	r3, #192	; 0xc0
 8002e50:	029b      	lsls	r3, r3, #10
 8002e52:	401a      	ands	r2, r3
 8002e54:	4b3e      	ldr	r3, [pc, #248]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e56:	430a      	orrs	r2, r1
 8002e58:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e5a:	2317      	movs	r3, #23
 8002e5c:	18fb      	adds	r3, r7, r3
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d105      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e64:	4b3a      	ldr	r3, [pc, #232]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e68:	4b39      	ldr	r3, [pc, #228]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e6a:	493f      	ldr	r1, [pc, #252]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002e6c:	400a      	ands	r2, r1
 8002e6e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2201      	movs	r2, #1
 8002e76:	4013      	ands	r3, r2
 8002e78:	d009      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e7a:	4b35      	ldr	r3, [pc, #212]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7e:	2203      	movs	r2, #3
 8002e80:	4393      	bics	r3, r2
 8002e82:	0019      	movs	r1, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	4b31      	ldr	r3, [pc, #196]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2202      	movs	r2, #2
 8002e94:	4013      	ands	r3, r2
 8002e96:	d009      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e98:	4b2d      	ldr	r3, [pc, #180]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e9c:	220c      	movs	r2, #12
 8002e9e:	4393      	bics	r3, r2
 8002ea0:	0019      	movs	r1, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691a      	ldr	r2, [r3, #16]
 8002ea6:	4b2a      	ldr	r3, [pc, #168]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d009      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002eb6:	4b26      	ldr	r3, [pc, #152]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eba:	4a2c      	ldr	r2, [pc, #176]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	0019      	movs	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	4b22      	ldr	r3, [pc, #136]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2208      	movs	r2, #8
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	d009      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ed4:	4b1e      	ldr	r3, [pc, #120]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed8:	4a25      	ldr	r2, [pc, #148]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	0019      	movs	r1, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699a      	ldr	r2, [r3, #24]
 8002ee2:	4b1b      	ldr	r3, [pc, #108]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	2380      	movs	r3, #128	; 0x80
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	d009      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ef4:	4b16      	ldr	r3, [pc, #88]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef8:	4a17      	ldr	r2, [pc, #92]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002efa:	4013      	ands	r3, r2
 8002efc:	0019      	movs	r1, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69da      	ldr	r2, [r3, #28]
 8002f02:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002f04:	430a      	orrs	r2, r1
 8002f06:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2240      	movs	r2, #64	; 0x40
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d009      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f12:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f16:	4a17      	ldr	r2, [pc, #92]	; (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f20:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002f22:	430a      	orrs	r2, r1
 8002f24:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2280      	movs	r2, #128	; 0x80
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d009      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002f30:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f34:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002f36:	4013      	ands	r3, r2
 8002f38:	0019      	movs	r1, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a1a      	ldr	r2, [r3, #32]
 8002f3e:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002f40:	430a      	orrs	r2, r1
 8002f42:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b006      	add	sp, #24
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	40021000 	.word	0x40021000
 8002f54:	40007000 	.word	0x40007000
 8002f58:	fffcffff 	.word	0xfffcffff
 8002f5c:	fff7ffff 	.word	0xfff7ffff
 8002f60:	00001388 	.word	0x00001388
 8002f64:	ffcfffff 	.word	0xffcfffff
 8002f68:	efffffff 	.word	0xefffffff
 8002f6c:	fffff3ff 	.word	0xfffff3ff
 8002f70:	ffffcfff 	.word	0xffffcfff
 8002f74:	fbffffff 	.word	0xfbffffff
 8002f78:	fff3ffff 	.word	0xfff3ffff

08002f7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e044      	b.n	8003018 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d107      	bne.n	8002fa6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2274      	movs	r2, #116	; 0x74
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f7fe fc77 	bl	8001894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2224      	movs	r2, #36	; 0x24
 8002faa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	438a      	bics	r2, r1
 8002fba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f000 f9c6 	bl	8003350 <UART_SetConfig>
 8002fc4:	0003      	movs	r3, r0
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e024      	b.n	8003018 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f000 fc59 	bl	8003890 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	490d      	ldr	r1, [pc, #52]	; (8003020 <HAL_UART_Init+0xa4>)
 8002fea:	400a      	ands	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	212a      	movs	r1, #42	; 0x2a
 8002ffa:	438a      	bics	r2, r1
 8002ffc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2101      	movs	r1, #1
 800300a:	430a      	orrs	r2, r1
 800300c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0018      	movs	r0, r3
 8003012:	f000 fcf1 	bl	80039f8 <UART_CheckIdleState>
 8003016:	0003      	movs	r3, r0
}
 8003018:	0018      	movs	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	b002      	add	sp, #8
 800301e:	bd80      	pop	{r7, pc}
 8003020:	ffffb7ff 	.word	0xffffb7ff

08003024 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	; 0x28
 8003028:	af02      	add	r7, sp, #8
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	603b      	str	r3, [r7, #0]
 8003030:	1dbb      	adds	r3, r7, #6
 8003032:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003038:	2b20      	cmp	r3, #32
 800303a:	d000      	beq.n	800303e <HAL_UART_Transmit+0x1a>
 800303c:	e095      	b.n	800316a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <HAL_UART_Transmit+0x28>
 8003044:	1dbb      	adds	r3, r7, #6
 8003046:	881b      	ldrh	r3, [r3, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e08d      	b.n	800316c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	2380      	movs	r3, #128	; 0x80
 8003056:	015b      	lsls	r3, r3, #5
 8003058:	429a      	cmp	r2, r3
 800305a:	d109      	bne.n	8003070 <HAL_UART_Transmit+0x4c>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d105      	bne.n	8003070 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2201      	movs	r2, #1
 8003068:	4013      	ands	r3, r2
 800306a:	d001      	beq.n	8003070 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e07d      	b.n	800316c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2274      	movs	r2, #116	; 0x74
 8003074:	5c9b      	ldrb	r3, [r3, r2]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <HAL_UART_Transmit+0x5a>
 800307a:	2302      	movs	r3, #2
 800307c:	e076      	b.n	800316c <HAL_UART_Transmit+0x148>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2274      	movs	r2, #116	; 0x74
 8003082:	2101      	movs	r1, #1
 8003084:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2280      	movs	r2, #128	; 0x80
 800308a:	2100      	movs	r1, #0
 800308c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2221      	movs	r2, #33	; 0x21
 8003092:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003094:	f7fe fdac 	bl	8001bf0 <HAL_GetTick>
 8003098:	0003      	movs	r3, r0
 800309a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1dba      	adds	r2, r7, #6
 80030a0:	2150      	movs	r1, #80	; 0x50
 80030a2:	8812      	ldrh	r2, [r2, #0]
 80030a4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	1dba      	adds	r2, r7, #6
 80030aa:	2152      	movs	r1, #82	; 0x52
 80030ac:	8812      	ldrh	r2, [r2, #0]
 80030ae:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	015b      	lsls	r3, r3, #5
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d108      	bne.n	80030ce <HAL_UART_Transmit+0xaa>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d104      	bne.n	80030ce <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	e003      	b.n	80030d6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2274      	movs	r2, #116	; 0x74
 80030da:	2100      	movs	r1, #0
 80030dc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80030de:	e02c      	b.n	800313a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	0013      	movs	r3, r2
 80030ea:	2200      	movs	r2, #0
 80030ec:	2180      	movs	r1, #128	; 0x80
 80030ee:	f000 fccb 	bl	8003a88 <UART_WaitOnFlagUntilTimeout>
 80030f2:	1e03      	subs	r3, r0, #0
 80030f4:	d001      	beq.n	80030fa <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e038      	b.n	800316c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	001a      	movs	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	05d2      	lsls	r2, r2, #23
 800310c:	0dd2      	lsrs	r2, r2, #23
 800310e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	3302      	adds	r3, #2
 8003114:	61bb      	str	r3, [r7, #24]
 8003116:	e007      	b.n	8003128 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	781a      	ldrb	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	3301      	adds	r3, #1
 8003126:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2252      	movs	r2, #82	; 0x52
 800312c:	5a9b      	ldrh	r3, [r3, r2]
 800312e:	b29b      	uxth	r3, r3
 8003130:	3b01      	subs	r3, #1
 8003132:	b299      	uxth	r1, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2252      	movs	r2, #82	; 0x52
 8003138:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2252      	movs	r2, #82	; 0x52
 800313e:	5a9b      	ldrh	r3, [r3, r2]
 8003140:	b29b      	uxth	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1cc      	bne.n	80030e0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	0013      	movs	r3, r2
 8003150:	2200      	movs	r2, #0
 8003152:	2140      	movs	r1, #64	; 0x40
 8003154:	f000 fc98 	bl	8003a88 <UART_WaitOnFlagUntilTimeout>
 8003158:	1e03      	subs	r3, r0, #0
 800315a:	d001      	beq.n	8003160 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e005      	b.n	800316c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2220      	movs	r2, #32
 8003164:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	e000      	b.n	800316c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800316a:	2302      	movs	r3, #2
  }
}
 800316c:	0018      	movs	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	b008      	add	sp, #32
 8003172:	bd80      	pop	{r7, pc}

08003174 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b08a      	sub	sp, #40	; 0x28
 8003178:	af02      	add	r7, sp, #8
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	1dbb      	adds	r3, r7, #6
 8003182:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003188:	2b20      	cmp	r3, #32
 800318a:	d000      	beq.n	800318e <HAL_UART_Receive+0x1a>
 800318c:	e0d9      	b.n	8003342 <HAL_UART_Receive+0x1ce>
  {
    if ((pData == NULL) || (Size == 0U))
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_UART_Receive+0x28>
 8003194:	1dbb      	adds	r3, r7, #6
 8003196:	881b      	ldrh	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0d1      	b.n	8003344 <HAL_UART_Receive+0x1d0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	2380      	movs	r3, #128	; 0x80
 80031a6:	015b      	lsls	r3, r3, #5
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d109      	bne.n	80031c0 <HAL_UART_Receive+0x4c>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d105      	bne.n	80031c0 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2201      	movs	r2, #1
 80031b8:	4013      	ands	r3, r2
 80031ba:	d001      	beq.n	80031c0 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e0c1      	b.n	8003344 <HAL_UART_Receive+0x1d0>
      }
    }

    __HAL_LOCK(huart);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2274      	movs	r2, #116	; 0x74
 80031c4:	5c9b      	ldrb	r3, [r3, r2]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_UART_Receive+0x5a>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e0ba      	b.n	8003344 <HAL_UART_Receive+0x1d0>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2274      	movs	r2, #116	; 0x74
 80031d2:	2101      	movs	r1, #1
 80031d4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2280      	movs	r2, #128	; 0x80
 80031da:	2100      	movs	r1, #0
 80031dc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2222      	movs	r2, #34	; 0x22
 80031e2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031ea:	f7fe fd01 	bl	8001bf0 <HAL_GetTick>
 80031ee:	0003      	movs	r3, r0
 80031f0:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	1dba      	adds	r2, r7, #6
 80031f6:	2158      	movs	r1, #88	; 0x58
 80031f8:	8812      	ldrh	r2, [r2, #0]
 80031fa:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	1dba      	adds	r2, r7, #6
 8003200:	215a      	movs	r1, #90	; 0x5a
 8003202:	8812      	ldrh	r2, [r2, #0]
 8003204:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	015b      	lsls	r3, r3, #5
 800320e:	429a      	cmp	r2, r3
 8003210:	d10d      	bne.n	800322e <HAL_UART_Receive+0xba>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d104      	bne.n	8003224 <HAL_UART_Receive+0xb0>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	225c      	movs	r2, #92	; 0x5c
 800321e:	494b      	ldr	r1, [pc, #300]	; (800334c <HAL_UART_Receive+0x1d8>)
 8003220:	5299      	strh	r1, [r3, r2]
 8003222:	e02e      	b.n	8003282 <HAL_UART_Receive+0x10e>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	225c      	movs	r2, #92	; 0x5c
 8003228:	21ff      	movs	r1, #255	; 0xff
 800322a:	5299      	strh	r1, [r3, r2]
 800322c:	e029      	b.n	8003282 <HAL_UART_Receive+0x10e>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10d      	bne.n	8003252 <HAL_UART_Receive+0xde>
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d104      	bne.n	8003248 <HAL_UART_Receive+0xd4>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	225c      	movs	r2, #92	; 0x5c
 8003242:	21ff      	movs	r1, #255	; 0xff
 8003244:	5299      	strh	r1, [r3, r2]
 8003246:	e01c      	b.n	8003282 <HAL_UART_Receive+0x10e>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	225c      	movs	r2, #92	; 0x5c
 800324c:	217f      	movs	r1, #127	; 0x7f
 800324e:	5299      	strh	r1, [r3, r2]
 8003250:	e017      	b.n	8003282 <HAL_UART_Receive+0x10e>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	2380      	movs	r3, #128	; 0x80
 8003258:	055b      	lsls	r3, r3, #21
 800325a:	429a      	cmp	r2, r3
 800325c:	d10d      	bne.n	800327a <HAL_UART_Receive+0x106>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d104      	bne.n	8003270 <HAL_UART_Receive+0xfc>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	225c      	movs	r2, #92	; 0x5c
 800326a:	217f      	movs	r1, #127	; 0x7f
 800326c:	5299      	strh	r1, [r3, r2]
 800326e:	e008      	b.n	8003282 <HAL_UART_Receive+0x10e>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	225c      	movs	r2, #92	; 0x5c
 8003274:	213f      	movs	r1, #63	; 0x3f
 8003276:	5299      	strh	r1, [r3, r2]
 8003278:	e003      	b.n	8003282 <HAL_UART_Receive+0x10e>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	225c      	movs	r2, #92	; 0x5c
 800327e:	2100      	movs	r1, #0
 8003280:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003282:	2312      	movs	r3, #18
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	215c      	movs	r1, #92	; 0x5c
 800328a:	5a52      	ldrh	r2, [r2, r1]
 800328c:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	2380      	movs	r3, #128	; 0x80
 8003294:	015b      	lsls	r3, r3, #5
 8003296:	429a      	cmp	r2, r3
 8003298:	d108      	bne.n	80032ac <HAL_UART_Receive+0x138>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d104      	bne.n	80032ac <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	61bb      	str	r3, [r7, #24]
 80032aa:	e003      	b.n	80032b4 <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032b0:	2300      	movs	r3, #0
 80032b2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2274      	movs	r2, #116	; 0x74
 80032b8:	2100      	movs	r1, #0
 80032ba:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80032bc:	e036      	b.n	800332c <HAL_UART_Receive+0x1b8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	0013      	movs	r3, r2
 80032c8:	2200      	movs	r2, #0
 80032ca:	2120      	movs	r1, #32
 80032cc:	f000 fbdc 	bl	8003a88 <UART_WaitOnFlagUntilTimeout>
 80032d0:	1e03      	subs	r3, r0, #0
 80032d2:	d001      	beq.n	80032d8 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e035      	b.n	8003344 <HAL_UART_Receive+0x1d0>
      }
      if (pdata8bits == NULL)
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10e      	bne.n	80032fc <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	2212      	movs	r2, #18
 80032e8:	18ba      	adds	r2, r7, r2
 80032ea:	8812      	ldrh	r2, [r2, #0]
 80032ec:	4013      	ands	r3, r2
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	3302      	adds	r3, #2
 80032f8:	61bb      	str	r3, [r7, #24]
 80032fa:	e00e      	b.n	800331a <HAL_UART_Receive+0x1a6>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2212      	movs	r2, #18
 8003306:	18ba      	adds	r2, r7, r2
 8003308:	8812      	ldrh	r2, [r2, #0]
 800330a:	b2d2      	uxtb	r2, r2
 800330c:	4013      	ands	r3, r2
 800330e:	b2da      	uxtb	r2, r3
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	3301      	adds	r3, #1
 8003318:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	225a      	movs	r2, #90	; 0x5a
 800331e:	5a9b      	ldrh	r3, [r3, r2]
 8003320:	b29b      	uxth	r3, r3
 8003322:	3b01      	subs	r3, #1
 8003324:	b299      	uxth	r1, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	225a      	movs	r2, #90	; 0x5a
 800332a:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	225a      	movs	r2, #90	; 0x5a
 8003330:	5a9b      	ldrh	r3, [r3, r2]
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1c2      	bne.n	80032be <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2220      	movs	r2, #32
 800333c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	e000      	b.n	8003344 <HAL_UART_Receive+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8003342:	2302      	movs	r3, #2
  }
}
 8003344:	0018      	movs	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	b008      	add	sp, #32
 800334a:	bd80      	pop	{r7, pc}
 800334c:	000001ff 	.word	0x000001ff

08003350 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003350:	b5b0      	push	{r4, r5, r7, lr}
 8003352:	b08e      	sub	sp, #56	; 0x38
 8003354:	af00      	add	r7, sp, #0
 8003356:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003358:	231a      	movs	r3, #26
 800335a:	2218      	movs	r2, #24
 800335c:	189b      	adds	r3, r3, r2
 800335e:	19db      	adds	r3, r3, r7
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	431a      	orrs	r2, r3
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	431a      	orrs	r2, r3
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	4313      	orrs	r3, r2
 800337a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4ac3      	ldr	r2, [pc, #780]	; (8003690 <UART_SetConfig+0x340>)
 8003384:	4013      	ands	r3, r2
 8003386:	0019      	movs	r1, r3
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800338e:	430a      	orrs	r2, r1
 8003390:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	4abe      	ldr	r2, [pc, #760]	; (8003694 <UART_SetConfig+0x344>)
 800339a:	4013      	ands	r3, r2
 800339c:	0019      	movs	r1, r3
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4ab8      	ldr	r2, [pc, #736]	; (8003698 <UART_SetConfig+0x348>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d004      	beq.n	80033c4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033c0:	4313      	orrs	r3, r2
 80033c2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	4ab4      	ldr	r2, [pc, #720]	; (800369c <UART_SetConfig+0x34c>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	0019      	movs	r1, r3
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033d6:	430a      	orrs	r2, r1
 80033d8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4ab0      	ldr	r2, [pc, #704]	; (80036a0 <UART_SetConfig+0x350>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d131      	bne.n	8003448 <UART_SetConfig+0xf8>
 80033e4:	4baf      	ldr	r3, [pc, #700]	; (80036a4 <UART_SetConfig+0x354>)
 80033e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e8:	2203      	movs	r2, #3
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b03      	cmp	r3, #3
 80033ee:	d01d      	beq.n	800342c <UART_SetConfig+0xdc>
 80033f0:	d823      	bhi.n	800343a <UART_SetConfig+0xea>
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d00c      	beq.n	8003410 <UART_SetConfig+0xc0>
 80033f6:	d820      	bhi.n	800343a <UART_SetConfig+0xea>
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <UART_SetConfig+0xb2>
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d00e      	beq.n	800341e <UART_SetConfig+0xce>
 8003400:	e01b      	b.n	800343a <UART_SetConfig+0xea>
 8003402:	231b      	movs	r3, #27
 8003404:	2218      	movs	r2, #24
 8003406:	189b      	adds	r3, r3, r2
 8003408:	19db      	adds	r3, r3, r7
 800340a:	2201      	movs	r2, #1
 800340c:	701a      	strb	r2, [r3, #0]
 800340e:	e0b4      	b.n	800357a <UART_SetConfig+0x22a>
 8003410:	231b      	movs	r3, #27
 8003412:	2218      	movs	r2, #24
 8003414:	189b      	adds	r3, r3, r2
 8003416:	19db      	adds	r3, r3, r7
 8003418:	2202      	movs	r2, #2
 800341a:	701a      	strb	r2, [r3, #0]
 800341c:	e0ad      	b.n	800357a <UART_SetConfig+0x22a>
 800341e:	231b      	movs	r3, #27
 8003420:	2218      	movs	r2, #24
 8003422:	189b      	adds	r3, r3, r2
 8003424:	19db      	adds	r3, r3, r7
 8003426:	2204      	movs	r2, #4
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	e0a6      	b.n	800357a <UART_SetConfig+0x22a>
 800342c:	231b      	movs	r3, #27
 800342e:	2218      	movs	r2, #24
 8003430:	189b      	adds	r3, r3, r2
 8003432:	19db      	adds	r3, r3, r7
 8003434:	2208      	movs	r2, #8
 8003436:	701a      	strb	r2, [r3, #0]
 8003438:	e09f      	b.n	800357a <UART_SetConfig+0x22a>
 800343a:	231b      	movs	r3, #27
 800343c:	2218      	movs	r2, #24
 800343e:	189b      	adds	r3, r3, r2
 8003440:	19db      	adds	r3, r3, r7
 8003442:	2210      	movs	r2, #16
 8003444:	701a      	strb	r2, [r3, #0]
 8003446:	e098      	b.n	800357a <UART_SetConfig+0x22a>
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a96      	ldr	r2, [pc, #600]	; (80036a8 <UART_SetConfig+0x358>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d131      	bne.n	80034b6 <UART_SetConfig+0x166>
 8003452:	4b94      	ldr	r3, [pc, #592]	; (80036a4 <UART_SetConfig+0x354>)
 8003454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003456:	220c      	movs	r2, #12
 8003458:	4013      	ands	r3, r2
 800345a:	2b0c      	cmp	r3, #12
 800345c:	d01d      	beq.n	800349a <UART_SetConfig+0x14a>
 800345e:	d823      	bhi.n	80034a8 <UART_SetConfig+0x158>
 8003460:	2b08      	cmp	r3, #8
 8003462:	d00c      	beq.n	800347e <UART_SetConfig+0x12e>
 8003464:	d820      	bhi.n	80034a8 <UART_SetConfig+0x158>
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <UART_SetConfig+0x120>
 800346a:	2b04      	cmp	r3, #4
 800346c:	d00e      	beq.n	800348c <UART_SetConfig+0x13c>
 800346e:	e01b      	b.n	80034a8 <UART_SetConfig+0x158>
 8003470:	231b      	movs	r3, #27
 8003472:	2218      	movs	r2, #24
 8003474:	189b      	adds	r3, r3, r2
 8003476:	19db      	adds	r3, r3, r7
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
 800347c:	e07d      	b.n	800357a <UART_SetConfig+0x22a>
 800347e:	231b      	movs	r3, #27
 8003480:	2218      	movs	r2, #24
 8003482:	189b      	adds	r3, r3, r2
 8003484:	19db      	adds	r3, r3, r7
 8003486:	2202      	movs	r2, #2
 8003488:	701a      	strb	r2, [r3, #0]
 800348a:	e076      	b.n	800357a <UART_SetConfig+0x22a>
 800348c:	231b      	movs	r3, #27
 800348e:	2218      	movs	r2, #24
 8003490:	189b      	adds	r3, r3, r2
 8003492:	19db      	adds	r3, r3, r7
 8003494:	2204      	movs	r2, #4
 8003496:	701a      	strb	r2, [r3, #0]
 8003498:	e06f      	b.n	800357a <UART_SetConfig+0x22a>
 800349a:	231b      	movs	r3, #27
 800349c:	2218      	movs	r2, #24
 800349e:	189b      	adds	r3, r3, r2
 80034a0:	19db      	adds	r3, r3, r7
 80034a2:	2208      	movs	r2, #8
 80034a4:	701a      	strb	r2, [r3, #0]
 80034a6:	e068      	b.n	800357a <UART_SetConfig+0x22a>
 80034a8:	231b      	movs	r3, #27
 80034aa:	2218      	movs	r2, #24
 80034ac:	189b      	adds	r3, r3, r2
 80034ae:	19db      	adds	r3, r3, r7
 80034b0:	2210      	movs	r2, #16
 80034b2:	701a      	strb	r2, [r3, #0]
 80034b4:	e061      	b.n	800357a <UART_SetConfig+0x22a>
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7c      	ldr	r2, [pc, #496]	; (80036ac <UART_SetConfig+0x35c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d106      	bne.n	80034ce <UART_SetConfig+0x17e>
 80034c0:	231b      	movs	r3, #27
 80034c2:	2218      	movs	r2, #24
 80034c4:	189b      	adds	r3, r3, r2
 80034c6:	19db      	adds	r3, r3, r7
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
 80034cc:	e055      	b.n	800357a <UART_SetConfig+0x22a>
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a77      	ldr	r2, [pc, #476]	; (80036b0 <UART_SetConfig+0x360>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d106      	bne.n	80034e6 <UART_SetConfig+0x196>
 80034d8:	231b      	movs	r3, #27
 80034da:	2218      	movs	r2, #24
 80034dc:	189b      	adds	r3, r3, r2
 80034de:	19db      	adds	r3, r3, r7
 80034e0:	2200      	movs	r2, #0
 80034e2:	701a      	strb	r2, [r3, #0]
 80034e4:	e049      	b.n	800357a <UART_SetConfig+0x22a>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a6b      	ldr	r2, [pc, #428]	; (8003698 <UART_SetConfig+0x348>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d13e      	bne.n	800356e <UART_SetConfig+0x21e>
 80034f0:	4b6c      	ldr	r3, [pc, #432]	; (80036a4 <UART_SetConfig+0x354>)
 80034f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034f4:	23c0      	movs	r3, #192	; 0xc0
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	4013      	ands	r3, r2
 80034fa:	22c0      	movs	r2, #192	; 0xc0
 80034fc:	0112      	lsls	r2, r2, #4
 80034fe:	4293      	cmp	r3, r2
 8003500:	d027      	beq.n	8003552 <UART_SetConfig+0x202>
 8003502:	22c0      	movs	r2, #192	; 0xc0
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	4293      	cmp	r3, r2
 8003508:	d82a      	bhi.n	8003560 <UART_SetConfig+0x210>
 800350a:	2280      	movs	r2, #128	; 0x80
 800350c:	0112      	lsls	r2, r2, #4
 800350e:	4293      	cmp	r3, r2
 8003510:	d011      	beq.n	8003536 <UART_SetConfig+0x1e6>
 8003512:	2280      	movs	r2, #128	; 0x80
 8003514:	0112      	lsls	r2, r2, #4
 8003516:	4293      	cmp	r3, r2
 8003518:	d822      	bhi.n	8003560 <UART_SetConfig+0x210>
 800351a:	2b00      	cmp	r3, #0
 800351c:	d004      	beq.n	8003528 <UART_SetConfig+0x1d8>
 800351e:	2280      	movs	r2, #128	; 0x80
 8003520:	00d2      	lsls	r2, r2, #3
 8003522:	4293      	cmp	r3, r2
 8003524:	d00e      	beq.n	8003544 <UART_SetConfig+0x1f4>
 8003526:	e01b      	b.n	8003560 <UART_SetConfig+0x210>
 8003528:	231b      	movs	r3, #27
 800352a:	2218      	movs	r2, #24
 800352c:	189b      	adds	r3, r3, r2
 800352e:	19db      	adds	r3, r3, r7
 8003530:	2200      	movs	r2, #0
 8003532:	701a      	strb	r2, [r3, #0]
 8003534:	e021      	b.n	800357a <UART_SetConfig+0x22a>
 8003536:	231b      	movs	r3, #27
 8003538:	2218      	movs	r2, #24
 800353a:	189b      	adds	r3, r3, r2
 800353c:	19db      	adds	r3, r3, r7
 800353e:	2202      	movs	r2, #2
 8003540:	701a      	strb	r2, [r3, #0]
 8003542:	e01a      	b.n	800357a <UART_SetConfig+0x22a>
 8003544:	231b      	movs	r3, #27
 8003546:	2218      	movs	r2, #24
 8003548:	189b      	adds	r3, r3, r2
 800354a:	19db      	adds	r3, r3, r7
 800354c:	2204      	movs	r2, #4
 800354e:	701a      	strb	r2, [r3, #0]
 8003550:	e013      	b.n	800357a <UART_SetConfig+0x22a>
 8003552:	231b      	movs	r3, #27
 8003554:	2218      	movs	r2, #24
 8003556:	189b      	adds	r3, r3, r2
 8003558:	19db      	adds	r3, r3, r7
 800355a:	2208      	movs	r2, #8
 800355c:	701a      	strb	r2, [r3, #0]
 800355e:	e00c      	b.n	800357a <UART_SetConfig+0x22a>
 8003560:	231b      	movs	r3, #27
 8003562:	2218      	movs	r2, #24
 8003564:	189b      	adds	r3, r3, r2
 8003566:	19db      	adds	r3, r3, r7
 8003568:	2210      	movs	r2, #16
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	e005      	b.n	800357a <UART_SetConfig+0x22a>
 800356e:	231b      	movs	r3, #27
 8003570:	2218      	movs	r2, #24
 8003572:	189b      	adds	r3, r3, r2
 8003574:	19db      	adds	r3, r3, r7
 8003576:	2210      	movs	r2, #16
 8003578:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a46      	ldr	r2, [pc, #280]	; (8003698 <UART_SetConfig+0x348>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d000      	beq.n	8003586 <UART_SetConfig+0x236>
 8003584:	e09a      	b.n	80036bc <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003586:	231b      	movs	r3, #27
 8003588:	2218      	movs	r2, #24
 800358a:	189b      	adds	r3, r3, r2
 800358c:	19db      	adds	r3, r3, r7
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b08      	cmp	r3, #8
 8003592:	d01d      	beq.n	80035d0 <UART_SetConfig+0x280>
 8003594:	dc20      	bgt.n	80035d8 <UART_SetConfig+0x288>
 8003596:	2b04      	cmp	r3, #4
 8003598:	d015      	beq.n	80035c6 <UART_SetConfig+0x276>
 800359a:	dc1d      	bgt.n	80035d8 <UART_SetConfig+0x288>
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <UART_SetConfig+0x256>
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d005      	beq.n	80035b0 <UART_SetConfig+0x260>
 80035a4:	e018      	b.n	80035d8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a6:	f7ff fb49 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 80035aa:	0003      	movs	r3, r0
 80035ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035ae:	e01c      	b.n	80035ea <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035b0:	4b3c      	ldr	r3, [pc, #240]	; (80036a4 <UART_SetConfig+0x354>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2210      	movs	r2, #16
 80035b6:	4013      	ands	r3, r2
 80035b8:	d002      	beq.n	80035c0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80035ba:	4b3e      	ldr	r3, [pc, #248]	; (80036b4 <UART_SetConfig+0x364>)
 80035bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80035be:	e014      	b.n	80035ea <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80035c0:	4b3d      	ldr	r3, [pc, #244]	; (80036b8 <UART_SetConfig+0x368>)
 80035c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035c4:	e011      	b.n	80035ea <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c6:	f7ff fa89 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 80035ca:	0003      	movs	r3, r0
 80035cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035ce:	e00c      	b.n	80035ea <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035d0:	2380      	movs	r3, #128	; 0x80
 80035d2:	021b      	lsls	r3, r3, #8
 80035d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035d6:	e008      	b.n	80035ea <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80035dc:	231a      	movs	r3, #26
 80035de:	2218      	movs	r2, #24
 80035e0:	189b      	adds	r3, r3, r2
 80035e2:	19db      	adds	r3, r3, r7
 80035e4:	2201      	movs	r2, #1
 80035e6:	701a      	strb	r2, [r3, #0]
        break;
 80035e8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d100      	bne.n	80035f2 <UART_SetConfig+0x2a2>
 80035f0:	e134      	b.n	800385c <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	0013      	movs	r3, r2
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	189b      	adds	r3, r3, r2
 80035fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035fe:	429a      	cmp	r2, r3
 8003600:	d305      	bcc.n	800360e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003608:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800360a:	429a      	cmp	r2, r3
 800360c:	d906      	bls.n	800361c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800360e:	231a      	movs	r3, #26
 8003610:	2218      	movs	r2, #24
 8003612:	189b      	adds	r3, r3, r2
 8003614:	19db      	adds	r3, r3, r7
 8003616:	2201      	movs	r2, #1
 8003618:	701a      	strb	r2, [r3, #0]
 800361a:	e11f      	b.n	800385c <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800361c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361e:	613b      	str	r3, [r7, #16]
 8003620:	2300      	movs	r3, #0
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	6939      	ldr	r1, [r7, #16]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	000b      	movs	r3, r1
 800362a:	0e1b      	lsrs	r3, r3, #24
 800362c:	0010      	movs	r0, r2
 800362e:	0205      	lsls	r5, r0, #8
 8003630:	431d      	orrs	r5, r3
 8003632:	000b      	movs	r3, r1
 8003634:	021c      	lsls	r4, r3, #8
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	085b      	lsrs	r3, r3, #1
 800363c:	60bb      	str	r3, [r7, #8]
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	68b8      	ldr	r0, [r7, #8]
 8003644:	68f9      	ldr	r1, [r7, #12]
 8003646:	1900      	adds	r0, r0, r4
 8003648:	4169      	adcs	r1, r5
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	2300      	movs	r3, #0
 8003652:	607b      	str	r3, [r7, #4]
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f7fc fdec 	bl	8000234 <__aeabi_uldivmod>
 800365c:	0002      	movs	r2, r0
 800365e:	000b      	movs	r3, r1
 8003660:	0013      	movs	r3, r2
 8003662:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003664:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003666:	23c0      	movs	r3, #192	; 0xc0
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	429a      	cmp	r2, r3
 800366c:	d309      	bcc.n	8003682 <UART_SetConfig+0x332>
 800366e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003670:	2380      	movs	r3, #128	; 0x80
 8003672:	035b      	lsls	r3, r3, #13
 8003674:	429a      	cmp	r2, r3
 8003676:	d204      	bcs.n	8003682 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800367e:	60da      	str	r2, [r3, #12]
 8003680:	e0ec      	b.n	800385c <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8003682:	231a      	movs	r3, #26
 8003684:	2218      	movs	r2, #24
 8003686:	189b      	adds	r3, r3, r2
 8003688:	19db      	adds	r3, r3, r7
 800368a:	2201      	movs	r2, #1
 800368c:	701a      	strb	r2, [r3, #0]
 800368e:	e0e5      	b.n	800385c <UART_SetConfig+0x50c>
 8003690:	efff69f3 	.word	0xefff69f3
 8003694:	ffffcfff 	.word	0xffffcfff
 8003698:	40004800 	.word	0x40004800
 800369c:	fffff4ff 	.word	0xfffff4ff
 80036a0:	40013800 	.word	0x40013800
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40004400 	.word	0x40004400
 80036ac:	40004c00 	.word	0x40004c00
 80036b0:	40005000 	.word	0x40005000
 80036b4:	003d0900 	.word	0x003d0900
 80036b8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	69da      	ldr	r2, [r3, #28]
 80036c0:	2380      	movs	r3, #128	; 0x80
 80036c2:	021b      	lsls	r3, r3, #8
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d000      	beq.n	80036ca <UART_SetConfig+0x37a>
 80036c8:	e071      	b.n	80037ae <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80036ca:	231b      	movs	r3, #27
 80036cc:	2218      	movs	r2, #24
 80036ce:	189b      	adds	r3, r3, r2
 80036d0:	19db      	adds	r3, r3, r7
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d822      	bhi.n	800371e <UART_SetConfig+0x3ce>
 80036d8:	009a      	lsls	r2, r3, #2
 80036da:	4b68      	ldr	r3, [pc, #416]	; (800387c <UART_SetConfig+0x52c>)
 80036dc:	18d3      	adds	r3, r2, r3
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036e2:	f7ff faab 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 80036e6:	0003      	movs	r3, r0
 80036e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036ea:	e021      	b.n	8003730 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036ec:	f7ff fabc 	bl	8002c68 <HAL_RCC_GetPCLK2Freq>
 80036f0:	0003      	movs	r3, r0
 80036f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036f4:	e01c      	b.n	8003730 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036f6:	4b62      	ldr	r3, [pc, #392]	; (8003880 <UART_SetConfig+0x530>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2210      	movs	r2, #16
 80036fc:	4013      	ands	r3, r2
 80036fe:	d002      	beq.n	8003706 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003700:	4b60      	ldr	r3, [pc, #384]	; (8003884 <UART_SetConfig+0x534>)
 8003702:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003704:	e014      	b.n	8003730 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8003706:	4b60      	ldr	r3, [pc, #384]	; (8003888 <UART_SetConfig+0x538>)
 8003708:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800370a:	e011      	b.n	8003730 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800370c:	f7ff f9e6 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8003710:	0003      	movs	r3, r0
 8003712:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003714:	e00c      	b.n	8003730 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	021b      	lsls	r3, r3, #8
 800371a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800371c:	e008      	b.n	8003730 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800371e:	2300      	movs	r3, #0
 8003720:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003722:	231a      	movs	r3, #26
 8003724:	2218      	movs	r2, #24
 8003726:	189b      	adds	r3, r3, r2
 8003728:	19db      	adds	r3, r3, r7
 800372a:	2201      	movs	r2, #1
 800372c:	701a      	strb	r2, [r3, #0]
        break;
 800372e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003732:	2b00      	cmp	r3, #0
 8003734:	d100      	bne.n	8003738 <UART_SetConfig+0x3e8>
 8003736:	e091      	b.n	800385c <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373a:	005a      	lsls	r2, r3, #1
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	085b      	lsrs	r3, r3, #1
 8003742:	18d2      	adds	r2, r2, r3
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	0019      	movs	r1, r3
 800374a:	0010      	movs	r0, r2
 800374c:	f7fc fce6 	bl	800011c <__udivsi3>
 8003750:	0003      	movs	r3, r0
 8003752:	b29b      	uxth	r3, r3
 8003754:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003758:	2b0f      	cmp	r3, #15
 800375a:	d921      	bls.n	80037a0 <UART_SetConfig+0x450>
 800375c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800375e:	2380      	movs	r3, #128	; 0x80
 8003760:	025b      	lsls	r3, r3, #9
 8003762:	429a      	cmp	r2, r3
 8003764:	d21c      	bcs.n	80037a0 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	b29a      	uxth	r2, r3
 800376a:	200e      	movs	r0, #14
 800376c:	2418      	movs	r4, #24
 800376e:	1903      	adds	r3, r0, r4
 8003770:	19db      	adds	r3, r3, r7
 8003772:	210f      	movs	r1, #15
 8003774:	438a      	bics	r2, r1
 8003776:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377a:	085b      	lsrs	r3, r3, #1
 800377c:	b29b      	uxth	r3, r3
 800377e:	2207      	movs	r2, #7
 8003780:	4013      	ands	r3, r2
 8003782:	b299      	uxth	r1, r3
 8003784:	1903      	adds	r3, r0, r4
 8003786:	19db      	adds	r3, r3, r7
 8003788:	1902      	adds	r2, r0, r4
 800378a:	19d2      	adds	r2, r2, r7
 800378c:	8812      	ldrh	r2, [r2, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	1902      	adds	r2, r0, r4
 8003798:	19d2      	adds	r2, r2, r7
 800379a:	8812      	ldrh	r2, [r2, #0]
 800379c:	60da      	str	r2, [r3, #12]
 800379e:	e05d      	b.n	800385c <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80037a0:	231a      	movs	r3, #26
 80037a2:	2218      	movs	r2, #24
 80037a4:	189b      	adds	r3, r3, r2
 80037a6:	19db      	adds	r3, r3, r7
 80037a8:	2201      	movs	r2, #1
 80037aa:	701a      	strb	r2, [r3, #0]
 80037ac:	e056      	b.n	800385c <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80037ae:	231b      	movs	r3, #27
 80037b0:	2218      	movs	r2, #24
 80037b2:	189b      	adds	r3, r3, r2
 80037b4:	19db      	adds	r3, r3, r7
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d822      	bhi.n	8003802 <UART_SetConfig+0x4b2>
 80037bc:	009a      	lsls	r2, r3, #2
 80037be:	4b33      	ldr	r3, [pc, #204]	; (800388c <UART_SetConfig+0x53c>)
 80037c0:	18d3      	adds	r3, r2, r3
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037c6:	f7ff fa39 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 80037ca:	0003      	movs	r3, r0
 80037cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037ce:	e021      	b.n	8003814 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037d0:	f7ff fa4a 	bl	8002c68 <HAL_RCC_GetPCLK2Freq>
 80037d4:	0003      	movs	r3, r0
 80037d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037d8:	e01c      	b.n	8003814 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037da:	4b29      	ldr	r3, [pc, #164]	; (8003880 <UART_SetConfig+0x530>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2210      	movs	r2, #16
 80037e0:	4013      	ands	r3, r2
 80037e2:	d002      	beq.n	80037ea <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80037e4:	4b27      	ldr	r3, [pc, #156]	; (8003884 <UART_SetConfig+0x534>)
 80037e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80037e8:	e014      	b.n	8003814 <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 80037ea:	4b27      	ldr	r3, [pc, #156]	; (8003888 <UART_SetConfig+0x538>)
 80037ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037ee:	e011      	b.n	8003814 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037f0:	f7ff f974 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 80037f4:	0003      	movs	r3, r0
 80037f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037f8:	e00c      	b.n	8003814 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003800:	e008      	b.n	8003814 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8003802:	2300      	movs	r3, #0
 8003804:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003806:	231a      	movs	r3, #26
 8003808:	2218      	movs	r2, #24
 800380a:	189b      	adds	r3, r3, r2
 800380c:	19db      	adds	r3, r3, r7
 800380e:	2201      	movs	r2, #1
 8003810:	701a      	strb	r2, [r3, #0]
        break;
 8003812:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003816:	2b00      	cmp	r3, #0
 8003818:	d020      	beq.n	800385c <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	085a      	lsrs	r2, r3, #1
 8003820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003822:	18d2      	adds	r2, r2, r3
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	0019      	movs	r1, r3
 800382a:	0010      	movs	r0, r2
 800382c:	f7fc fc76 	bl	800011c <__udivsi3>
 8003830:	0003      	movs	r3, r0
 8003832:	b29b      	uxth	r3, r3
 8003834:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003838:	2b0f      	cmp	r3, #15
 800383a:	d909      	bls.n	8003850 <UART_SetConfig+0x500>
 800383c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800383e:	2380      	movs	r3, #128	; 0x80
 8003840:	025b      	lsls	r3, r3, #9
 8003842:	429a      	cmp	r2, r3
 8003844:	d204      	bcs.n	8003850 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800384c:	60da      	str	r2, [r3, #12]
 800384e:	e005      	b.n	800385c <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8003850:	231a      	movs	r3, #26
 8003852:	2218      	movs	r2, #24
 8003854:	189b      	adds	r3, r3, r2
 8003856:	19db      	adds	r3, r3, r7
 8003858:	2201      	movs	r2, #1
 800385a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	2200      	movs	r2, #0
 8003860:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	2200      	movs	r2, #0
 8003866:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003868:	231a      	movs	r3, #26
 800386a:	2218      	movs	r2, #24
 800386c:	189b      	adds	r3, r3, r2
 800386e:	19db      	adds	r3, r3, r7
 8003870:	781b      	ldrb	r3, [r3, #0]
}
 8003872:	0018      	movs	r0, r3
 8003874:	46bd      	mov	sp, r7
 8003876:	b00e      	add	sp, #56	; 0x38
 8003878:	bdb0      	pop	{r4, r5, r7, pc}
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	08006eb4 	.word	0x08006eb4
 8003880:	40021000 	.word	0x40021000
 8003884:	003d0900 	.word	0x003d0900
 8003888:	00f42400 	.word	0x00f42400
 800388c:	08006ed8 	.word	0x08006ed8

08003890 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	2201      	movs	r2, #1
 800389e:	4013      	ands	r3, r2
 80038a0:	d00b      	beq.n	80038ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	4a4a      	ldr	r2, [pc, #296]	; (80039d4 <UART_AdvFeatureConfig+0x144>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	0019      	movs	r1, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038be:	2202      	movs	r2, #2
 80038c0:	4013      	ands	r3, r2
 80038c2:	d00b      	beq.n	80038dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	4a43      	ldr	r2, [pc, #268]	; (80039d8 <UART_AdvFeatureConfig+0x148>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	0019      	movs	r1, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	430a      	orrs	r2, r1
 80038da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	2204      	movs	r2, #4
 80038e2:	4013      	ands	r3, r2
 80038e4:	d00b      	beq.n	80038fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	4a3b      	ldr	r2, [pc, #236]	; (80039dc <UART_AdvFeatureConfig+0x14c>)
 80038ee:	4013      	ands	r3, r2
 80038f0:	0019      	movs	r1, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003902:	2208      	movs	r2, #8
 8003904:	4013      	ands	r3, r2
 8003906:	d00b      	beq.n	8003920 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	4a34      	ldr	r2, [pc, #208]	; (80039e0 <UART_AdvFeatureConfig+0x150>)
 8003910:	4013      	ands	r3, r2
 8003912:	0019      	movs	r1, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003924:	2210      	movs	r2, #16
 8003926:	4013      	ands	r3, r2
 8003928:	d00b      	beq.n	8003942 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	4a2c      	ldr	r2, [pc, #176]	; (80039e4 <UART_AdvFeatureConfig+0x154>)
 8003932:	4013      	ands	r3, r2
 8003934:	0019      	movs	r1, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	2220      	movs	r2, #32
 8003948:	4013      	ands	r3, r2
 800394a:	d00b      	beq.n	8003964 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	4a25      	ldr	r2, [pc, #148]	; (80039e8 <UART_AdvFeatureConfig+0x158>)
 8003954:	4013      	ands	r3, r2
 8003956:	0019      	movs	r1, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	2240      	movs	r2, #64	; 0x40
 800396a:	4013      	ands	r3, r2
 800396c:	d01d      	beq.n	80039aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	4a1d      	ldr	r2, [pc, #116]	; (80039ec <UART_AdvFeatureConfig+0x15c>)
 8003976:	4013      	ands	r3, r2
 8003978:	0019      	movs	r1, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	430a      	orrs	r2, r1
 8003984:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800398a:	2380      	movs	r3, #128	; 0x80
 800398c:	035b      	lsls	r3, r3, #13
 800398e:	429a      	cmp	r2, r3
 8003990:	d10b      	bne.n	80039aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4a15      	ldr	r2, [pc, #84]	; (80039f0 <UART_AdvFeatureConfig+0x160>)
 800399a:	4013      	ands	r3, r2
 800399c:	0019      	movs	r1, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ae:	2280      	movs	r2, #128	; 0x80
 80039b0:	4013      	ands	r3, r2
 80039b2:	d00b      	beq.n	80039cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4a0e      	ldr	r2, [pc, #56]	; (80039f4 <UART_AdvFeatureConfig+0x164>)
 80039bc:	4013      	ands	r3, r2
 80039be:	0019      	movs	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	605a      	str	r2, [r3, #4]
  }
}
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b002      	add	sp, #8
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	fffdffff 	.word	0xfffdffff
 80039d8:	fffeffff 	.word	0xfffeffff
 80039dc:	fffbffff 	.word	0xfffbffff
 80039e0:	ffff7fff 	.word	0xffff7fff
 80039e4:	ffffefff 	.word	0xffffefff
 80039e8:	ffffdfff 	.word	0xffffdfff
 80039ec:	ffefffff 	.word	0xffefffff
 80039f0:	ff9fffff 	.word	0xff9fffff
 80039f4:	fff7ffff 	.word	0xfff7ffff

080039f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2280      	movs	r2, #128	; 0x80
 8003a04:	2100      	movs	r1, #0
 8003a06:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a08:	f7fe f8f2 	bl	8001bf0 <HAL_GetTick>
 8003a0c:	0003      	movs	r3, r0
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2208      	movs	r2, #8
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b08      	cmp	r3, #8
 8003a1c:	d10c      	bne.n	8003a38 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2280      	movs	r2, #128	; 0x80
 8003a22:	0391      	lsls	r1, r2, #14
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	4a17      	ldr	r2, [pc, #92]	; (8003a84 <UART_CheckIdleState+0x8c>)
 8003a28:	9200      	str	r2, [sp, #0]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f000 f82c 	bl	8003a88 <UART_WaitOnFlagUntilTimeout>
 8003a30:	1e03      	subs	r3, r0, #0
 8003a32:	d001      	beq.n	8003a38 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e021      	b.n	8003a7c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2204      	movs	r2, #4
 8003a40:	4013      	ands	r3, r2
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d10c      	bne.n	8003a60 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2280      	movs	r2, #128	; 0x80
 8003a4a:	03d1      	lsls	r1, r2, #15
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	4a0d      	ldr	r2, [pc, #52]	; (8003a84 <UART_CheckIdleState+0x8c>)
 8003a50:	9200      	str	r2, [sp, #0]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f000 f818 	bl	8003a88 <UART_WaitOnFlagUntilTimeout>
 8003a58:	1e03      	subs	r3, r0, #0
 8003a5a:	d001      	beq.n	8003a60 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e00d      	b.n	8003a7c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2274      	movs	r2, #116	; 0x74
 8003a76:	2100      	movs	r1, #0
 8003a78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b004      	add	sp, #16
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	01ffffff 	.word	0x01ffffff

08003a88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b094      	sub	sp, #80	; 0x50
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	603b      	str	r3, [r7, #0]
 8003a94:	1dfb      	adds	r3, r7, #7
 8003a96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a98:	e0a3      	b.n	8003be2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	d100      	bne.n	8003aa2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003aa0:	e09f      	b.n	8003be2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aa2:	f7fe f8a5 	bl	8001bf0 <HAL_GetTick>
 8003aa6:	0002      	movs	r2, r0
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d302      	bcc.n	8003ab8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ab2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d13d      	bne.n	8003b34 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ab8:	f3ef 8310 	mrs	r3, PRIMASK
 8003abc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac8:	f383 8810 	msr	PRIMASK, r3
}
 8003acc:	46c0      	nop			; (mov r8, r8)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	494c      	ldr	r1, [pc, #304]	; (8003c0c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003ada:	400a      	ands	r2, r1
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ae0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae4:	f383 8810 	msr	PRIMASK, r3
}
 8003ae8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aea:	f3ef 8310 	mrs	r3, PRIMASK
 8003aee:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af2:	643b      	str	r3, [r7, #64]	; 0x40
 8003af4:	2301      	movs	r3, #1
 8003af6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afa:	f383 8810 	msr	PRIMASK, r3
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	438a      	bics	r2, r1
 8003b0e:	609a      	str	r2, [r3, #8]
 8003b10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b12:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b16:	f383 8810 	msr	PRIMASK, r3
}
 8003b1a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2220      	movs	r2, #32
 8003b26:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2274      	movs	r2, #116	; 0x74
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e067      	b.n	8003c04 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d050      	beq.n	8003be2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	69da      	ldr	r2, [r3, #28]
 8003b46:	2380      	movs	r3, #128	; 0x80
 8003b48:	011b      	lsls	r3, r3, #4
 8003b4a:	401a      	ands	r2, r3
 8003b4c:	2380      	movs	r3, #128	; 0x80
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d146      	bne.n	8003be2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2280      	movs	r2, #128	; 0x80
 8003b5a:	0112      	lsls	r2, r2, #4
 8003b5c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b5e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b62:	613b      	str	r3, [r7, #16]
  return(result);
 8003b64:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b68:	2301      	movs	r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f383 8810 	msr	PRIMASK, r3
}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4923      	ldr	r1, [pc, #140]	; (8003c0c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003b80:	400a      	ands	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b86:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	f383 8810 	msr	PRIMASK, r3
}
 8003b8e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b90:	f3ef 8310 	mrs	r3, PRIMASK
 8003b94:	61fb      	str	r3, [r7, #28]
  return(result);
 8003b96:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b98:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	f383 8810 	msr	PRIMASK, r3
}
 8003ba4:	46c0      	nop			; (mov r8, r8)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	438a      	bics	r2, r1
 8003bb4:	609a      	str	r2, [r3, #8]
 8003bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bb8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	f383 8810 	msr	PRIMASK, r3
}
 8003bc0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2280      	movs	r2, #128	; 0x80
 8003bd2:	2120      	movs	r1, #32
 8003bd4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2274      	movs	r2, #116	; 0x74
 8003bda:	2100      	movs	r1, #0
 8003bdc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e010      	b.n	8003c04 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	4013      	ands	r3, r2
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	425a      	negs	r2, r3
 8003bf2:	4153      	adcs	r3, r2
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	001a      	movs	r2, r3
 8003bf8:	1dfb      	adds	r3, r7, #7
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d100      	bne.n	8003c02 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003c00:	e74b      	b.n	8003a9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	0018      	movs	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b014      	add	sp, #80	; 0x50
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	fffffe5f 	.word	0xfffffe5f

08003c10 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003c14:	46c0      	nop			; (mov r8, r8)
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
	...

08003c1c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c22:	f3ef 8305 	mrs	r3, IPSR
 8003c26:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c28:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d109      	bne.n	8003c42 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c2e:	f3ef 8310 	mrs	r3, PRIMASK
 8003c32:	607b      	str	r3, [r7, #4]
  return(result);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d007      	beq.n	8003c4a <osKernelInitialize+0x2e>
 8003c3a:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <osKernelInitialize+0x54>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d103      	bne.n	8003c4a <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8003c42:	2306      	movs	r3, #6
 8003c44:	425b      	negs	r3, r3
 8003c46:	60fb      	str	r3, [r7, #12]
 8003c48:	e00c      	b.n	8003c64 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003c4a:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <osKernelInitialize+0x54>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d105      	bne.n	8003c5e <osKernelInitialize+0x42>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003c52:	4b07      	ldr	r3, [pc, #28]	; (8003c70 <osKernelInitialize+0x54>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60fb      	str	r3, [r7, #12]
 8003c5c:	e002      	b.n	8003c64 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	425b      	negs	r3, r3
 8003c62:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003c64:	68fb      	ldr	r3, [r7, #12]
}
 8003c66:	0018      	movs	r0, r3
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b004      	add	sp, #16
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	20000e30 	.word	0x20000e30

08003c74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c7a:	f3ef 8305 	mrs	r3, IPSR
 8003c7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c80:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d109      	bne.n	8003c9a <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c86:	f3ef 8310 	mrs	r3, PRIMASK
 8003c8a:	607b      	str	r3, [r7, #4]
  return(result);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d007      	beq.n	8003ca2 <osKernelStart+0x2e>
 8003c92:	4b0f      	ldr	r3, [pc, #60]	; (8003cd0 <osKernelStart+0x5c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d103      	bne.n	8003ca2 <osKernelStart+0x2e>
    stat = osErrorISR;
 8003c9a:	2306      	movs	r3, #6
 8003c9c:	425b      	negs	r3, r3
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	e010      	b.n	8003cc4 <osKernelStart+0x50>
  }
  else {
    if (KernelState == osKernelReady) {
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <osKernelStart+0x5c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d109      	bne.n	8003cbe <osKernelStart+0x4a>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003caa:	f7ff ffb1 	bl	8003c10 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003cae:	4b08      	ldr	r3, [pc, #32]	; (8003cd0 <osKernelStart+0x5c>)
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003cb4:	f000 ff9c 	bl	8004bf0 <vTaskStartScheduler>
      stat = osOK;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	e002      	b.n	8003cc4 <osKernelStart+0x50>
    } else {
      stat = osError;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	425b      	negs	r3, r3
 8003cc2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
}
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b004      	add	sp, #16
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	20000e30 	.word	0x20000e30

08003cd4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003cd4:	b5b0      	push	{r4, r5, r7, lr}
 8003cd6:	b090      	sub	sp, #64	; 0x40
 8003cd8:	af04      	add	r7, sp, #16
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ce4:	f3ef 8305 	mrs	r3, IPSR
 8003ce8:	61fb      	str	r3, [r7, #28]
  return(result);
 8003cea:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d000      	beq.n	8003cf2 <osThreadNew+0x1e>
 8003cf0:	e08c      	b.n	8003e0c <osThreadNew+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8003cf6:	61bb      	str	r3, [r7, #24]
  return(result);
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d004      	beq.n	8003d08 <osThreadNew+0x34>
 8003cfe:	4b46      	ldr	r3, [pc, #280]	; (8003e18 <osThreadNew+0x144>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d100      	bne.n	8003d08 <osThreadNew+0x34>
 8003d06:	e081      	b.n	8003e0c <osThreadNew+0x138>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d100      	bne.n	8003d10 <osThreadNew+0x3c>
 8003d0e:	e07d      	b.n	8003e0c <osThreadNew+0x138>
    stack = configMINIMAL_STACK_SIZE;
 8003d10:	2380      	movs	r3, #128	; 0x80
 8003d12:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003d14:	2318      	movs	r3, #24
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	425b      	negs	r3, r3
 8003d20:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d044      	beq.n	8003db2 <osThreadNew+0xde>
      if (attr->name != NULL) {
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d002      	beq.n	8003d36 <osThreadNew+0x62>
        name = attr->name;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <osThreadNew+0x70>
        prio = (UBaseType_t)attr->priority;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d007      	beq.n	8003d5a <osThreadNew+0x86>
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	2b38      	cmp	r3, #56	; 0x38
 8003d4e:	d804      	bhi.n	8003d5a <osThreadNew+0x86>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	4013      	ands	r3, r2
 8003d58:	d001      	beq.n	8003d5e <osThreadNew+0x8a>
        return (NULL);
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	e057      	b.n	8003e0e <osThreadNew+0x13a>
      }

      if (attr->stack_size > 0U) {
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <osThreadNew+0x9a>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	089b      	lsrs	r3, r3, #2
 8003d6c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00e      	beq.n	8003d94 <osThreadNew+0xc0>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	2bbb      	cmp	r3, #187	; 0xbb
 8003d7c:	d90a      	bls.n	8003d94 <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d006      	beq.n	8003d94 <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <osThreadNew+0xc0>
        mem = 1;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	623b      	str	r3, [r7, #32]
 8003d92:	e010      	b.n	8003db6 <osThreadNew+0xe2>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d10c      	bne.n	8003db6 <osThreadNew+0xe2>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d108      	bne.n	8003db6 <osThreadNew+0xe2>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d104      	bne.n	8003db6 <osThreadNew+0xe2>
          mem = 0;
 8003dac:	2300      	movs	r3, #0
 8003dae:	623b      	str	r3, [r7, #32]
 8003db0:	e001      	b.n	8003db6 <osThreadNew+0xe2>
        }
      }
    }
    else {
      mem = 0;
 8003db2:	2300      	movs	r3, #0
 8003db4:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d112      	bne.n	8003de2 <osThreadNew+0x10e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003dc4:	68bd      	ldr	r5, [r7, #8]
 8003dc6:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8003dc8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	9302      	str	r3, [sp, #8]
 8003dce:	9201      	str	r2, [sp, #4]
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	002b      	movs	r3, r5
 8003dd6:	0022      	movs	r2, r4
 8003dd8:	f000 fd4b 	bl	8004872 <xTaskCreateStatic>
 8003ddc:	0003      	movs	r3, r0
 8003dde:	617b      	str	r3, [r7, #20]
 8003de0:	e014      	b.n	8003e0c <osThreadNew+0x138>
    }
    else {
      if (mem == 0) {
 8003de2:	6a3b      	ldr	r3, [r7, #32]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d111      	bne.n	8003e0c <osThreadNew+0x138>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68bc      	ldr	r4, [r7, #8]
 8003dee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	2314      	movs	r3, #20
 8003df4:	18fb      	adds	r3, r7, r3
 8003df6:	9301      	str	r3, [sp, #4]
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	0023      	movs	r3, r4
 8003dfe:	f000 fd7c 	bl	80048fa <xTaskCreate>
 8003e02:	0003      	movs	r3, r0
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d001      	beq.n	8003e0c <osThreadNew+0x138>
          hTask = NULL;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003e0c:	697b      	ldr	r3, [r7, #20]
}
 8003e0e:	0018      	movs	r0, r3
 8003e10:	46bd      	mov	sp, r7
 8003e12:	b00c      	add	sp, #48	; 0x30
 8003e14:	bdb0      	pop	{r4, r5, r7, pc}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	20000e30 	.word	0x20000e30

08003e1c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e24:	f3ef 8305 	mrs	r3, IPSR
 8003e28:	613b      	str	r3, [r7, #16]
  return(result);
 8003e2a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d109      	bne.n	8003e44 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e30:	f3ef 8310 	mrs	r3, PRIMASK
 8003e34:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d007      	beq.n	8003e4c <osDelay+0x30>
 8003e3c:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <osDelay+0x4c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d103      	bne.n	8003e4c <osDelay+0x30>
    stat = osErrorISR;
 8003e44:	2306      	movs	r3, #6
 8003e46:	425b      	negs	r3, r3
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	e008      	b.n	8003e5e <osDelay+0x42>
  }
  else {
    stat = osOK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <osDelay+0x42>
      vTaskDelay(ticks);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f000 fea3 	bl	8004ba4 <vTaskDelay>
    }
  }

  return (stat);
 8003e5e:	697b      	ldr	r3, [r7, #20]
}
 8003e60:	0018      	movs	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b006      	add	sp, #24
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	20000e30 	.word	0x20000e30

08003e6c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4a06      	ldr	r2, [pc, #24]	; (8003e94 <vApplicationGetIdleTaskMemory+0x28>)
 8003e7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	4a05      	ldr	r2, [pc, #20]	; (8003e98 <vApplicationGetIdleTaskMemory+0x2c>)
 8003e82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2280      	movs	r2, #128	; 0x80
 8003e88:	601a      	str	r2, [r3, #0]
}
 8003e8a:	46c0      	nop			; (mov r8, r8)
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	b004      	add	sp, #16
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	20000e34 	.word	0x20000e34
 8003e98:	20000ef0 	.word	0x20000ef0

08003e9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4a06      	ldr	r2, [pc, #24]	; (8003ec4 <vApplicationGetTimerTaskMemory+0x28>)
 8003eac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4a05      	ldr	r2, [pc, #20]	; (8003ec8 <vApplicationGetTimerTaskMemory+0x2c>)
 8003eb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2280      	movs	r2, #128	; 0x80
 8003eb8:	0052      	lsls	r2, r2, #1
 8003eba:	601a      	str	r2, [r3, #0]
}
 8003ebc:	46c0      	nop			; (mov r8, r8)
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	b004      	add	sp, #16
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	200010f0 	.word	0x200010f0
 8003ec8:	200011ac 	.word	0x200011ac

08003ecc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	001a      	movs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	4252      	negs	r2, r2
 8003ee4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3308      	adds	r3, #8
 8003eea:	001a      	movs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3308      	adds	r3, #8
 8003ef4:	001a      	movs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f00:	46c0      	nop			; (mov r8, r8)
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b002      	add	sp, #8
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f16:	46c0      	nop			; (mov r8, r8)
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	b002      	add	sp, #8
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b084      	sub	sp, #16
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	601a      	str	r2, [r3, #0]
}
 8003f5a:	46c0      	nop			; (mov r8, r8)
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b004      	add	sp, #16
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b084      	sub	sp, #16
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	3301      	adds	r3, #1
 8003f76:	d103      	bne.n	8003f80 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	e00c      	b.n	8003f9a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3308      	adds	r3, #8
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	e002      	b.n	8003f8e <vListInsert+0x2c>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d2f6      	bcs.n	8003f88 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	1c5a      	adds	r2, r3, #1
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	601a      	str	r2, [r3, #0]
}
 8003fc6:	46c0      	nop			; (mov r8, r8)
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	b004      	add	sp, #16
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b084      	sub	sp, #16
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6892      	ldr	r2, [r2, #8]
 8003fe4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	6852      	ldr	r2, [r2, #4]
 8003fee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d103      	bne.n	8004002 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	1e5a      	subs	r2, r3, #1
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
}
 8004016:	0018      	movs	r0, r3
 8004018:	46bd      	mov	sp, r7
 800401a:	b004      	add	sp, #16
 800401c:	bd80      	pop	{r7, pc}

0800401e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b084      	sub	sp, #16
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
 8004026:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <xQueueGenericReset+0x18>
 8004032:	b672      	cpsid	i
 8004034:	e7fe      	b.n	8004034 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8004036:	f001 fe3b 	bl	8005cb0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	434b      	muls	r3, r1
 8004048:	18d2      	adds	r2, r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004064:	1e59      	subs	r1, r3, #1
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	434b      	muls	r3, r1
 800406c:	18d2      	adds	r2, r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2244      	movs	r2, #68	; 0x44
 8004076:	21ff      	movs	r1, #255	; 0xff
 8004078:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2245      	movs	r2, #69	; 0x45
 800407e:	21ff      	movs	r1, #255	; 0xff
 8004080:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10d      	bne.n	80040a4 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d013      	beq.n	80040b8 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	3310      	adds	r3, #16
 8004094:	0018      	movs	r0, r3
 8004096:	f000 fffd 	bl	8005094 <xTaskRemoveFromEventList>
 800409a:	1e03      	subs	r3, r0, #0
 800409c:	d00c      	beq.n	80040b8 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800409e:	f001 fdf7 	bl	8005c90 <vPortYield>
 80040a2:	e009      	b.n	80040b8 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	3310      	adds	r3, #16
 80040a8:	0018      	movs	r0, r3
 80040aa:	f7ff ff0f 	bl	8003ecc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	3324      	adds	r3, #36	; 0x24
 80040b2:	0018      	movs	r0, r3
 80040b4:	f7ff ff0a 	bl	8003ecc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80040b8:	f001 fe0c 	bl	8005cd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80040bc:	2301      	movs	r3, #1
}
 80040be:	0018      	movs	r0, r3
 80040c0:	46bd      	mov	sp, r7
 80040c2:	b004      	add	sp, #16
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80040c6:	b590      	push	{r4, r7, lr}
 80040c8:	b089      	sub	sp, #36	; 0x24
 80040ca:	af02      	add	r7, sp, #8
 80040cc:	60f8      	str	r0, [r7, #12]
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	607a      	str	r2, [r7, #4]
 80040d2:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <xQueueGenericCreateStatic+0x18>
 80040da:	b672      	cpsid	i
 80040dc:	e7fe      	b.n	80040dc <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <xQueueGenericCreateStatic+0x22>
 80040e4:	b672      	cpsid	i
 80040e6:	e7fe      	b.n	80040e6 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d002      	beq.n	80040f4 <xQueueGenericCreateStatic+0x2e>
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <xQueueGenericCreateStatic+0x32>
 80040f4:	2301      	movs	r3, #1
 80040f6:	e000      	b.n	80040fa <xQueueGenericCreateStatic+0x34>
 80040f8:	2300      	movs	r3, #0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <xQueueGenericCreateStatic+0x3c>
 80040fe:	b672      	cpsid	i
 8004100:	e7fe      	b.n	8004100 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d102      	bne.n	800410e <xQueueGenericCreateStatic+0x48>
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <xQueueGenericCreateStatic+0x4c>
 800410e:	2301      	movs	r3, #1
 8004110:	e000      	b.n	8004114 <xQueueGenericCreateStatic+0x4e>
 8004112:	2300      	movs	r3, #0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <xQueueGenericCreateStatic+0x56>
 8004118:	b672      	cpsid	i
 800411a:	e7fe      	b.n	800411a <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800411c:	2350      	movs	r3, #80	; 0x50
 800411e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	2b50      	cmp	r3, #80	; 0x50
 8004124:	d001      	beq.n	800412a <xQueueGenericCreateStatic+0x64>
 8004126:	b672      	cpsid	i
 8004128:	e7fe      	b.n	8004128 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800412a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00e      	beq.n	8004154 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2246      	movs	r2, #70	; 0x46
 800413a:	2101      	movs	r1, #1
 800413c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800413e:	2328      	movs	r3, #40	; 0x28
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	781c      	ldrb	r4, [r3, #0]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	68b9      	ldr	r1, [r7, #8]
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	0023      	movs	r3, r4
 8004150:	f000 f805 	bl	800415e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004154:	697b      	ldr	r3, [r7, #20]
	}
 8004156:	0018      	movs	r0, r3
 8004158:	46bd      	mov	sp, r7
 800415a:	b007      	add	sp, #28
 800415c:	bd90      	pop	{r4, r7, pc}

0800415e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	607a      	str	r2, [r7, #4]
 800416a:	001a      	movs	r2, r3
 800416c:	1cfb      	adds	r3, r7, #3
 800416e:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d103      	bne.n	800417e <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	e002      	b.n	8004184 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	2101      	movs	r1, #1
 8004194:	0018      	movs	r0, r3
 8004196:	f7ff ff42 	bl	800401e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	1cfa      	adds	r2, r7, #3
 800419e:	214c      	movs	r1, #76	; 0x4c
 80041a0:	7812      	ldrb	r2, [r2, #0]
 80041a2:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80041a4:	46c0      	nop			; (mov r8, r8)
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b004      	add	sp, #16
 80041aa:	bd80      	pop	{r7, pc}

080041ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	; 0x28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
 80041b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80041ba:	2300      	movs	r3, #0
 80041bc:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <xQueueGenericSend+0x20>
 80041c8:	b672      	cpsid	i
 80041ca:	e7fe      	b.n	80041ca <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d103      	bne.n	80041da <xQueueGenericSend+0x2e>
 80041d2:	6a3b      	ldr	r3, [r7, #32]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <xQueueGenericSend+0x32>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <xQueueGenericSend+0x34>
 80041de:	2300      	movs	r3, #0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <xQueueGenericSend+0x3c>
 80041e4:	b672      	cpsid	i
 80041e6:	e7fe      	b.n	80041e6 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d103      	bne.n	80041f6 <xQueueGenericSend+0x4a>
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d101      	bne.n	80041fa <xQueueGenericSend+0x4e>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <xQueueGenericSend+0x50>
 80041fa:	2300      	movs	r3, #0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <xQueueGenericSend+0x58>
 8004200:	b672      	cpsid	i
 8004202:	e7fe      	b.n	8004202 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004204:	f001 f8de 	bl	80053c4 <xTaskGetSchedulerState>
 8004208:	1e03      	subs	r3, r0, #0
 800420a:	d102      	bne.n	8004212 <xQueueGenericSend+0x66>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <xQueueGenericSend+0x6a>
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <xQueueGenericSend+0x6c>
 8004216:	2300      	movs	r3, #0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <xQueueGenericSend+0x74>
 800421c:	b672      	cpsid	i
 800421e:	e7fe      	b.n	800421e <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004220:	f001 fd46 	bl	8005cb0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004224:	6a3b      	ldr	r3, [r7, #32]
 8004226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004228:	6a3b      	ldr	r3, [r7, #32]
 800422a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800422c:	429a      	cmp	r2, r3
 800422e:	d302      	bcc.n	8004236 <xQueueGenericSend+0x8a>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d11e      	bne.n	8004274 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	68b9      	ldr	r1, [r7, #8]
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	0018      	movs	r0, r3
 800423e:	f000 f99f 	bl	8004580 <prvCopyDataToQueue>
 8004242:	0003      	movs	r3, r0
 8004244:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004246:	6a3b      	ldr	r3, [r7, #32]
 8004248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424a:	2b00      	cmp	r3, #0
 800424c:	d009      	beq.n	8004262 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	3324      	adds	r3, #36	; 0x24
 8004252:	0018      	movs	r0, r3
 8004254:	f000 ff1e 	bl	8005094 <xTaskRemoveFromEventList>
 8004258:	1e03      	subs	r3, r0, #0
 800425a:	d007      	beq.n	800426c <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800425c:	f001 fd18 	bl	8005c90 <vPortYield>
 8004260:	e004      	b.n	800426c <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d001      	beq.n	800426c <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004268:	f001 fd12 	bl	8005c90 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800426c:	f001 fd32 	bl	8005cd4 <vPortExitCritical>
				return pdPASS;
 8004270:	2301      	movs	r3, #1
 8004272:	e05b      	b.n	800432c <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d103      	bne.n	8004282 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800427a:	f001 fd2b 	bl	8005cd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800427e:	2300      	movs	r3, #0
 8004280:	e054      	b.n	800432c <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	2b00      	cmp	r3, #0
 8004286:	d106      	bne.n	8004296 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004288:	2314      	movs	r3, #20
 800428a:	18fb      	adds	r3, r7, r3
 800428c:	0018      	movs	r0, r3
 800428e:	f000 ff5d 	bl	800514c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004292:	2301      	movs	r3, #1
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004296:	f001 fd1d 	bl	8005cd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800429a:	f000 fd07 	bl	8004cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800429e:	f001 fd07 	bl	8005cb0 <vPortEnterCritical>
 80042a2:	6a3b      	ldr	r3, [r7, #32]
 80042a4:	2244      	movs	r2, #68	; 0x44
 80042a6:	5c9b      	ldrb	r3, [r3, r2]
 80042a8:	b25b      	sxtb	r3, r3
 80042aa:	3301      	adds	r3, #1
 80042ac:	d103      	bne.n	80042b6 <xQueueGenericSend+0x10a>
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	2244      	movs	r2, #68	; 0x44
 80042b2:	2100      	movs	r1, #0
 80042b4:	5499      	strb	r1, [r3, r2]
 80042b6:	6a3b      	ldr	r3, [r7, #32]
 80042b8:	2245      	movs	r2, #69	; 0x45
 80042ba:	5c9b      	ldrb	r3, [r3, r2]
 80042bc:	b25b      	sxtb	r3, r3
 80042be:	3301      	adds	r3, #1
 80042c0:	d103      	bne.n	80042ca <xQueueGenericSend+0x11e>
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	2245      	movs	r2, #69	; 0x45
 80042c6:	2100      	movs	r1, #0
 80042c8:	5499      	strb	r1, [r3, r2]
 80042ca:	f001 fd03 	bl	8005cd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042ce:	1d3a      	adds	r2, r7, #4
 80042d0:	2314      	movs	r3, #20
 80042d2:	18fb      	adds	r3, r7, r3
 80042d4:	0011      	movs	r1, r2
 80042d6:	0018      	movs	r0, r3
 80042d8:	f000 ff4c 	bl	8005174 <xTaskCheckForTimeOut>
 80042dc:	1e03      	subs	r3, r0, #0
 80042de:	d11e      	bne.n	800431e <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	0018      	movs	r0, r3
 80042e4:	f000 fa51 	bl	800478a <prvIsQueueFull>
 80042e8:	1e03      	subs	r3, r0, #0
 80042ea:	d011      	beq.n	8004310 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	3310      	adds	r3, #16
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	0011      	movs	r1, r2
 80042f4:	0018      	movs	r0, r3
 80042f6:	f000 fe89 	bl	800500c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	0018      	movs	r0, r3
 80042fe:	f000 f9d0 	bl	80046a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004302:	f000 fcdf 	bl	8004cc4 <xTaskResumeAll>
 8004306:	1e03      	subs	r3, r0, #0
 8004308:	d18a      	bne.n	8004220 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800430a:	f001 fcc1 	bl	8005c90 <vPortYield>
 800430e:	e787      	b.n	8004220 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	0018      	movs	r0, r3
 8004314:	f000 f9c5 	bl	80046a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004318:	f000 fcd4 	bl	8004cc4 <xTaskResumeAll>
 800431c:	e780      	b.n	8004220 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	0018      	movs	r0, r3
 8004322:	f000 f9be 	bl	80046a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004326:	f000 fccd 	bl	8004cc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800432a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800432c:	0018      	movs	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	b00a      	add	sp, #40	; 0x28
 8004332:	bd80      	pop	{r7, pc}

08004334 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004334:	b590      	push	{r4, r7, lr}
 8004336:	b089      	sub	sp, #36	; 0x24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <xQueueGenericSendFromISR+0x1c>
 800434c:	b672      	cpsid	i
 800434e:	e7fe      	b.n	800434e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <xQueueGenericSendFromISR+0x2a>
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <xQueueGenericSendFromISR+0x2e>
 800435e:	2301      	movs	r3, #1
 8004360:	e000      	b.n	8004364 <xQueueGenericSendFromISR+0x30>
 8004362:	2300      	movs	r3, #0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <xQueueGenericSendFromISR+0x38>
 8004368:	b672      	cpsid	i
 800436a:	e7fe      	b.n	800436a <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	2b02      	cmp	r3, #2
 8004370:	d103      	bne.n	800437a <xQueueGenericSendFromISR+0x46>
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <xQueueGenericSendFromISR+0x4a>
 800437a:	2301      	movs	r3, #1
 800437c:	e000      	b.n	8004380 <xQueueGenericSendFromISR+0x4c>
 800437e:	2300      	movs	r3, #0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <xQueueGenericSendFromISR+0x54>
 8004384:	b672      	cpsid	i
 8004386:	e7fe      	b.n	8004386 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004388:	f001 fcbc 	bl	8005d04 <ulSetInterruptMaskFromISR>
 800438c:	0003      	movs	r3, r0
 800438e:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004398:	429a      	cmp	r2, r3
 800439a:	d302      	bcc.n	80043a2 <xQueueGenericSendFromISR+0x6e>
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d12e      	bne.n	8004400 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80043a2:	2413      	movs	r4, #19
 80043a4:	193b      	adds	r3, r7, r4
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	2145      	movs	r1, #69	; 0x45
 80043aa:	5c52      	ldrb	r2, [r2, r1]
 80043ac:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	68b9      	ldr	r1, [r7, #8]
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f000 f8e3 	bl	8004580 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80043ba:	193b      	adds	r3, r7, r4
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	b25b      	sxtb	r3, r3
 80043c0:	3301      	adds	r3, #1
 80043c2:	d111      	bne.n	80043e8 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d016      	beq.n	80043fa <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	3324      	adds	r3, #36	; 0x24
 80043d0:	0018      	movs	r0, r3
 80043d2:	f000 fe5f 	bl	8005094 <xTaskRemoveFromEventList>
 80043d6:	1e03      	subs	r3, r0, #0
 80043d8:	d00f      	beq.n	80043fa <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00c      	beq.n	80043fa <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	e008      	b.n	80043fa <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80043e8:	2313      	movs	r3, #19
 80043ea:	18fb      	adds	r3, r7, r3
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	3301      	adds	r3, #1
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	b259      	sxtb	r1, r3
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	2245      	movs	r2, #69	; 0x45
 80043f8:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80043fa:	2301      	movs	r3, #1
 80043fc:	61fb      	str	r3, [r7, #28]
		{
 80043fe:	e001      	b.n	8004404 <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004400:	2300      	movs	r3, #0
 8004402:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	0018      	movs	r0, r3
 8004408:	f001 fc82 	bl	8005d10 <vClearInterruptMaskFromISR>

	return xReturn;
 800440c:	69fb      	ldr	r3, [r7, #28]
}
 800440e:	0018      	movs	r0, r3
 8004410:	46bd      	mov	sp, r7
 8004412:	b009      	add	sp, #36	; 0x24
 8004414:	bd90      	pop	{r4, r7, pc}

08004416 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b08a      	sub	sp, #40	; 0x28
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004422:	2300      	movs	r3, #0
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <xQueueReceive+0x1e>
 8004430:	b672      	cpsid	i
 8004432:	e7fe      	b.n	8004432 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <xQueueReceive+0x2c>
 800443a:	6a3b      	ldr	r3, [r7, #32]
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <xQueueReceive+0x30>
 8004442:	2301      	movs	r3, #1
 8004444:	e000      	b.n	8004448 <xQueueReceive+0x32>
 8004446:	2300      	movs	r3, #0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <xQueueReceive+0x3a>
 800444c:	b672      	cpsid	i
 800444e:	e7fe      	b.n	800444e <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004450:	f000 ffb8 	bl	80053c4 <xTaskGetSchedulerState>
 8004454:	1e03      	subs	r3, r0, #0
 8004456:	d102      	bne.n	800445e <xQueueReceive+0x48>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <xQueueReceive+0x4c>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <xQueueReceive+0x4e>
 8004462:	2300      	movs	r3, #0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <xQueueReceive+0x56>
 8004468:	b672      	cpsid	i
 800446a:	e7fe      	b.n	800446a <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800446c:	f001 fc20 	bl	8005cb0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d01a      	beq.n	80044b2 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	0011      	movs	r1, r2
 8004482:	0018      	movs	r0, r3
 8004484:	f000 f8e7 	bl	8004656 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	1e5a      	subs	r2, r3, #1
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	3310      	adds	r3, #16
 800449c:	0018      	movs	r0, r3
 800449e:	f000 fdf9 	bl	8005094 <xTaskRemoveFromEventList>
 80044a2:	1e03      	subs	r3, r0, #0
 80044a4:	d001      	beq.n	80044aa <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80044a6:	f001 fbf3 	bl	8005c90 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80044aa:	f001 fc13 	bl	8005cd4 <vPortExitCritical>
				return pdPASS;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e062      	b.n	8004578 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d103      	bne.n	80044c0 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044b8:	f001 fc0c 	bl	8005cd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80044bc:	2300      	movs	r3, #0
 80044be:	e05b      	b.n	8004578 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d106      	bne.n	80044d4 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044c6:	2314      	movs	r3, #20
 80044c8:	18fb      	adds	r3, r7, r3
 80044ca:	0018      	movs	r0, r3
 80044cc:	f000 fe3e 	bl	800514c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044d0:	2301      	movs	r3, #1
 80044d2:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044d4:	f001 fbfe 	bl	8005cd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044d8:	f000 fbe8 	bl	8004cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044dc:	f001 fbe8 	bl	8005cb0 <vPortEnterCritical>
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	2244      	movs	r2, #68	; 0x44
 80044e4:	5c9b      	ldrb	r3, [r3, r2]
 80044e6:	b25b      	sxtb	r3, r3
 80044e8:	3301      	adds	r3, #1
 80044ea:	d103      	bne.n	80044f4 <xQueueReceive+0xde>
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	2244      	movs	r2, #68	; 0x44
 80044f0:	2100      	movs	r1, #0
 80044f2:	5499      	strb	r1, [r3, r2]
 80044f4:	6a3b      	ldr	r3, [r7, #32]
 80044f6:	2245      	movs	r2, #69	; 0x45
 80044f8:	5c9b      	ldrb	r3, [r3, r2]
 80044fa:	b25b      	sxtb	r3, r3
 80044fc:	3301      	adds	r3, #1
 80044fe:	d103      	bne.n	8004508 <xQueueReceive+0xf2>
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	2245      	movs	r2, #69	; 0x45
 8004504:	2100      	movs	r1, #0
 8004506:	5499      	strb	r1, [r3, r2]
 8004508:	f001 fbe4 	bl	8005cd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800450c:	1d3a      	adds	r2, r7, #4
 800450e:	2314      	movs	r3, #20
 8004510:	18fb      	adds	r3, r7, r3
 8004512:	0011      	movs	r1, r2
 8004514:	0018      	movs	r0, r3
 8004516:	f000 fe2d 	bl	8005174 <xTaskCheckForTimeOut>
 800451a:	1e03      	subs	r3, r0, #0
 800451c:	d11e      	bne.n	800455c <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800451e:	6a3b      	ldr	r3, [r7, #32]
 8004520:	0018      	movs	r0, r3
 8004522:	f000 f91c 	bl	800475e <prvIsQueueEmpty>
 8004526:	1e03      	subs	r3, r0, #0
 8004528:	d011      	beq.n	800454e <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	3324      	adds	r3, #36	; 0x24
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	0011      	movs	r1, r2
 8004532:	0018      	movs	r0, r3
 8004534:	f000 fd6a 	bl	800500c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004538:	6a3b      	ldr	r3, [r7, #32]
 800453a:	0018      	movs	r0, r3
 800453c:	f000 f8b1 	bl	80046a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004540:	f000 fbc0 	bl	8004cc4 <xTaskResumeAll>
 8004544:	1e03      	subs	r3, r0, #0
 8004546:	d191      	bne.n	800446c <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8004548:	f001 fba2 	bl	8005c90 <vPortYield>
 800454c:	e78e      	b.n	800446c <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	0018      	movs	r0, r3
 8004552:	f000 f8a6 	bl	80046a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004556:	f000 fbb5 	bl	8004cc4 <xTaskResumeAll>
 800455a:	e787      	b.n	800446c <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	0018      	movs	r0, r3
 8004560:	f000 f89f 	bl	80046a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004564:	f000 fbae 	bl	8004cc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004568:	6a3b      	ldr	r3, [r7, #32]
 800456a:	0018      	movs	r0, r3
 800456c:	f000 f8f7 	bl	800475e <prvIsQueueEmpty>
 8004570:	1e03      	subs	r3, r0, #0
 8004572:	d100      	bne.n	8004576 <xQueueReceive+0x160>
 8004574:	e77a      	b.n	800446c <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004576:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004578:	0018      	movs	r0, r3
 800457a:	46bd      	mov	sp, r7
 800457c:	b00a      	add	sp, #40	; 0x28
 800457e:	bd80      	pop	{r7, pc}

08004580 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800458c:	2300      	movs	r3, #0
 800458e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004594:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10e      	bne.n	80045bc <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d14e      	bne.n	8004644 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	0018      	movs	r0, r3
 80045ac:	f000 ff26 	bl	80053fc <xTaskPriorityDisinherit>
 80045b0:	0003      	movs	r3, r0
 80045b2:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	609a      	str	r2, [r3, #8]
 80045ba:	e043      	b.n	8004644 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d119      	bne.n	80045f6 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6858      	ldr	r0, [r3, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	0019      	movs	r1, r3
 80045ce:	f001 fdd9 	bl	8006184 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	18d2      	adds	r2, r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d32b      	bcc.n	8004644 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	605a      	str	r2, [r3, #4]
 80045f4:	e026      	b.n	8004644 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	68d8      	ldr	r0, [r3, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	0019      	movs	r1, r3
 8004602:	f001 fdbf 	bl	8006184 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	425b      	negs	r3, r3
 8004610:	18d2      	adds	r2, r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	429a      	cmp	r2, r3
 8004620:	d207      	bcs.n	8004632 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	425b      	negs	r3, r3
 800462c:	18d2      	adds	r2, r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b02      	cmp	r3, #2
 8004636:	d105      	bne.n	8004644 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	3b01      	subs	r3, #1
 8004642:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1c5a      	adds	r2, r3, #1
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800464c:	697b      	ldr	r3, [r7, #20]
}
 800464e:	0018      	movs	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	b006      	add	sp, #24
 8004654:	bd80      	pop	{r7, pc}

08004656 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b082      	sub	sp, #8
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
 800465e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004664:	2b00      	cmp	r3, #0
 8004666:	d018      	beq.n	800469a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004670:	18d2      	adds	r2, r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	429a      	cmp	r2, r3
 8004680:	d303      	bcc.n	800468a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68d9      	ldr	r1, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	0018      	movs	r0, r3
 8004696:	f001 fd75 	bl	8006184 <memcpy>
	}
}
 800469a:	46c0      	nop			; (mov r8, r8)
 800469c:	46bd      	mov	sp, r7
 800469e:	b002      	add	sp, #8
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b084      	sub	sp, #16
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80046aa:	f001 fb01 	bl	8005cb0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80046ae:	230f      	movs	r3, #15
 80046b0:	18fb      	adds	r3, r7, r3
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	2145      	movs	r1, #69	; 0x45
 80046b6:	5c52      	ldrb	r2, [r2, r1]
 80046b8:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046ba:	e013      	b.n	80046e4 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d016      	beq.n	80046f2 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3324      	adds	r3, #36	; 0x24
 80046c8:	0018      	movs	r0, r3
 80046ca:	f000 fce3 	bl	8005094 <xTaskRemoveFromEventList>
 80046ce:	1e03      	subs	r3, r0, #0
 80046d0:	d001      	beq.n	80046d6 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046d2:	f000 fd9f 	bl	8005214 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046d6:	210f      	movs	r1, #15
 80046d8:	187b      	adds	r3, r7, r1
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	3b01      	subs	r3, #1
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	187b      	adds	r3, r7, r1
 80046e2:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046e4:	230f      	movs	r3, #15
 80046e6:	18fb      	adds	r3, r7, r3
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	b25b      	sxtb	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	dce5      	bgt.n	80046bc <prvUnlockQueue+0x1a>
 80046f0:	e000      	b.n	80046f4 <prvUnlockQueue+0x52>
					break;
 80046f2:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2245      	movs	r2, #69	; 0x45
 80046f8:	21ff      	movs	r1, #255	; 0xff
 80046fa:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80046fc:	f001 faea 	bl	8005cd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004700:	f001 fad6 	bl	8005cb0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004704:	230e      	movs	r3, #14
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	2144      	movs	r1, #68	; 0x44
 800470c:	5c52      	ldrb	r2, [r2, r1]
 800470e:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004710:	e013      	b.n	800473a <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d016      	beq.n	8004748 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3310      	adds	r3, #16
 800471e:	0018      	movs	r0, r3
 8004720:	f000 fcb8 	bl	8005094 <xTaskRemoveFromEventList>
 8004724:	1e03      	subs	r3, r0, #0
 8004726:	d001      	beq.n	800472c <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8004728:	f000 fd74 	bl	8005214 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800472c:	210e      	movs	r1, #14
 800472e:	187b      	adds	r3, r7, r1
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	3b01      	subs	r3, #1
 8004734:	b2da      	uxtb	r2, r3
 8004736:	187b      	adds	r3, r7, r1
 8004738:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800473a:	230e      	movs	r3, #14
 800473c:	18fb      	adds	r3, r7, r3
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	b25b      	sxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	dce5      	bgt.n	8004712 <prvUnlockQueue+0x70>
 8004746:	e000      	b.n	800474a <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8004748:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2244      	movs	r2, #68	; 0x44
 800474e:	21ff      	movs	r1, #255	; 0xff
 8004750:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004752:	f001 fabf 	bl	8005cd4 <vPortExitCritical>
}
 8004756:	46c0      	nop			; (mov r8, r8)
 8004758:	46bd      	mov	sp, r7
 800475a:	b004      	add	sp, #16
 800475c:	bd80      	pop	{r7, pc}

0800475e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800475e:	b580      	push	{r7, lr}
 8004760:	b084      	sub	sp, #16
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004766:	f001 faa3 	bl	8005cb0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476e:	2b00      	cmp	r3, #0
 8004770:	d102      	bne.n	8004778 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004772:	2301      	movs	r3, #1
 8004774:	60fb      	str	r3, [r7, #12]
 8004776:	e001      	b.n	800477c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004778:	2300      	movs	r3, #0
 800477a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800477c:	f001 faaa 	bl	8005cd4 <vPortExitCritical>

	return xReturn;
 8004780:	68fb      	ldr	r3, [r7, #12]
}
 8004782:	0018      	movs	r0, r3
 8004784:	46bd      	mov	sp, r7
 8004786:	b004      	add	sp, #16
 8004788:	bd80      	pop	{r7, pc}

0800478a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b084      	sub	sp, #16
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004792:	f001 fa8d 	bl	8005cb0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800479e:	429a      	cmp	r2, r3
 80047a0:	d102      	bne.n	80047a8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80047a2:	2301      	movs	r3, #1
 80047a4:	60fb      	str	r3, [r7, #12]
 80047a6:	e001      	b.n	80047ac <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80047ac:	f001 fa92 	bl	8005cd4 <vPortExitCritical>

	return xReturn;
 80047b0:	68fb      	ldr	r3, [r7, #12]
}
 80047b2:	0018      	movs	r0, r3
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b004      	add	sp, #16
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80047c6:	2300      	movs	r3, #0
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	e015      	b.n	80047f8 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80047cc:	4b0e      	ldr	r3, [pc, #56]	; (8004808 <vQueueAddToRegistry+0x4c>)
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	00d2      	lsls	r2, r2, #3
 80047d2:	58d3      	ldr	r3, [r2, r3]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10c      	bne.n	80047f2 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80047d8:	4b0b      	ldr	r3, [pc, #44]	; (8004808 <vQueueAddToRegistry+0x4c>)
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	00d2      	lsls	r2, r2, #3
 80047de:	6839      	ldr	r1, [r7, #0]
 80047e0:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80047e2:	4a09      	ldr	r2, [pc, #36]	; (8004808 <vQueueAddToRegistry+0x4c>)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	18d3      	adds	r3, r2, r3
 80047ea:	3304      	adds	r3, #4
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80047f0:	e006      	b.n	8004800 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	3301      	adds	r3, #1
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b07      	cmp	r3, #7
 80047fc:	d9e6      	bls.n	80047cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	46c0      	nop			; (mov r8, r8)
 8004802:	46bd      	mov	sp, r7
 8004804:	b004      	add	sp, #16
 8004806:	bd80      	pop	{r7, pc}
 8004808:	200015ac 	.word	0x200015ac

0800480c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800481c:	f001 fa48 	bl	8005cb0 <vPortEnterCritical>
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2244      	movs	r2, #68	; 0x44
 8004824:	5c9b      	ldrb	r3, [r3, r2]
 8004826:	b25b      	sxtb	r3, r3
 8004828:	3301      	adds	r3, #1
 800482a:	d103      	bne.n	8004834 <vQueueWaitForMessageRestricted+0x28>
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2244      	movs	r2, #68	; 0x44
 8004830:	2100      	movs	r1, #0
 8004832:	5499      	strb	r1, [r3, r2]
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	2245      	movs	r2, #69	; 0x45
 8004838:	5c9b      	ldrb	r3, [r3, r2]
 800483a:	b25b      	sxtb	r3, r3
 800483c:	3301      	adds	r3, #1
 800483e:	d103      	bne.n	8004848 <vQueueWaitForMessageRestricted+0x3c>
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	2245      	movs	r2, #69	; 0x45
 8004844:	2100      	movs	r1, #0
 8004846:	5499      	strb	r1, [r3, r2]
 8004848:	f001 fa44 	bl	8005cd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	2b00      	cmp	r3, #0
 8004852:	d106      	bne.n	8004862 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	3324      	adds	r3, #36	; 0x24
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	68b9      	ldr	r1, [r7, #8]
 800485c:	0018      	movs	r0, r3
 800485e:	f000 fbf3 	bl	8005048 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	0018      	movs	r0, r3
 8004866:	f7ff ff1c 	bl	80046a2 <prvUnlockQueue>
	}
 800486a:	46c0      	nop			; (mov r8, r8)
 800486c:	46bd      	mov	sp, r7
 800486e:	b006      	add	sp, #24
 8004870:	bd80      	pop	{r7, pc}

08004872 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004872:	b590      	push	{r4, r7, lr}
 8004874:	b08d      	sub	sp, #52	; 0x34
 8004876:	af04      	add	r7, sp, #16
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
 800487e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <xTaskCreateStatic+0x18>
 8004886:	b672      	cpsid	i
 8004888:	e7fe      	b.n	8004888 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800488a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <xTaskCreateStatic+0x22>
 8004890:	b672      	cpsid	i
 8004892:	e7fe      	b.n	8004892 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004894:	23bc      	movs	r3, #188	; 0xbc
 8004896:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	2bbc      	cmp	r3, #188	; 0xbc
 800489c:	d001      	beq.n	80048a2 <xTaskCreateStatic+0x30>
 800489e:	b672      	cpsid	i
 80048a0:	e7fe      	b.n	80048a0 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80048a2:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80048a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d020      	beq.n	80048ec <xTaskCreateStatic+0x7a>
 80048aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d01d      	beq.n	80048ec <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b2:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	22b9      	movs	r2, #185	; 0xb9
 80048be:	2102      	movs	r1, #2
 80048c0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80048c2:	683c      	ldr	r4, [r7, #0]
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	68b9      	ldr	r1, [r7, #8]
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	2300      	movs	r3, #0
 80048cc:	9303      	str	r3, [sp, #12]
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	9302      	str	r3, [sp, #8]
 80048d2:	2318      	movs	r3, #24
 80048d4:	18fb      	adds	r3, r7, r3
 80048d6:	9301      	str	r3, [sp, #4]
 80048d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	0023      	movs	r3, r4
 80048de:	f000 f859 	bl	8004994 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	0018      	movs	r0, r3
 80048e6:	f000 f8f5 	bl	8004ad4 <prvAddNewTaskToReadyList>
 80048ea:	e001      	b.n	80048f0 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 80048ec:	2300      	movs	r3, #0
 80048ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048f0:	69bb      	ldr	r3, [r7, #24]
	}
 80048f2:	0018      	movs	r0, r3
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b009      	add	sp, #36	; 0x24
 80048f8:	bd90      	pop	{r4, r7, pc}

080048fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80048fa:	b590      	push	{r4, r7, lr}
 80048fc:	b08d      	sub	sp, #52	; 0x34
 80048fe:	af04      	add	r7, sp, #16
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	603b      	str	r3, [r7, #0]
 8004906:	1dbb      	adds	r3, r7, #6
 8004908:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800490a:	1dbb      	adds	r3, r7, #6
 800490c:	881b      	ldrh	r3, [r3, #0]
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	0018      	movs	r0, r3
 8004912:	f001 fa65 	bl	8005de0 <pvPortMalloc>
 8004916:	0003      	movs	r3, r0
 8004918:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d010      	beq.n	8004942 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004920:	20bc      	movs	r0, #188	; 0xbc
 8004922:	f001 fa5d 	bl	8005de0 <pvPortMalloc>
 8004926:	0003      	movs	r3, r0
 8004928:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	631a      	str	r2, [r3, #48]	; 0x30
 8004936:	e006      	b.n	8004946 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	0018      	movs	r0, r3
 800493c:	f001 faf6 	bl	8005f2c <vPortFree>
 8004940:	e001      	b.n	8004946 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004942:	2300      	movs	r3, #0
 8004944:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d01a      	beq.n	8004982 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	22b9      	movs	r2, #185	; 0xb9
 8004950:	2100      	movs	r1, #0
 8004952:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004954:	1dbb      	adds	r3, r7, #6
 8004956:	881a      	ldrh	r2, [r3, #0]
 8004958:	683c      	ldr	r4, [r7, #0]
 800495a:	68b9      	ldr	r1, [r7, #8]
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	2300      	movs	r3, #0
 8004960:	9303      	str	r3, [sp, #12]
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	9302      	str	r3, [sp, #8]
 8004966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004968:	9301      	str	r3, [sp, #4]
 800496a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	0023      	movs	r3, r4
 8004970:	f000 f810 	bl	8004994 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	0018      	movs	r0, r3
 8004978:	f000 f8ac 	bl	8004ad4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800497c:	2301      	movs	r3, #1
 800497e:	61bb      	str	r3, [r7, #24]
 8004980:	e002      	b.n	8004988 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004982:	2301      	movs	r3, #1
 8004984:	425b      	negs	r3, r3
 8004986:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004988:	69bb      	ldr	r3, [r7, #24]
	}
 800498a:	0018      	movs	r0, r3
 800498c:	46bd      	mov	sp, r7
 800498e:	b009      	add	sp, #36	; 0x24
 8004990:	bd90      	pop	{r4, r7, pc}
	...

08004994 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80049a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	001a      	movs	r2, r3
 80049ac:	21a5      	movs	r1, #165	; 0xa5
 80049ae:	f001 fbf2 	bl	8006196 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80049b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4942      	ldr	r1, [pc, #264]	; (8004ac4 <prvInitialiseNewTask+0x130>)
 80049ba:	468c      	mov	ip, r1
 80049bc:	4463      	add	r3, ip
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	18d3      	adds	r3, r2, r3
 80049c2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2207      	movs	r2, #7
 80049c8:	4393      	bics	r3, r2
 80049ca:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	2207      	movs	r2, #7
 80049d0:	4013      	ands	r3, r2
 80049d2:	d001      	beq.n	80049d8 <prvInitialiseNewTask+0x44>
 80049d4:	b672      	cpsid	i
 80049d6:	e7fe      	b.n	80049d6 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d020      	beq.n	8004a20 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	e013      	b.n	8004a0c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	18d3      	adds	r3, r2, r3
 80049ea:	7818      	ldrb	r0, [r3, #0]
 80049ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049ee:	2134      	movs	r1, #52	; 0x34
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	18d3      	adds	r3, r2, r3
 80049f4:	185b      	adds	r3, r3, r1
 80049f6:	1c02      	adds	r2, r0, #0
 80049f8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80049fa:	68ba      	ldr	r2, [r7, #8]
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	18d3      	adds	r3, r2, r3
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d006      	beq.n	8004a14 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2b0f      	cmp	r3, #15
 8004a10:	d9e8      	bls.n	80049e4 <prvInitialiseNewTask+0x50>
 8004a12:	e000      	b.n	8004a16 <prvInitialiseNewTask+0x82>
			{
				break;
 8004a14:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a18:	2243      	movs	r2, #67	; 0x43
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	5499      	strb	r1, [r3, r2]
 8004a1e:	e003      	b.n	8004a28 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a22:	2234      	movs	r2, #52	; 0x34
 8004a24:	2100      	movs	r1, #0
 8004a26:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	2b37      	cmp	r3, #55	; 0x37
 8004a2c:	d901      	bls.n	8004a32 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004a2e:	2337      	movs	r3, #55	; 0x37
 8004a30:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a34:	6a3a      	ldr	r2, [r7, #32]
 8004a36:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3a:	6a3a      	ldr	r2, [r7, #32]
 8004a3c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a40:	2200      	movs	r2, #0
 8004a42:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a46:	3304      	adds	r3, #4
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f7ff fa5d 	bl	8003f08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a50:	3318      	adds	r3, #24
 8004a52:	0018      	movs	r0, r3
 8004a54:	f7ff fa58 	bl	8003f08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a5e:	6a3b      	ldr	r3, [r7, #32]
 8004a60:	2238      	movs	r2, #56	; 0x38
 8004a62:	1ad2      	subs	r2, r2, r3
 8004a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a6c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a70:	22b4      	movs	r2, #180	; 0xb4
 8004a72:	2100      	movs	r1, #0
 8004a74:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a78:	22b8      	movs	r2, #184	; 0xb8
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a80:	3354      	adds	r3, #84	; 0x54
 8004a82:	2260      	movs	r2, #96	; 0x60
 8004a84:	2100      	movs	r1, #0
 8004a86:	0018      	movs	r0, r3
 8004a88:	f001 fb85 	bl	8006196 <memset>
 8004a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8e:	4a0e      	ldr	r2, [pc, #56]	; (8004ac8 <prvInitialiseNewTask+0x134>)
 8004a90:	659a      	str	r2, [r3, #88]	; 0x58
 8004a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a94:	4a0d      	ldr	r2, [pc, #52]	; (8004acc <prvInitialiseNewTask+0x138>)
 8004a96:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9a:	4a0d      	ldr	r2, [pc, #52]	; (8004ad0 <prvInitialiseNewTask+0x13c>)
 8004a9c:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	68f9      	ldr	r1, [r7, #12]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f001 f86b 	bl	8005b80 <pxPortInitialiseStack>
 8004aaa:	0002      	movs	r2, r0
 8004aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004abc:	46c0      	nop			; (mov r8, r8)
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	b006      	add	sp, #24
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	3fffffff 	.word	0x3fffffff
 8004ac8:	08006f44 	.word	0x08006f44
 8004acc:	08006f64 	.word	0x08006f64
 8004ad0:	08006f24 	.word	0x08006f24

08004ad4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004adc:	f001 f8e8 	bl	8005cb0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004ae0:	4b2a      	ldr	r3, [pc, #168]	; (8004b8c <prvAddNewTaskToReadyList+0xb8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	4b29      	ldr	r3, [pc, #164]	; (8004b8c <prvAddNewTaskToReadyList+0xb8>)
 8004ae8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004aea:	4b29      	ldr	r3, [pc, #164]	; (8004b90 <prvAddNewTaskToReadyList+0xbc>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d109      	bne.n	8004b06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004af2:	4b27      	ldr	r3, [pc, #156]	; (8004b90 <prvAddNewTaskToReadyList+0xbc>)
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004af8:	4b24      	ldr	r3, [pc, #144]	; (8004b8c <prvAddNewTaskToReadyList+0xb8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d110      	bne.n	8004b22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b00:	f000 fba2 	bl	8005248 <prvInitialiseTaskLists>
 8004b04:	e00d      	b.n	8004b22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b06:	4b23      	ldr	r3, [pc, #140]	; (8004b94 <prvAddNewTaskToReadyList+0xc0>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d109      	bne.n	8004b22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b0e:	4b20      	ldr	r3, [pc, #128]	; (8004b90 <prvAddNewTaskToReadyList+0xbc>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d802      	bhi.n	8004b22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004b1c:	4b1c      	ldr	r3, [pc, #112]	; (8004b90 <prvAddNewTaskToReadyList+0xbc>)
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004b22:	4b1d      	ldr	r3, [pc, #116]	; (8004b98 <prvAddNewTaskToReadyList+0xc4>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	4b1b      	ldr	r3, [pc, #108]	; (8004b98 <prvAddNewTaskToReadyList+0xc4>)
 8004b2a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004b2c:	4b1a      	ldr	r3, [pc, #104]	; (8004b98 <prvAddNewTaskToReadyList+0xc4>)
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b38:	4b18      	ldr	r3, [pc, #96]	; (8004b9c <prvAddNewTaskToReadyList+0xc8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d903      	bls.n	8004b48 <prvAddNewTaskToReadyList+0x74>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b44:	4b15      	ldr	r3, [pc, #84]	; (8004b9c <prvAddNewTaskToReadyList+0xc8>)
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b4c:	0013      	movs	r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	189b      	adds	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4a12      	ldr	r2, [pc, #72]	; (8004ba0 <prvAddNewTaskToReadyList+0xcc>)
 8004b56:	189a      	adds	r2, r3, r2
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	0019      	movs	r1, r3
 8004b5e:	0010      	movs	r0, r2
 8004b60:	f7ff f9dd 	bl	8003f1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004b64:	f001 f8b6 	bl	8005cd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004b68:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <prvAddNewTaskToReadyList+0xc0>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d008      	beq.n	8004b82 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004b70:	4b07      	ldr	r3, [pc, #28]	; (8004b90 <prvAddNewTaskToReadyList+0xbc>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d201      	bcs.n	8004b82 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004b7e:	f001 f887 	bl	8005c90 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b82:	46c0      	nop			; (mov r8, r8)
 8004b84:	46bd      	mov	sp, r7
 8004b86:	b002      	add	sp, #8
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	46c0      	nop			; (mov r8, r8)
 8004b8c:	20001ac0 	.word	0x20001ac0
 8004b90:	200015ec 	.word	0x200015ec
 8004b94:	20001acc 	.word	0x20001acc
 8004b98:	20001adc 	.word	0x20001adc
 8004b9c:	20001ac8 	.word	0x20001ac8
 8004ba0:	200015f0 	.word	0x200015f0

08004ba4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004bac:	2300      	movs	r3, #0
 8004bae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d010      	beq.n	8004bd8 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004bb6:	4b0d      	ldr	r3, [pc, #52]	; (8004bec <vTaskDelay+0x48>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <vTaskDelay+0x1e>
 8004bbe:	b672      	cpsid	i
 8004bc0:	e7fe      	b.n	8004bc0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004bc2:	f000 f873 	bl	8004cac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2100      	movs	r1, #0
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f000 fc72 	bl	80054b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004bd0:	f000 f878 	bl	8004cc4 <xTaskResumeAll>
 8004bd4:	0003      	movs	r3, r0
 8004bd6:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8004bde:	f001 f857 	bl	8005c90 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	46bd      	mov	sp, r7
 8004be6:	b004      	add	sp, #16
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	46c0      	nop			; (mov r8, r8)
 8004bec:	20001ae8 	.word	0x20001ae8

08004bf0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004bf0:	b590      	push	{r4, r7, lr}
 8004bf2:	b089      	sub	sp, #36	; 0x24
 8004bf4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004bfe:	003a      	movs	r2, r7
 8004c00:	1d39      	adds	r1, r7, #4
 8004c02:	2308      	movs	r3, #8
 8004c04:	18fb      	adds	r3, r7, r3
 8004c06:	0018      	movs	r0, r3
 8004c08:	f7ff f930 	bl	8003e6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004c0c:	683c      	ldr	r4, [r7, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	491e      	ldr	r1, [pc, #120]	; (8004c8c <vTaskStartScheduler+0x9c>)
 8004c14:	481e      	ldr	r0, [pc, #120]	; (8004c90 <vTaskStartScheduler+0xa0>)
 8004c16:	9202      	str	r2, [sp, #8]
 8004c18:	9301      	str	r3, [sp, #4]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	9300      	str	r3, [sp, #0]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	0022      	movs	r2, r4
 8004c22:	f7ff fe26 	bl	8004872 <xTaskCreateStatic>
 8004c26:	0002      	movs	r2, r0
 8004c28:	4b1a      	ldr	r3, [pc, #104]	; (8004c94 <vTaskStartScheduler+0xa4>)
 8004c2a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004c2c:	4b19      	ldr	r3, [pc, #100]	; (8004c94 <vTaskStartScheduler+0xa4>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004c34:	2301      	movs	r3, #1
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	e001      	b.n	8004c3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d103      	bne.n	8004c4c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8004c44:	f000 fc8a 	bl	800555c <xTimerCreateTimerTask>
 8004c48:	0003      	movs	r3, r0
 8004c4a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d113      	bne.n	8004c7a <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004c52:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c54:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <vTaskStartScheduler+0xa8>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3354      	adds	r3, #84	; 0x54
 8004c5a:	001a      	movs	r2, r3
 8004c5c:	4b0f      	ldr	r3, [pc, #60]	; (8004c9c <vTaskStartScheduler+0xac>)
 8004c5e:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c60:	4b0f      	ldr	r3, [pc, #60]	; (8004ca0 <vTaskStartScheduler+0xb0>)
 8004c62:	2201      	movs	r2, #1
 8004c64:	4252      	negs	r2, r2
 8004c66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c68:	4b0e      	ldr	r3, [pc, #56]	; (8004ca4 <vTaskStartScheduler+0xb4>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c6e:	4b0e      	ldr	r3, [pc, #56]	; (8004ca8 <vTaskStartScheduler+0xb8>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c74:	f000 ffe8 	bl	8005c48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c78:	e004      	b.n	8004c84 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	d101      	bne.n	8004c84 <vTaskStartScheduler+0x94>
 8004c80:	b672      	cpsid	i
 8004c82:	e7fe      	b.n	8004c82 <vTaskStartScheduler+0x92>
}
 8004c84:	46c0      	nop			; (mov r8, r8)
 8004c86:	46bd      	mov	sp, r7
 8004c88:	b005      	add	sp, #20
 8004c8a:	bd90      	pop	{r4, r7, pc}
 8004c8c:	08006bdc 	.word	0x08006bdc
 8004c90:	08005229 	.word	0x08005229
 8004c94:	20001ae4 	.word	0x20001ae4
 8004c98:	200015ec 	.word	0x200015ec
 8004c9c:	20000010 	.word	0x20000010
 8004ca0:	20001ae0 	.word	0x20001ae0
 8004ca4:	20001acc 	.word	0x20001acc
 8004ca8:	20001ac4 	.word	0x20001ac4

08004cac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004cb0:	4b03      	ldr	r3, [pc, #12]	; (8004cc0 <vTaskSuspendAll+0x14>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	4b02      	ldr	r3, [pc, #8]	; (8004cc0 <vTaskSuspendAll+0x14>)
 8004cb8:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 8004cba:	46c0      	nop			; (mov r8, r8)
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	20001ae8 	.word	0x20001ae8

08004cc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004cd2:	4b3a      	ldr	r3, [pc, #232]	; (8004dbc <xTaskResumeAll+0xf8>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d101      	bne.n	8004cde <xTaskResumeAll+0x1a>
 8004cda:	b672      	cpsid	i
 8004cdc:	e7fe      	b.n	8004cdc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004cde:	f000 ffe7 	bl	8005cb0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004ce2:	4b36      	ldr	r3, [pc, #216]	; (8004dbc <xTaskResumeAll+0xf8>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	1e5a      	subs	r2, r3, #1
 8004ce8:	4b34      	ldr	r3, [pc, #208]	; (8004dbc <xTaskResumeAll+0xf8>)
 8004cea:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cec:	4b33      	ldr	r3, [pc, #204]	; (8004dbc <xTaskResumeAll+0xf8>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d15b      	bne.n	8004dac <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004cf4:	4b32      	ldr	r3, [pc, #200]	; (8004dc0 <xTaskResumeAll+0xfc>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d057      	beq.n	8004dac <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cfc:	e02f      	b.n	8004d5e <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cfe:	4b31      	ldr	r3, [pc, #196]	; (8004dc4 <xTaskResumeAll+0x100>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	3318      	adds	r3, #24
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	f7ff f95f 	bl	8003fce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	3304      	adds	r3, #4
 8004d14:	0018      	movs	r0, r3
 8004d16:	f7ff f95a 	bl	8003fce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d1e:	4b2a      	ldr	r3, [pc, #168]	; (8004dc8 <xTaskResumeAll+0x104>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d903      	bls.n	8004d2e <xTaskResumeAll+0x6a>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d2a:	4b27      	ldr	r3, [pc, #156]	; (8004dc8 <xTaskResumeAll+0x104>)
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d32:	0013      	movs	r3, r2
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	189b      	adds	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4a24      	ldr	r2, [pc, #144]	; (8004dcc <xTaskResumeAll+0x108>)
 8004d3c:	189a      	adds	r2, r3, r2
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	3304      	adds	r3, #4
 8004d42:	0019      	movs	r1, r3
 8004d44:	0010      	movs	r0, r2
 8004d46:	f7ff f8ea 	bl	8003f1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d4e:	4b20      	ldr	r3, [pc, #128]	; (8004dd0 <xTaskResumeAll+0x10c>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d302      	bcc.n	8004d5e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004d58:	4b1e      	ldr	r3, [pc, #120]	; (8004dd4 <xTaskResumeAll+0x110>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d5e:	4b19      	ldr	r3, [pc, #100]	; (8004dc4 <xTaskResumeAll+0x100>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1cb      	bne.n	8004cfe <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d001      	beq.n	8004d70 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d6c:	f000 fb0c 	bl	8005388 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004d70:	4b19      	ldr	r3, [pc, #100]	; (8004dd8 <xTaskResumeAll+0x114>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00f      	beq.n	8004d9c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d7c:	f000 f83c 	bl	8004df8 <xTaskIncrementTick>
 8004d80:	1e03      	subs	r3, r0, #0
 8004d82:	d002      	beq.n	8004d8a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004d84:	4b13      	ldr	r3, [pc, #76]	; (8004dd4 <xTaskResumeAll+0x110>)
 8004d86:	2201      	movs	r2, #1
 8004d88:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f2      	bne.n	8004d7c <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004d96:	4b10      	ldr	r3, [pc, #64]	; (8004dd8 <xTaskResumeAll+0x114>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d9c:	4b0d      	ldr	r3, [pc, #52]	; (8004dd4 <xTaskResumeAll+0x110>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004da4:	2301      	movs	r3, #1
 8004da6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004da8:	f000 ff72 	bl	8005c90 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004dac:	f000 ff92 	bl	8005cd4 <vPortExitCritical>

	return xAlreadyYielded;
 8004db0:	68bb      	ldr	r3, [r7, #8]
}
 8004db2:	0018      	movs	r0, r3
 8004db4:	46bd      	mov	sp, r7
 8004db6:	b004      	add	sp, #16
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	20001ae8 	.word	0x20001ae8
 8004dc0:	20001ac0 	.word	0x20001ac0
 8004dc4:	20001a80 	.word	0x20001a80
 8004dc8:	20001ac8 	.word	0x20001ac8
 8004dcc:	200015f0 	.word	0x200015f0
 8004dd0:	200015ec 	.word	0x200015ec
 8004dd4:	20001ad4 	.word	0x20001ad4
 8004dd8:	20001ad0 	.word	0x20001ad0

08004ddc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004de2:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <xTaskGetTickCount+0x18>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004de8:	687b      	ldr	r3, [r7, #4]
}
 8004dea:	0018      	movs	r0, r3
 8004dec:	46bd      	mov	sp, r7
 8004dee:	b002      	add	sp, #8
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	20001ac4 	.word	0x20001ac4

08004df8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e02:	4b4a      	ldr	r3, [pc, #296]	; (8004f2c <xTaskIncrementTick+0x134>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d000      	beq.n	8004e0c <xTaskIncrementTick+0x14>
 8004e0a:	e07e      	b.n	8004f0a <xTaskIncrementTick+0x112>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e0c:	4b48      	ldr	r3, [pc, #288]	; (8004f30 <xTaskIncrementTick+0x138>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	3301      	adds	r3, #1
 8004e12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e14:	4b46      	ldr	r3, [pc, #280]	; (8004f30 <xTaskIncrementTick+0x138>)
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d117      	bne.n	8004e50 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e20:	4b44      	ldr	r3, [pc, #272]	; (8004f34 <xTaskIncrementTick+0x13c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <xTaskIncrementTick+0x36>
 8004e2a:	b672      	cpsid	i
 8004e2c:	e7fe      	b.n	8004e2c <xTaskIncrementTick+0x34>
 8004e2e:	4b41      	ldr	r3, [pc, #260]	; (8004f34 <xTaskIncrementTick+0x13c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	4b40      	ldr	r3, [pc, #256]	; (8004f38 <xTaskIncrementTick+0x140>)
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	4b3e      	ldr	r3, [pc, #248]	; (8004f34 <xTaskIncrementTick+0x13c>)
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	4b3e      	ldr	r3, [pc, #248]	; (8004f38 <xTaskIncrementTick+0x140>)
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	601a      	str	r2, [r3, #0]
 8004e42:	4b3e      	ldr	r3, [pc, #248]	; (8004f3c <xTaskIncrementTick+0x144>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	4b3c      	ldr	r3, [pc, #240]	; (8004f3c <xTaskIncrementTick+0x144>)
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	f000 fa9c 	bl	8005388 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e50:	4b3b      	ldr	r3, [pc, #236]	; (8004f40 <xTaskIncrementTick+0x148>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d349      	bcc.n	8004eee <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e5a:	4b36      	ldr	r3, [pc, #216]	; (8004f34 <xTaskIncrementTick+0x13c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d104      	bne.n	8004e6e <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e64:	4b36      	ldr	r3, [pc, #216]	; (8004f40 <xTaskIncrementTick+0x148>)
 8004e66:	2201      	movs	r2, #1
 8004e68:	4252      	negs	r2, r2
 8004e6a:	601a      	str	r2, [r3, #0]
					break;
 8004e6c:	e03f      	b.n	8004eee <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e6e:	4b31      	ldr	r3, [pc, #196]	; (8004f34 <xTaskIncrementTick+0x13c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d203      	bcs.n	8004e8e <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e86:	4b2e      	ldr	r3, [pc, #184]	; (8004f40 <xTaskIncrementTick+0x148>)
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e8c:	e02f      	b.n	8004eee <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	3304      	adds	r3, #4
 8004e92:	0018      	movs	r0, r3
 8004e94:	f7ff f89b 	bl	8003fce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d004      	beq.n	8004eaa <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	3318      	adds	r3, #24
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	f7ff f892 	bl	8003fce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eae:	4b25      	ldr	r3, [pc, #148]	; (8004f44 <xTaskIncrementTick+0x14c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d903      	bls.n	8004ebe <xTaskIncrementTick+0xc6>
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eba:	4b22      	ldr	r3, [pc, #136]	; (8004f44 <xTaskIncrementTick+0x14c>)
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec2:	0013      	movs	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	189b      	adds	r3, r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4a1f      	ldr	r2, [pc, #124]	; (8004f48 <xTaskIncrementTick+0x150>)
 8004ecc:	189a      	adds	r2, r3, r2
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	0019      	movs	r1, r3
 8004ed4:	0010      	movs	r0, r2
 8004ed6:	f7ff f822 	bl	8003f1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ede:	4b1b      	ldr	r3, [pc, #108]	; (8004f4c <xTaskIncrementTick+0x154>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d3b8      	bcc.n	8004e5a <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eec:	e7b5      	b.n	8004e5a <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004eee:	4b17      	ldr	r3, [pc, #92]	; (8004f4c <xTaskIncrementTick+0x154>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef4:	4914      	ldr	r1, [pc, #80]	; (8004f48 <xTaskIncrementTick+0x150>)
 8004ef6:	0013      	movs	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	189b      	adds	r3, r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	585b      	ldr	r3, [r3, r1]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d907      	bls.n	8004f14 <xTaskIncrementTick+0x11c>
			{
				xSwitchRequired = pdTRUE;
 8004f04:	2301      	movs	r3, #1
 8004f06:	617b      	str	r3, [r7, #20]
 8004f08:	e004      	b.n	8004f14 <xTaskIncrementTick+0x11c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004f0a:	4b11      	ldr	r3, [pc, #68]	; (8004f50 <xTaskIncrementTick+0x158>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	4b0f      	ldr	r3, [pc, #60]	; (8004f50 <xTaskIncrementTick+0x158>)
 8004f12:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004f14:	4b0f      	ldr	r3, [pc, #60]	; (8004f54 <xTaskIncrementTick+0x15c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <xTaskIncrementTick+0x128>
		{
			xSwitchRequired = pdTRUE;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004f20:	697b      	ldr	r3, [r7, #20]
}
 8004f22:	0018      	movs	r0, r3
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b006      	add	sp, #24
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	46c0      	nop			; (mov r8, r8)
 8004f2c:	20001ae8 	.word	0x20001ae8
 8004f30:	20001ac4 	.word	0x20001ac4
 8004f34:	20001a78 	.word	0x20001a78
 8004f38:	20001a7c 	.word	0x20001a7c
 8004f3c:	20001ad8 	.word	0x20001ad8
 8004f40:	20001ae0 	.word	0x20001ae0
 8004f44:	20001ac8 	.word	0x20001ac8
 8004f48:	200015f0 	.word	0x200015f0
 8004f4c:	200015ec 	.word	0x200015ec
 8004f50:	20001ad0 	.word	0x20001ad0
 8004f54:	20001ad4 	.word	0x20001ad4

08004f58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f5e:	4b25      	ldr	r3, [pc, #148]	; (8004ff4 <vTaskSwitchContext+0x9c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f66:	4b24      	ldr	r3, [pc, #144]	; (8004ff8 <vTaskSwitchContext+0xa0>)
 8004f68:	2201      	movs	r2, #1
 8004f6a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f6c:	e03d      	b.n	8004fea <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8004f6e:	4b22      	ldr	r3, [pc, #136]	; (8004ff8 <vTaskSwitchContext+0xa0>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f74:	4b21      	ldr	r3, [pc, #132]	; (8004ffc <vTaskSwitchContext+0xa4>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	607b      	str	r3, [r7, #4]
 8004f7a:	e007      	b.n	8004f8c <vTaskSwitchContext+0x34>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <vTaskSwitchContext+0x2e>
 8004f82:	b672      	cpsid	i
 8004f84:	e7fe      	b.n	8004f84 <vTaskSwitchContext+0x2c>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	607b      	str	r3, [r7, #4]
 8004f8c:	491c      	ldr	r1, [pc, #112]	; (8005000 <vTaskSwitchContext+0xa8>)
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	0013      	movs	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	189b      	adds	r3, r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	585b      	ldr	r3, [r3, r1]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0ee      	beq.n	8004f7c <vTaskSwitchContext+0x24>
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	0013      	movs	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	189b      	adds	r3, r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4a15      	ldr	r2, [pc, #84]	; (8005000 <vTaskSwitchContext+0xa8>)
 8004faa:	189b      	adds	r3, r3, r2
 8004fac:	603b      	str	r3, [r7, #0]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	605a      	str	r2, [r3, #4]
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	3308      	adds	r3, #8
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d104      	bne.n	8004fce <vTaskSwitchContext+0x76>
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	605a      	str	r2, [r3, #4]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	68da      	ldr	r2, [r3, #12]
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <vTaskSwitchContext+0xac>)
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	4b08      	ldr	r3, [pc, #32]	; (8004ffc <vTaskSwitchContext+0xa4>)
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004fde:	4b09      	ldr	r3, [pc, #36]	; (8005004 <vTaskSwitchContext+0xac>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	3354      	adds	r3, #84	; 0x54
 8004fe4:	001a      	movs	r2, r3
 8004fe6:	4b08      	ldr	r3, [pc, #32]	; (8005008 <vTaskSwitchContext+0xb0>)
 8004fe8:	601a      	str	r2, [r3, #0]
}
 8004fea:	46c0      	nop			; (mov r8, r8)
 8004fec:	46bd      	mov	sp, r7
 8004fee:	b002      	add	sp, #8
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	20001ae8 	.word	0x20001ae8
 8004ff8:	20001ad4 	.word	0x20001ad4
 8004ffc:	20001ac8 	.word	0x20001ac8
 8005000:	200015f0 	.word	0x200015f0
 8005004:	200015ec 	.word	0x200015ec
 8005008:	20000010 	.word	0x20000010

0800500c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <vTaskPlaceOnEventList+0x14>
 800501c:	b672      	cpsid	i
 800501e:	e7fe      	b.n	800501e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005020:	4b08      	ldr	r3, [pc, #32]	; (8005044 <vTaskPlaceOnEventList+0x38>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3318      	adds	r3, #24
 8005026:	001a      	movs	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	0011      	movs	r1, r2
 800502c:	0018      	movs	r0, r3
 800502e:	f7fe ff98 	bl	8003f62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2101      	movs	r1, #1
 8005036:	0018      	movs	r0, r3
 8005038:	f000 fa3c 	bl	80054b4 <prvAddCurrentTaskToDelayedList>
}
 800503c:	46c0      	nop			; (mov r8, r8)
 800503e:	46bd      	mov	sp, r7
 8005040:	b002      	add	sp, #8
 8005042:	bd80      	pop	{r7, pc}
 8005044:	200015ec 	.word	0x200015ec

08005048 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <vTaskPlaceOnEventListRestricted+0x16>
 800505a:	b672      	cpsid	i
 800505c:	e7fe      	b.n	800505c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800505e:	4b0c      	ldr	r3, [pc, #48]	; (8005090 <vTaskPlaceOnEventListRestricted+0x48>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	3318      	adds	r3, #24
 8005064:	001a      	movs	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	0011      	movs	r1, r2
 800506a:	0018      	movs	r0, r3
 800506c:	f7fe ff57 	bl	8003f1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8005076:	2301      	movs	r3, #1
 8005078:	425b      	negs	r3, r3
 800507a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	0011      	movs	r1, r2
 8005082:	0018      	movs	r0, r3
 8005084:	f000 fa16 	bl	80054b4 <prvAddCurrentTaskToDelayedList>
	}
 8005088:	46c0      	nop			; (mov r8, r8)
 800508a:	46bd      	mov	sp, r7
 800508c:	b004      	add	sp, #16
 800508e:	bd80      	pop	{r7, pc}
 8005090:	200015ec 	.word	0x200015ec

08005094 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <xTaskRemoveFromEventList+0x1a>
 80050aa:	b672      	cpsid	i
 80050ac:	e7fe      	b.n	80050ac <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	3318      	adds	r3, #24
 80050b2:	0018      	movs	r0, r3
 80050b4:	f7fe ff8b 	bl	8003fce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050b8:	4b1e      	ldr	r3, [pc, #120]	; (8005134 <xTaskRemoveFromEventList+0xa0>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d11d      	bne.n	80050fc <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	3304      	adds	r3, #4
 80050c4:	0018      	movs	r0, r3
 80050c6:	f7fe ff82 	bl	8003fce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ce:	4b1a      	ldr	r3, [pc, #104]	; (8005138 <xTaskRemoveFromEventList+0xa4>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d903      	bls.n	80050de <xTaskRemoveFromEventList+0x4a>
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050da:	4b17      	ldr	r3, [pc, #92]	; (8005138 <xTaskRemoveFromEventList+0xa4>)
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050e2:	0013      	movs	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	189b      	adds	r3, r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4a14      	ldr	r2, [pc, #80]	; (800513c <xTaskRemoveFromEventList+0xa8>)
 80050ec:	189a      	adds	r2, r3, r2
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	3304      	adds	r3, #4
 80050f2:	0019      	movs	r1, r3
 80050f4:	0010      	movs	r0, r2
 80050f6:	f7fe ff12 	bl	8003f1e <vListInsertEnd>
 80050fa:	e007      	b.n	800510c <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	3318      	adds	r3, #24
 8005100:	001a      	movs	r2, r3
 8005102:	4b0f      	ldr	r3, [pc, #60]	; (8005140 <xTaskRemoveFromEventList+0xac>)
 8005104:	0011      	movs	r1, r2
 8005106:	0018      	movs	r0, r3
 8005108:	f7fe ff09 	bl	8003f1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005110:	4b0c      	ldr	r3, [pc, #48]	; (8005144 <xTaskRemoveFromEventList+0xb0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005116:	429a      	cmp	r2, r3
 8005118:	d905      	bls.n	8005126 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800511a:	2301      	movs	r3, #1
 800511c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800511e:	4b0a      	ldr	r3, [pc, #40]	; (8005148 <xTaskRemoveFromEventList+0xb4>)
 8005120:	2201      	movs	r2, #1
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	e001      	b.n	800512a <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800512a:	68fb      	ldr	r3, [r7, #12]
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	b004      	add	sp, #16
 8005132:	bd80      	pop	{r7, pc}
 8005134:	20001ae8 	.word	0x20001ae8
 8005138:	20001ac8 	.word	0x20001ac8
 800513c:	200015f0 	.word	0x200015f0
 8005140:	20001a80 	.word	0x20001a80
 8005144:	200015ec 	.word	0x200015ec
 8005148:	20001ad4 	.word	0x20001ad4

0800514c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005154:	4b05      	ldr	r3, [pc, #20]	; (800516c <vTaskInternalSetTimeOutState+0x20>)
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800515c:	4b04      	ldr	r3, [pc, #16]	; (8005170 <vTaskInternalSetTimeOutState+0x24>)
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	605a      	str	r2, [r3, #4]
}
 8005164:	46c0      	nop			; (mov r8, r8)
 8005166:	46bd      	mov	sp, r7
 8005168:	b002      	add	sp, #8
 800516a:	bd80      	pop	{r7, pc}
 800516c:	20001ad8 	.word	0x20001ad8
 8005170:	20001ac4 	.word	0x20001ac4

08005174 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <xTaskCheckForTimeOut+0x14>
 8005184:	b672      	cpsid	i
 8005186:	e7fe      	b.n	8005186 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d101      	bne.n	8005192 <xTaskCheckForTimeOut+0x1e>
 800518e:	b672      	cpsid	i
 8005190:	e7fe      	b.n	8005190 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8005192:	f000 fd8d 	bl	8005cb0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005196:	4b1d      	ldr	r3, [pc, #116]	; (800520c <xTaskCheckForTimeOut+0x98>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3301      	adds	r3, #1
 80051ac:	d102      	bne.n	80051b4 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051ae:	2300      	movs	r3, #0
 80051b0:	617b      	str	r3, [r7, #20]
 80051b2:	e024      	b.n	80051fe <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	4b15      	ldr	r3, [pc, #84]	; (8005210 <xTaskCheckForTimeOut+0x9c>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d007      	beq.n	80051d0 <xTaskCheckForTimeOut+0x5c>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d302      	bcc.n	80051d0 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80051ca:	2301      	movs	r3, #1
 80051cc:	617b      	str	r3, [r7, #20]
 80051ce:	e016      	b.n	80051fe <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d20c      	bcs.n	80051f4 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	1ad2      	subs	r2, r2, r3
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	0018      	movs	r0, r3
 80051ea:	f7ff ffaf 	bl	800514c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051ee:	2300      	movs	r3, #0
 80051f0:	617b      	str	r3, [r7, #20]
 80051f2:	e004      	b.n	80051fe <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2200      	movs	r2, #0
 80051f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80051fa:	2301      	movs	r3, #1
 80051fc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80051fe:	f000 fd69 	bl	8005cd4 <vPortExitCritical>

	return xReturn;
 8005202:	697b      	ldr	r3, [r7, #20]
}
 8005204:	0018      	movs	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	b006      	add	sp, #24
 800520a:	bd80      	pop	{r7, pc}
 800520c:	20001ac4 	.word	0x20001ac4
 8005210:	20001ad8 	.word	0x20001ad8

08005214 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005218:	4b02      	ldr	r3, [pc, #8]	; (8005224 <vTaskMissedYield+0x10>)
 800521a:	2201      	movs	r2, #1
 800521c:	601a      	str	r2, [r3, #0]
}
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	20001ad4 	.word	0x20001ad4

08005228 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005230:	f000 f84e 	bl	80052d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005234:	4b03      	ldr	r3, [pc, #12]	; (8005244 <prvIdleTask+0x1c>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d9f9      	bls.n	8005230 <prvIdleTask+0x8>
			{
				taskYIELD();
 800523c:	f000 fd28 	bl	8005c90 <vPortYield>
		prvCheckTasksWaitingTermination();
 8005240:	e7f6      	b.n	8005230 <prvIdleTask+0x8>
 8005242:	46c0      	nop			; (mov r8, r8)
 8005244:	200015f0 	.word	0x200015f0

08005248 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800524e:	2300      	movs	r3, #0
 8005250:	607b      	str	r3, [r7, #4]
 8005252:	e00c      	b.n	800526e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	0013      	movs	r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	189b      	adds	r3, r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4a14      	ldr	r2, [pc, #80]	; (80052b0 <prvInitialiseTaskLists+0x68>)
 8005260:	189b      	adds	r3, r3, r2
 8005262:	0018      	movs	r0, r3
 8005264:	f7fe fe32 	bl	8003ecc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3301      	adds	r3, #1
 800526c:	607b      	str	r3, [r7, #4]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2b37      	cmp	r3, #55	; 0x37
 8005272:	d9ef      	bls.n	8005254 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005274:	4b0f      	ldr	r3, [pc, #60]	; (80052b4 <prvInitialiseTaskLists+0x6c>)
 8005276:	0018      	movs	r0, r3
 8005278:	f7fe fe28 	bl	8003ecc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800527c:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <prvInitialiseTaskLists+0x70>)
 800527e:	0018      	movs	r0, r3
 8005280:	f7fe fe24 	bl	8003ecc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005284:	4b0d      	ldr	r3, [pc, #52]	; (80052bc <prvInitialiseTaskLists+0x74>)
 8005286:	0018      	movs	r0, r3
 8005288:	f7fe fe20 	bl	8003ecc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800528c:	4b0c      	ldr	r3, [pc, #48]	; (80052c0 <prvInitialiseTaskLists+0x78>)
 800528e:	0018      	movs	r0, r3
 8005290:	f7fe fe1c 	bl	8003ecc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005294:	4b0b      	ldr	r3, [pc, #44]	; (80052c4 <prvInitialiseTaskLists+0x7c>)
 8005296:	0018      	movs	r0, r3
 8005298:	f7fe fe18 	bl	8003ecc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800529c:	4b0a      	ldr	r3, [pc, #40]	; (80052c8 <prvInitialiseTaskLists+0x80>)
 800529e:	4a05      	ldr	r2, [pc, #20]	; (80052b4 <prvInitialiseTaskLists+0x6c>)
 80052a0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052a2:	4b0a      	ldr	r3, [pc, #40]	; (80052cc <prvInitialiseTaskLists+0x84>)
 80052a4:	4a04      	ldr	r2, [pc, #16]	; (80052b8 <prvInitialiseTaskLists+0x70>)
 80052a6:	601a      	str	r2, [r3, #0]
}
 80052a8:	46c0      	nop			; (mov r8, r8)
 80052aa:	46bd      	mov	sp, r7
 80052ac:	b002      	add	sp, #8
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	200015f0 	.word	0x200015f0
 80052b4:	20001a50 	.word	0x20001a50
 80052b8:	20001a64 	.word	0x20001a64
 80052bc:	20001a80 	.word	0x20001a80
 80052c0:	20001a94 	.word	0x20001a94
 80052c4:	20001aac 	.word	0x20001aac
 80052c8:	20001a78 	.word	0x20001a78
 80052cc:	20001a7c 	.word	0x20001a7c

080052d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052d6:	e01a      	b.n	800530e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80052d8:	f000 fcea 	bl	8005cb0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052dc:	4b10      	ldr	r3, [pc, #64]	; (8005320 <prvCheckTasksWaitingTermination+0x50>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	3304      	adds	r3, #4
 80052e8:	0018      	movs	r0, r3
 80052ea:	f7fe fe70 	bl	8003fce <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052ee:	4b0d      	ldr	r3, [pc, #52]	; (8005324 <prvCheckTasksWaitingTermination+0x54>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	1e5a      	subs	r2, r3, #1
 80052f4:	4b0b      	ldr	r3, [pc, #44]	; (8005324 <prvCheckTasksWaitingTermination+0x54>)
 80052f6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80052f8:	4b0b      	ldr	r3, [pc, #44]	; (8005328 <prvCheckTasksWaitingTermination+0x58>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	1e5a      	subs	r2, r3, #1
 80052fe:	4b0a      	ldr	r3, [pc, #40]	; (8005328 <prvCheckTasksWaitingTermination+0x58>)
 8005300:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8005302:	f000 fce7 	bl	8005cd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	0018      	movs	r0, r3
 800530a:	f000 f80f 	bl	800532c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800530e:	4b06      	ldr	r3, [pc, #24]	; (8005328 <prvCheckTasksWaitingTermination+0x58>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e0      	bne.n	80052d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005316:	46c0      	nop			; (mov r8, r8)
 8005318:	46c0      	nop			; (mov r8, r8)
 800531a:	46bd      	mov	sp, r7
 800531c:	b002      	add	sp, #8
 800531e:	bd80      	pop	{r7, pc}
 8005320:	20001a94 	.word	0x20001a94
 8005324:	20001ac0 	.word	0x20001ac0
 8005328:	20001aa8 	.word	0x20001aa8

0800532c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	3354      	adds	r3, #84	; 0x54
 8005338:	0018      	movs	r0, r3
 800533a:	f000 ffdb 	bl	80062f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	22b9      	movs	r2, #185	; 0xb9
 8005342:	5c9b      	ldrb	r3, [r3, r2]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d109      	bne.n	800535c <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534c:	0018      	movs	r0, r3
 800534e:	f000 fded 	bl	8005f2c <vPortFree>
				vPortFree( pxTCB );
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	0018      	movs	r0, r3
 8005356:	f000 fde9 	bl	8005f2c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800535a:	e010      	b.n	800537e <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	22b9      	movs	r2, #185	; 0xb9
 8005360:	5c9b      	ldrb	r3, [r3, r2]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d104      	bne.n	8005370 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	0018      	movs	r0, r3
 800536a:	f000 fddf 	bl	8005f2c <vPortFree>
	}
 800536e:	e006      	b.n	800537e <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	22b9      	movs	r2, #185	; 0xb9
 8005374:	5c9b      	ldrb	r3, [r3, r2]
 8005376:	2b02      	cmp	r3, #2
 8005378:	d001      	beq.n	800537e <prvDeleteTCB+0x52>
 800537a:	b672      	cpsid	i
 800537c:	e7fe      	b.n	800537c <prvDeleteTCB+0x50>
	}
 800537e:	46c0      	nop			; (mov r8, r8)
 8005380:	46bd      	mov	sp, r7
 8005382:	b002      	add	sp, #8
 8005384:	bd80      	pop	{r7, pc}
	...

08005388 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800538e:	4b0b      	ldr	r3, [pc, #44]	; (80053bc <prvResetNextTaskUnblockTime+0x34>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d104      	bne.n	80053a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005398:	4b09      	ldr	r3, [pc, #36]	; (80053c0 <prvResetNextTaskUnblockTime+0x38>)
 800539a:	2201      	movs	r2, #1
 800539c:	4252      	negs	r2, r2
 800539e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053a0:	e008      	b.n	80053b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053a2:	4b06      	ldr	r3, [pc, #24]	; (80053bc <prvResetNextTaskUnblockTime+0x34>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	4b03      	ldr	r3, [pc, #12]	; (80053c0 <prvResetNextTaskUnblockTime+0x38>)
 80053b2:	601a      	str	r2, [r3, #0]
}
 80053b4:	46c0      	nop			; (mov r8, r8)
 80053b6:	46bd      	mov	sp, r7
 80053b8:	b002      	add	sp, #8
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	20001a78 	.word	0x20001a78
 80053c0:	20001ae0 	.word	0x20001ae0

080053c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80053ca:	4b0a      	ldr	r3, [pc, #40]	; (80053f4 <xTaskGetSchedulerState+0x30>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d102      	bne.n	80053d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053d2:	2301      	movs	r3, #1
 80053d4:	607b      	str	r3, [r7, #4]
 80053d6:	e008      	b.n	80053ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053d8:	4b07      	ldr	r3, [pc, #28]	; (80053f8 <xTaskGetSchedulerState+0x34>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d102      	bne.n	80053e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80053e0:	2302      	movs	r3, #2
 80053e2:	607b      	str	r3, [r7, #4]
 80053e4:	e001      	b.n	80053ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80053e6:	2300      	movs	r3, #0
 80053e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80053ea:	687b      	ldr	r3, [r7, #4]
	}
 80053ec:	0018      	movs	r0, r3
 80053ee:	46bd      	mov	sp, r7
 80053f0:	b002      	add	sp, #8
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	20001acc 	.word	0x20001acc
 80053f8:	20001ae8 	.word	0x20001ae8

080053fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005408:	2300      	movs	r3, #0
 800540a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d044      	beq.n	800549c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005412:	4b25      	ldr	r3, [pc, #148]	; (80054a8 <xTaskPriorityDisinherit+0xac>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	429a      	cmp	r2, r3
 800541a:	d001      	beq.n	8005420 <xTaskPriorityDisinherit+0x24>
 800541c:	b672      	cpsid	i
 800541e:	e7fe      	b.n	800541e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <xTaskPriorityDisinherit+0x30>
 8005428:	b672      	cpsid	i
 800542a:	e7fe      	b.n	800542a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005430:	1e5a      	subs	r2, r3, #1
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800543e:	429a      	cmp	r2, r3
 8005440:	d02c      	beq.n	800549c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005446:	2b00      	cmp	r3, #0
 8005448:	d128      	bne.n	800549c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	3304      	adds	r3, #4
 800544e:	0018      	movs	r0, r3
 8005450:	f7fe fdbd 	bl	8003fce <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005460:	2238      	movs	r2, #56	; 0x38
 8005462:	1ad2      	subs	r2, r2, r3
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546c:	4b0f      	ldr	r3, [pc, #60]	; (80054ac <xTaskPriorityDisinherit+0xb0>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	429a      	cmp	r2, r3
 8005472:	d903      	bls.n	800547c <xTaskPriorityDisinherit+0x80>
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005478:	4b0c      	ldr	r3, [pc, #48]	; (80054ac <xTaskPriorityDisinherit+0xb0>)
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005480:	0013      	movs	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	189b      	adds	r3, r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4a09      	ldr	r2, [pc, #36]	; (80054b0 <xTaskPriorityDisinherit+0xb4>)
 800548a:	189a      	adds	r2, r3, r2
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	3304      	adds	r3, #4
 8005490:	0019      	movs	r1, r3
 8005492:	0010      	movs	r0, r2
 8005494:	f7fe fd43 	bl	8003f1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005498:	2301      	movs	r3, #1
 800549a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800549c:	68fb      	ldr	r3, [r7, #12]
	}
 800549e:	0018      	movs	r0, r3
 80054a0:	46bd      	mov	sp, r7
 80054a2:	b004      	add	sp, #16
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	200015ec 	.word	0x200015ec
 80054ac:	20001ac8 	.word	0x20001ac8
 80054b0:	200015f0 	.word	0x200015f0

080054b4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80054be:	4b21      	ldr	r3, [pc, #132]	; (8005544 <prvAddCurrentTaskToDelayedList+0x90>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054c4:	4b20      	ldr	r3, [pc, #128]	; (8005548 <prvAddCurrentTaskToDelayedList+0x94>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	3304      	adds	r3, #4
 80054ca:	0018      	movs	r0, r3
 80054cc:	f7fe fd7f 	bl	8003fce <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3301      	adds	r3, #1
 80054d4:	d10b      	bne.n	80054ee <prvAddCurrentTaskToDelayedList+0x3a>
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d008      	beq.n	80054ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054dc:	4b1a      	ldr	r3, [pc, #104]	; (8005548 <prvAddCurrentTaskToDelayedList+0x94>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	1d1a      	adds	r2, r3, #4
 80054e2:	4b1a      	ldr	r3, [pc, #104]	; (800554c <prvAddCurrentTaskToDelayedList+0x98>)
 80054e4:	0011      	movs	r1, r2
 80054e6:	0018      	movs	r0, r3
 80054e8:	f7fe fd19 	bl	8003f1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80054ec:	e026      	b.n	800553c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	18d3      	adds	r3, r2, r3
 80054f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80054f6:	4b14      	ldr	r3, [pc, #80]	; (8005548 <prvAddCurrentTaskToDelayedList+0x94>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	429a      	cmp	r2, r3
 8005504:	d209      	bcs.n	800551a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005506:	4b12      	ldr	r3, [pc, #72]	; (8005550 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	4b0f      	ldr	r3, [pc, #60]	; (8005548 <prvAddCurrentTaskToDelayedList+0x94>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3304      	adds	r3, #4
 8005510:	0019      	movs	r1, r3
 8005512:	0010      	movs	r0, r2
 8005514:	f7fe fd25 	bl	8003f62 <vListInsert>
}
 8005518:	e010      	b.n	800553c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800551a:	4b0e      	ldr	r3, [pc, #56]	; (8005554 <prvAddCurrentTaskToDelayedList+0xa0>)
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	4b0a      	ldr	r3, [pc, #40]	; (8005548 <prvAddCurrentTaskToDelayedList+0x94>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3304      	adds	r3, #4
 8005524:	0019      	movs	r1, r3
 8005526:	0010      	movs	r0, r2
 8005528:	f7fe fd1b 	bl	8003f62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800552c:	4b0a      	ldr	r3, [pc, #40]	; (8005558 <prvAddCurrentTaskToDelayedList+0xa4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	429a      	cmp	r2, r3
 8005534:	d202      	bcs.n	800553c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005536:	4b08      	ldr	r3, [pc, #32]	; (8005558 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	601a      	str	r2, [r3, #0]
}
 800553c:	46c0      	nop			; (mov r8, r8)
 800553e:	46bd      	mov	sp, r7
 8005540:	b004      	add	sp, #16
 8005542:	bd80      	pop	{r7, pc}
 8005544:	20001ac4 	.word	0x20001ac4
 8005548:	200015ec 	.word	0x200015ec
 800554c:	20001aac 	.word	0x20001aac
 8005550:	20001a7c 	.word	0x20001a7c
 8005554:	20001a78 	.word	0x20001a78
 8005558:	20001ae0 	.word	0x20001ae0

0800555c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800555c:	b590      	push	{r4, r7, lr}
 800555e:	b089      	sub	sp, #36	; 0x24
 8005560:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005566:	f000 fac9 	bl	8005afc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800556a:	4b17      	ldr	r3, [pc, #92]	; (80055c8 <xTimerCreateTimerTask+0x6c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d020      	beq.n	80055b4 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005572:	2300      	movs	r3, #0
 8005574:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005576:	2300      	movs	r3, #0
 8005578:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800557a:	003a      	movs	r2, r7
 800557c:	1d39      	adds	r1, r7, #4
 800557e:	2308      	movs	r3, #8
 8005580:	18fb      	adds	r3, r7, r3
 8005582:	0018      	movs	r0, r3
 8005584:	f7fe fc8a 	bl	8003e9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005588:	683c      	ldr	r4, [r7, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	490f      	ldr	r1, [pc, #60]	; (80055cc <xTimerCreateTimerTask+0x70>)
 8005590:	480f      	ldr	r0, [pc, #60]	; (80055d0 <xTimerCreateTimerTask+0x74>)
 8005592:	9202      	str	r2, [sp, #8]
 8005594:	9301      	str	r3, [sp, #4]
 8005596:	2302      	movs	r3, #2
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	2300      	movs	r3, #0
 800559c:	0022      	movs	r2, r4
 800559e:	f7ff f968 	bl	8004872 <xTaskCreateStatic>
 80055a2:	0002      	movs	r2, r0
 80055a4:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <xTimerCreateTimerTask+0x78>)
 80055a6:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80055a8:	4b0a      	ldr	r3, [pc, #40]	; (80055d4 <xTimerCreateTimerTask+0x78>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80055b0:	2301      	movs	r3, #1
 80055b2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <xTimerCreateTimerTask+0x62>
 80055ba:	b672      	cpsid	i
 80055bc:	e7fe      	b.n	80055bc <xTimerCreateTimerTask+0x60>
	return xReturn;
 80055be:	68fb      	ldr	r3, [r7, #12]
}
 80055c0:	0018      	movs	r0, r3
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b005      	add	sp, #20
 80055c6:	bd90      	pop	{r4, r7, pc}
 80055c8:	20001b1c 	.word	0x20001b1c
 80055cc:	08006be4 	.word	0x08006be4
 80055d0:	080056f5 	.word	0x080056f5
 80055d4:	20001b20 	.word	0x20001b20

080055d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80055d8:	b590      	push	{r4, r7, lr}
 80055da:	b08b      	sub	sp, #44	; 0x2c
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
 80055e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <xTimerGenericCommand+0x1c>
 80055f0:	b672      	cpsid	i
 80055f2:	e7fe      	b.n	80055f2 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80055f4:	4b1c      	ldr	r3, [pc, #112]	; (8005668 <xTimerGenericCommand+0x90>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d030      	beq.n	800565e <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80055fc:	2414      	movs	r4, #20
 80055fe:	193b      	adds	r3, r7, r4
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005604:	193b      	adds	r3, r7, r4
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800560a:	193b      	adds	r3, r7, r4
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2b05      	cmp	r3, #5
 8005614:	dc19      	bgt.n	800564a <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005616:	f7ff fed5 	bl	80053c4 <xTaskGetSchedulerState>
 800561a:	0003      	movs	r3, r0
 800561c:	2b02      	cmp	r3, #2
 800561e:	d109      	bne.n	8005634 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005620:	4b11      	ldr	r3, [pc, #68]	; (8005668 <xTimerGenericCommand+0x90>)
 8005622:	6818      	ldr	r0, [r3, #0]
 8005624:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005626:	1939      	adds	r1, r7, r4
 8005628:	2300      	movs	r3, #0
 800562a:	f7fe fdbf 	bl	80041ac <xQueueGenericSend>
 800562e:	0003      	movs	r3, r0
 8005630:	627b      	str	r3, [r7, #36]	; 0x24
 8005632:	e014      	b.n	800565e <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005634:	4b0c      	ldr	r3, [pc, #48]	; (8005668 <xTimerGenericCommand+0x90>)
 8005636:	6818      	ldr	r0, [r3, #0]
 8005638:	2314      	movs	r3, #20
 800563a:	18f9      	adds	r1, r7, r3
 800563c:	2300      	movs	r3, #0
 800563e:	2200      	movs	r2, #0
 8005640:	f7fe fdb4 	bl	80041ac <xQueueGenericSend>
 8005644:	0003      	movs	r3, r0
 8005646:	627b      	str	r3, [r7, #36]	; 0x24
 8005648:	e009      	b.n	800565e <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800564a:	4b07      	ldr	r3, [pc, #28]	; (8005668 <xTimerGenericCommand+0x90>)
 800564c:	6818      	ldr	r0, [r3, #0]
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	2314      	movs	r3, #20
 8005652:	18f9      	adds	r1, r7, r3
 8005654:	2300      	movs	r3, #0
 8005656:	f7fe fe6d 	bl	8004334 <xQueueGenericSendFromISR>
 800565a:	0003      	movs	r3, r0
 800565c:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005660:	0018      	movs	r0, r3
 8005662:	46bd      	mov	sp, r7
 8005664:	b00b      	add	sp, #44	; 0x2c
 8005666:	bd90      	pop	{r4, r7, pc}
 8005668:	20001b1c 	.word	0x20001b1c

0800566c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af02      	add	r7, sp, #8
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005676:	4b1e      	ldr	r3, [pc, #120]	; (80056f0 <prvProcessExpiredTimer+0x84>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	3304      	adds	r3, #4
 8005684:	0018      	movs	r0, r3
 8005686:	f7fe fca2 	bl	8003fce <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2228      	movs	r2, #40	; 0x28
 800568e:	5c9b      	ldrb	r3, [r3, r2]
 8005690:	001a      	movs	r2, r3
 8005692:	2304      	movs	r3, #4
 8005694:	4013      	ands	r3, r2
 8005696:	d019      	beq.n	80056cc <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	699a      	ldr	r2, [r3, #24]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	18d1      	adds	r1, r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 f8c3 	bl	8005830 <prvInsertTimerInActiveList>
 80056aa:	1e03      	subs	r3, r0, #0
 80056ac:	d017      	beq.n	80056de <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	2300      	movs	r3, #0
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	2300      	movs	r3, #0
 80056b8:	2100      	movs	r1, #0
 80056ba:	f7ff ff8d 	bl	80055d8 <xTimerGenericCommand>
 80056be:	0003      	movs	r3, r0
 80056c0:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10a      	bne.n	80056de <prvProcessExpiredTimer+0x72>
 80056c8:	b672      	cpsid	i
 80056ca:	e7fe      	b.n	80056ca <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2228      	movs	r2, #40	; 0x28
 80056d0:	5c9b      	ldrb	r3, [r3, r2]
 80056d2:	2201      	movs	r2, #1
 80056d4:	4393      	bics	r3, r2
 80056d6:	b2d9      	uxtb	r1, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2228      	movs	r2, #40	; 0x28
 80056dc:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	0010      	movs	r0, r2
 80056e6:	4798      	blx	r3
}
 80056e8:	46c0      	nop			; (mov r8, r8)
 80056ea:	46bd      	mov	sp, r7
 80056ec:	b004      	add	sp, #16
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	20001b14 	.word	0x20001b14

080056f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80056fc:	2308      	movs	r3, #8
 80056fe:	18fb      	adds	r3, r7, r3
 8005700:	0018      	movs	r0, r3
 8005702:	f000 f853 	bl	80057ac <prvGetNextExpireTime>
 8005706:	0003      	movs	r3, r0
 8005708:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	0011      	movs	r1, r2
 8005710:	0018      	movs	r0, r3
 8005712:	f000 f803 	bl	800571c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005716:	f000 f8cd 	bl	80058b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800571a:	e7ef      	b.n	80056fc <prvTimerTask+0x8>

0800571c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005726:	f7ff fac1 	bl	8004cac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800572a:	2308      	movs	r3, #8
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	0018      	movs	r0, r3
 8005730:	f000 f85e 	bl	80057f0 <prvSampleTimeNow>
 8005734:	0003      	movs	r3, r0
 8005736:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d12b      	bne.n	8005796 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10c      	bne.n	800575e <prvProcessTimerOrBlockTask+0x42>
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	429a      	cmp	r2, r3
 800574a:	d808      	bhi.n	800575e <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800574c:	f7ff faba 	bl	8004cc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	0011      	movs	r1, r2
 8005756:	0018      	movs	r0, r3
 8005758:	f7ff ff88 	bl	800566c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800575c:	e01d      	b.n	800579a <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d008      	beq.n	8005776 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005764:	4b0f      	ldr	r3, [pc, #60]	; (80057a4 <prvProcessTimerOrBlockTask+0x88>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <prvProcessTimerOrBlockTask+0x56>
 800576e:	2301      	movs	r3, #1
 8005770:	e000      	b.n	8005774 <prvProcessTimerOrBlockTask+0x58>
 8005772:	2300      	movs	r3, #0
 8005774:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005776:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <prvProcessTimerOrBlockTask+0x8c>)
 8005778:	6818      	ldr	r0, [r3, #0]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	0019      	movs	r1, r3
 8005784:	f7ff f842 	bl	800480c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005788:	f7ff fa9c 	bl	8004cc4 <xTaskResumeAll>
 800578c:	1e03      	subs	r3, r0, #0
 800578e:	d104      	bne.n	800579a <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8005790:	f000 fa7e 	bl	8005c90 <vPortYield>
}
 8005794:	e001      	b.n	800579a <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8005796:	f7ff fa95 	bl	8004cc4 <xTaskResumeAll>
}
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	46bd      	mov	sp, r7
 800579e:	b004      	add	sp, #16
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	46c0      	nop			; (mov r8, r8)
 80057a4:	20001b18 	.word	0x20001b18
 80057a8:	20001b1c 	.word	0x20001b1c

080057ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80057b4:	4b0d      	ldr	r3, [pc, #52]	; (80057ec <prvGetNextExpireTime+0x40>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d101      	bne.n	80057c2 <prvGetNextExpireTime+0x16>
 80057be:	2201      	movs	r2, #1
 80057c0:	e000      	b.n	80057c4 <prvGetNextExpireTime+0x18>
 80057c2:	2200      	movs	r2, #0
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d105      	bne.n	80057dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057d0:	4b06      	ldr	r3, [pc, #24]	; (80057ec <prvGetNextExpireTime+0x40>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	60fb      	str	r3, [r7, #12]
 80057da:	e001      	b.n	80057e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80057e0:	68fb      	ldr	r3, [r7, #12]
}
 80057e2:	0018      	movs	r0, r3
 80057e4:	46bd      	mov	sp, r7
 80057e6:	b004      	add	sp, #16
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	46c0      	nop			; (mov r8, r8)
 80057ec:	20001b14 	.word	0x20001b14

080057f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80057f8:	f7ff faf0 	bl	8004ddc <xTaskGetTickCount>
 80057fc:	0003      	movs	r3, r0
 80057fe:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8005800:	4b0a      	ldr	r3, [pc, #40]	; (800582c <prvSampleTimeNow+0x3c>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	429a      	cmp	r2, r3
 8005808:	d205      	bcs.n	8005816 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800580a:	f000 f919 	bl	8005a40 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	e002      	b.n	800581c <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800581c:	4b03      	ldr	r3, [pc, #12]	; (800582c <prvSampleTimeNow+0x3c>)
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8005822:	68fb      	ldr	r3, [r7, #12]
}
 8005824:	0018      	movs	r0, r3
 8005826:	46bd      	mov	sp, r7
 8005828:	b004      	add	sp, #16
 800582a:	bd80      	pop	{r7, pc}
 800582c:	20001b24 	.word	0x20001b24

08005830 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800583e:	2300      	movs	r3, #0
 8005840:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	429a      	cmp	r2, r3
 8005854:	d812      	bhi.n	800587c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	1ad2      	subs	r2, r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	429a      	cmp	r2, r3
 8005862:	d302      	bcc.n	800586a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005864:	2301      	movs	r3, #1
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e01b      	b.n	80058a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800586a:	4b10      	ldr	r3, [pc, #64]	; (80058ac <prvInsertTimerInActiveList+0x7c>)
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3304      	adds	r3, #4
 8005872:	0019      	movs	r1, r3
 8005874:	0010      	movs	r0, r2
 8005876:	f7fe fb74 	bl	8003f62 <vListInsert>
 800587a:	e012      	b.n	80058a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d206      	bcs.n	8005892 <prvInsertTimerInActiveList+0x62>
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d302      	bcc.n	8005892 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800588c:	2301      	movs	r3, #1
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e007      	b.n	80058a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005892:	4b07      	ldr	r3, [pc, #28]	; (80058b0 <prvInsertTimerInActiveList+0x80>)
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	3304      	adds	r3, #4
 800589a:	0019      	movs	r1, r3
 800589c:	0010      	movs	r0, r2
 800589e:	f7fe fb60 	bl	8003f62 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80058a2:	697b      	ldr	r3, [r7, #20]
}
 80058a4:	0018      	movs	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	b006      	add	sp, #24
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20001b18 	.word	0x20001b18
 80058b0:	20001b14 	.word	0x20001b14

080058b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80058b4:	b590      	push	{r4, r7, lr}
 80058b6:	b08d      	sub	sp, #52	; 0x34
 80058b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80058ba:	e0ac      	b.n	8005a16 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80058bc:	2208      	movs	r2, #8
 80058be:	18bb      	adds	r3, r7, r2
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	da0f      	bge.n	80058e6 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80058c6:	18bb      	adds	r3, r7, r2
 80058c8:	3304      	adds	r3, #4
 80058ca:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <prvProcessReceivedCommands+0x22>
 80058d2:	b672      	cpsid	i
 80058d4:	e7fe      	b.n	80058d4 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80058d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058dc:	6858      	ldr	r0, [r3, #4]
 80058de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	0019      	movs	r1, r3
 80058e4:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80058e6:	2208      	movs	r2, #8
 80058e8:	18bb      	adds	r3, r7, r2
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	da00      	bge.n	80058f2 <prvProcessReceivedCommands+0x3e>
 80058f0:	e090      	b.n	8005a14 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80058f2:	18bb      	adds	r3, r7, r2
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80058f8:	6a3b      	ldr	r3, [r7, #32]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d004      	beq.n	800590a <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005900:	6a3b      	ldr	r3, [r7, #32]
 8005902:	3304      	adds	r3, #4
 8005904:	0018      	movs	r0, r3
 8005906:	f7fe fb62 	bl	8003fce <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800590a:	1d3b      	adds	r3, r7, #4
 800590c:	0018      	movs	r0, r3
 800590e:	f7ff ff6f 	bl	80057f0 <prvSampleTimeNow>
 8005912:	0003      	movs	r3, r0
 8005914:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8005916:	2308      	movs	r3, #8
 8005918:	18fb      	adds	r3, r7, r3
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2b09      	cmp	r3, #9
 800591e:	d900      	bls.n	8005922 <prvProcessReceivedCommands+0x6e>
 8005920:	e079      	b.n	8005a16 <prvProcessReceivedCommands+0x162>
 8005922:	009a      	lsls	r2, r3, #2
 8005924:	4b44      	ldr	r3, [pc, #272]	; (8005a38 <prvProcessReceivedCommands+0x184>)
 8005926:	18d3      	adds	r3, r2, r3
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	2228      	movs	r2, #40	; 0x28
 8005930:	5c9b      	ldrb	r3, [r3, r2]
 8005932:	2201      	movs	r2, #1
 8005934:	4313      	orrs	r3, r2
 8005936:	b2d9      	uxtb	r1, r3
 8005938:	6a3b      	ldr	r3, [r7, #32]
 800593a:	2228      	movs	r2, #40	; 0x28
 800593c:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800593e:	2408      	movs	r4, #8
 8005940:	193b      	adds	r3, r7, r4
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	6a3b      	ldr	r3, [r7, #32]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	18d1      	adds	r1, r2, r3
 800594a:	193b      	adds	r3, r7, r4
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	69fa      	ldr	r2, [r7, #28]
 8005950:	6a38      	ldr	r0, [r7, #32]
 8005952:	f7ff ff6d 	bl	8005830 <prvInsertTimerInActiveList>
 8005956:	1e03      	subs	r3, r0, #0
 8005958:	d05d      	beq.n	8005a16 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	6a3a      	ldr	r2, [r7, #32]
 8005960:	0010      	movs	r0, r2
 8005962:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005964:	6a3b      	ldr	r3, [r7, #32]
 8005966:	2228      	movs	r2, #40	; 0x28
 8005968:	5c9b      	ldrb	r3, [r3, r2]
 800596a:	001a      	movs	r2, r3
 800596c:	2304      	movs	r3, #4
 800596e:	4013      	ands	r3, r2
 8005970:	d051      	beq.n	8005a16 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005972:	193b      	adds	r3, r7, r4
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	699b      	ldr	r3, [r3, #24]
 800597a:	18d2      	adds	r2, r2, r3
 800597c:	6a38      	ldr	r0, [r7, #32]
 800597e:	2300      	movs	r3, #0
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	2300      	movs	r3, #0
 8005984:	2100      	movs	r1, #0
 8005986:	f7ff fe27 	bl	80055d8 <xTimerGenericCommand>
 800598a:	0003      	movs	r3, r0
 800598c:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d140      	bne.n	8005a16 <prvProcessReceivedCommands+0x162>
 8005994:	b672      	cpsid	i
 8005996:	e7fe      	b.n	8005996 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005998:	6a3b      	ldr	r3, [r7, #32]
 800599a:	2228      	movs	r2, #40	; 0x28
 800599c:	5c9b      	ldrb	r3, [r3, r2]
 800599e:	2201      	movs	r2, #1
 80059a0:	4393      	bics	r3, r2
 80059a2:	b2d9      	uxtb	r1, r3
 80059a4:	6a3b      	ldr	r3, [r7, #32]
 80059a6:	2228      	movs	r2, #40	; 0x28
 80059a8:	5499      	strb	r1, [r3, r2]
					break;
 80059aa:	e034      	b.n	8005a16 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	2228      	movs	r2, #40	; 0x28
 80059b0:	5c9b      	ldrb	r3, [r3, r2]
 80059b2:	2201      	movs	r2, #1
 80059b4:	4313      	orrs	r3, r2
 80059b6:	b2d9      	uxtb	r1, r3
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	2228      	movs	r2, #40	; 0x28
 80059bc:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80059be:	2308      	movs	r3, #8
 80059c0:	18fb      	adds	r3, r7, r3
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	6a3b      	ldr	r3, [r7, #32]
 80059c6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80059c8:	6a3b      	ldr	r3, [r7, #32]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d101      	bne.n	80059d4 <prvProcessReceivedCommands+0x120>
 80059d0:	b672      	cpsid	i
 80059d2:	e7fe      	b.n	80059d2 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80059d4:	6a3b      	ldr	r3, [r7, #32]
 80059d6:	699a      	ldr	r2, [r3, #24]
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	18d1      	adds	r1, r2, r3
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	69fa      	ldr	r2, [r7, #28]
 80059e0:	6a38      	ldr	r0, [r7, #32]
 80059e2:	f7ff ff25 	bl	8005830 <prvInsertTimerInActiveList>
					break;
 80059e6:	e016      	b.n	8005a16 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	2228      	movs	r2, #40	; 0x28
 80059ec:	5c9b      	ldrb	r3, [r3, r2]
 80059ee:	001a      	movs	r2, r3
 80059f0:	2302      	movs	r3, #2
 80059f2:	4013      	ands	r3, r2
 80059f4:	d104      	bne.n	8005a00 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 80059f6:	6a3b      	ldr	r3, [r7, #32]
 80059f8:	0018      	movs	r0, r3
 80059fa:	f000 fa97 	bl	8005f2c <vPortFree>
 80059fe:	e00a      	b.n	8005a16 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a00:	6a3b      	ldr	r3, [r7, #32]
 8005a02:	2228      	movs	r2, #40	; 0x28
 8005a04:	5c9b      	ldrb	r3, [r3, r2]
 8005a06:	2201      	movs	r2, #1
 8005a08:	4393      	bics	r3, r2
 8005a0a:	b2d9      	uxtb	r1, r3
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	2228      	movs	r2, #40	; 0x28
 8005a10:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005a12:	e000      	b.n	8005a16 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005a14:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005a16:	4b09      	ldr	r3, [pc, #36]	; (8005a3c <prvProcessReceivedCommands+0x188>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2208      	movs	r2, #8
 8005a1c:	18b9      	adds	r1, r7, r2
 8005a1e:	2200      	movs	r2, #0
 8005a20:	0018      	movs	r0, r3
 8005a22:	f7fe fcf8 	bl	8004416 <xQueueReceive>
 8005a26:	1e03      	subs	r3, r0, #0
 8005a28:	d000      	beq.n	8005a2c <prvProcessReceivedCommands+0x178>
 8005a2a:	e747      	b.n	80058bc <prvProcessReceivedCommands+0x8>
	}
}
 8005a2c:	46c0      	nop			; (mov r8, r8)
 8005a2e:	46c0      	nop			; (mov r8, r8)
 8005a30:	46bd      	mov	sp, r7
 8005a32:	b00b      	add	sp, #44	; 0x2c
 8005a34:	bd90      	pop	{r4, r7, pc}
 8005a36:	46c0      	nop			; (mov r8, r8)
 8005a38:	08006efc 	.word	0x08006efc
 8005a3c:	20001b1c 	.word	0x20001b1c

08005a40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b088      	sub	sp, #32
 8005a44:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a46:	e041      	b.n	8005acc <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a48:	4b2a      	ldr	r3, [pc, #168]	; (8005af4 <prvSwitchTimerLists+0xb4>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a52:	4b28      	ldr	r3, [pc, #160]	; (8005af4 <prvSwitchTimerLists+0xb4>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	3304      	adds	r3, #4
 8005a60:	0018      	movs	r0, r3
 8005a62:	f7fe fab4 	bl	8003fce <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	0010      	movs	r0, r2
 8005a6e:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2228      	movs	r2, #40	; 0x28
 8005a74:	5c9b      	ldrb	r3, [r3, r2]
 8005a76:	001a      	movs	r2, r3
 8005a78:	2304      	movs	r3, #4
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d026      	beq.n	8005acc <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	18d3      	adds	r3, r2, r3
 8005a86:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d90e      	bls.n	8005aae <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a9c:	4b15      	ldr	r3, [pc, #84]	; (8005af4 <prvSwitchTimerLists+0xb4>)
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	3304      	adds	r3, #4
 8005aa4:	0019      	movs	r1, r3
 8005aa6:	0010      	movs	r0, r2
 8005aa8:	f7fe fa5b 	bl	8003f62 <vListInsert>
 8005aac:	e00e      	b.n	8005acc <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	2100      	movs	r1, #0
 8005aba:	f7ff fd8d 	bl	80055d8 <xTimerGenericCommand>
 8005abe:	0003      	movs	r3, r0
 8005ac0:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d101      	bne.n	8005acc <prvSwitchTimerLists+0x8c>
 8005ac8:	b672      	cpsid	i
 8005aca:	e7fe      	b.n	8005aca <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005acc:	4b09      	ldr	r3, [pc, #36]	; (8005af4 <prvSwitchTimerLists+0xb4>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1b8      	bne.n	8005a48 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005ad6:	4b07      	ldr	r3, [pc, #28]	; (8005af4 <prvSwitchTimerLists+0xb4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005adc:	4b06      	ldr	r3, [pc, #24]	; (8005af8 <prvSwitchTimerLists+0xb8>)
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <prvSwitchTimerLists+0xb4>)
 8005ae2:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8005ae4:	4b04      	ldr	r3, [pc, #16]	; (8005af8 <prvSwitchTimerLists+0xb8>)
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	601a      	str	r2, [r3, #0]
}
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	46bd      	mov	sp, r7
 8005aee:	b006      	add	sp, #24
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	46c0      	nop			; (mov r8, r8)
 8005af4:	20001b14 	.word	0x20001b14
 8005af8:	20001b18 	.word	0x20001b18

08005afc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005b02:	f000 f8d5 	bl	8005cb0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005b06:	4b16      	ldr	r3, [pc, #88]	; (8005b60 <prvCheckForValidListAndQueue+0x64>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d123      	bne.n	8005b56 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8005b0e:	4b15      	ldr	r3, [pc, #84]	; (8005b64 <prvCheckForValidListAndQueue+0x68>)
 8005b10:	0018      	movs	r0, r3
 8005b12:	f7fe f9db 	bl	8003ecc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005b16:	4b14      	ldr	r3, [pc, #80]	; (8005b68 <prvCheckForValidListAndQueue+0x6c>)
 8005b18:	0018      	movs	r0, r3
 8005b1a:	f7fe f9d7 	bl	8003ecc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005b1e:	4b13      	ldr	r3, [pc, #76]	; (8005b6c <prvCheckForValidListAndQueue+0x70>)
 8005b20:	4a10      	ldr	r2, [pc, #64]	; (8005b64 <prvCheckForValidListAndQueue+0x68>)
 8005b22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005b24:	4b12      	ldr	r3, [pc, #72]	; (8005b70 <prvCheckForValidListAndQueue+0x74>)
 8005b26:	4a10      	ldr	r2, [pc, #64]	; (8005b68 <prvCheckForValidListAndQueue+0x6c>)
 8005b28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005b2a:	4b12      	ldr	r3, [pc, #72]	; (8005b74 <prvCheckForValidListAndQueue+0x78>)
 8005b2c:	4a12      	ldr	r2, [pc, #72]	; (8005b78 <prvCheckForValidListAndQueue+0x7c>)
 8005b2e:	2100      	movs	r1, #0
 8005b30:	9100      	str	r1, [sp, #0]
 8005b32:	2110      	movs	r1, #16
 8005b34:	200a      	movs	r0, #10
 8005b36:	f7fe fac6 	bl	80040c6 <xQueueGenericCreateStatic>
 8005b3a:	0002      	movs	r2, r0
 8005b3c:	4b08      	ldr	r3, [pc, #32]	; (8005b60 <prvCheckForValidListAndQueue+0x64>)
 8005b3e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005b40:	4b07      	ldr	r3, [pc, #28]	; (8005b60 <prvCheckForValidListAndQueue+0x64>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d006      	beq.n	8005b56 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005b48:	4b05      	ldr	r3, [pc, #20]	; (8005b60 <prvCheckForValidListAndQueue+0x64>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a0b      	ldr	r2, [pc, #44]	; (8005b7c <prvCheckForValidListAndQueue+0x80>)
 8005b4e:	0011      	movs	r1, r2
 8005b50:	0018      	movs	r0, r3
 8005b52:	f7fe fe33 	bl	80047bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b56:	f000 f8bd 	bl	8005cd4 <vPortExitCritical>
}
 8005b5a:	46c0      	nop			; (mov r8, r8)
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	20001b1c 	.word	0x20001b1c
 8005b64:	20001aec 	.word	0x20001aec
 8005b68:	20001b00 	.word	0x20001b00
 8005b6c:	20001b14 	.word	0x20001b14
 8005b70:	20001b18 	.word	0x20001b18
 8005b74:	20001bc8 	.word	0x20001bc8
 8005b78:	20001b28 	.word	0x20001b28
 8005b7c:	08006bec 	.word	0x08006bec

08005b80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	3b04      	subs	r3, #4
 8005b90:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2280      	movs	r2, #128	; 0x80
 8005b96:	0452      	lsls	r2, r2, #17
 8005b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	3b04      	subs	r3, #4
 8005b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	3b04      	subs	r3, #4
 8005baa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005bac:	4a08      	ldr	r2, [pc, #32]	; (8005bd0 <pxPortInitialiseStack+0x50>)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	3b14      	subs	r3, #20
 8005bb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	3b20      	subs	r3, #32
 8005bc2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
}
 8005bc6:	0018      	movs	r0, r3
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	b004      	add	sp, #16
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	46c0      	nop			; (mov r8, r8)
 8005bd0:	08005bd5 	.word	0x08005bd5

08005bd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005bde:	4b08      	ldr	r3, [pc, #32]	; (8005c00 <prvTaskExitError+0x2c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3301      	adds	r3, #1
 8005be4:	d001      	beq.n	8005bea <prvTaskExitError+0x16>
 8005be6:	b672      	cpsid	i
 8005be8:	e7fe      	b.n	8005be8 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005bea:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005bec:	46c0      	nop			; (mov r8, r8)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0fc      	beq.n	8005bee <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bf4:	46c0      	nop			; (mov r8, r8)
 8005bf6:	46c0      	nop			; (mov r8, r8)
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	b002      	add	sp, #8
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	46c0      	nop			; (mov r8, r8)
 8005c00:	2000000c 	.word	0x2000000c

08005c04 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005c08:	46c0      	nop			; (mov r8, r8)
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005c10:	4a0b      	ldr	r2, [pc, #44]	; (8005c40 <pxCurrentTCBConst2>)
 8005c12:	6813      	ldr	r3, [r2, #0]
 8005c14:	6818      	ldr	r0, [r3, #0]
 8005c16:	3020      	adds	r0, #32
 8005c18:	f380 8809 	msr	PSP, r0
 8005c1c:	2002      	movs	r0, #2
 8005c1e:	f380 8814 	msr	CONTROL, r0
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005c28:	46ae      	mov	lr, r5
 8005c2a:	bc08      	pop	{r3}
 8005c2c:	bc04      	pop	{r2}
 8005c2e:	b662      	cpsie	i
 8005c30:	4718      	bx	r3
 8005c32:	46c0      	nop			; (mov r8, r8)
 8005c34:	46c0      	nop			; (mov r8, r8)
 8005c36:	46c0      	nop			; (mov r8, r8)
 8005c38:	46c0      	nop			; (mov r8, r8)
 8005c3a:	46c0      	nop			; (mov r8, r8)
 8005c3c:	46c0      	nop			; (mov r8, r8)
 8005c3e:	46c0      	nop			; (mov r8, r8)

08005c40 <pxCurrentTCBConst2>:
 8005c40:	200015ec 	.word	0x200015ec
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005c44:	46c0      	nop			; (mov r8, r8)
 8005c46:	46c0      	nop			; (mov r8, r8)

08005c48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8005c4c:	4b0e      	ldr	r3, [pc, #56]	; (8005c88 <xPortStartScheduler+0x40>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	4b0d      	ldr	r3, [pc, #52]	; (8005c88 <xPortStartScheduler+0x40>)
 8005c52:	21ff      	movs	r1, #255	; 0xff
 8005c54:	0409      	lsls	r1, r1, #16
 8005c56:	430a      	orrs	r2, r1
 8005c58:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8005c5a:	4b0b      	ldr	r3, [pc, #44]	; (8005c88 <xPortStartScheduler+0x40>)
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	4b0a      	ldr	r3, [pc, #40]	; (8005c88 <xPortStartScheduler+0x40>)
 8005c60:	21ff      	movs	r1, #255	; 0xff
 8005c62:	0609      	lsls	r1, r1, #24
 8005c64:	430a      	orrs	r2, r1
 8005c66:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005c68:	f000 f898 	bl	8005d9c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005c6c:	4b07      	ldr	r3, [pc, #28]	; (8005c8c <xPortStartScheduler+0x44>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005c72:	f7ff ffcd 	bl	8005c10 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005c76:	f7ff f96f 	bl	8004f58 <vTaskSwitchContext>
	prvTaskExitError();
 8005c7a:	f7ff ffab 	bl	8005bd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	0018      	movs	r0, r3
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	46c0      	nop			; (mov r8, r8)
 8005c88:	e000ed20 	.word	0xe000ed20
 8005c8c:	2000000c 	.word	0x2000000c

08005c90 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005c94:	4b05      	ldr	r3, [pc, #20]	; (8005cac <vPortYield+0x1c>)
 8005c96:	2280      	movs	r2, #128	; 0x80
 8005c98:	0552      	lsls	r2, r2, #21
 8005c9a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8005c9c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005ca0:	f3bf 8f6f 	isb	sy
}
 8005ca4:	46c0      	nop			; (mov r8, r8)
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	46c0      	nop			; (mov r8, r8)
 8005cac:	e000ed04 	.word	0xe000ed04

08005cb0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8005cb4:	b672      	cpsid	i
    uxCriticalNesting++;
 8005cb6:	4b06      	ldr	r3, [pc, #24]	; (8005cd0 <vPortEnterCritical+0x20>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	4b04      	ldr	r3, [pc, #16]	; (8005cd0 <vPortEnterCritical+0x20>)
 8005cbe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005cc0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005cc4:	f3bf 8f6f 	isb	sy
}
 8005cc8:	46c0      	nop			; (mov r8, r8)
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	46c0      	nop			; (mov r8, r8)
 8005cd0:	2000000c 	.word	0x2000000c

08005cd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005cd8:	4b09      	ldr	r3, [pc, #36]	; (8005d00 <vPortExitCritical+0x2c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <vPortExitCritical+0x10>
 8005ce0:	b672      	cpsid	i
 8005ce2:	e7fe      	b.n	8005ce2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005ce4:	4b06      	ldr	r3, [pc, #24]	; (8005d00 <vPortExitCritical+0x2c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	1e5a      	subs	r2, r3, #1
 8005cea:	4b05      	ldr	r3, [pc, #20]	; (8005d00 <vPortExitCritical+0x2c>)
 8005cec:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8005cee:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <vPortExitCritical+0x2c>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d100      	bne.n	8005cf8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005cf6:	b662      	cpsie	i
    }
}
 8005cf8:	46c0      	nop			; (mov r8, r8)
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	46c0      	nop			; (mov r8, r8)
 8005d00:	2000000c 	.word	0x2000000c

08005d04 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005d04:	f3ef 8010 	mrs	r0, PRIMASK
 8005d08:	b672      	cpsid	i
 8005d0a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8005d0c:	46c0      	nop			; (mov r8, r8)
 8005d0e:	0018      	movs	r0, r3

08005d10 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005d10:	f380 8810 	msr	PRIMASK, r0
 8005d14:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005d16:	46c0      	nop			; (mov r8, r8)
	...

08005d20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005d20:	f3ef 8009 	mrs	r0, PSP
 8005d24:	4b0e      	ldr	r3, [pc, #56]	; (8005d60 <pxCurrentTCBConst>)
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	3820      	subs	r0, #32
 8005d2a:	6010      	str	r0, [r2, #0]
 8005d2c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005d2e:	4644      	mov	r4, r8
 8005d30:	464d      	mov	r5, r9
 8005d32:	4656      	mov	r6, sl
 8005d34:	465f      	mov	r7, fp
 8005d36:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005d38:	b508      	push	{r3, lr}
 8005d3a:	b672      	cpsid	i
 8005d3c:	f7ff f90c 	bl	8004f58 <vTaskSwitchContext>
 8005d40:	b662      	cpsie	i
 8005d42:	bc0c      	pop	{r2, r3}
 8005d44:	6811      	ldr	r1, [r2, #0]
 8005d46:	6808      	ldr	r0, [r1, #0]
 8005d48:	3010      	adds	r0, #16
 8005d4a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005d4c:	46a0      	mov	r8, r4
 8005d4e:	46a9      	mov	r9, r5
 8005d50:	46b2      	mov	sl, r6
 8005d52:	46bb      	mov	fp, r7
 8005d54:	f380 8809 	msr	PSP, r0
 8005d58:	3820      	subs	r0, #32
 8005d5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005d5c:	4718      	bx	r3
 8005d5e:	46c0      	nop			; (mov r8, r8)

08005d60 <pxCurrentTCBConst>:
 8005d60:	200015ec 	.word	0x200015ec
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005d64:	46c0      	nop			; (mov r8, r8)
 8005d66:	46c0      	nop			; (mov r8, r8)

08005d68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d6e:	f7ff ffc9 	bl	8005d04 <ulSetInterruptMaskFromISR>
 8005d72:	0003      	movs	r3, r0
 8005d74:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d76:	f7ff f83f 	bl	8004df8 <xTaskIncrementTick>
 8005d7a:	1e03      	subs	r3, r0, #0
 8005d7c:	d003      	beq.n	8005d86 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8005d7e:	4b06      	ldr	r3, [pc, #24]	; (8005d98 <xPortSysTickHandler+0x30>)
 8005d80:	2280      	movs	r2, #128	; 0x80
 8005d82:	0552      	lsls	r2, r2, #21
 8005d84:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f7ff ffc1 	bl	8005d10 <vClearInterruptMaskFromISR>
}
 8005d8e:	46c0      	nop			; (mov r8, r8)
 8005d90:	46bd      	mov	sp, r7
 8005d92:	b002      	add	sp, #8
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	46c0      	nop			; (mov r8, r8)
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8005da0:	4b0b      	ldr	r3, [pc, #44]	; (8005dd0 <prvSetupTimerInterrupt+0x34>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8005da6:	4b0b      	ldr	r3, [pc, #44]	; (8005dd4 <prvSetupTimerInterrupt+0x38>)
 8005da8:	2200      	movs	r2, #0
 8005daa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005dac:	4b0a      	ldr	r3, [pc, #40]	; (8005dd8 <prvSetupTimerInterrupt+0x3c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	22fa      	movs	r2, #250	; 0xfa
 8005db2:	0091      	lsls	r1, r2, #2
 8005db4:	0018      	movs	r0, r3
 8005db6:	f7fa f9b1 	bl	800011c <__udivsi3>
 8005dba:	0003      	movs	r3, r0
 8005dbc:	001a      	movs	r2, r3
 8005dbe:	4b07      	ldr	r3, [pc, #28]	; (8005ddc <prvSetupTimerInterrupt+0x40>)
 8005dc0:	3a01      	subs	r2, #1
 8005dc2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8005dc4:	4b02      	ldr	r3, [pc, #8]	; (8005dd0 <prvSetupTimerInterrupt+0x34>)
 8005dc6:	2207      	movs	r2, #7
 8005dc8:	601a      	str	r2, [r3, #0]
}
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	e000e010 	.word	0xe000e010
 8005dd4:	e000e018 	.word	0xe000e018
 8005dd8:	20000000 	.word	0x20000000
 8005ddc:	e000e014 	.word	0xe000e014

08005de0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005de8:	2300      	movs	r3, #0
 8005dea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8005dec:	f7fe ff5e 	bl	8004cac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005df0:	4b49      	ldr	r3, [pc, #292]	; (8005f18 <pvPortMalloc+0x138>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005df8:	f000 f8e0 	bl	8005fbc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005dfc:	4b47      	ldr	r3, [pc, #284]	; (8005f1c <pvPortMalloc+0x13c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	4013      	ands	r3, r2
 8005e04:	d000      	beq.n	8005e08 <pvPortMalloc+0x28>
 8005e06:	e079      	b.n	8005efc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d012      	beq.n	8005e34 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8005e0e:	2208      	movs	r2, #8
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	189b      	adds	r3, r3, r2
 8005e14:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2207      	movs	r2, #7
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	d00a      	beq.n	8005e34 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2207      	movs	r2, #7
 8005e22:	4393      	bics	r3, r2
 8005e24:	3308      	adds	r3, #8
 8005e26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2207      	movs	r2, #7
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	d001      	beq.n	8005e34 <pvPortMalloc+0x54>
 8005e30:	b672      	cpsid	i
 8005e32:	e7fe      	b.n	8005e32 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d060      	beq.n	8005efc <pvPortMalloc+0x11c>
 8005e3a:	4b39      	ldr	r3, [pc, #228]	; (8005f20 <pvPortMalloc+0x140>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d85b      	bhi.n	8005efc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e44:	4b37      	ldr	r3, [pc, #220]	; (8005f24 <pvPortMalloc+0x144>)
 8005e46:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005e48:	4b36      	ldr	r3, [pc, #216]	; (8005f24 <pvPortMalloc+0x144>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e4e:	e004      	b.n	8005e5a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d903      	bls.n	8005e6c <pvPortMalloc+0x8c>
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d1f1      	bne.n	8005e50 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e6c:	4b2a      	ldr	r3, [pc, #168]	; (8005f18 <pvPortMalloc+0x138>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d042      	beq.n	8005efc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	189b      	adds	r3, r3, r2
 8005e7e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	1ad2      	subs	r2, r2, r3
 8005e90:	2308      	movs	r3, #8
 8005e92:	005b      	lsls	r3, r3, #1
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d916      	bls.n	8005ec6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	18d3      	adds	r3, r2, r3
 8005e9e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2207      	movs	r2, #7
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	d001      	beq.n	8005eac <pvPortMalloc+0xcc>
 8005ea8:	b672      	cpsid	i
 8005eaa:	e7fe      	b.n	8005eaa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	1ad2      	subs	r2, r2, r3
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	f000 f8db 	bl	800607c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ec6:	4b16      	ldr	r3, [pc, #88]	; (8005f20 <pvPortMalloc+0x140>)
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	1ad2      	subs	r2, r2, r3
 8005ed0:	4b13      	ldr	r3, [pc, #76]	; (8005f20 <pvPortMalloc+0x140>)
 8005ed2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ed4:	4b12      	ldr	r3, [pc, #72]	; (8005f20 <pvPortMalloc+0x140>)
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	4b13      	ldr	r3, [pc, #76]	; (8005f28 <pvPortMalloc+0x148>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d203      	bcs.n	8005ee8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ee0:	4b0f      	ldr	r3, [pc, #60]	; (8005f20 <pvPortMalloc+0x140>)
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	4b10      	ldr	r3, [pc, #64]	; (8005f28 <pvPortMalloc+0x148>)
 8005ee6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	685a      	ldr	r2, [r3, #4]
 8005eec:	4b0b      	ldr	r3, [pc, #44]	; (8005f1c <pvPortMalloc+0x13c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005efc:	f7fe fee2 	bl	8004cc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2207      	movs	r2, #7
 8005f04:	4013      	ands	r3, r2
 8005f06:	d001      	beq.n	8005f0c <pvPortMalloc+0x12c>
 8005f08:	b672      	cpsid	i
 8005f0a:	e7fe      	b.n	8005f0a <pvPortMalloc+0x12a>
	return pvReturn;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
}
 8005f0e:	0018      	movs	r0, r3
 8005f10:	46bd      	mov	sp, r7
 8005f12:	b006      	add	sp, #24
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	46c0      	nop			; (mov r8, r8)
 8005f18:	20002820 	.word	0x20002820
 8005f1c:	2000282c 	.word	0x2000282c
 8005f20:	20002824 	.word	0x20002824
 8005f24:	20002818 	.word	0x20002818
 8005f28:	20002828 	.word	0x20002828

08005f2c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d035      	beq.n	8005faa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f3e:	2308      	movs	r3, #8
 8005f40:	425b      	negs	r3, r3
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	18d3      	adds	r3, r2, r3
 8005f46:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	4b18      	ldr	r3, [pc, #96]	; (8005fb4 <vPortFree+0x88>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4013      	ands	r3, r2
 8005f56:	d101      	bne.n	8005f5c <vPortFree+0x30>
 8005f58:	b672      	cpsid	i
 8005f5a:	e7fe      	b.n	8005f5a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <vPortFree+0x3c>
 8005f64:	b672      	cpsid	i
 8005f66:	e7fe      	b.n	8005f66 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	4b11      	ldr	r3, [pc, #68]	; (8005fb4 <vPortFree+0x88>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4013      	ands	r3, r2
 8005f72:	d01a      	beq.n	8005faa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d116      	bne.n	8005faa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	4b0c      	ldr	r3, [pc, #48]	; (8005fb4 <vPortFree+0x88>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	43db      	mvns	r3, r3
 8005f86:	401a      	ands	r2, r3
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f8c:	f7fe fe8e 	bl	8004cac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	4b08      	ldr	r3, [pc, #32]	; (8005fb8 <vPortFree+0x8c>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	18d2      	adds	r2, r2, r3
 8005f9a:	4b07      	ldr	r3, [pc, #28]	; (8005fb8 <vPortFree+0x8c>)
 8005f9c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f000 f86b 	bl	800607c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005fa6:	f7fe fe8d 	bl	8004cc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005faa:	46c0      	nop			; (mov r8, r8)
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b004      	add	sp, #16
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	2000282c 	.word	0x2000282c
 8005fb8:	20002824 	.word	0x20002824

08005fbc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005fc2:	23c0      	movs	r3, #192	; 0xc0
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005fc8:	4b26      	ldr	r3, [pc, #152]	; (8006064 <prvHeapInit+0xa8>)
 8005fca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2207      	movs	r2, #7
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	d00c      	beq.n	8005fee <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	3307      	adds	r3, #7
 8005fd8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2207      	movs	r2, #7
 8005fde:	4393      	bics	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	1ad2      	subs	r2, r2, r3
 8005fe8:	4b1e      	ldr	r3, [pc, #120]	; (8006064 <prvHeapInit+0xa8>)
 8005fea:	18d3      	adds	r3, r2, r3
 8005fec:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ff2:	4b1d      	ldr	r3, [pc, #116]	; (8006068 <prvHeapInit+0xac>)
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005ff8:	4b1b      	ldr	r3, [pc, #108]	; (8006068 <prvHeapInit+0xac>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68ba      	ldr	r2, [r7, #8]
 8006002:	18d3      	adds	r3, r2, r3
 8006004:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006006:	2208      	movs	r2, #8
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	1a9b      	subs	r3, r3, r2
 800600c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2207      	movs	r2, #7
 8006012:	4393      	bics	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	4b14      	ldr	r3, [pc, #80]	; (800606c <prvHeapInit+0xb0>)
 800601a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800601c:	4b13      	ldr	r3, [pc, #76]	; (800606c <prvHeapInit+0xb0>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2200      	movs	r2, #0
 8006022:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006024:	4b11      	ldr	r3, [pc, #68]	; (800606c <prvHeapInit+0xb0>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2200      	movs	r2, #0
 800602a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	1ad2      	subs	r2, r2, r3
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800603a:	4b0c      	ldr	r3, [pc, #48]	; (800606c <prvHeapInit+0xb0>)
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	4b0a      	ldr	r3, [pc, #40]	; (8006070 <prvHeapInit+0xb4>)
 8006048:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685a      	ldr	r2, [r3, #4]
 800604e:	4b09      	ldr	r3, [pc, #36]	; (8006074 <prvHeapInit+0xb8>)
 8006050:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006052:	4b09      	ldr	r3, [pc, #36]	; (8006078 <prvHeapInit+0xbc>)
 8006054:	2280      	movs	r2, #128	; 0x80
 8006056:	0612      	lsls	r2, r2, #24
 8006058:	601a      	str	r2, [r3, #0]
}
 800605a:	46c0      	nop			; (mov r8, r8)
 800605c:	46bd      	mov	sp, r7
 800605e:	b004      	add	sp, #16
 8006060:	bd80      	pop	{r7, pc}
 8006062:	46c0      	nop			; (mov r8, r8)
 8006064:	20001c18 	.word	0x20001c18
 8006068:	20002818 	.word	0x20002818
 800606c:	20002820 	.word	0x20002820
 8006070:	20002828 	.word	0x20002828
 8006074:	20002824 	.word	0x20002824
 8006078:	2000282c 	.word	0x2000282c

0800607c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006084:	4b27      	ldr	r3, [pc, #156]	; (8006124 <prvInsertBlockIntoFreeList+0xa8>)
 8006086:	60fb      	str	r3, [r7, #12]
 8006088:	e002      	b.n	8006090 <prvInsertBlockIntoFreeList+0x14>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	60fb      	str	r3, [r7, #12]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	429a      	cmp	r2, r3
 8006098:	d8f7      	bhi.n	800608a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	18d3      	adds	r3, r2, r3
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d108      	bne.n	80060be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	18d2      	adds	r2, r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	18d2      	adds	r2, r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d118      	bne.n	8006104 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	4b14      	ldr	r3, [pc, #80]	; (8006128 <prvInsertBlockIntoFreeList+0xac>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d00d      	beq.n	80060fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685a      	ldr	r2, [r3, #4]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	18d2      	adds	r2, r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	601a      	str	r2, [r3, #0]
 80060f8:	e008      	b.n	800610c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80060fa:	4b0b      	ldr	r3, [pc, #44]	; (8006128 <prvInsertBlockIntoFreeList+0xac>)
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	e003      	b.n	800610c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	429a      	cmp	r2, r3
 8006112:	d002      	beq.n	800611a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800611a:	46c0      	nop			; (mov r8, r8)
 800611c:	46bd      	mov	sp, r7
 800611e:	b004      	add	sp, #16
 8006120:	bd80      	pop	{r7, pc}
 8006122:	46c0      	nop			; (mov r8, r8)
 8006124:	20002818 	.word	0x20002818
 8006128:	20002820 	.word	0x20002820

0800612c <__errno>:
 800612c:	4b01      	ldr	r3, [pc, #4]	; (8006134 <__errno+0x8>)
 800612e:	6818      	ldr	r0, [r3, #0]
 8006130:	4770      	bx	lr
 8006132:	46c0      	nop			; (mov r8, r8)
 8006134:	20000010 	.word	0x20000010

08006138 <__libc_init_array>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	2600      	movs	r6, #0
 800613c:	4d0c      	ldr	r5, [pc, #48]	; (8006170 <__libc_init_array+0x38>)
 800613e:	4c0d      	ldr	r4, [pc, #52]	; (8006174 <__libc_init_array+0x3c>)
 8006140:	1b64      	subs	r4, r4, r5
 8006142:	10a4      	asrs	r4, r4, #2
 8006144:	42a6      	cmp	r6, r4
 8006146:	d109      	bne.n	800615c <__libc_init_array+0x24>
 8006148:	2600      	movs	r6, #0
 800614a:	f000 fcff 	bl	8006b4c <_init>
 800614e:	4d0a      	ldr	r5, [pc, #40]	; (8006178 <__libc_init_array+0x40>)
 8006150:	4c0a      	ldr	r4, [pc, #40]	; (800617c <__libc_init_array+0x44>)
 8006152:	1b64      	subs	r4, r4, r5
 8006154:	10a4      	asrs	r4, r4, #2
 8006156:	42a6      	cmp	r6, r4
 8006158:	d105      	bne.n	8006166 <__libc_init_array+0x2e>
 800615a:	bd70      	pop	{r4, r5, r6, pc}
 800615c:	00b3      	lsls	r3, r6, #2
 800615e:	58eb      	ldr	r3, [r5, r3]
 8006160:	4798      	blx	r3
 8006162:	3601      	adds	r6, #1
 8006164:	e7ee      	b.n	8006144 <__libc_init_array+0xc>
 8006166:	00b3      	lsls	r3, r6, #2
 8006168:	58eb      	ldr	r3, [r5, r3]
 800616a:	4798      	blx	r3
 800616c:	3601      	adds	r6, #1
 800616e:	e7f2      	b.n	8006156 <__libc_init_array+0x1e>
 8006170:	08006fc0 	.word	0x08006fc0
 8006174:	08006fc0 	.word	0x08006fc0
 8006178:	08006fc0 	.word	0x08006fc0
 800617c:	08006fc4 	.word	0x08006fc4

08006180 <__retarget_lock_acquire_recursive>:
 8006180:	4770      	bx	lr

08006182 <__retarget_lock_release_recursive>:
 8006182:	4770      	bx	lr

08006184 <memcpy>:
 8006184:	2300      	movs	r3, #0
 8006186:	b510      	push	{r4, lr}
 8006188:	429a      	cmp	r2, r3
 800618a:	d100      	bne.n	800618e <memcpy+0xa>
 800618c:	bd10      	pop	{r4, pc}
 800618e:	5ccc      	ldrb	r4, [r1, r3]
 8006190:	54c4      	strb	r4, [r0, r3]
 8006192:	3301      	adds	r3, #1
 8006194:	e7f8      	b.n	8006188 <memcpy+0x4>

08006196 <memset>:
 8006196:	0003      	movs	r3, r0
 8006198:	1882      	adds	r2, r0, r2
 800619a:	4293      	cmp	r3, r2
 800619c:	d100      	bne.n	80061a0 <memset+0xa>
 800619e:	4770      	bx	lr
 80061a0:	7019      	strb	r1, [r3, #0]
 80061a2:	3301      	adds	r3, #1
 80061a4:	e7f9      	b.n	800619a <memset+0x4>
	...

080061a8 <sbrk_aligned>:
 80061a8:	b570      	push	{r4, r5, r6, lr}
 80061aa:	4e0f      	ldr	r6, [pc, #60]	; (80061e8 <sbrk_aligned+0x40>)
 80061ac:	000d      	movs	r5, r1
 80061ae:	6831      	ldr	r1, [r6, #0]
 80061b0:	0004      	movs	r4, r0
 80061b2:	2900      	cmp	r1, #0
 80061b4:	d102      	bne.n	80061bc <sbrk_aligned+0x14>
 80061b6:	f000 f903 	bl	80063c0 <_sbrk_r>
 80061ba:	6030      	str	r0, [r6, #0]
 80061bc:	0029      	movs	r1, r5
 80061be:	0020      	movs	r0, r4
 80061c0:	f000 f8fe 	bl	80063c0 <_sbrk_r>
 80061c4:	1c43      	adds	r3, r0, #1
 80061c6:	d00a      	beq.n	80061de <sbrk_aligned+0x36>
 80061c8:	2303      	movs	r3, #3
 80061ca:	1cc5      	adds	r5, r0, #3
 80061cc:	439d      	bics	r5, r3
 80061ce:	42a8      	cmp	r0, r5
 80061d0:	d007      	beq.n	80061e2 <sbrk_aligned+0x3a>
 80061d2:	1a29      	subs	r1, r5, r0
 80061d4:	0020      	movs	r0, r4
 80061d6:	f000 f8f3 	bl	80063c0 <_sbrk_r>
 80061da:	1c43      	adds	r3, r0, #1
 80061dc:	d101      	bne.n	80061e2 <sbrk_aligned+0x3a>
 80061de:	2501      	movs	r5, #1
 80061e0:	426d      	negs	r5, r5
 80061e2:	0028      	movs	r0, r5
 80061e4:	bd70      	pop	{r4, r5, r6, pc}
 80061e6:	46c0      	nop			; (mov r8, r8)
 80061e8:	20002838 	.word	0x20002838

080061ec <_malloc_r>:
 80061ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061ee:	2203      	movs	r2, #3
 80061f0:	1ccb      	adds	r3, r1, #3
 80061f2:	4393      	bics	r3, r2
 80061f4:	3308      	adds	r3, #8
 80061f6:	0006      	movs	r6, r0
 80061f8:	001f      	movs	r7, r3
 80061fa:	2b0c      	cmp	r3, #12
 80061fc:	d232      	bcs.n	8006264 <_malloc_r+0x78>
 80061fe:	270c      	movs	r7, #12
 8006200:	42b9      	cmp	r1, r7
 8006202:	d831      	bhi.n	8006268 <_malloc_r+0x7c>
 8006204:	0030      	movs	r0, r6
 8006206:	f000 f90d 	bl	8006424 <__malloc_lock>
 800620a:	4d32      	ldr	r5, [pc, #200]	; (80062d4 <_malloc_r+0xe8>)
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	001c      	movs	r4, r3
 8006210:	2c00      	cmp	r4, #0
 8006212:	d12e      	bne.n	8006272 <_malloc_r+0x86>
 8006214:	0039      	movs	r1, r7
 8006216:	0030      	movs	r0, r6
 8006218:	f7ff ffc6 	bl	80061a8 <sbrk_aligned>
 800621c:	0004      	movs	r4, r0
 800621e:	1c43      	adds	r3, r0, #1
 8006220:	d11e      	bne.n	8006260 <_malloc_r+0x74>
 8006222:	682c      	ldr	r4, [r5, #0]
 8006224:	0025      	movs	r5, r4
 8006226:	2d00      	cmp	r5, #0
 8006228:	d14a      	bne.n	80062c0 <_malloc_r+0xd4>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	0029      	movs	r1, r5
 800622e:	18e3      	adds	r3, r4, r3
 8006230:	0030      	movs	r0, r6
 8006232:	9301      	str	r3, [sp, #4]
 8006234:	f000 f8c4 	bl	80063c0 <_sbrk_r>
 8006238:	9b01      	ldr	r3, [sp, #4]
 800623a:	4283      	cmp	r3, r0
 800623c:	d143      	bne.n	80062c6 <_malloc_r+0xda>
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	3703      	adds	r7, #3
 8006242:	1aff      	subs	r7, r7, r3
 8006244:	2303      	movs	r3, #3
 8006246:	439f      	bics	r7, r3
 8006248:	3708      	adds	r7, #8
 800624a:	2f0c      	cmp	r7, #12
 800624c:	d200      	bcs.n	8006250 <_malloc_r+0x64>
 800624e:	270c      	movs	r7, #12
 8006250:	0039      	movs	r1, r7
 8006252:	0030      	movs	r0, r6
 8006254:	f7ff ffa8 	bl	80061a8 <sbrk_aligned>
 8006258:	1c43      	adds	r3, r0, #1
 800625a:	d034      	beq.n	80062c6 <_malloc_r+0xda>
 800625c:	6823      	ldr	r3, [r4, #0]
 800625e:	19df      	adds	r7, r3, r7
 8006260:	6027      	str	r7, [r4, #0]
 8006262:	e013      	b.n	800628c <_malloc_r+0xa0>
 8006264:	2b00      	cmp	r3, #0
 8006266:	dacb      	bge.n	8006200 <_malloc_r+0x14>
 8006268:	230c      	movs	r3, #12
 800626a:	2500      	movs	r5, #0
 800626c:	6033      	str	r3, [r6, #0]
 800626e:	0028      	movs	r0, r5
 8006270:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006272:	6822      	ldr	r2, [r4, #0]
 8006274:	1bd1      	subs	r1, r2, r7
 8006276:	d420      	bmi.n	80062ba <_malloc_r+0xce>
 8006278:	290b      	cmp	r1, #11
 800627a:	d917      	bls.n	80062ac <_malloc_r+0xc0>
 800627c:	19e2      	adds	r2, r4, r7
 800627e:	6027      	str	r7, [r4, #0]
 8006280:	42a3      	cmp	r3, r4
 8006282:	d111      	bne.n	80062a8 <_malloc_r+0xbc>
 8006284:	602a      	str	r2, [r5, #0]
 8006286:	6863      	ldr	r3, [r4, #4]
 8006288:	6011      	str	r1, [r2, #0]
 800628a:	6053      	str	r3, [r2, #4]
 800628c:	0030      	movs	r0, r6
 800628e:	0025      	movs	r5, r4
 8006290:	f000 f8d0 	bl	8006434 <__malloc_unlock>
 8006294:	2207      	movs	r2, #7
 8006296:	350b      	adds	r5, #11
 8006298:	1d23      	adds	r3, r4, #4
 800629a:	4395      	bics	r5, r2
 800629c:	1aea      	subs	r2, r5, r3
 800629e:	429d      	cmp	r5, r3
 80062a0:	d0e5      	beq.n	800626e <_malloc_r+0x82>
 80062a2:	1b5b      	subs	r3, r3, r5
 80062a4:	50a3      	str	r3, [r4, r2]
 80062a6:	e7e2      	b.n	800626e <_malloc_r+0x82>
 80062a8:	605a      	str	r2, [r3, #4]
 80062aa:	e7ec      	b.n	8006286 <_malloc_r+0x9a>
 80062ac:	6862      	ldr	r2, [r4, #4]
 80062ae:	42a3      	cmp	r3, r4
 80062b0:	d101      	bne.n	80062b6 <_malloc_r+0xca>
 80062b2:	602a      	str	r2, [r5, #0]
 80062b4:	e7ea      	b.n	800628c <_malloc_r+0xa0>
 80062b6:	605a      	str	r2, [r3, #4]
 80062b8:	e7e8      	b.n	800628c <_malloc_r+0xa0>
 80062ba:	0023      	movs	r3, r4
 80062bc:	6864      	ldr	r4, [r4, #4]
 80062be:	e7a7      	b.n	8006210 <_malloc_r+0x24>
 80062c0:	002c      	movs	r4, r5
 80062c2:	686d      	ldr	r5, [r5, #4]
 80062c4:	e7af      	b.n	8006226 <_malloc_r+0x3a>
 80062c6:	230c      	movs	r3, #12
 80062c8:	0030      	movs	r0, r6
 80062ca:	6033      	str	r3, [r6, #0]
 80062cc:	f000 f8b2 	bl	8006434 <__malloc_unlock>
 80062d0:	e7cd      	b.n	800626e <_malloc_r+0x82>
 80062d2:	46c0      	nop			; (mov r8, r8)
 80062d4:	20002834 	.word	0x20002834

080062d8 <cleanup_glue>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	000d      	movs	r5, r1
 80062dc:	6809      	ldr	r1, [r1, #0]
 80062de:	0004      	movs	r4, r0
 80062e0:	2900      	cmp	r1, #0
 80062e2:	d001      	beq.n	80062e8 <cleanup_glue+0x10>
 80062e4:	f7ff fff8 	bl	80062d8 <cleanup_glue>
 80062e8:	0029      	movs	r1, r5
 80062ea:	0020      	movs	r0, r4
 80062ec:	f000 f8aa 	bl	8006444 <_free_r>
 80062f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080062f4 <_reclaim_reent>:
 80062f4:	4b31      	ldr	r3, [pc, #196]	; (80063bc <_reclaim_reent+0xc8>)
 80062f6:	b570      	push	{r4, r5, r6, lr}
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	0004      	movs	r4, r0
 80062fc:	4283      	cmp	r3, r0
 80062fe:	d049      	beq.n	8006394 <_reclaim_reent+0xa0>
 8006300:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00a      	beq.n	800631c <_reclaim_reent+0x28>
 8006306:	2500      	movs	r5, #0
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	42ab      	cmp	r3, r5
 800630c:	d147      	bne.n	800639e <_reclaim_reent+0xaa>
 800630e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006310:	6819      	ldr	r1, [r3, #0]
 8006312:	2900      	cmp	r1, #0
 8006314:	d002      	beq.n	800631c <_reclaim_reent+0x28>
 8006316:	0020      	movs	r0, r4
 8006318:	f000 f894 	bl	8006444 <_free_r>
 800631c:	6961      	ldr	r1, [r4, #20]
 800631e:	2900      	cmp	r1, #0
 8006320:	d002      	beq.n	8006328 <_reclaim_reent+0x34>
 8006322:	0020      	movs	r0, r4
 8006324:	f000 f88e 	bl	8006444 <_free_r>
 8006328:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800632a:	2900      	cmp	r1, #0
 800632c:	d002      	beq.n	8006334 <_reclaim_reent+0x40>
 800632e:	0020      	movs	r0, r4
 8006330:	f000 f888 	bl	8006444 <_free_r>
 8006334:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006336:	2900      	cmp	r1, #0
 8006338:	d002      	beq.n	8006340 <_reclaim_reent+0x4c>
 800633a:	0020      	movs	r0, r4
 800633c:	f000 f882 	bl	8006444 <_free_r>
 8006340:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006342:	2900      	cmp	r1, #0
 8006344:	d002      	beq.n	800634c <_reclaim_reent+0x58>
 8006346:	0020      	movs	r0, r4
 8006348:	f000 f87c 	bl	8006444 <_free_r>
 800634c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800634e:	2900      	cmp	r1, #0
 8006350:	d002      	beq.n	8006358 <_reclaim_reent+0x64>
 8006352:	0020      	movs	r0, r4
 8006354:	f000 f876 	bl	8006444 <_free_r>
 8006358:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800635a:	2900      	cmp	r1, #0
 800635c:	d002      	beq.n	8006364 <_reclaim_reent+0x70>
 800635e:	0020      	movs	r0, r4
 8006360:	f000 f870 	bl	8006444 <_free_r>
 8006364:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006366:	2900      	cmp	r1, #0
 8006368:	d002      	beq.n	8006370 <_reclaim_reent+0x7c>
 800636a:	0020      	movs	r0, r4
 800636c:	f000 f86a 	bl	8006444 <_free_r>
 8006370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006372:	2900      	cmp	r1, #0
 8006374:	d002      	beq.n	800637c <_reclaim_reent+0x88>
 8006376:	0020      	movs	r0, r4
 8006378:	f000 f864 	bl	8006444 <_free_r>
 800637c:	69a3      	ldr	r3, [r4, #24]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d008      	beq.n	8006394 <_reclaim_reent+0xa0>
 8006382:	0020      	movs	r0, r4
 8006384:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006386:	4798      	blx	r3
 8006388:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800638a:	2900      	cmp	r1, #0
 800638c:	d002      	beq.n	8006394 <_reclaim_reent+0xa0>
 800638e:	0020      	movs	r0, r4
 8006390:	f7ff ffa2 	bl	80062d8 <cleanup_glue>
 8006394:	bd70      	pop	{r4, r5, r6, pc}
 8006396:	5949      	ldr	r1, [r1, r5]
 8006398:	2900      	cmp	r1, #0
 800639a:	d108      	bne.n	80063ae <_reclaim_reent+0xba>
 800639c:	3504      	adds	r5, #4
 800639e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063a0:	68d9      	ldr	r1, [r3, #12]
 80063a2:	2d80      	cmp	r5, #128	; 0x80
 80063a4:	d1f7      	bne.n	8006396 <_reclaim_reent+0xa2>
 80063a6:	0020      	movs	r0, r4
 80063a8:	f000 f84c 	bl	8006444 <_free_r>
 80063ac:	e7af      	b.n	800630e <_reclaim_reent+0x1a>
 80063ae:	680e      	ldr	r6, [r1, #0]
 80063b0:	0020      	movs	r0, r4
 80063b2:	f000 f847 	bl	8006444 <_free_r>
 80063b6:	0031      	movs	r1, r6
 80063b8:	e7ee      	b.n	8006398 <_reclaim_reent+0xa4>
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	20000010 	.word	0x20000010

080063c0 <_sbrk_r>:
 80063c0:	2300      	movs	r3, #0
 80063c2:	b570      	push	{r4, r5, r6, lr}
 80063c4:	4d06      	ldr	r5, [pc, #24]	; (80063e0 <_sbrk_r+0x20>)
 80063c6:	0004      	movs	r4, r0
 80063c8:	0008      	movs	r0, r1
 80063ca:	602b      	str	r3, [r5, #0]
 80063cc:	f7fb fb44 	bl	8001a58 <_sbrk>
 80063d0:	1c43      	adds	r3, r0, #1
 80063d2:	d103      	bne.n	80063dc <_sbrk_r+0x1c>
 80063d4:	682b      	ldr	r3, [r5, #0]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d000      	beq.n	80063dc <_sbrk_r+0x1c>
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	bd70      	pop	{r4, r5, r6, pc}
 80063de:	46c0      	nop			; (mov r8, r8)
 80063e0:	2000283c 	.word	0x2000283c

080063e4 <siprintf>:
 80063e4:	b40e      	push	{r1, r2, r3}
 80063e6:	b500      	push	{lr}
 80063e8:	490b      	ldr	r1, [pc, #44]	; (8006418 <siprintf+0x34>)
 80063ea:	b09c      	sub	sp, #112	; 0x70
 80063ec:	ab1d      	add	r3, sp, #116	; 0x74
 80063ee:	9002      	str	r0, [sp, #8]
 80063f0:	9006      	str	r0, [sp, #24]
 80063f2:	9107      	str	r1, [sp, #28]
 80063f4:	9104      	str	r1, [sp, #16]
 80063f6:	4809      	ldr	r0, [pc, #36]	; (800641c <siprintf+0x38>)
 80063f8:	4909      	ldr	r1, [pc, #36]	; (8006420 <siprintf+0x3c>)
 80063fa:	cb04      	ldmia	r3!, {r2}
 80063fc:	9105      	str	r1, [sp, #20]
 80063fe:	6800      	ldr	r0, [r0, #0]
 8006400:	a902      	add	r1, sp, #8
 8006402:	9301      	str	r3, [sp, #4]
 8006404:	f000 f8ca 	bl	800659c <_svfiprintf_r>
 8006408:	2300      	movs	r3, #0
 800640a:	9a02      	ldr	r2, [sp, #8]
 800640c:	7013      	strb	r3, [r2, #0]
 800640e:	b01c      	add	sp, #112	; 0x70
 8006410:	bc08      	pop	{r3}
 8006412:	b003      	add	sp, #12
 8006414:	4718      	bx	r3
 8006416:	46c0      	nop			; (mov r8, r8)
 8006418:	7fffffff 	.word	0x7fffffff
 800641c:	20000010 	.word	0x20000010
 8006420:	ffff0208 	.word	0xffff0208

08006424 <__malloc_lock>:
 8006424:	b510      	push	{r4, lr}
 8006426:	4802      	ldr	r0, [pc, #8]	; (8006430 <__malloc_lock+0xc>)
 8006428:	f7ff feaa 	bl	8006180 <__retarget_lock_acquire_recursive>
 800642c:	bd10      	pop	{r4, pc}
 800642e:	46c0      	nop			; (mov r8, r8)
 8006430:	20002830 	.word	0x20002830

08006434 <__malloc_unlock>:
 8006434:	b510      	push	{r4, lr}
 8006436:	4802      	ldr	r0, [pc, #8]	; (8006440 <__malloc_unlock+0xc>)
 8006438:	f7ff fea3 	bl	8006182 <__retarget_lock_release_recursive>
 800643c:	bd10      	pop	{r4, pc}
 800643e:	46c0      	nop			; (mov r8, r8)
 8006440:	20002830 	.word	0x20002830

08006444 <_free_r>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	0005      	movs	r5, r0
 8006448:	2900      	cmp	r1, #0
 800644a:	d010      	beq.n	800646e <_free_r+0x2a>
 800644c:	1f0c      	subs	r4, r1, #4
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	da00      	bge.n	8006456 <_free_r+0x12>
 8006454:	18e4      	adds	r4, r4, r3
 8006456:	0028      	movs	r0, r5
 8006458:	f7ff ffe4 	bl	8006424 <__malloc_lock>
 800645c:	4a1d      	ldr	r2, [pc, #116]	; (80064d4 <_free_r+0x90>)
 800645e:	6813      	ldr	r3, [r2, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d105      	bne.n	8006470 <_free_r+0x2c>
 8006464:	6063      	str	r3, [r4, #4]
 8006466:	6014      	str	r4, [r2, #0]
 8006468:	0028      	movs	r0, r5
 800646a:	f7ff ffe3 	bl	8006434 <__malloc_unlock>
 800646e:	bd70      	pop	{r4, r5, r6, pc}
 8006470:	42a3      	cmp	r3, r4
 8006472:	d908      	bls.n	8006486 <_free_r+0x42>
 8006474:	6821      	ldr	r1, [r4, #0]
 8006476:	1860      	adds	r0, r4, r1
 8006478:	4283      	cmp	r3, r0
 800647a:	d1f3      	bne.n	8006464 <_free_r+0x20>
 800647c:	6818      	ldr	r0, [r3, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	1841      	adds	r1, r0, r1
 8006482:	6021      	str	r1, [r4, #0]
 8006484:	e7ee      	b.n	8006464 <_free_r+0x20>
 8006486:	001a      	movs	r2, r3
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <_free_r+0x4e>
 800648e:	42a3      	cmp	r3, r4
 8006490:	d9f9      	bls.n	8006486 <_free_r+0x42>
 8006492:	6811      	ldr	r1, [r2, #0]
 8006494:	1850      	adds	r0, r2, r1
 8006496:	42a0      	cmp	r0, r4
 8006498:	d10b      	bne.n	80064b2 <_free_r+0x6e>
 800649a:	6820      	ldr	r0, [r4, #0]
 800649c:	1809      	adds	r1, r1, r0
 800649e:	1850      	adds	r0, r2, r1
 80064a0:	6011      	str	r1, [r2, #0]
 80064a2:	4283      	cmp	r3, r0
 80064a4:	d1e0      	bne.n	8006468 <_free_r+0x24>
 80064a6:	6818      	ldr	r0, [r3, #0]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	1841      	adds	r1, r0, r1
 80064ac:	6011      	str	r1, [r2, #0]
 80064ae:	6053      	str	r3, [r2, #4]
 80064b0:	e7da      	b.n	8006468 <_free_r+0x24>
 80064b2:	42a0      	cmp	r0, r4
 80064b4:	d902      	bls.n	80064bc <_free_r+0x78>
 80064b6:	230c      	movs	r3, #12
 80064b8:	602b      	str	r3, [r5, #0]
 80064ba:	e7d5      	b.n	8006468 <_free_r+0x24>
 80064bc:	6821      	ldr	r1, [r4, #0]
 80064be:	1860      	adds	r0, r4, r1
 80064c0:	4283      	cmp	r3, r0
 80064c2:	d103      	bne.n	80064cc <_free_r+0x88>
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	1841      	adds	r1, r0, r1
 80064ca:	6021      	str	r1, [r4, #0]
 80064cc:	6063      	str	r3, [r4, #4]
 80064ce:	6054      	str	r4, [r2, #4]
 80064d0:	e7ca      	b.n	8006468 <_free_r+0x24>
 80064d2:	46c0      	nop			; (mov r8, r8)
 80064d4:	20002834 	.word	0x20002834

080064d8 <__ssputs_r>:
 80064d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064da:	688e      	ldr	r6, [r1, #8]
 80064dc:	b085      	sub	sp, #20
 80064de:	0007      	movs	r7, r0
 80064e0:	000c      	movs	r4, r1
 80064e2:	9203      	str	r2, [sp, #12]
 80064e4:	9301      	str	r3, [sp, #4]
 80064e6:	429e      	cmp	r6, r3
 80064e8:	d83c      	bhi.n	8006564 <__ssputs_r+0x8c>
 80064ea:	2390      	movs	r3, #144	; 0x90
 80064ec:	898a      	ldrh	r2, [r1, #12]
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	421a      	tst	r2, r3
 80064f2:	d034      	beq.n	800655e <__ssputs_r+0x86>
 80064f4:	6909      	ldr	r1, [r1, #16]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	6960      	ldr	r0, [r4, #20]
 80064fa:	1a5b      	subs	r3, r3, r1
 80064fc:	9302      	str	r3, [sp, #8]
 80064fe:	2303      	movs	r3, #3
 8006500:	4343      	muls	r3, r0
 8006502:	0fdd      	lsrs	r5, r3, #31
 8006504:	18ed      	adds	r5, r5, r3
 8006506:	9b01      	ldr	r3, [sp, #4]
 8006508:	9802      	ldr	r0, [sp, #8]
 800650a:	3301      	adds	r3, #1
 800650c:	181b      	adds	r3, r3, r0
 800650e:	106d      	asrs	r5, r5, #1
 8006510:	42ab      	cmp	r3, r5
 8006512:	d900      	bls.n	8006516 <__ssputs_r+0x3e>
 8006514:	001d      	movs	r5, r3
 8006516:	0553      	lsls	r3, r2, #21
 8006518:	d532      	bpl.n	8006580 <__ssputs_r+0xa8>
 800651a:	0029      	movs	r1, r5
 800651c:	0038      	movs	r0, r7
 800651e:	f7ff fe65 	bl	80061ec <_malloc_r>
 8006522:	1e06      	subs	r6, r0, #0
 8006524:	d109      	bne.n	800653a <__ssputs_r+0x62>
 8006526:	230c      	movs	r3, #12
 8006528:	603b      	str	r3, [r7, #0]
 800652a:	2340      	movs	r3, #64	; 0x40
 800652c:	2001      	movs	r0, #1
 800652e:	89a2      	ldrh	r2, [r4, #12]
 8006530:	4240      	negs	r0, r0
 8006532:	4313      	orrs	r3, r2
 8006534:	81a3      	strh	r3, [r4, #12]
 8006536:	b005      	add	sp, #20
 8006538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800653a:	9a02      	ldr	r2, [sp, #8]
 800653c:	6921      	ldr	r1, [r4, #16]
 800653e:	f7ff fe21 	bl	8006184 <memcpy>
 8006542:	89a3      	ldrh	r3, [r4, #12]
 8006544:	4a14      	ldr	r2, [pc, #80]	; (8006598 <__ssputs_r+0xc0>)
 8006546:	401a      	ands	r2, r3
 8006548:	2380      	movs	r3, #128	; 0x80
 800654a:	4313      	orrs	r3, r2
 800654c:	81a3      	strh	r3, [r4, #12]
 800654e:	9b02      	ldr	r3, [sp, #8]
 8006550:	6126      	str	r6, [r4, #16]
 8006552:	18f6      	adds	r6, r6, r3
 8006554:	6026      	str	r6, [r4, #0]
 8006556:	6165      	str	r5, [r4, #20]
 8006558:	9e01      	ldr	r6, [sp, #4]
 800655a:	1aed      	subs	r5, r5, r3
 800655c:	60a5      	str	r5, [r4, #8]
 800655e:	9b01      	ldr	r3, [sp, #4]
 8006560:	429e      	cmp	r6, r3
 8006562:	d900      	bls.n	8006566 <__ssputs_r+0x8e>
 8006564:	9e01      	ldr	r6, [sp, #4]
 8006566:	0032      	movs	r2, r6
 8006568:	9903      	ldr	r1, [sp, #12]
 800656a:	6820      	ldr	r0, [r4, #0]
 800656c:	f000 faa3 	bl	8006ab6 <memmove>
 8006570:	68a3      	ldr	r3, [r4, #8]
 8006572:	2000      	movs	r0, #0
 8006574:	1b9b      	subs	r3, r3, r6
 8006576:	60a3      	str	r3, [r4, #8]
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	199e      	adds	r6, r3, r6
 800657c:	6026      	str	r6, [r4, #0]
 800657e:	e7da      	b.n	8006536 <__ssputs_r+0x5e>
 8006580:	002a      	movs	r2, r5
 8006582:	0038      	movs	r0, r7
 8006584:	f000 faaa 	bl	8006adc <_realloc_r>
 8006588:	1e06      	subs	r6, r0, #0
 800658a:	d1e0      	bne.n	800654e <__ssputs_r+0x76>
 800658c:	0038      	movs	r0, r7
 800658e:	6921      	ldr	r1, [r4, #16]
 8006590:	f7ff ff58 	bl	8006444 <_free_r>
 8006594:	e7c7      	b.n	8006526 <__ssputs_r+0x4e>
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	fffffb7f 	.word	0xfffffb7f

0800659c <_svfiprintf_r>:
 800659c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800659e:	b0a1      	sub	sp, #132	; 0x84
 80065a0:	9003      	str	r0, [sp, #12]
 80065a2:	001d      	movs	r5, r3
 80065a4:	898b      	ldrh	r3, [r1, #12]
 80065a6:	000f      	movs	r7, r1
 80065a8:	0016      	movs	r6, r2
 80065aa:	061b      	lsls	r3, r3, #24
 80065ac:	d511      	bpl.n	80065d2 <_svfiprintf_r+0x36>
 80065ae:	690b      	ldr	r3, [r1, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10e      	bne.n	80065d2 <_svfiprintf_r+0x36>
 80065b4:	2140      	movs	r1, #64	; 0x40
 80065b6:	f7ff fe19 	bl	80061ec <_malloc_r>
 80065ba:	6038      	str	r0, [r7, #0]
 80065bc:	6138      	str	r0, [r7, #16]
 80065be:	2800      	cmp	r0, #0
 80065c0:	d105      	bne.n	80065ce <_svfiprintf_r+0x32>
 80065c2:	230c      	movs	r3, #12
 80065c4:	9a03      	ldr	r2, [sp, #12]
 80065c6:	3801      	subs	r0, #1
 80065c8:	6013      	str	r3, [r2, #0]
 80065ca:	b021      	add	sp, #132	; 0x84
 80065cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065ce:	2340      	movs	r3, #64	; 0x40
 80065d0:	617b      	str	r3, [r7, #20]
 80065d2:	2300      	movs	r3, #0
 80065d4:	ac08      	add	r4, sp, #32
 80065d6:	6163      	str	r3, [r4, #20]
 80065d8:	3320      	adds	r3, #32
 80065da:	7663      	strb	r3, [r4, #25]
 80065dc:	3310      	adds	r3, #16
 80065de:	76a3      	strb	r3, [r4, #26]
 80065e0:	9507      	str	r5, [sp, #28]
 80065e2:	0035      	movs	r5, r6
 80065e4:	782b      	ldrb	r3, [r5, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <_svfiprintf_r+0x52>
 80065ea:	2b25      	cmp	r3, #37	; 0x25
 80065ec:	d147      	bne.n	800667e <_svfiprintf_r+0xe2>
 80065ee:	1bab      	subs	r3, r5, r6
 80065f0:	9305      	str	r3, [sp, #20]
 80065f2:	42b5      	cmp	r5, r6
 80065f4:	d00c      	beq.n	8006610 <_svfiprintf_r+0x74>
 80065f6:	0032      	movs	r2, r6
 80065f8:	0039      	movs	r1, r7
 80065fa:	9803      	ldr	r0, [sp, #12]
 80065fc:	f7ff ff6c 	bl	80064d8 <__ssputs_r>
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	d100      	bne.n	8006606 <_svfiprintf_r+0x6a>
 8006604:	e0ae      	b.n	8006764 <_svfiprintf_r+0x1c8>
 8006606:	6962      	ldr	r2, [r4, #20]
 8006608:	9b05      	ldr	r3, [sp, #20]
 800660a:	4694      	mov	ip, r2
 800660c:	4463      	add	r3, ip
 800660e:	6163      	str	r3, [r4, #20]
 8006610:	782b      	ldrb	r3, [r5, #0]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d100      	bne.n	8006618 <_svfiprintf_r+0x7c>
 8006616:	e0a5      	b.n	8006764 <_svfiprintf_r+0x1c8>
 8006618:	2201      	movs	r2, #1
 800661a:	2300      	movs	r3, #0
 800661c:	4252      	negs	r2, r2
 800661e:	6062      	str	r2, [r4, #4]
 8006620:	a904      	add	r1, sp, #16
 8006622:	3254      	adds	r2, #84	; 0x54
 8006624:	1852      	adds	r2, r2, r1
 8006626:	1c6e      	adds	r6, r5, #1
 8006628:	6023      	str	r3, [r4, #0]
 800662a:	60e3      	str	r3, [r4, #12]
 800662c:	60a3      	str	r3, [r4, #8]
 800662e:	7013      	strb	r3, [r2, #0]
 8006630:	65a3      	str	r3, [r4, #88]	; 0x58
 8006632:	2205      	movs	r2, #5
 8006634:	7831      	ldrb	r1, [r6, #0]
 8006636:	4854      	ldr	r0, [pc, #336]	; (8006788 <_svfiprintf_r+0x1ec>)
 8006638:	f000 fa32 	bl	8006aa0 <memchr>
 800663c:	1c75      	adds	r5, r6, #1
 800663e:	2800      	cmp	r0, #0
 8006640:	d11f      	bne.n	8006682 <_svfiprintf_r+0xe6>
 8006642:	6822      	ldr	r2, [r4, #0]
 8006644:	06d3      	lsls	r3, r2, #27
 8006646:	d504      	bpl.n	8006652 <_svfiprintf_r+0xb6>
 8006648:	2353      	movs	r3, #83	; 0x53
 800664a:	a904      	add	r1, sp, #16
 800664c:	185b      	adds	r3, r3, r1
 800664e:	2120      	movs	r1, #32
 8006650:	7019      	strb	r1, [r3, #0]
 8006652:	0713      	lsls	r3, r2, #28
 8006654:	d504      	bpl.n	8006660 <_svfiprintf_r+0xc4>
 8006656:	2353      	movs	r3, #83	; 0x53
 8006658:	a904      	add	r1, sp, #16
 800665a:	185b      	adds	r3, r3, r1
 800665c:	212b      	movs	r1, #43	; 0x2b
 800665e:	7019      	strb	r1, [r3, #0]
 8006660:	7833      	ldrb	r3, [r6, #0]
 8006662:	2b2a      	cmp	r3, #42	; 0x2a
 8006664:	d016      	beq.n	8006694 <_svfiprintf_r+0xf8>
 8006666:	0035      	movs	r5, r6
 8006668:	2100      	movs	r1, #0
 800666a:	200a      	movs	r0, #10
 800666c:	68e3      	ldr	r3, [r4, #12]
 800666e:	782a      	ldrb	r2, [r5, #0]
 8006670:	1c6e      	adds	r6, r5, #1
 8006672:	3a30      	subs	r2, #48	; 0x30
 8006674:	2a09      	cmp	r2, #9
 8006676:	d94e      	bls.n	8006716 <_svfiprintf_r+0x17a>
 8006678:	2900      	cmp	r1, #0
 800667a:	d111      	bne.n	80066a0 <_svfiprintf_r+0x104>
 800667c:	e017      	b.n	80066ae <_svfiprintf_r+0x112>
 800667e:	3501      	adds	r5, #1
 8006680:	e7b0      	b.n	80065e4 <_svfiprintf_r+0x48>
 8006682:	4b41      	ldr	r3, [pc, #260]	; (8006788 <_svfiprintf_r+0x1ec>)
 8006684:	6822      	ldr	r2, [r4, #0]
 8006686:	1ac0      	subs	r0, r0, r3
 8006688:	2301      	movs	r3, #1
 800668a:	4083      	lsls	r3, r0
 800668c:	4313      	orrs	r3, r2
 800668e:	002e      	movs	r6, r5
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	e7ce      	b.n	8006632 <_svfiprintf_r+0x96>
 8006694:	9b07      	ldr	r3, [sp, #28]
 8006696:	1d19      	adds	r1, r3, #4
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	9107      	str	r1, [sp, #28]
 800669c:	2b00      	cmp	r3, #0
 800669e:	db01      	blt.n	80066a4 <_svfiprintf_r+0x108>
 80066a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80066a2:	e004      	b.n	80066ae <_svfiprintf_r+0x112>
 80066a4:	425b      	negs	r3, r3
 80066a6:	60e3      	str	r3, [r4, #12]
 80066a8:	2302      	movs	r3, #2
 80066aa:	4313      	orrs	r3, r2
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	782b      	ldrb	r3, [r5, #0]
 80066b0:	2b2e      	cmp	r3, #46	; 0x2e
 80066b2:	d10a      	bne.n	80066ca <_svfiprintf_r+0x12e>
 80066b4:	786b      	ldrb	r3, [r5, #1]
 80066b6:	2b2a      	cmp	r3, #42	; 0x2a
 80066b8:	d135      	bne.n	8006726 <_svfiprintf_r+0x18a>
 80066ba:	9b07      	ldr	r3, [sp, #28]
 80066bc:	3502      	adds	r5, #2
 80066be:	1d1a      	adds	r2, r3, #4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	9207      	str	r2, [sp, #28]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	db2b      	blt.n	8006720 <_svfiprintf_r+0x184>
 80066c8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ca:	4e30      	ldr	r6, [pc, #192]	; (800678c <_svfiprintf_r+0x1f0>)
 80066cc:	2203      	movs	r2, #3
 80066ce:	0030      	movs	r0, r6
 80066d0:	7829      	ldrb	r1, [r5, #0]
 80066d2:	f000 f9e5 	bl	8006aa0 <memchr>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d006      	beq.n	80066e8 <_svfiprintf_r+0x14c>
 80066da:	2340      	movs	r3, #64	; 0x40
 80066dc:	1b80      	subs	r0, r0, r6
 80066de:	4083      	lsls	r3, r0
 80066e0:	6822      	ldr	r2, [r4, #0]
 80066e2:	3501      	adds	r5, #1
 80066e4:	4313      	orrs	r3, r2
 80066e6:	6023      	str	r3, [r4, #0]
 80066e8:	7829      	ldrb	r1, [r5, #0]
 80066ea:	2206      	movs	r2, #6
 80066ec:	4828      	ldr	r0, [pc, #160]	; (8006790 <_svfiprintf_r+0x1f4>)
 80066ee:	1c6e      	adds	r6, r5, #1
 80066f0:	7621      	strb	r1, [r4, #24]
 80066f2:	f000 f9d5 	bl	8006aa0 <memchr>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d03c      	beq.n	8006774 <_svfiprintf_r+0x1d8>
 80066fa:	4b26      	ldr	r3, [pc, #152]	; (8006794 <_svfiprintf_r+0x1f8>)
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d125      	bne.n	800674c <_svfiprintf_r+0x1b0>
 8006700:	2207      	movs	r2, #7
 8006702:	9b07      	ldr	r3, [sp, #28]
 8006704:	3307      	adds	r3, #7
 8006706:	4393      	bics	r3, r2
 8006708:	3308      	adds	r3, #8
 800670a:	9307      	str	r3, [sp, #28]
 800670c:	6963      	ldr	r3, [r4, #20]
 800670e:	9a04      	ldr	r2, [sp, #16]
 8006710:	189b      	adds	r3, r3, r2
 8006712:	6163      	str	r3, [r4, #20]
 8006714:	e765      	b.n	80065e2 <_svfiprintf_r+0x46>
 8006716:	4343      	muls	r3, r0
 8006718:	0035      	movs	r5, r6
 800671a:	2101      	movs	r1, #1
 800671c:	189b      	adds	r3, r3, r2
 800671e:	e7a6      	b.n	800666e <_svfiprintf_r+0xd2>
 8006720:	2301      	movs	r3, #1
 8006722:	425b      	negs	r3, r3
 8006724:	e7d0      	b.n	80066c8 <_svfiprintf_r+0x12c>
 8006726:	2300      	movs	r3, #0
 8006728:	200a      	movs	r0, #10
 800672a:	001a      	movs	r2, r3
 800672c:	3501      	adds	r5, #1
 800672e:	6063      	str	r3, [r4, #4]
 8006730:	7829      	ldrb	r1, [r5, #0]
 8006732:	1c6e      	adds	r6, r5, #1
 8006734:	3930      	subs	r1, #48	; 0x30
 8006736:	2909      	cmp	r1, #9
 8006738:	d903      	bls.n	8006742 <_svfiprintf_r+0x1a6>
 800673a:	2b00      	cmp	r3, #0
 800673c:	d0c5      	beq.n	80066ca <_svfiprintf_r+0x12e>
 800673e:	9209      	str	r2, [sp, #36]	; 0x24
 8006740:	e7c3      	b.n	80066ca <_svfiprintf_r+0x12e>
 8006742:	4342      	muls	r2, r0
 8006744:	0035      	movs	r5, r6
 8006746:	2301      	movs	r3, #1
 8006748:	1852      	adds	r2, r2, r1
 800674a:	e7f1      	b.n	8006730 <_svfiprintf_r+0x194>
 800674c:	ab07      	add	r3, sp, #28
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	003a      	movs	r2, r7
 8006752:	0021      	movs	r1, r4
 8006754:	4b10      	ldr	r3, [pc, #64]	; (8006798 <_svfiprintf_r+0x1fc>)
 8006756:	9803      	ldr	r0, [sp, #12]
 8006758:	e000      	b.n	800675c <_svfiprintf_r+0x1c0>
 800675a:	bf00      	nop
 800675c:	9004      	str	r0, [sp, #16]
 800675e:	9b04      	ldr	r3, [sp, #16]
 8006760:	3301      	adds	r3, #1
 8006762:	d1d3      	bne.n	800670c <_svfiprintf_r+0x170>
 8006764:	89bb      	ldrh	r3, [r7, #12]
 8006766:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006768:	065b      	lsls	r3, r3, #25
 800676a:	d400      	bmi.n	800676e <_svfiprintf_r+0x1d2>
 800676c:	e72d      	b.n	80065ca <_svfiprintf_r+0x2e>
 800676e:	2001      	movs	r0, #1
 8006770:	4240      	negs	r0, r0
 8006772:	e72a      	b.n	80065ca <_svfiprintf_r+0x2e>
 8006774:	ab07      	add	r3, sp, #28
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	003a      	movs	r2, r7
 800677a:	0021      	movs	r1, r4
 800677c:	4b06      	ldr	r3, [pc, #24]	; (8006798 <_svfiprintf_r+0x1fc>)
 800677e:	9803      	ldr	r0, [sp, #12]
 8006780:	f000 f87c 	bl	800687c <_printf_i>
 8006784:	e7ea      	b.n	800675c <_svfiprintf_r+0x1c0>
 8006786:	46c0      	nop			; (mov r8, r8)
 8006788:	08006f84 	.word	0x08006f84
 800678c:	08006f8a 	.word	0x08006f8a
 8006790:	08006f8e 	.word	0x08006f8e
 8006794:	00000000 	.word	0x00000000
 8006798:	080064d9 	.word	0x080064d9

0800679c <_printf_common>:
 800679c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800679e:	0015      	movs	r5, r2
 80067a0:	9301      	str	r3, [sp, #4]
 80067a2:	688a      	ldr	r2, [r1, #8]
 80067a4:	690b      	ldr	r3, [r1, #16]
 80067a6:	000c      	movs	r4, r1
 80067a8:	9000      	str	r0, [sp, #0]
 80067aa:	4293      	cmp	r3, r2
 80067ac:	da00      	bge.n	80067b0 <_printf_common+0x14>
 80067ae:	0013      	movs	r3, r2
 80067b0:	0022      	movs	r2, r4
 80067b2:	602b      	str	r3, [r5, #0]
 80067b4:	3243      	adds	r2, #67	; 0x43
 80067b6:	7812      	ldrb	r2, [r2, #0]
 80067b8:	2a00      	cmp	r2, #0
 80067ba:	d001      	beq.n	80067c0 <_printf_common+0x24>
 80067bc:	3301      	adds	r3, #1
 80067be:	602b      	str	r3, [r5, #0]
 80067c0:	6823      	ldr	r3, [r4, #0]
 80067c2:	069b      	lsls	r3, r3, #26
 80067c4:	d502      	bpl.n	80067cc <_printf_common+0x30>
 80067c6:	682b      	ldr	r3, [r5, #0]
 80067c8:	3302      	adds	r3, #2
 80067ca:	602b      	str	r3, [r5, #0]
 80067cc:	6822      	ldr	r2, [r4, #0]
 80067ce:	2306      	movs	r3, #6
 80067d0:	0017      	movs	r7, r2
 80067d2:	401f      	ands	r7, r3
 80067d4:	421a      	tst	r2, r3
 80067d6:	d027      	beq.n	8006828 <_printf_common+0x8c>
 80067d8:	0023      	movs	r3, r4
 80067da:	3343      	adds	r3, #67	; 0x43
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	1e5a      	subs	r2, r3, #1
 80067e0:	4193      	sbcs	r3, r2
 80067e2:	6822      	ldr	r2, [r4, #0]
 80067e4:	0692      	lsls	r2, r2, #26
 80067e6:	d430      	bmi.n	800684a <_printf_common+0xae>
 80067e8:	0022      	movs	r2, r4
 80067ea:	9901      	ldr	r1, [sp, #4]
 80067ec:	9800      	ldr	r0, [sp, #0]
 80067ee:	9e08      	ldr	r6, [sp, #32]
 80067f0:	3243      	adds	r2, #67	; 0x43
 80067f2:	47b0      	blx	r6
 80067f4:	1c43      	adds	r3, r0, #1
 80067f6:	d025      	beq.n	8006844 <_printf_common+0xa8>
 80067f8:	2306      	movs	r3, #6
 80067fa:	6820      	ldr	r0, [r4, #0]
 80067fc:	682a      	ldr	r2, [r5, #0]
 80067fe:	68e1      	ldr	r1, [r4, #12]
 8006800:	2500      	movs	r5, #0
 8006802:	4003      	ands	r3, r0
 8006804:	2b04      	cmp	r3, #4
 8006806:	d103      	bne.n	8006810 <_printf_common+0x74>
 8006808:	1a8d      	subs	r5, r1, r2
 800680a:	43eb      	mvns	r3, r5
 800680c:	17db      	asrs	r3, r3, #31
 800680e:	401d      	ands	r5, r3
 8006810:	68a3      	ldr	r3, [r4, #8]
 8006812:	6922      	ldr	r2, [r4, #16]
 8006814:	4293      	cmp	r3, r2
 8006816:	dd01      	ble.n	800681c <_printf_common+0x80>
 8006818:	1a9b      	subs	r3, r3, r2
 800681a:	18ed      	adds	r5, r5, r3
 800681c:	2700      	movs	r7, #0
 800681e:	42bd      	cmp	r5, r7
 8006820:	d120      	bne.n	8006864 <_printf_common+0xc8>
 8006822:	2000      	movs	r0, #0
 8006824:	e010      	b.n	8006848 <_printf_common+0xac>
 8006826:	3701      	adds	r7, #1
 8006828:	68e3      	ldr	r3, [r4, #12]
 800682a:	682a      	ldr	r2, [r5, #0]
 800682c:	1a9b      	subs	r3, r3, r2
 800682e:	42bb      	cmp	r3, r7
 8006830:	ddd2      	ble.n	80067d8 <_printf_common+0x3c>
 8006832:	0022      	movs	r2, r4
 8006834:	2301      	movs	r3, #1
 8006836:	9901      	ldr	r1, [sp, #4]
 8006838:	9800      	ldr	r0, [sp, #0]
 800683a:	9e08      	ldr	r6, [sp, #32]
 800683c:	3219      	adds	r2, #25
 800683e:	47b0      	blx	r6
 8006840:	1c43      	adds	r3, r0, #1
 8006842:	d1f0      	bne.n	8006826 <_printf_common+0x8a>
 8006844:	2001      	movs	r0, #1
 8006846:	4240      	negs	r0, r0
 8006848:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800684a:	2030      	movs	r0, #48	; 0x30
 800684c:	18e1      	adds	r1, r4, r3
 800684e:	3143      	adds	r1, #67	; 0x43
 8006850:	7008      	strb	r0, [r1, #0]
 8006852:	0021      	movs	r1, r4
 8006854:	1c5a      	adds	r2, r3, #1
 8006856:	3145      	adds	r1, #69	; 0x45
 8006858:	7809      	ldrb	r1, [r1, #0]
 800685a:	18a2      	adds	r2, r4, r2
 800685c:	3243      	adds	r2, #67	; 0x43
 800685e:	3302      	adds	r3, #2
 8006860:	7011      	strb	r1, [r2, #0]
 8006862:	e7c1      	b.n	80067e8 <_printf_common+0x4c>
 8006864:	0022      	movs	r2, r4
 8006866:	2301      	movs	r3, #1
 8006868:	9901      	ldr	r1, [sp, #4]
 800686a:	9800      	ldr	r0, [sp, #0]
 800686c:	9e08      	ldr	r6, [sp, #32]
 800686e:	321a      	adds	r2, #26
 8006870:	47b0      	blx	r6
 8006872:	1c43      	adds	r3, r0, #1
 8006874:	d0e6      	beq.n	8006844 <_printf_common+0xa8>
 8006876:	3701      	adds	r7, #1
 8006878:	e7d1      	b.n	800681e <_printf_common+0x82>
	...

0800687c <_printf_i>:
 800687c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800687e:	b08b      	sub	sp, #44	; 0x2c
 8006880:	9206      	str	r2, [sp, #24]
 8006882:	000a      	movs	r2, r1
 8006884:	3243      	adds	r2, #67	; 0x43
 8006886:	9307      	str	r3, [sp, #28]
 8006888:	9005      	str	r0, [sp, #20]
 800688a:	9204      	str	r2, [sp, #16]
 800688c:	7e0a      	ldrb	r2, [r1, #24]
 800688e:	000c      	movs	r4, r1
 8006890:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006892:	2a78      	cmp	r2, #120	; 0x78
 8006894:	d807      	bhi.n	80068a6 <_printf_i+0x2a>
 8006896:	2a62      	cmp	r2, #98	; 0x62
 8006898:	d809      	bhi.n	80068ae <_printf_i+0x32>
 800689a:	2a00      	cmp	r2, #0
 800689c:	d100      	bne.n	80068a0 <_printf_i+0x24>
 800689e:	e0c1      	b.n	8006a24 <_printf_i+0x1a8>
 80068a0:	2a58      	cmp	r2, #88	; 0x58
 80068a2:	d100      	bne.n	80068a6 <_printf_i+0x2a>
 80068a4:	e08c      	b.n	80069c0 <_printf_i+0x144>
 80068a6:	0026      	movs	r6, r4
 80068a8:	3642      	adds	r6, #66	; 0x42
 80068aa:	7032      	strb	r2, [r6, #0]
 80068ac:	e022      	b.n	80068f4 <_printf_i+0x78>
 80068ae:	0010      	movs	r0, r2
 80068b0:	3863      	subs	r0, #99	; 0x63
 80068b2:	2815      	cmp	r0, #21
 80068b4:	d8f7      	bhi.n	80068a6 <_printf_i+0x2a>
 80068b6:	f7f9 fc27 	bl	8000108 <__gnu_thumb1_case_shi>
 80068ba:	0016      	.short	0x0016
 80068bc:	fff6001f 	.word	0xfff6001f
 80068c0:	fff6fff6 	.word	0xfff6fff6
 80068c4:	001ffff6 	.word	0x001ffff6
 80068c8:	fff6fff6 	.word	0xfff6fff6
 80068cc:	fff6fff6 	.word	0xfff6fff6
 80068d0:	003600a8 	.word	0x003600a8
 80068d4:	fff6009a 	.word	0xfff6009a
 80068d8:	00b9fff6 	.word	0x00b9fff6
 80068dc:	0036fff6 	.word	0x0036fff6
 80068e0:	fff6fff6 	.word	0xfff6fff6
 80068e4:	009e      	.short	0x009e
 80068e6:	0026      	movs	r6, r4
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	3642      	adds	r6, #66	; 0x42
 80068ec:	1d11      	adds	r1, r2, #4
 80068ee:	6019      	str	r1, [r3, #0]
 80068f0:	6813      	ldr	r3, [r2, #0]
 80068f2:	7033      	strb	r3, [r6, #0]
 80068f4:	2301      	movs	r3, #1
 80068f6:	e0a7      	b.n	8006a48 <_printf_i+0x1cc>
 80068f8:	6808      	ldr	r0, [r1, #0]
 80068fa:	6819      	ldr	r1, [r3, #0]
 80068fc:	1d0a      	adds	r2, r1, #4
 80068fe:	0605      	lsls	r5, r0, #24
 8006900:	d50b      	bpl.n	800691a <_printf_i+0x9e>
 8006902:	680d      	ldr	r5, [r1, #0]
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	2d00      	cmp	r5, #0
 8006908:	da03      	bge.n	8006912 <_printf_i+0x96>
 800690a:	232d      	movs	r3, #45	; 0x2d
 800690c:	9a04      	ldr	r2, [sp, #16]
 800690e:	426d      	negs	r5, r5
 8006910:	7013      	strb	r3, [r2, #0]
 8006912:	4b61      	ldr	r3, [pc, #388]	; (8006a98 <_printf_i+0x21c>)
 8006914:	270a      	movs	r7, #10
 8006916:	9303      	str	r3, [sp, #12]
 8006918:	e01b      	b.n	8006952 <_printf_i+0xd6>
 800691a:	680d      	ldr	r5, [r1, #0]
 800691c:	601a      	str	r2, [r3, #0]
 800691e:	0641      	lsls	r1, r0, #25
 8006920:	d5f1      	bpl.n	8006906 <_printf_i+0x8a>
 8006922:	b22d      	sxth	r5, r5
 8006924:	e7ef      	b.n	8006906 <_printf_i+0x8a>
 8006926:	680d      	ldr	r5, [r1, #0]
 8006928:	6819      	ldr	r1, [r3, #0]
 800692a:	1d08      	adds	r0, r1, #4
 800692c:	6018      	str	r0, [r3, #0]
 800692e:	062e      	lsls	r6, r5, #24
 8006930:	d501      	bpl.n	8006936 <_printf_i+0xba>
 8006932:	680d      	ldr	r5, [r1, #0]
 8006934:	e003      	b.n	800693e <_printf_i+0xc2>
 8006936:	066d      	lsls	r5, r5, #25
 8006938:	d5fb      	bpl.n	8006932 <_printf_i+0xb6>
 800693a:	680d      	ldr	r5, [r1, #0]
 800693c:	b2ad      	uxth	r5, r5
 800693e:	4b56      	ldr	r3, [pc, #344]	; (8006a98 <_printf_i+0x21c>)
 8006940:	2708      	movs	r7, #8
 8006942:	9303      	str	r3, [sp, #12]
 8006944:	2a6f      	cmp	r2, #111	; 0x6f
 8006946:	d000      	beq.n	800694a <_printf_i+0xce>
 8006948:	3702      	adds	r7, #2
 800694a:	0023      	movs	r3, r4
 800694c:	2200      	movs	r2, #0
 800694e:	3343      	adds	r3, #67	; 0x43
 8006950:	701a      	strb	r2, [r3, #0]
 8006952:	6863      	ldr	r3, [r4, #4]
 8006954:	60a3      	str	r3, [r4, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	db03      	blt.n	8006962 <_printf_i+0xe6>
 800695a:	2204      	movs	r2, #4
 800695c:	6821      	ldr	r1, [r4, #0]
 800695e:	4391      	bics	r1, r2
 8006960:	6021      	str	r1, [r4, #0]
 8006962:	2d00      	cmp	r5, #0
 8006964:	d102      	bne.n	800696c <_printf_i+0xf0>
 8006966:	9e04      	ldr	r6, [sp, #16]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00c      	beq.n	8006986 <_printf_i+0x10a>
 800696c:	9e04      	ldr	r6, [sp, #16]
 800696e:	0028      	movs	r0, r5
 8006970:	0039      	movs	r1, r7
 8006972:	f7f9 fc59 	bl	8000228 <__aeabi_uidivmod>
 8006976:	9b03      	ldr	r3, [sp, #12]
 8006978:	3e01      	subs	r6, #1
 800697a:	5c5b      	ldrb	r3, [r3, r1]
 800697c:	7033      	strb	r3, [r6, #0]
 800697e:	002b      	movs	r3, r5
 8006980:	0005      	movs	r5, r0
 8006982:	429f      	cmp	r7, r3
 8006984:	d9f3      	bls.n	800696e <_printf_i+0xf2>
 8006986:	2f08      	cmp	r7, #8
 8006988:	d109      	bne.n	800699e <_printf_i+0x122>
 800698a:	6823      	ldr	r3, [r4, #0]
 800698c:	07db      	lsls	r3, r3, #31
 800698e:	d506      	bpl.n	800699e <_printf_i+0x122>
 8006990:	6863      	ldr	r3, [r4, #4]
 8006992:	6922      	ldr	r2, [r4, #16]
 8006994:	4293      	cmp	r3, r2
 8006996:	dc02      	bgt.n	800699e <_printf_i+0x122>
 8006998:	2330      	movs	r3, #48	; 0x30
 800699a:	3e01      	subs	r6, #1
 800699c:	7033      	strb	r3, [r6, #0]
 800699e:	9b04      	ldr	r3, [sp, #16]
 80069a0:	1b9b      	subs	r3, r3, r6
 80069a2:	6123      	str	r3, [r4, #16]
 80069a4:	9b07      	ldr	r3, [sp, #28]
 80069a6:	0021      	movs	r1, r4
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	9805      	ldr	r0, [sp, #20]
 80069ac:	9b06      	ldr	r3, [sp, #24]
 80069ae:	aa09      	add	r2, sp, #36	; 0x24
 80069b0:	f7ff fef4 	bl	800679c <_printf_common>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d14c      	bne.n	8006a52 <_printf_i+0x1d6>
 80069b8:	2001      	movs	r0, #1
 80069ba:	4240      	negs	r0, r0
 80069bc:	b00b      	add	sp, #44	; 0x2c
 80069be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069c0:	3145      	adds	r1, #69	; 0x45
 80069c2:	700a      	strb	r2, [r1, #0]
 80069c4:	4a34      	ldr	r2, [pc, #208]	; (8006a98 <_printf_i+0x21c>)
 80069c6:	9203      	str	r2, [sp, #12]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	6821      	ldr	r1, [r4, #0]
 80069cc:	ca20      	ldmia	r2!, {r5}
 80069ce:	601a      	str	r2, [r3, #0]
 80069d0:	0608      	lsls	r0, r1, #24
 80069d2:	d516      	bpl.n	8006a02 <_printf_i+0x186>
 80069d4:	07cb      	lsls	r3, r1, #31
 80069d6:	d502      	bpl.n	80069de <_printf_i+0x162>
 80069d8:	2320      	movs	r3, #32
 80069da:	4319      	orrs	r1, r3
 80069dc:	6021      	str	r1, [r4, #0]
 80069de:	2710      	movs	r7, #16
 80069e0:	2d00      	cmp	r5, #0
 80069e2:	d1b2      	bne.n	800694a <_printf_i+0xce>
 80069e4:	2320      	movs	r3, #32
 80069e6:	6822      	ldr	r2, [r4, #0]
 80069e8:	439a      	bics	r2, r3
 80069ea:	6022      	str	r2, [r4, #0]
 80069ec:	e7ad      	b.n	800694a <_printf_i+0xce>
 80069ee:	2220      	movs	r2, #32
 80069f0:	6809      	ldr	r1, [r1, #0]
 80069f2:	430a      	orrs	r2, r1
 80069f4:	6022      	str	r2, [r4, #0]
 80069f6:	0022      	movs	r2, r4
 80069f8:	2178      	movs	r1, #120	; 0x78
 80069fa:	3245      	adds	r2, #69	; 0x45
 80069fc:	7011      	strb	r1, [r2, #0]
 80069fe:	4a27      	ldr	r2, [pc, #156]	; (8006a9c <_printf_i+0x220>)
 8006a00:	e7e1      	b.n	80069c6 <_printf_i+0x14a>
 8006a02:	0648      	lsls	r0, r1, #25
 8006a04:	d5e6      	bpl.n	80069d4 <_printf_i+0x158>
 8006a06:	b2ad      	uxth	r5, r5
 8006a08:	e7e4      	b.n	80069d4 <_printf_i+0x158>
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	680d      	ldr	r5, [r1, #0]
 8006a0e:	1d10      	adds	r0, r2, #4
 8006a10:	6949      	ldr	r1, [r1, #20]
 8006a12:	6018      	str	r0, [r3, #0]
 8006a14:	6813      	ldr	r3, [r2, #0]
 8006a16:	062e      	lsls	r6, r5, #24
 8006a18:	d501      	bpl.n	8006a1e <_printf_i+0x1a2>
 8006a1a:	6019      	str	r1, [r3, #0]
 8006a1c:	e002      	b.n	8006a24 <_printf_i+0x1a8>
 8006a1e:	066d      	lsls	r5, r5, #25
 8006a20:	d5fb      	bpl.n	8006a1a <_printf_i+0x19e>
 8006a22:	8019      	strh	r1, [r3, #0]
 8006a24:	2300      	movs	r3, #0
 8006a26:	9e04      	ldr	r6, [sp, #16]
 8006a28:	6123      	str	r3, [r4, #16]
 8006a2a:	e7bb      	b.n	80069a4 <_printf_i+0x128>
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	1d11      	adds	r1, r2, #4
 8006a30:	6019      	str	r1, [r3, #0]
 8006a32:	6816      	ldr	r6, [r2, #0]
 8006a34:	2100      	movs	r1, #0
 8006a36:	0030      	movs	r0, r6
 8006a38:	6862      	ldr	r2, [r4, #4]
 8006a3a:	f000 f831 	bl	8006aa0 <memchr>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	d001      	beq.n	8006a46 <_printf_i+0x1ca>
 8006a42:	1b80      	subs	r0, r0, r6
 8006a44:	6060      	str	r0, [r4, #4]
 8006a46:	6863      	ldr	r3, [r4, #4]
 8006a48:	6123      	str	r3, [r4, #16]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	9a04      	ldr	r2, [sp, #16]
 8006a4e:	7013      	strb	r3, [r2, #0]
 8006a50:	e7a8      	b.n	80069a4 <_printf_i+0x128>
 8006a52:	6923      	ldr	r3, [r4, #16]
 8006a54:	0032      	movs	r2, r6
 8006a56:	9906      	ldr	r1, [sp, #24]
 8006a58:	9805      	ldr	r0, [sp, #20]
 8006a5a:	9d07      	ldr	r5, [sp, #28]
 8006a5c:	47a8      	blx	r5
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	d0aa      	beq.n	80069b8 <_printf_i+0x13c>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	079b      	lsls	r3, r3, #30
 8006a66:	d415      	bmi.n	8006a94 <_printf_i+0x218>
 8006a68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a6a:	68e0      	ldr	r0, [r4, #12]
 8006a6c:	4298      	cmp	r0, r3
 8006a6e:	daa5      	bge.n	80069bc <_printf_i+0x140>
 8006a70:	0018      	movs	r0, r3
 8006a72:	e7a3      	b.n	80069bc <_printf_i+0x140>
 8006a74:	0022      	movs	r2, r4
 8006a76:	2301      	movs	r3, #1
 8006a78:	9906      	ldr	r1, [sp, #24]
 8006a7a:	9805      	ldr	r0, [sp, #20]
 8006a7c:	9e07      	ldr	r6, [sp, #28]
 8006a7e:	3219      	adds	r2, #25
 8006a80:	47b0      	blx	r6
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	d098      	beq.n	80069b8 <_printf_i+0x13c>
 8006a86:	3501      	adds	r5, #1
 8006a88:	68e3      	ldr	r3, [r4, #12]
 8006a8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a8c:	1a9b      	subs	r3, r3, r2
 8006a8e:	42ab      	cmp	r3, r5
 8006a90:	dcf0      	bgt.n	8006a74 <_printf_i+0x1f8>
 8006a92:	e7e9      	b.n	8006a68 <_printf_i+0x1ec>
 8006a94:	2500      	movs	r5, #0
 8006a96:	e7f7      	b.n	8006a88 <_printf_i+0x20c>
 8006a98:	08006f95 	.word	0x08006f95
 8006a9c:	08006fa6 	.word	0x08006fa6

08006aa0 <memchr>:
 8006aa0:	b2c9      	uxtb	r1, r1
 8006aa2:	1882      	adds	r2, r0, r2
 8006aa4:	4290      	cmp	r0, r2
 8006aa6:	d101      	bne.n	8006aac <memchr+0xc>
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	4770      	bx	lr
 8006aac:	7803      	ldrb	r3, [r0, #0]
 8006aae:	428b      	cmp	r3, r1
 8006ab0:	d0fb      	beq.n	8006aaa <memchr+0xa>
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	e7f6      	b.n	8006aa4 <memchr+0x4>

08006ab6 <memmove>:
 8006ab6:	b510      	push	{r4, lr}
 8006ab8:	4288      	cmp	r0, r1
 8006aba:	d902      	bls.n	8006ac2 <memmove+0xc>
 8006abc:	188b      	adds	r3, r1, r2
 8006abe:	4298      	cmp	r0, r3
 8006ac0:	d303      	bcc.n	8006aca <memmove+0x14>
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	e007      	b.n	8006ad6 <memmove+0x20>
 8006ac6:	5c8b      	ldrb	r3, [r1, r2]
 8006ac8:	5483      	strb	r3, [r0, r2]
 8006aca:	3a01      	subs	r2, #1
 8006acc:	d2fb      	bcs.n	8006ac6 <memmove+0x10>
 8006ace:	bd10      	pop	{r4, pc}
 8006ad0:	5ccc      	ldrb	r4, [r1, r3]
 8006ad2:	54c4      	strb	r4, [r0, r3]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d1fa      	bne.n	8006ad0 <memmove+0x1a>
 8006ada:	e7f8      	b.n	8006ace <memmove+0x18>

08006adc <_realloc_r>:
 8006adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ade:	0007      	movs	r7, r0
 8006ae0:	000e      	movs	r6, r1
 8006ae2:	0014      	movs	r4, r2
 8006ae4:	2900      	cmp	r1, #0
 8006ae6:	d105      	bne.n	8006af4 <_realloc_r+0x18>
 8006ae8:	0011      	movs	r1, r2
 8006aea:	f7ff fb7f 	bl	80061ec <_malloc_r>
 8006aee:	0005      	movs	r5, r0
 8006af0:	0028      	movs	r0, r5
 8006af2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006af4:	2a00      	cmp	r2, #0
 8006af6:	d103      	bne.n	8006b00 <_realloc_r+0x24>
 8006af8:	f7ff fca4 	bl	8006444 <_free_r>
 8006afc:	0025      	movs	r5, r4
 8006afe:	e7f7      	b.n	8006af0 <_realloc_r+0x14>
 8006b00:	f000 f81b 	bl	8006b3a <_malloc_usable_size_r>
 8006b04:	9001      	str	r0, [sp, #4]
 8006b06:	4284      	cmp	r4, r0
 8006b08:	d803      	bhi.n	8006b12 <_realloc_r+0x36>
 8006b0a:	0035      	movs	r5, r6
 8006b0c:	0843      	lsrs	r3, r0, #1
 8006b0e:	42a3      	cmp	r3, r4
 8006b10:	d3ee      	bcc.n	8006af0 <_realloc_r+0x14>
 8006b12:	0021      	movs	r1, r4
 8006b14:	0038      	movs	r0, r7
 8006b16:	f7ff fb69 	bl	80061ec <_malloc_r>
 8006b1a:	1e05      	subs	r5, r0, #0
 8006b1c:	d0e8      	beq.n	8006af0 <_realloc_r+0x14>
 8006b1e:	9b01      	ldr	r3, [sp, #4]
 8006b20:	0022      	movs	r2, r4
 8006b22:	429c      	cmp	r4, r3
 8006b24:	d900      	bls.n	8006b28 <_realloc_r+0x4c>
 8006b26:	001a      	movs	r2, r3
 8006b28:	0031      	movs	r1, r6
 8006b2a:	0028      	movs	r0, r5
 8006b2c:	f7ff fb2a 	bl	8006184 <memcpy>
 8006b30:	0031      	movs	r1, r6
 8006b32:	0038      	movs	r0, r7
 8006b34:	f7ff fc86 	bl	8006444 <_free_r>
 8006b38:	e7da      	b.n	8006af0 <_realloc_r+0x14>

08006b3a <_malloc_usable_size_r>:
 8006b3a:	1f0b      	subs	r3, r1, #4
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	1f18      	subs	r0, r3, #4
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	da01      	bge.n	8006b48 <_malloc_usable_size_r+0xe>
 8006b44:	580b      	ldr	r3, [r1, r0]
 8006b46:	18c0      	adds	r0, r0, r3
 8006b48:	4770      	bx	lr
	...

08006b4c <_init>:
 8006b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4e:	46c0      	nop			; (mov r8, r8)
 8006b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b52:	bc08      	pop	{r3}
 8006b54:	469e      	mov	lr, r3
 8006b56:	4770      	bx	lr

08006b58 <_fini>:
 8006b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5a:	46c0      	nop			; (mov r8, r8)
 8006b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b5e:	bc08      	pop	{r3}
 8006b60:	469e      	mov	lr, r3
 8006b62:	4770      	bx	lr
