// Seed: 2120574193
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output uwire id_1;
  generate
    assign id_1 = {id_3 + -1{id_2}};
  endgenerate
  assign module_1.id_2 = 0;
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5
);
  localparam id_7 = 1;
  assign id_2 = -1;
  final $unsigned(52);
  ;
  final begin : LABEL_0
    if (1) begin : LABEL_1
      id_2 <= -1;
    end
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_2 = id_0;
endmodule
