{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542870690982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542870690982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 14:11:30 2018 " "Processing started: Thu Nov 22 14:11:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542870690982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542870690982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau2 -c cau2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau2 -c cau2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542870690983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542870691803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau2.v 3 3 " "Found 3 design units, including 3 entities, in source file cau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau2 " "Found entity 1: cau2" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542870692057 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542870692057 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542870692057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542870692057 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau2.v(8) " "Verilog HDL Instantiation warning at cau2.v(8): instance has no name" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542870692059 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau2.v(9) " "Verilog HDL Instantiation warning at cau2.v(9): instance has no name" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542870692060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau2 " "Elaborating entity \"cau2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542870692193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_11 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_11\"" {  } { { "cau2.v" "comb_11" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542870692244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_12 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_12\"" {  } { { "cau2.v" "comb_12" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542870692279 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cau2.v(34) " "Verilog HDL Case Statement warning at cau2.v(34): incomplete case statement has no default case item" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1542870692281 "|cau2|decoder:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex cau2.v(33) " "Verilog HDL Always Construct warning at cau2.v(33): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1542870692282 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] cau2.v(33) " "Inferred latch for \"hex\[0\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692285 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] cau2.v(33) " "Inferred latch for \"hex\[1\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692285 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] cau2.v(33) " "Inferred latch for \"hex\[2\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692285 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] cau2.v(33) " "Inferred latch for \"hex\[3\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692286 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] cau2.v(33) " "Inferred latch for \"hex\[4\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692286 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] cau2.v(33) " "Inferred latch for \"hex\[5\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692286 "|cau2|decoder:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] cau2.v(33) " "Inferred latch for \"hex\[6\]\" at cau2.v(33)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542870692286 "|cau2|decoder:comb_12"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[0\] " "Latch decoder:comb_12\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692981 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[1\] " "Latch decoder:comb_12\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692981 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[2\] " "Latch decoder:comb_12\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692981 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[3\] " "Latch decoder:comb_12\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692982 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[4\] " "Latch decoder:comb_12\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692982 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[5\] " "Latch decoder:comb_12\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692982 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:comb_12\|hex\[6\] " "Latch decoder:comb_12\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542870692982 ""}  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542870692982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_12\|hex\[0\] " "LATCH primitive \"decoder:comb_12\|hex\[0\]\" is permanently enabled" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542870692998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_12\|hex\[3\] " "LATCH primitive \"decoder:comb_12\|hex\[3\]\" is permanently enabled" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542870692998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_12\|hex\[4\] " "LATCH primitive \"decoder:comb_12\|hex\[4\]\" is permanently enabled" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542870692998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_12\|hex\[5\] " "LATCH primitive \"decoder:comb_12\|hex\[5\]\" is permanently enabled" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542870692998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:comb_12\|hex\[6\] " "LATCH primitive \"decoder:comb_12\|hex\[6\]\" is permanently enabled" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542870692998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542870693007 "|cau2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau2/cau2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542870693007 "|cau2|HEX0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542870693007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542870693337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542870693337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542870693426 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542870693426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542870693426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542870693426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542870693479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 14:11:33 2018 " "Processing ended: Thu Nov 22 14:11:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542870693479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542870693479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542870693479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542870693479 ""}
