# üóìÔ∏è Date: 2025-08-07

## ‚úÖ Work Done Today

### üîπ Universal Combinational Circuit List

#### 1. Basic Logic Gates (Single function gates)
-  NOT / Inverter
-  Buffer
-  AND (2, 3, 4, N inputs)
-  OR (2, 3, 4, N inputs)
-  NAND (2, 3, 4, N inputs)
-  NOR (2, 3, 4, N inputs)
-  XOR (2, 3, 4, N inputs)
-  XNOR (2, 3, 4, N inputs)
#### 2. Complex / Special Logic Gates
-  Transmission Gate (TG)
-  Tri-State Buffer (TBUF)
-  Schmitt Trigger
-  Majority Gate (outputs 1 if majority inputs are 1)
-  Minority Gate (outputs 1 if majority inputs are 0)
-  AOI (AND-OR-Invert, e.g., AOI21, AOI22)
-  OAI (OR-AND-Invert, e.g., OAI21, OAI22)
-  MUX-based Logic Cells
#### 3. Arithmetic Circuits
- Half Adder
- Full Adder
- Half Subtractor
- Full Subtractor
- Ripple Carry Adder (RCA)
- Carry Lookahead Adder (CLA)
- Carry Skip Adder (CSA)
- Carry Select Adder (CSLA)
- Carry Save Adder (also CSA, different context)
- Parallel Prefix Adders (Kogge-Stone, Brent-Kung, Sklansky, Ladner-Fischer)
- Binary Multiplier (Array Multiplier, Wallace Tree, Booth Multiplier)
- Bit-Serial Multiplier
- Binary Divider (Restoring, Non-Restoring, SRT Division)
- Square Root Circuit (Digit-by-digit binary method)
- Incrementer / Decrementer
#### 4. Data Routing / Selection Circuits
- Multiplexer (MUX) (2:1, 4:1, 8:1, 16:1, N:1)
- Demultiplexer (DEMUX) (1:2, 1:4, 1:8, 1:16)
- Decoder (2-to-4, 3-to-8, 4-to-16, N-to-2‚Åø)
- Encoder (4-to-2, 8-to-3, N-to-log‚ÇÇN)
- Priority Encoder (gives highest-priority active input)
- Shifter
    - Logical Shifter (left/right)
    - Arithmetic Shifter (left/right)
    - Barrel Shifter (multi-bit rotate/shift in one cycle)
- Rotator (circular shift left/right)
#### 5. Logic Networks
- Parity Generator
- Parity Checker
- Equality Comparator (1-bit, N-bit)
- Magnitude Comparator
- Odd/Even Detector
- Zero Detector
- Bit Counter (Population Count / Hamming Weight)
- Majority/Minority Logic
- One-Hot Detector
#### 6. Special-Purpose Combinational Blocks
- ALU (Arithmetic Logic Unit) (combinational part)
- PLA (Programmable Logic Array)
- PAL (Programmable Array Logic)
- ROM (Read-Only Memory) ‚Äî when implemented as pure combinational logic
- CAM (Content Addressable Memory) ‚Äî combinational match logic
- CRC Generator / Checker
- Hash Function Blocks (e.g., small hardware S-box in cryptography)
- Lookup Tables (LUTs) (FPGA primitives)
  
###    RTL Generator 
[Design Centric Modeling of Digital Hardware](Design_centric_modeling_of_digital_hardware.pdf)
