"D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v=work,Verilog_2001"
