srcscan starts
INFO: analyzing module SPI (VERI-9002)
C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/SPI.v(29): INFO: undeclared symbol SDOUT_int, assumed default net type wire (VERI-9004)
INFO: analyzing module dff_sr (VERI-9002)
INFO: analyzing module shift_register (VERI-9002)
INFO: analyzing module design_1_SPI_0_0 (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:design_1_SPI_0_0
END of tops
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/sim/design_1_SPI_0_0.v(57): INFO: compiling module 'design_1_SPI_0_0_default' (VERI-1018)
