
446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aa0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08004c70  08004c70  00005c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cdc  08004cdc  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004cdc  08004cdc  00005cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ce4  08004ce4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ce4  08004ce4  00005ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ce8  08004ce8  00005ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004cec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000068  08004d54  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  08004d54  000063a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000103d9  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ea  00000000  00000000  00016471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  00018960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b2e  00000000  00000000  000197b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022aeb  00000000  00000000  0001a2e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011901  00000000  00000000  0003cdd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3b05  00000000  00000000  0004e6d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001221d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004120  00000000  00000000  0012221c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0012633c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004c58 	.word	0x08004c58

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08004c58 	.word	0x08004c58

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <HAL_CAN_RxFifo0MsgPendingCallback>:
//    	Error_Handler();
//    }
//}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]

	if (hcan->Instance == CAN2) {
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a0b      	ldr	r2, [pc, #44]	@ (80005ec <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d10f      	bne.n	80005e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
  /* Get RX message */
  if (HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &rx_msg.Header, rx_msg.Data) != HAL_OK)
 80005c2:	4b0b      	ldr	r3, [pc, #44]	@ (80005f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	480b      	ldr	r0, [pc, #44]	@ (80005f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80005ca:	f001 fa85 	bl	8001ad8 <HAL_CAN_GetRxMessage>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d006      	beq.n	80005e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
  {
	  CANInterpret(&rx_msg);
 80005d4:	4807      	ldr	r0, [pc, #28]	@ (80005f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80005d6:	f000 f811 	bl	80005fc <CANInterpret>
	  int cheese = 5;
 80005da:	2305      	movs	r3, #5
 80005dc:	60fb      	str	r3, [r7, #12]
    /* Reception Error */
    Error_Handler();
 80005de:	f000 fcb9 	bl	8000f54 <Error_Handler>
  	  }
	}
}
 80005e2:	bf00      	nop
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40006800 	.word	0x40006800
 80005f0:	200000a0 	.word	0x200000a0
 80005f4:	20000084 	.word	0x20000084
 80005f8:	200000dc 	.word	0x200000dc

080005fc <CANInterpret>:



void CANInterpret(Rx* rx_msg)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]


	// Getting the Battery Voltage
	if (rx_msg->Header.StdId == 0x660){
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f5b3 6fcc 	cmp.w	r3, #1632	@ 0x660
 800060c:	d112      	bne.n	8000634 <CANInterpret+0x38>

		raw_rpm = ((uint16_t)rx_msg->Data[1]) | (uint16_t)rx_msg->Data[0];
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	7f5a      	ldrb	r2, [r3, #29]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	7f1b      	ldrb	r3, [r3, #28]
 8000616:	4313      	orrs	r3, r2
 8000618:	b2db      	uxtb	r3, r3
 800061a:	461a      	mov	r2, r3
 800061c:	4b16      	ldr	r3, [pc, #88]	@ (8000678 <CANInterpret+0x7c>)
 800061e:	801a      	strh	r2, [r3, #0]
		raw_voltage = rx_msg->Data[5];
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8000626:	4b15      	ldr	r3, [pc, #84]	@ (800067c <CANInterpret+0x80>)
 8000628:	701a      	strb	r2, [r3, #0]
		raw_gear = rx_msg->Data[4];
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <CANInterpret+0x84>)
 8000632:	701a      	strb	r2, [r3, #0]

	}
	// Getting the Oil Temperature
	 if (rx_msg->Header.StdId == 0x661) {
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f240 6261 	movw	r2, #1633	@ 0x661
 800063c:	4293      	cmp	r3, r2
 800063e:	d10b      	bne.n	8000658 <CANInterpret+0x5c>
		 oil_temp = ((uint16_t)rx_msg->Data[1] << 8) | (uint16_t)rx_msg->Data[0];
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	7f5b      	ldrb	r3, [r3, #29]
 8000644:	021b      	lsls	r3, r3, #8
 8000646:	b21a      	sxth	r2, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7f1b      	ldrb	r3, [r3, #28]
 800064c:	b21b      	sxth	r3, r3
 800064e:	4313      	orrs	r3, r2
 8000650:	b21b      	sxth	r3, r3
 8000652:	b29a      	uxth	r2, r3
 8000654:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <CANInterpret+0x88>)
 8000656:	801a      	strh	r2, [r3, #0]
	}

	 if (rx_msg->Header.StdId == 0x0446) {
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f240 4246 	movw	r2, #1094	@ 0x446
 8000660:	4293      	cmp	r3, r2
 8000662:	d102      	bne.n	800066a <CANInterpret+0x6e>
		 raw_voltage = 69;
 8000664:	4b05      	ldr	r3, [pc, #20]	@ (800067c <CANInterpret+0x80>)
 8000666:	2245      	movs	r2, #69	@ 0x45
 8000668:	701a      	strb	r2, [r3, #0]



	//voltage = (int)(raw_voltage / 10);

}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	200000ac 	.word	0x200000ac
 800067c:	200000ae 	.word	0x200000ae
 8000680:	200000af 	.word	0x200000af
 8000684:	200000b0 	.word	0x200000b0

08000688 <SevenSegment_Update>:
        0x07,  // 7
        0x7f,  // 8
        0x67   // 9
};

void SevenSegment_Update(uint8_t number){
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, ((number>>0)&0x01)); // a
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	f003 0301 	and.w	r3, r3, #1
 8000698:	b2db      	uxtb	r3, r3
 800069a:	461a      	mov	r2, r3
 800069c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006a0:	4825      	ldr	r0, [pc, #148]	@ (8000738 <SevenSegment_Update+0xb0>)
 80006a2:	f002 f837 	bl	8002714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, ((number>>1)&0x01)); // b
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	085b      	lsrs	r3, r3, #1
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	f003 0301 	and.w	r3, r3, #1
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	461a      	mov	r2, r3
 80006b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006b8:	481f      	ldr	r0, [pc, #124]	@ (8000738 <SevenSegment_Update+0xb0>)
 80006ba:	f002 f82b 	bl	8002714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, ((number>>2)&0x01)); // c
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	089b      	lsrs	r3, r3, #2
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	f003 0301 	and.w	r3, r3, #1
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	461a      	mov	r2, r3
 80006cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006d0:	481a      	ldr	r0, [pc, #104]	@ (800073c <SevenSegment_Update+0xb4>)
 80006d2:	f002 f81f 	bl	8002714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, ((number>>3)&0x01)); // d
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	08db      	lsrs	r3, r3, #3
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	f003 0301 	and.w	r3, r3, #1
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	461a      	mov	r2, r3
 80006e4:	2101      	movs	r1, #1
 80006e6:	4814      	ldr	r0, [pc, #80]	@ (8000738 <SevenSegment_Update+0xb0>)
 80006e8:	f002 f814 	bl	8002714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, ((number>>4)&0x01)); // e
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	091b      	lsrs	r3, r3, #4
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	461a      	mov	r2, r3
 80006fa:	2102      	movs	r1, #2
 80006fc:	480e      	ldr	r0, [pc, #56]	@ (8000738 <SevenSegment_Update+0xb0>)
 80006fe:	f002 f809 	bl	8002714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, ((number>>5)&0x01)); // f
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	095b      	lsrs	r3, r3, #5
 8000706:	b2db      	uxtb	r3, r3
 8000708:	f003 0301 	and.w	r3, r3, #1
 800070c:	b2db      	uxtb	r3, r3
 800070e:	461a      	mov	r2, r3
 8000710:	2140      	movs	r1, #64	@ 0x40
 8000712:	4809      	ldr	r0, [pc, #36]	@ (8000738 <SevenSegment_Update+0xb0>)
 8000714:	f001 fffe 	bl	8002714 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, ((number>>6)&0x01)); // g
 8000718:	79fb      	ldrb	r3, [r7, #7]
 800071a:	099b      	lsrs	r3, r3, #6
 800071c:	b2db      	uxtb	r3, r3
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	b2db      	uxtb	r3, r3
 8000724:	461a      	mov	r2, r3
 8000726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800072a:	4803      	ldr	r0, [pc, #12]	@ (8000738 <SevenSegment_Update+0xb0>)
 800072c:	f001 fff2 	bl	8002714 <HAL_GPIO_WritePin>

}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40020800 	.word	0x40020800
 800073c:	40020000 	.word	0x40020000

08000740 <DelayTime>:

void DelayTime(uint16_t time){
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	80fb      	strh	r3, [r7, #6]
		//uint16_t time_passed = 0;


		uint32_t start_time = __HAL_TIM_GET_COUNTER(&htim11);
 800074a:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <DelayTime+0x34>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000750:	60fb      	str	r3, [r7, #12]

		while ((__HAL_TIM_GET_COUNTER(&htim11) - start_time) < time);
 8000752:	bf00      	nop
 8000754:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <DelayTime+0x34>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	1ad2      	subs	r2, r2, r3
 800075e:	88fb      	ldrh	r3, [r7, #6]
 8000760:	429a      	cmp	r2, r3
 8000762:	d3f7      	bcc.n	8000754 <DelayTime+0x14>

}
 8000764:	bf00      	nop
 8000766:	bf00      	nop
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	2000014c 	.word	0x2000014c

08000778 <DisplayRxData>:

void DisplayRxData(uint32_t value) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    // Extract individual digits
    uint8_t temp1 = (value / 1000) % 10; // Thousands place
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a48      	ldr	r2, [pc, #288]	@ (80008a4 <DisplayRxData+0x12c>)
 8000784:	fba2 2303 	umull	r2, r3, r2, r3
 8000788:	0999      	lsrs	r1, r3, #6
 800078a:	4b47      	ldr	r3, [pc, #284]	@ (80008a8 <DisplayRxData+0x130>)
 800078c:	fba3 2301 	umull	r2, r3, r3, r1
 8000790:	08da      	lsrs	r2, r3, #3
 8000792:	4613      	mov	r3, r2
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	4413      	add	r3, r2
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	1aca      	subs	r2, r1, r3
 800079c:	4613      	mov	r3, r2
 800079e:	73fb      	strb	r3, [r7, #15]
    uint8_t temp2 = (value / 100) % 10;  // Hundreds place
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a42      	ldr	r2, [pc, #264]	@ (80008ac <DisplayRxData+0x134>)
 80007a4:	fba2 2303 	umull	r2, r3, r2, r3
 80007a8:	0959      	lsrs	r1, r3, #5
 80007aa:	4b3f      	ldr	r3, [pc, #252]	@ (80008a8 <DisplayRxData+0x130>)
 80007ac:	fba3 2301 	umull	r2, r3, r3, r1
 80007b0:	08da      	lsrs	r2, r3, #3
 80007b2:	4613      	mov	r3, r2
 80007b4:	009b      	lsls	r3, r3, #2
 80007b6:	4413      	add	r3, r2
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	1aca      	subs	r2, r1, r3
 80007bc:	4613      	mov	r3, r2
 80007be:	73bb      	strb	r3, [r7, #14]
    uint8_t temp3 = (value / 10) % 10;   // Tens place
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	4a39      	ldr	r2, [pc, #228]	@ (80008a8 <DisplayRxData+0x130>)
 80007c4:	fba2 2303 	umull	r2, r3, r2, r3
 80007c8:	08d9      	lsrs	r1, r3, #3
 80007ca:	4b37      	ldr	r3, [pc, #220]	@ (80008a8 <DisplayRxData+0x130>)
 80007cc:	fba3 2301 	umull	r2, r3, r3, r1
 80007d0:	08da      	lsrs	r2, r3, #3
 80007d2:	4613      	mov	r3, r2
 80007d4:	009b      	lsls	r3, r3, #2
 80007d6:	4413      	add	r3, r2
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	1aca      	subs	r2, r1, r3
 80007dc:	4613      	mov	r3, r2
 80007de:	737b      	strb	r3, [r7, #13]
    uint8_t temp4 = value % 10;          // Units place
 80007e0:	6879      	ldr	r1, [r7, #4]
 80007e2:	4b31      	ldr	r3, [pc, #196]	@ (80008a8 <DisplayRxData+0x130>)
 80007e4:	fba3 2301 	umull	r2, r3, r3, r1
 80007e8:	08da      	lsrs	r2, r3, #3
 80007ea:	4613      	mov	r3, r2
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	4413      	add	r3, r2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	1aca      	subs	r2, r1, r3
 80007f4:	4613      	mov	r3, r2
 80007f6:	733b      	strb	r3, [r7, #12]

        // Display thousands digit
        SevenSegment_Update(segmentNumber[temp1]);
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
 80007fa:	4a2d      	ldr	r2, [pc, #180]	@ (80008b0 <DisplayRxData+0x138>)
 80007fc:	5cd3      	ldrb	r3, [r2, r3]
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff42 	bl	8000688 <SevenSegment_Update>
        D1_LOW();  // Activate D1
 8000804:	2200      	movs	r2, #0
 8000806:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800080a:	482a      	ldr	r0, [pc, #168]	@ (80008b4 <DisplayRxData+0x13c>)
 800080c:	f001 ff82 	bl	8002714 <HAL_GPIO_WritePin>
        //HAL_Delay(7); // Short delay for this digit
        DelayTime(70);
 8000810:	2046      	movs	r0, #70	@ 0x46
 8000812:	f7ff ff95 	bl	8000740 <DelayTime>
        D1_HIGH(); // Deactivate D1
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4825      	ldr	r0, [pc, #148]	@ (80008b4 <DisplayRxData+0x13c>)
 800081e:	f001 ff79 	bl	8002714 <HAL_GPIO_WritePin>


        // Display hundreds digit
        SevenSegment_Update(segmentNumber[temp2]);
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	4a22      	ldr	r2, [pc, #136]	@ (80008b0 <DisplayRxData+0x138>)
 8000826:	5cd3      	ldrb	r3, [r2, r3]
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff ff2d 	bl	8000688 <SevenSegment_Update>
        D2_LOW();  // Activate D2
 800082e:	2200      	movs	r2, #0
 8000830:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000834:	481f      	ldr	r0, [pc, #124]	@ (80008b4 <DisplayRxData+0x13c>)
 8000836:	f001 ff6d 	bl	8002714 <HAL_GPIO_WritePin>
        //HAL_Delay(7); // Short delay for this digit
        DelayTime(70);
 800083a:	2046      	movs	r0, #70	@ 0x46
 800083c:	f7ff ff80 	bl	8000740 <DelayTime>
        D2_HIGH(); // Deactivate D2
 8000840:	2201      	movs	r2, #1
 8000842:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000846:	481b      	ldr	r0, [pc, #108]	@ (80008b4 <DisplayRxData+0x13c>)
 8000848:	f001 ff64 	bl	8002714 <HAL_GPIO_WritePin>

        // Display tens digit
        SevenSegment_Update(segmentNumber[temp3]);
 800084c:	7b7b      	ldrb	r3, [r7, #13]
 800084e:	4a18      	ldr	r2, [pc, #96]	@ (80008b0 <DisplayRxData+0x138>)
 8000850:	5cd3      	ldrb	r3, [r2, r3]
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff ff18 	bl	8000688 <SevenSegment_Update>
        D3_LOW();  // Activate D3
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800085e:	4815      	ldr	r0, [pc, #84]	@ (80008b4 <DisplayRxData+0x13c>)
 8000860:	f001 ff58 	bl	8002714 <HAL_GPIO_WritePin>
        //HAL_Delay(7); // Short delay for this digit
        DelayTime(70);
 8000864:	2046      	movs	r0, #70	@ 0x46
 8000866:	f7ff ff6b 	bl	8000740 <DelayTime>
        D3_HIGH(); // Deactivate D3
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000870:	4810      	ldr	r0, [pc, #64]	@ (80008b4 <DisplayRxData+0x13c>)
 8000872:	f001 ff4f 	bl	8002714 <HAL_GPIO_WritePin>

        // Display units digit
        SevenSegment_Update(segmentNumber[temp4]);
 8000876:	7b3b      	ldrb	r3, [r7, #12]
 8000878:	4a0d      	ldr	r2, [pc, #52]	@ (80008b0 <DisplayRxData+0x138>)
 800087a:	5cd3      	ldrb	r3, [r2, r3]
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff ff03 	bl	8000688 <SevenSegment_Update>
        D4_LOW();  // Activate D4
 8000882:	2200      	movs	r2, #0
 8000884:	2120      	movs	r1, #32
 8000886:	480c      	ldr	r0, [pc, #48]	@ (80008b8 <DisplayRxData+0x140>)
 8000888:	f001 ff44 	bl	8002714 <HAL_GPIO_WritePin>
        //HAL_Delay(7); // Short delay for this digit
        DelayTime(70);
 800088c:	2046      	movs	r0, #70	@ 0x46
 800088e:	f7ff ff57 	bl	8000740 <DelayTime>
        D4_HIGH(); // Deactivate D4
 8000892:	2201      	movs	r2, #1
 8000894:	2120      	movs	r1, #32
 8000896:	4808      	ldr	r0, [pc, #32]	@ (80008b8 <DisplayRxData+0x140>)
 8000898:	f001 ff3c 	bl	8002714 <HAL_GPIO_WritePin>



}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	10624dd3 	.word	0x10624dd3
 80008a8:	cccccccd 	.word	0xcccccccd
 80008ac:	51eb851f 	.word	0x51eb851f
 80008b0:	20000000 	.word	0x20000000
 80008b4:	40020400 	.word	0x40020400
 80008b8:	40020800 	.word	0x40020800

080008bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08c      	sub	sp, #48	@ 0x30
 80008c0:	af00      	add	r7, sp, #0
	 *
	 *
	 *
	 */

	int numba = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c6:	f000 fd81 	bl	80013cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ca:	f000 f879 	bl	80009c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ce:	f000 fa57 	bl	8000d80 <MX_GPIO_Init>
  MX_TIM14_Init();
 80008d2:	f000 fa07 	bl	8000ce4 <MX_TIM14_Init>
  MX_TIM11_Init();
 80008d6:	f000 f9e1 	bl	8000c9c <MX_TIM11_Init>
  MX_USART2_UART_Init();
 80008da:	f000 fa27 	bl	8000d2c <MX_USART2_UART_Init>
  MX_TIM7_Init();
 80008de:	f000 f9a7 	bl	8000c30 <MX_TIM7_Init>
  MX_CAN2_Init();
 80008e2:	f000 f939 	bl	8000b58 <MX_CAN2_Init>
  MX_CAN1_Init();
 80008e6:	f000 f8dd 	bl	8000aa4 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  // timer is started
  HAL_TIM_Base_Start_IT(&htim14);
 80008ea:	4828      	ldr	r0, [pc, #160]	@ (800098c <main+0xd0>)
 80008ec:	f002 fe44 	bl	8003578 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80008f0:	4827      	ldr	r0, [pc, #156]	@ (8000990 <main+0xd4>)
 80008f2:	f002 fe41 	bl	8003578 <HAL_TIM_Base_Start_IT>
	  //static uint8_t warning_active = 0;

//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); // Turn on decimal point


	  TxData[0] = 0x23;
 80008f6:	4b27      	ldr	r3, [pc, #156]	@ (8000994 <main+0xd8>)
 80008f8:	2223      	movs	r2, #35	@ 0x23
 80008fa:	701a      	strb	r2, [r3, #0]
      TxData[1] = 0x49;
 80008fc:	4b25      	ldr	r3, [pc, #148]	@ (8000994 <main+0xd8>)
 80008fe:	2249      	movs	r2, #73	@ 0x49
 8000900:	705a      	strb	r2, [r3, #1]
      TxData[2] = 0x69;
 8000902:	4b24      	ldr	r3, [pc, #144]	@ (8000994 <main+0xd8>)
 8000904:	2269      	movs	r2, #105	@ 0x69
 8000906:	709a      	strb	r2, [r3, #2]
      TxData[5] = 0x51;
 8000908:	4b22      	ldr	r3, [pc, #136]	@ (8000994 <main+0xd8>)
 800090a:	2251      	movs	r2, #81	@ 0x51
 800090c:	715a      	strb	r2, [r3, #5]
//
      numba++;
 800090e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000910:	3301      	adds	r3, #1
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  if (numba > 50){
 8000914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000916:	2b32      	cmp	r3, #50	@ 0x32
 8000918:	dd01      	ble.n	800091e <main+0x62>
		  numba = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  }
	 if (HAL_CAN_AddTxMessage(&hcan2, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 800091e:	4b1e      	ldr	r3, [pc, #120]	@ (8000998 <main+0xdc>)
 8000920:	4a1c      	ldr	r2, [pc, #112]	@ (8000994 <main+0xd8>)
 8000922:	491e      	ldr	r1, [pc, #120]	@ (800099c <main+0xe0>)
 8000924:	481e      	ldr	r0, [pc, #120]	@ (80009a0 <main+0xe4>)
 8000926:	f001 f807 	bl	8001938 <HAL_CAN_AddTxMessage>


	 // ----------------- UART Code: -----------------------------


	 sprintf(oil_buf, "Oil Temp: %u", oil_temp);
 800092a:	4b1e      	ldr	r3, [pc, #120]	@ (80009a4 <main+0xe8>)
 800092c:	881b      	ldrh	r3, [r3, #0]
 800092e:	b29b      	uxth	r3, r3
 8000930:	461a      	mov	r2, r3
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	491c      	ldr	r1, [pc, #112]	@ (80009a8 <main+0xec>)
 8000936:	4618      	mov	r0, r3
 8000938:	f003 fcee 	bl	8004318 <siprintf>
	 	sprintf(voltage_buf, "Voltage: %u", raw_voltage);
 800093c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <main+0xf0>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	461a      	mov	r2, r3
 8000942:	f107 0318 	add.w	r3, r7, #24
 8000946:	491a      	ldr	r1, [pc, #104]	@ (80009b0 <main+0xf4>)
 8000948:	4618      	mov	r0, r3
 800094a:	f003 fce5 	bl	8004318 <siprintf>
//	 HAL_UART_Transmit(&huart2, (uint8_t*)oil_buf, strlen(oil_buf), HAL_MAX_DELAY);
//
//	 HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);

	 // display voltage
	 HAL_UART_Transmit(&huart2, (uint8_t*)voltage_buf, strlen(voltage_buf), HAL_MAX_DELAY);
 800094e:	f107 0318 	add.w	r3, r7, #24
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff fc5c 	bl	8000210 <strlen>
 8000958:	4603      	mov	r3, r0
 800095a:	b29a      	uxth	r2, r3
 800095c:	f107 0118 	add.w	r1, r7, #24
 8000960:	f04f 33ff 	mov.w	r3, #4294967295
 8000964:	4813      	ldr	r0, [pc, #76]	@ (80009b4 <main+0xf8>)
 8000966:	f003 f91b 	bl	8003ba0 <HAL_UART_Transmit>

	 HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
 800096e:	2202      	movs	r2, #2
 8000970:	4911      	ldr	r1, [pc, #68]	@ (80009b8 <main+0xfc>)
 8000972:	4810      	ldr	r0, [pc, #64]	@ (80009b4 <main+0xf8>)
 8000974:	f003 f914 	bl	8003ba0 <HAL_UART_Transmit>

//
//
//
	 DisplayRxData(voltage);
 8000978:	4b10      	ldr	r3, [pc, #64]	@ (80009bc <main+0x100>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff fefb 	bl	8000778 <DisplayRxData>
//
//	 DisplayRxData(oil_temp);
//
	   HAL_Delay(1); // delay of 1ms
 8000982:	2001      	movs	r0, #1
 8000984:	f000 fd94 	bl	80014b0 <HAL_Delay>
	  TxData[0] = 0x23;
 8000988:	e7b5      	b.n	80008f6 <main+0x3a>
 800098a:	bf00      	nop
 800098c:	20000194 	.word	0x20000194
 8000990:	20000104 	.word	0x20000104
 8000994:	20000240 	.word	0x20000240
 8000998:	2000023c 	.word	0x2000023c
 800099c:	20000224 	.word	0x20000224
 80009a0:	200000dc 	.word	0x200000dc
 80009a4:	200000b0 	.word	0x200000b0
 80009a8:	08004c70 	.word	0x08004c70
 80009ac:	200000ae 	.word	0x200000ae
 80009b0:	08004c80 	.word	0x08004c80
 80009b4:	200001dc 	.word	0x200001dc
 80009b8:	08004c8c 	.word	0x08004c8c
 80009bc:	200000a8 	.word	0x200000a8

080009c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b094      	sub	sp, #80	@ 0x50
 80009c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009c6:	f107 031c 	add.w	r3, r7, #28
 80009ca:	2234      	movs	r2, #52	@ 0x34
 80009cc:	2100      	movs	r1, #0
 80009ce:	4618      	mov	r0, r3
 80009d0:	f003 fcc2 	bl	8004358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009d4:	f107 0308 	add.w	r3, r7, #8
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e4:	2300      	movs	r3, #0
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	4b2c      	ldr	r3, [pc, #176]	@ (8000a9c <SystemClock_Config+0xdc>)
 80009ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ec:	4a2b      	ldr	r2, [pc, #172]	@ (8000a9c <SystemClock_Config+0xdc>)
 80009ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80009f4:	4b29      	ldr	r3, [pc, #164]	@ (8000a9c <SystemClock_Config+0xdc>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a00:	2300      	movs	r3, #0
 8000a02:	603b      	str	r3, [r7, #0]
 8000a04:	4b26      	ldr	r3, [pc, #152]	@ (8000aa0 <SystemClock_Config+0xe0>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a25      	ldr	r2, [pc, #148]	@ (8000aa0 <SystemClock_Config+0xe0>)
 8000a0a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a0e:	6013      	str	r3, [r2, #0]
 8000a10:	4b23      	ldr	r3, [pc, #140]	@ (8000aa0 <SystemClock_Config+0xe0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a20:	2301      	movs	r3, #1
 8000a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a24:	2310      	movs	r3, #16
 8000a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a30:	2308      	movs	r3, #8
 8000a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000a34:	23b4      	movs	r3, #180	@ 0xb4
 8000a36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a40:	2302      	movs	r3, #2
 8000a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f002 fa17 	bl	8002e7c <HAL_RCC_OscConfig>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a54:	f000 fa7e 	bl	8000f54 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a58:	f001 fe76 	bl	8002748 <HAL_PWREx_EnableOverDrive>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a62:	f000 fa77 	bl	8000f54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a66:	230f      	movs	r3, #15
 8000a68:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a72:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000a78:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a7c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a7e:	f107 0308 	add.w	r3, r7, #8
 8000a82:	2105      	movs	r1, #5
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 feaf 	bl	80027e8 <HAL_RCC_ClockConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000a90:	f000 fa60 	bl	8000f54 <Error_Handler>
  }
}
 8000a94:	bf00      	nop
 8000a96:	3750      	adds	r7, #80	@ 0x50
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40007000 	.word	0x40007000

08000aa4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	@ 0x28
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000aaa:	4b29      	ldr	r3, [pc, #164]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000aac:	4a29      	ldr	r2, [pc, #164]	@ (8000b54 <MX_CAN1_Init+0xb0>)
 8000aae:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8000ab0:	4b27      	ldr	r3, [pc, #156]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ab2:	2209      	movs	r2, #9
 8000ab4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8000ab6:	4b26      	ldr	r3, [pc, #152]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ab8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000abc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000abe:	4b24      	ldr	r3, [pc, #144]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000ac4:	4b22      	ldr	r3, [pc, #136]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ac6:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000aca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000acc:	4b20      	ldr	r3, [pc, #128]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ace:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000ad2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ada:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000aec:	4b18      	ldr	r3, [pc, #96]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000af2:	4b17      	ldr	r3, [pc, #92]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000af8:	4815      	ldr	r0, [pc, #84]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000afa:	f000 fcfd 	bl	80014f8 <HAL_CAN_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 8000b04:	f000 fa26 	bl	8000f54 <Error_Handler>
  /* USER CODE BEGIN CAN1_Init 2 */

  	  	  	  CAN_FilterTypeDef  canonefilter;


    		  canonefilter.FilterBank = 1; //change to 1 if CAN stops working
 8000b08:	2301      	movs	r3, #1
 8000b0a:	617b      	str	r3, [r7, #20]
    		  canonefilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	61bb      	str	r3, [r7, #24]
    		  canonefilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b10:	2301      	movs	r3, #1
 8000b12:	61fb      	str	r3, [r7, #28]
    		  canonefilter.FilterIdHigh = 0x0000;
 8000b14:	2300      	movs	r3, #0
 8000b16:	603b      	str	r3, [r7, #0]
    		  canonefilter.FilterIdLow = 0x0000;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	607b      	str	r3, [r7, #4]
    		  canonefilter.FilterMaskIdHigh = 0x0000;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60bb      	str	r3, [r7, #8]
    		  canonefilter.FilterMaskIdLow = 0x0000;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
    		  canonefilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	613b      	str	r3, [r7, #16]
    		  canonefilter.FilterActivation = CAN_FILTER_ENABLE;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	623b      	str	r3, [r7, #32]
    		  canonefilter.SlaveStartFilterBank = 1; // meaningless in our context
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	627b      	str	r3, [r7, #36]	@ 0x24


    		  	  HAL_CAN_ConfigFilter(&hcan1, &canonefilter);
 8000b30:	463b      	mov	r3, r7
 8000b32:	4619      	mov	r1, r3
 8000b34:	4806      	ldr	r0, [pc, #24]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000b36:	f000 fddb 	bl	80016f0 <HAL_CAN_ConfigFilter>
    		  	  HAL_CAN_Start(&hcan1);
 8000b3a:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000b3c:	f000 feb8 	bl	80018b0 <HAL_CAN_Start>

    		  	  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING); // potentially not needed
 8000b40:	2102      	movs	r1, #2
 8000b42:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <MX_CAN1_Init+0xac>)
 8000b44:	f001 f8ea 	bl	8001d1c <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN1_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	3728      	adds	r7, #40	@ 0x28
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200000b4 	.word	0x200000b4
 8000b54:	40006400 	.word	0x40006400

08000b58 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_Init 1 */



  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000b5e:	4b31      	ldr	r3, [pc, #196]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <MX_CAN2_Init+0xd0>)
 8000b62:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 9;
 8000b64:	4b2f      	ldr	r3, [pc, #188]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b66:	2209      	movs	r2, #9
 8000b68:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_LOOPBACK;
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b6c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b70:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b72:	4b2c      	ldr	r3, [pc, #176]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000b78:	4b2a      	ldr	r3, [pc, #168]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b7a:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000b7e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000b80:	4b28      	ldr	r3, [pc, #160]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b82:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000b86:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000b88:	4b26      	ldr	r3, [pc, #152]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000b8e:	4b25      	ldr	r3, [pc, #148]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000b94:	4b23      	ldr	r3, [pc, #140]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000b9a:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000ba0:	4b20      	ldr	r3, [pc, #128]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000bac:	481d      	ldr	r0, [pc, #116]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000bae:	f000 fca3 	bl	80014f8 <HAL_CAN_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_CAN2_Init+0x64>
  {
    Error_Handler();
 8000bb8:	f000 f9cc 	bl	8000f54 <Error_Handler>
  /* USER CODE BEGIN CAN2_Init 2 */

  CAN_FilterTypeDef  canfilterconfig;


  		  canfilterconfig.FilterBank = 1; //change to 1 if CAN stops working
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	617b      	str	r3, [r7, #20]
  		  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61bb      	str	r3, [r7, #24]
  		  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	61fb      	str	r3, [r7, #28]
  		  canfilterconfig.FilterIdHigh = 0x0000;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	603b      	str	r3, [r7, #0]
  		  canfilterconfig.FilterIdLow = 0x0000;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	607b      	str	r3, [r7, #4]
  		  canfilterconfig.FilterMaskIdHigh = 0x0000;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60bb      	str	r3, [r7, #8]
  		  canfilterconfig.FilterMaskIdLow = 0x0000;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60fb      	str	r3, [r7, #12]
  		  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	613b      	str	r3, [r7, #16]
  		  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	623b      	str	r3, [r7, #32]
  		  canfilterconfig.SlaveStartFilterBank = 14; // meaningless in our context
 8000be0:	230e      	movs	r3, #14
 8000be2:	627b      	str	r3, [r7, #36]	@ 0x24


  		  	  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
 8000be4:	463b      	mov	r3, r7
 8000be6:	4619      	mov	r1, r3
 8000be8:	480e      	ldr	r0, [pc, #56]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000bea:	f000 fd81 	bl	80016f0 <HAL_CAN_ConfigFilter>
  		  	  HAL_CAN_Start(&hcan2);
 8000bee:	480d      	ldr	r0, [pc, #52]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000bf0:	f000 fe5e 	bl	80018b0 <HAL_CAN_Start>

  		  	  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	480b      	ldr	r0, [pc, #44]	@ (8000c24 <MX_CAN2_Init+0xcc>)
 8000bf8:	f001 f890 	bl	8001d1c <HAL_CAN_ActivateNotification>



  	  	    TxHeader.StdId = 0x660;  // ID 2 (to match H7's filter)
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <MX_CAN2_Init+0xd4>)
 8000bfe:	f44f 62cc 	mov.w	r2, #1632	@ 0x660
 8000c02:	601a      	str	r2, [r3, #0]
 	        TxHeader.IDE = CAN_ID_STD;  // Standard ID
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <MX_CAN2_Init+0xd4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	609a      	str	r2, [r3, #8]
 	        TxHeader.RTR = CAN_RTR_DATA;  // Data frame
 8000c0a:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <MX_CAN2_Init+0xd4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	60da      	str	r2, [r3, #12]
 	        TxHeader.DLC = 8;  // Length of data (3 bytes)
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <MX_CAN2_Init+0xd4>)
 8000c12:	2208      	movs	r2, #8
 8000c14:	611a      	str	r2, [r3, #16]
 	        TxHeader.TransmitGlobalTime = DISABLE;
 8000c16:	4b05      	ldr	r3, [pc, #20]	@ (8000c2c <MX_CAN2_Init+0xd4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	751a      	strb	r2, [r3, #20]

  /* USER CODE END CAN2_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	3728      	adds	r7, #40	@ 0x28
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200000dc 	.word	0x200000dc
 8000c28:	40006800 	.word	0x40006800
 8000c2c:	20000224 	.word	0x20000224

08000c30 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c36:	463b      	mov	r3, r7
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c40:	4a15      	ldr	r2, [pc, #84]	@ (8000c98 <MX_TIM7_Init+0x68>)
 8000c42:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9000 - 1;
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c46:	f242 3227 	movw	r2, #8999	@ 0x2327
 8000c4a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10 - 1;
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c54:	2209      	movs	r2, #9
 8000c56:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c58:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000c5e:	480d      	ldr	r0, [pc, #52]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c60:	f002 fbaa 	bl	80033b8 <HAL_TIM_Base_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000c6a:	f000 f973 	bl	8000f54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c72:	2300      	movs	r3, #0
 8000c74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000c76:	463b      	mov	r3, r7
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4806      	ldr	r0, [pc, #24]	@ (8000c94 <MX_TIM7_Init+0x64>)
 8000c7c:	f002 feb0 	bl	80039e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000c86:	f000 f965 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000104 	.word	0x20000104
 8000c98:	40001400 	.word	0x40001400

08000c9c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000ca2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ce0 <MX_TIM11_Init+0x44>)
 8000ca4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9000 - 1;
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000ca8:	f242 3227 	movw	r2, #8999	@ 0x2327
 8000cac:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cae:	4b0b      	ldr	r3, [pc, #44]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535 - 1;
 8000cb4:	4b09      	ldr	r3, [pc, #36]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000cb6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000cba:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cbc:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000cc8:	4804      	ldr	r0, [pc, #16]	@ (8000cdc <MX_TIM11_Init+0x40>)
 8000cca:	f002 fb75 	bl	80033b8 <HAL_TIM_Base_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8000cd4:	f000 f93e 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000cd8:	bf00      	nop
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	2000014c 	.word	0x2000014c
 8000ce0:	40014800 	.word	0x40014800

08000ce4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000cea:	4a0f      	ldr	r2, [pc, #60]	@ (8000d28 <MX_TIM14_Init+0x44>)
 8000cec:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 9000 - 1;
 8000cee:	4b0d      	ldr	r3, [pc, #52]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000cf0:	f242 3227 	movw	r2, #8999	@ 0x2327
 8000cf4:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 20 - 1;
 8000cfc:	4b09      	ldr	r3, [pc, #36]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000cfe:	2213      	movs	r2, #19
 8000d00:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d02:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d08:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000d0e:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <MX_TIM14_Init+0x40>)
 8000d10:	f002 fb52 	bl	80033b8 <HAL_TIM_Base_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000d1a:	f000 f91b 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000194 	.word	0x20000194
 8000d28:	40002000 	.word	0x40002000

08000d2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d32:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <MX_USART2_UART_Init+0x50>)
 8000d34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d38:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d44:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d52:	220c      	movs	r2, #12
 8000d54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d56:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d62:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <MX_USART2_UART_Init+0x4c>)
 8000d64:	f002 fecc 	bl	8003b00 <HAL_UART_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d6e:	f000 f8f1 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200001dc 	.word	0x200001dc
 8000d7c:	40004400 	.word	0x40004400

08000d80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08a      	sub	sp, #40	@ 0x28
 8000d84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d86:	f107 0314 	add.w	r3, r7, #20
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	4b44      	ldr	r3, [pc, #272]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a43      	ldr	r2, [pc, #268]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000da0:	f043 0304 	orr.w	r3, r3, #4
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b41      	ldr	r3, [pc, #260]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0304 	and.w	r3, r3, #4
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	4b3d      	ldr	r3, [pc, #244]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a3c      	ldr	r2, [pc, #240]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000dbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b3a      	ldr	r3, [pc, #232]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	4b36      	ldr	r3, [pc, #216]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a35      	ldr	r2, [pc, #212]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b33      	ldr	r3, [pc, #204]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	4b2f      	ldr	r3, [pc, #188]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a2e      	ldr	r2, [pc, #184]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000df4:	f043 0302 	orr.w	r3, r3, #2
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8000eac <MX_GPIO_Init+0x12c>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_1
 8000e06:	2200      	movs	r2, #0
 8000e08:	f646 1163 	movw	r1, #26979	@ 0x6963
 8000e0c:	4828      	ldr	r0, [pc, #160]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000e0e:	f001 fc81 	bl	8002714 <HAL_GPIO_WritePin>
                          |D4_Pin|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	f240 5122 	movw	r1, #1314	@ 0x522
 8000e18:	4826      	ldr	r0, [pc, #152]	@ (8000eb4 <MX_GPIO_Init+0x134>)
 8000e1a:	f001 fc7b 	bl	8002714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D1_Pin|D2_Pin|D3_Pin, GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000e24:	4824      	ldr	r0, [pc, #144]	@ (8000eb8 <MX_GPIO_Init+0x138>)
 8000e26:	f001 fc75 	bl	8002714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC0 PC1
                           D4_Pin PC6 PC8 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_1
 8000e2a:	f646 1363 	movw	r3, #26979	@ 0x6963
 8000e2e:	617b      	str	r3, [r7, #20]
                          |D4_Pin|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e30:	2301      	movs	r3, #1
 8000e32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	4619      	mov	r1, r3
 8000e42:	481b      	ldr	r0, [pc, #108]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000e44:	f001 fad2 	bl	80023ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA5 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_10;
 8000e48:	f240 5322 	movw	r3, #1314	@ 0x522
 8000e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4814      	ldr	r0, [pc, #80]	@ (8000eb4 <MX_GPIO_Init+0x134>)
 8000e62:	f001 fac3 	bl	80023ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e66:	2310      	movs	r3, #16
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e72:	2303      	movs	r3, #3
 8000e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e76:	2305      	movs	r3, #5
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	480c      	ldr	r0, [pc, #48]	@ (8000eb4 <MX_GPIO_Init+0x134>)
 8000e82:	f001 fab3 	bl	80023ec <HAL_GPIO_Init>

  /*Configure GPIO pins : D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D1_Pin|D2_Pin|D3_Pin;
 8000e86:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4806      	ldr	r0, [pc, #24]	@ (8000eb8 <MX_GPIO_Init+0x138>)
 8000ea0:	f001 faa4 	bl	80023ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ea4:	bf00      	nop
 8000ea6:	3728      	adds	r7, #40	@ 0x28
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40023800 	.word	0x40023800
 8000eb0:	40020800 	.word	0x40020800
 8000eb4:	40020000 	.word	0x40020000
 8000eb8:	40020400 	.word	0x40020400

08000ebc <HAL_TIM_PeriodElapsedCallback>:
//  	  }
//	}
//}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
    static uint32_t timer_val = 0;  // Persistent timer value
    static uint8_t led_state = 0;  // 0: LED off, 1: LED on

    if (htim == &htim14) { // Check if this is TIM14 interrupt
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a1d      	ldr	r2, [pc, #116]	@ (8000f3c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d132      	bne.n	8000f32 <HAL_TIM_PeriodElapsedCallback+0x76>
        if (TxData[1] > 5 && led_state == 0) {
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8000f40 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000ece:	785b      	ldrb	r3, [r3, #1]
 8000ed0:	2b05      	cmp	r3, #5
 8000ed2:	d914      	bls.n	8000efe <HAL_TIM_PeriodElapsedCallback+0x42>
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f44 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d110      	bne.n	8000efe <HAL_TIM_PeriodElapsedCallback+0x42>
            // Turn the LED on and start the timer
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);  // Turn LED on
 8000edc:	2201      	movs	r2, #1
 8000ede:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ee2:	4819      	ldr	r0, [pc, #100]	@ (8000f48 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000ee4:	f001 fc16 	bl	8002714 <HAL_GPIO_WritePin>
            timer_val = __HAL_TIM_GET_COUNTER(&htim11);          // Record start time
 8000ee8:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eee:	4a18      	ldr	r2, [pc, #96]	@ (8000f50 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000ef0:	6013      	str	r3, [r2, #0]
            HAL_TIM_Base_Start(&htim11);                        // Start timer if not already running
 8000ef2:	4816      	ldr	r0, [pc, #88]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000ef4:	f002 fab0 	bl	8003458 <HAL_TIM_Base_Start>
            led_state = 1;                                      // Update state
 8000ef8:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
        }

        if (led_state == 1) {
 8000efe:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d115      	bne.n	8000f32 <HAL_TIM_PeriodElapsedCallback+0x76>
            // Check if 6 seconds have elapsed
            if (__HAL_TIM_GET_COUNTER(&htim11) - timer_val >= 60000) {
 8000f06:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f0c:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d90b      	bls.n	8000f32 <HAL_TIM_PeriodElapsedCallback+0x76>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // Turn LED off
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f20:	4809      	ldr	r0, [pc, #36]	@ (8000f48 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f22:	f001 fbf7 	bl	8002714 <HAL_GPIO_WritePin>
                HAL_TIM_Base_Stop(&htim11);                          // Stop timer
 8000f26:	4809      	ldr	r0, [pc, #36]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000f28:	f002 fafe 	bl	8003528 <HAL_TIM_Base_Stop>
                led_state = 0;                                       // Reset state
 8000f2c:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]
    if (htim == &htim7) {
//    	DisplayRxData(oil_temp);


    }
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000194 	.word	0x20000194
 8000f40:	20000240 	.word	0x20000240
 8000f44:	20000248 	.word	0x20000248
 8000f48:	40020000 	.word	0x40020000
 8000f4c:	2000014c 	.word	0x2000014c
 8000f50:	2000024c 	.word	0x2000024c

08000f54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f58:	b672      	cpsid	i
}
 8000f5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <Error_Handler+0x8>

08000f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <HAL_MspInit+0x4c>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fac <HAL_MspInit+0x4c>)
 8000f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f76:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <HAL_MspInit+0x4c>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <HAL_MspInit+0x4c>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	4a08      	ldr	r2, [pc, #32]	@ (8000fac <HAL_MspInit+0x4c>)
 8000f8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f92:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <HAL_MspInit+0x4c>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800

08000fb0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08c      	sub	sp, #48	@ 0x30
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 031c 	add.w	r3, r7, #28
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a47      	ldr	r2, [pc, #284]	@ (80010ec <HAL_CAN_MspInit+0x13c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d136      	bne.n	8001040 <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000fd2:	4b47      	ldr	r3, [pc, #284]	@ (80010f0 <HAL_CAN_MspInit+0x140>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4a45      	ldr	r2, [pc, #276]	@ (80010f0 <HAL_CAN_MspInit+0x140>)
 8000fda:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000fdc:	4b44      	ldr	r3, [pc, #272]	@ (80010f0 <HAL_CAN_MspInit+0x140>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d10d      	bne.n	8001000 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	4b42      	ldr	r3, [pc, #264]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fec:	4a41      	ldr	r2, [pc, #260]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8000fee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ffc:	61bb      	str	r3, [r7, #24]
 8000ffe:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	4b3b      	ldr	r3, [pc, #236]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8001006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001008:	4a3a      	ldr	r2, [pc, #232]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001010:	4b38      	ldr	r3, [pc, #224]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800101c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102a:	2303      	movs	r3, #3
 800102c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800102e:	2309      	movs	r3, #9
 8001030:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 031c 	add.w	r3, r7, #28
 8001036:	4619      	mov	r1, r3
 8001038:	482f      	ldr	r0, [pc, #188]	@ (80010f8 <HAL_CAN_MspInit+0x148>)
 800103a:	f001 f9d7 	bl	80023ec <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800103e:	e050      	b.n	80010e2 <HAL_CAN_MspInit+0x132>
  else if(hcan->Instance==CAN2)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a2d      	ldr	r2, [pc, #180]	@ (80010fc <HAL_CAN_MspInit+0x14c>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d14b      	bne.n	80010e2 <HAL_CAN_MspInit+0x132>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]
 800104e:	4b29      	ldr	r3, [pc, #164]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001052:	4a28      	ldr	r2, [pc, #160]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8001054:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001058:	6413      	str	r3, [r2, #64]	@ 0x40
 800105a:	4b26      	ldr	r3, [pc, #152]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001066:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <HAL_CAN_MspInit+0x140>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	3301      	adds	r3, #1
 800106c:	4a20      	ldr	r2, [pc, #128]	@ (80010f0 <HAL_CAN_MspInit+0x140>)
 800106e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001070:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <HAL_CAN_MspInit+0x140>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d10d      	bne.n	8001094 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 800107e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001080:	4a1c      	ldr	r2, [pc, #112]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 8001082:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001086:	6413      	str	r3, [r2, #64]	@ 0x40
 8001088:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 800108a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001090:	60fb      	str	r3, [r7, #12]
 8001092:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001094:	2300      	movs	r3, #0
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 800109a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109c:	4a15      	ldr	r2, [pc, #84]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 800109e:	f043 0302 	orr.w	r3, r3, #2
 80010a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <HAL_CAN_MspInit+0x144>)
 80010a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 80010b0:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 80010b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010be:	2303      	movs	r3, #3
 80010c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80010c2:	2309      	movs	r3, #9
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c6:	f107 031c 	add.w	r3, r7, #28
 80010ca:	4619      	mov	r1, r3
 80010cc:	480c      	ldr	r0, [pc, #48]	@ (8001100 <HAL_CAN_MspInit+0x150>)
 80010ce:	f001 f98d 	bl	80023ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 1, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2101      	movs	r1, #1
 80010d6:	2040      	movs	r0, #64	@ 0x40
 80010d8:	f001 f951 	bl	800237e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80010dc:	2040      	movs	r0, #64	@ 0x40
 80010de:	f001 f96a 	bl	80023b6 <HAL_NVIC_EnableIRQ>
}
 80010e2:	bf00      	nop
 80010e4:	3730      	adds	r7, #48	@ 0x30
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40006400 	.word	0x40006400
 80010f0:	20000250 	.word	0x20000250
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020000 	.word	0x40020000
 80010fc:	40006800 	.word	0x40006800
 8001100:	40020400 	.word	0x40020400

08001104 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a26      	ldr	r2, [pc, #152]	@ (80011ac <HAL_TIM_Base_MspInit+0xa8>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d116      	bne.n	8001144 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	4b25      	ldr	r3, [pc, #148]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 800111c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111e:	4a24      	ldr	r2, [pc, #144]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001120:	f043 0320 	orr.w	r3, r3, #32
 8001124:	6413      	str	r3, [r2, #64]	@ 0x40
 8001126:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112a:	f003 0320 	and.w	r3, r3, #32
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	697b      	ldr	r3, [r7, #20]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	2037      	movs	r0, #55	@ 0x37
 8001138:	f001 f921 	bl	800237e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800113c:	2037      	movs	r0, #55	@ 0x37
 800113e:	f001 f93a 	bl	80023b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001142:	e02e      	b.n	80011a2 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM11)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a1a      	ldr	r2, [pc, #104]	@ (80011b4 <HAL_TIM_Base_MspInit+0xb0>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d10e      	bne.n	800116c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	4b17      	ldr	r3, [pc, #92]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001156:	4a16      	ldr	r2, [pc, #88]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800115c:	6453      	str	r3, [r2, #68]	@ 0x44
 800115e:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
}
 800116a:	e01a      	b.n	80011a2 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM14)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a11      	ldr	r2, [pc, #68]	@ (80011b8 <HAL_TIM_Base_MspInit+0xb4>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d115      	bne.n	80011a2 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	4a0c      	ldr	r2, [pc, #48]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001184:	6413      	str	r3, [r2, #64]	@ 0x40
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_TIM_Base_MspInit+0xac>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2102      	movs	r1, #2
 8001196:	202d      	movs	r0, #45	@ 0x2d
 8001198:	f001 f8f1 	bl	800237e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800119c:	202d      	movs	r0, #45	@ 0x2d
 800119e:	f001 f90a 	bl	80023b6 <HAL_NVIC_EnableIRQ>
}
 80011a2:	bf00      	nop
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40001400 	.word	0x40001400
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40014800 	.word	0x40014800
 80011b8:	40002000 	.word	0x40002000

080011bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	@ 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a19      	ldr	r2, [pc, #100]	@ (8001240 <HAL_UART_MspInit+0x84>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d12b      	bne.n	8001236 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <HAL_UART_MspInit+0x88>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	4a17      	ldr	r2, [pc, #92]	@ (8001244 <HAL_UART_MspInit+0x88>)
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <HAL_UART_MspInit+0x88>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <HAL_UART_MspInit+0x88>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	4a10      	ldr	r2, [pc, #64]	@ (8001244 <HAL_UART_MspInit+0x88>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6313      	str	r3, [r2, #48]	@ 0x30
 800120a:	4b0e      	ldr	r3, [pc, #56]	@ (8001244 <HAL_UART_MspInit+0x88>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001216:	230c      	movs	r3, #12
 8001218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121a:	2302      	movs	r3, #2
 800121c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001222:	2303      	movs	r3, #3
 8001224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001226:	2307      	movs	r3, #7
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	4619      	mov	r1, r3
 8001230:	4805      	ldr	r0, [pc, #20]	@ (8001248 <HAL_UART_MspInit+0x8c>)
 8001232:	f001 f8db 	bl	80023ec <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001236:	bf00      	nop
 8001238:	3728      	adds	r7, #40	@ 0x28
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40004400 	.word	0x40004400
 8001244:	40023800 	.word	0x40023800
 8001248:	40020000 	.word	0x40020000

0800124c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <NMI_Handler+0x4>

08001254 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <HardFault_Handler+0x4>

0800125c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <MemManage_Handler+0x4>

08001264 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <BusFault_Handler+0x4>

0800126c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <UsageFault_Handler+0x4>

08001274 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a2:	f000 f8e5 	bl	8001470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80012b2:	f002 f9d1 	bl	8003658 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000194 	.word	0x20000194

080012c0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <TIM7_IRQHandler+0x10>)
 80012c6:	f002 f9c7 	bl	8003658 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000104 	.word	0x20000104

080012d4 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80012d8:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <CAN2_RX0_IRQHandler+0x10>)
 80012da:	f000 fd45 	bl	8001d68 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200000dc 	.word	0x200000dc

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	@ (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	@ (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	@ (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	@ (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	@ (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d207      	bcs.n	8001328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001318:	f003 f826 	bl	8004368 <__errno>
 800131c:	4603      	mov	r3, r0
 800131e:	220c      	movs	r2, #12
 8001320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
 8001326:	e009      	b.n	800133c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132e:	4b07      	ldr	r3, [pc, #28]	@ (800134c <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	4a05      	ldr	r2, [pc, #20]	@ (800134c <_sbrk+0x64>)
 8001338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20020000 	.word	0x20020000
 8001348:	00000400 	.word	0x00000400
 800134c:	20000254 	.word	0x20000254
 8001350:	200003a8 	.word	0x200003a8

08001354 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <SystemInit+0x20>)
 800135a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800135e:	4a05      	ldr	r2, [pc, #20]	@ (8001374 <SystemInit+0x20>)
 8001360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800137c:	f7ff ffea 	bl	8001354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001380:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001382:	490d      	ldr	r1, [pc, #52]	@ (80013b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001384:	4a0d      	ldr	r2, [pc, #52]	@ (80013bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001388:	e002      	b.n	8001390 <LoopCopyDataInit>

0800138a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800138c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800138e:	3304      	adds	r3, #4

08001390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001394:	d3f9      	bcc.n	800138a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001396:	4a0a      	ldr	r2, [pc, #40]	@ (80013c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001398:	4c0a      	ldr	r4, [pc, #40]	@ (80013c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800139c:	e001      	b.n	80013a2 <LoopFillZerobss>

0800139e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800139e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a0:	3204      	adds	r2, #4

080013a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a4:	d3fb      	bcc.n	800139e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80013a6:	f002 ffe5 	bl	8004374 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013aa:	f7ff fa87 	bl	80008bc <main>
  bx  lr    
 80013ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013bc:	08004cec 	.word	0x08004cec
  ldr r2, =_sbss
 80013c0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013c4:	200003a4 	.word	0x200003a4

080013c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013c8:	e7fe      	b.n	80013c8 <ADC_IRQHandler>
	...

080013cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013d0:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <HAL_Init+0x40>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a0d      	ldr	r2, [pc, #52]	@ (800140c <HAL_Init+0x40>)
 80013d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013dc:	4b0b      	ldr	r3, [pc, #44]	@ (800140c <HAL_Init+0x40>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <HAL_Init+0x40>)
 80013e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013e8:	4b08      	ldr	r3, [pc, #32]	@ (800140c <HAL_Init+0x40>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a07      	ldr	r2, [pc, #28]	@ (800140c <HAL_Init+0x40>)
 80013ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f4:	2003      	movs	r0, #3
 80013f6:	f000 ffb7 	bl	8002368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013fa:	200f      	movs	r0, #15
 80013fc:	f000 f808 	bl	8001410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001400:	f7ff fdae 	bl	8000f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40023c00 	.word	0x40023c00

08001410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001418:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <HAL_InitTick+0x54>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <HAL_InitTick+0x58>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001426:	fbb3 f3f1 	udiv	r3, r3, r1
 800142a:	fbb2 f3f3 	udiv	r3, r2, r3
 800142e:	4618      	mov	r0, r3
 8001430:	f000 ffcf 	bl	80023d2 <HAL_SYSTICK_Config>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e00e      	b.n	800145c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2b0f      	cmp	r3, #15
 8001442:	d80a      	bhi.n	800145a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001444:	2200      	movs	r2, #0
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	f04f 30ff 	mov.w	r0, #4294967295
 800144c:	f000 ff97 	bl	800237e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001450:	4a06      	ldr	r2, [pc, #24]	@ (800146c <HAL_InitTick+0x5c>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
 8001458:	e000      	b.n	800145c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000000c 	.word	0x2000000c
 8001468:	20000014 	.word	0x20000014
 800146c:	20000010 	.word	0x20000010

08001470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_IncTick+0x20>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_IncTick+0x24>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4413      	add	r3, r2
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <HAL_IncTick+0x24>)
 8001482:	6013      	str	r3, [r2, #0]
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000014 	.word	0x20000014
 8001494:	20000258 	.word	0x20000258

08001498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return uwTick;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <HAL_GetTick+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20000258 	.word	0x20000258

080014b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014b8:	f7ff ffee 	bl	8001498 <HAL_GetTick>
 80014bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c8:	d005      	beq.n	80014d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ca:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <HAL_Delay+0x44>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	461a      	mov	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	4413      	add	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014d6:	bf00      	nop
 80014d8:	f7ff ffde 	bl	8001498 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d8f7      	bhi.n	80014d8 <HAL_Delay+0x28>
  {
  }
}
 80014e8:	bf00      	nop
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000014 	.word	0x20000014

080014f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d101      	bne.n	800150a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e0ed      	b.n	80016e6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d102      	bne.n	800151c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fd4a 	bl	8000fb0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f042 0201 	orr.w	r2, r2, #1
 800152a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800152c:	f7ff ffb4 	bl	8001498 <HAL_GetTick>
 8001530:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001532:	e012      	b.n	800155a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001534:	f7ff ffb0 	bl	8001498 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b0a      	cmp	r3, #10
 8001540:	d90b      	bls.n	800155a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001546:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2205      	movs	r2, #5
 8001552:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e0c5      	b.n	80016e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	2b00      	cmp	r3, #0
 8001566:	d0e5      	beq.n	8001534 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f022 0202 	bic.w	r2, r2, #2
 8001576:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001578:	f7ff ff8e 	bl	8001498 <HAL_GetTick>
 800157c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800157e:	e012      	b.n	80015a6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001580:	f7ff ff8a 	bl	8001498 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b0a      	cmp	r3, #10
 800158c:	d90b      	bls.n	80015a6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001592:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2205      	movs	r2, #5
 800159e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e09f      	b.n	80016e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1e5      	bne.n	8001580 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	7e1b      	ldrb	r3, [r3, #24]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d108      	bne.n	80015ce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	e007      	b.n	80015de <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	7e5b      	ldrb	r3, [r3, #25]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d108      	bne.n	80015f8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	e007      	b.n	8001608 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001606:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7e9b      	ldrb	r3, [r3, #26]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d108      	bne.n	8001622 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f042 0220 	orr.w	r2, r2, #32
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	e007      	b.n	8001632 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f022 0220 	bic.w	r2, r2, #32
 8001630:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	7edb      	ldrb	r3, [r3, #27]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d108      	bne.n	800164c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f022 0210 	bic.w	r2, r2, #16
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	e007      	b.n	800165c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 0210 	orr.w	r2, r2, #16
 800165a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7f1b      	ldrb	r3, [r3, #28]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d108      	bne.n	8001676 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0208 	orr.w	r2, r2, #8
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	e007      	b.n	8001686 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 0208 	bic.w	r2, r2, #8
 8001684:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	7f5b      	ldrb	r3, [r3, #29]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d108      	bne.n	80016a0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f042 0204 	orr.w	r2, r2, #4
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	e007      	b.n	80016b0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f022 0204 	bic.w	r2, r2, #4
 80016ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	695b      	ldr	r3, [r3, #20]
 80016c4:	ea42 0103 	orr.w	r1, r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	1e5a      	subs	r2, r3, #1
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	430a      	orrs	r2, r1
 80016d4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
	...

080016f0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b087      	sub	sp, #28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001706:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001708:	7cfb      	ldrb	r3, [r7, #19]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d003      	beq.n	8001716 <HAL_CAN_ConfigFilter+0x26>
 800170e:	7cfb      	ldrb	r3, [r7, #19]
 8001710:	2b02      	cmp	r3, #2
 8001712:	f040 80be 	bne.w	8001892 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001716:	4b65      	ldr	r3, [pc, #404]	@ (80018ac <HAL_CAN_ConfigFilter+0x1bc>)
 8001718:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001720:	f043 0201 	orr.w	r2, r3, #1
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001730:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	431a      	orrs	r2, r3
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	f003 031f 	and.w	r3, r3, #31
 8001756:	2201      	movs	r2, #1
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	43db      	mvns	r3, r3
 8001768:	401a      	ands	r2, r3
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d123      	bne.n	80017c0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	43db      	mvns	r3, r3
 8001782:	401a      	ands	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800179a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	3248      	adds	r2, #72	@ 0x48
 80017a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017b6:	6979      	ldr	r1, [r7, #20]
 80017b8:	3348      	adds	r3, #72	@ 0x48
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	440b      	add	r3, r1
 80017be:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d122      	bne.n	800180e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80017e8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3248      	adds	r2, #72	@ 0x48
 80017ee:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001802:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001804:	6979      	ldr	r1, [r7, #20]
 8001806:	3348      	adds	r3, #72	@ 0x48
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	440b      	add	r3, r1
 800180c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d109      	bne.n	800182a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	43db      	mvns	r3, r3
 8001820:	401a      	ands	r2, r3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001828:	e007      	b.n	800183a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	431a      	orrs	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d109      	bne.n	8001856 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	43db      	mvns	r3, r3
 800184c:	401a      	ands	r2, r3
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001854:	e007      	b.n	8001866 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	431a      	orrs	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d107      	bne.n	800187e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	431a      	orrs	r2, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001884:	f023 0201 	bic.w	r2, r3, #1
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	e006      	b.n	80018a0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001896:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
  }
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	371c      	adds	r7, #28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40006400 	.word	0x40006400

080018b0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d12e      	bne.n	8001922 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2202      	movs	r2, #2
 80018c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0201 	bic.w	r2, r2, #1
 80018da:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80018dc:	f7ff fddc 	bl	8001498 <HAL_GetTick>
 80018e0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80018e2:	e012      	b.n	800190a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018e4:	f7ff fdd8 	bl	8001498 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b0a      	cmp	r3, #10
 80018f0:	d90b      	bls.n	800190a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2205      	movs	r2, #5
 8001902:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e012      	b.n	8001930 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1e5      	bne.n	80018e4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800191e:	2300      	movs	r3, #0
 8001920:	e006      	b.n	8001930 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001926:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
  }
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	@ 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
 8001944:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800194c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001956:	7ffb      	ldrb	r3, [r7, #31]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d003      	beq.n	8001964 <HAL_CAN_AddTxMessage+0x2c>
 800195c:	7ffb      	ldrb	r3, [r7, #31]
 800195e:	2b02      	cmp	r3, #2
 8001960:	f040 80ad 	bne.w	8001abe <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10a      	bne.n	8001984 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001974:	2b00      	cmp	r3, #0
 8001976:	d105      	bne.n	8001984 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800197e:	2b00      	cmp	r3, #0
 8001980:	f000 8095 	beq.w	8001aae <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	0e1b      	lsrs	r3, r3, #24
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800198e:	2201      	movs	r2, #1
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	409a      	lsls	r2, r3
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10d      	bne.n	80019bc <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80019aa:	68f9      	ldr	r1, [r7, #12]
 80019ac:	6809      	ldr	r1, [r1, #0]
 80019ae:	431a      	orrs	r2, r3
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	3318      	adds	r3, #24
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	440b      	add	r3, r1
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e00f      	b.n	80019dc <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019c6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019cc:	68f9      	ldr	r1, [r7, #12]
 80019ce:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80019d0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	3318      	adds	r3, #24
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	440b      	add	r3, r1
 80019da:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6819      	ldr	r1, [r3, #0]
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	691a      	ldr	r2, [r3, #16]
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	3318      	adds	r3, #24
 80019e8:	011b      	lsls	r3, r3, #4
 80019ea:	440b      	add	r3, r1
 80019ec:	3304      	adds	r3, #4
 80019ee:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	7d1b      	ldrb	r3, [r3, #20]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d111      	bne.n	8001a1c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	3318      	adds	r3, #24
 8001a00:	011b      	lsls	r3, r3, #4
 8001a02:	4413      	add	r3, r2
 8001a04:	3304      	adds	r3, #4
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	6811      	ldr	r1, [r2, #0]
 8001a0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	3318      	adds	r3, #24
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	440b      	add	r3, r1
 8001a18:	3304      	adds	r3, #4
 8001a1a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3307      	adds	r3, #7
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	061a      	lsls	r2, r3, #24
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3306      	adds	r3, #6
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	041b      	lsls	r3, r3, #16
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3305      	adds	r3, #5
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	4313      	orrs	r3, r2
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	3204      	adds	r2, #4
 8001a3c:	7812      	ldrb	r2, [r2, #0]
 8001a3e:	4610      	mov	r0, r2
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	6811      	ldr	r1, [r2, #0]
 8001a44:	ea43 0200 	orr.w	r2, r3, r0
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	011b      	lsls	r3, r3, #4
 8001a4c:	440b      	add	r3, r1
 8001a4e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001a52:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3303      	adds	r3, #3
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	061a      	lsls	r2, r3, #24
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3302      	adds	r3, #2
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	041b      	lsls	r3, r3, #16
 8001a64:	431a      	orrs	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	4610      	mov	r0, r2
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	6811      	ldr	r1, [r2, #0]
 8001a7a:	ea43 0200 	orr.w	r2, r3, r0
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	440b      	add	r3, r1
 8001a84:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001a88:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3318      	adds	r3, #24
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	4413      	add	r3, r2
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68fa      	ldr	r2, [r7, #12]
 8001a9a:	6811      	ldr	r1, [r2, #0]
 8001a9c:	f043 0201 	orr.w	r2, r3, #1
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3318      	adds	r3, #24
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	440b      	add	r3, r1
 8001aa8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e00e      	b.n	8001acc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e006      	b.n	8001acc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
  }
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3724      	adds	r7, #36	@ 0x24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aec:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001aee:	7dfb      	ldrb	r3, [r7, #23]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d003      	beq.n	8001afc <HAL_CAN_GetRxMessage+0x24>
 8001af4:	7dfb      	ldrb	r3, [r7, #23]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	f040 8103 	bne.w	8001d02 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d10e      	bne.n	8001b20 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d116      	bne.n	8001b3e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b14:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e0f7      	b.n	8001d10 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	f003 0303 	and.w	r3, r3, #3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d107      	bne.n	8001b3e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b32:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e0e8      	b.n	8001d10 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	331b      	adds	r3, #27
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	4413      	add	r3, r2
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0204 	and.w	r2, r3, #4
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10c      	bne.n	8001b76 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	331b      	adds	r3, #27
 8001b64:	011b      	lsls	r3, r3, #4
 8001b66:	4413      	add	r3, r2
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	0d5b      	lsrs	r3, r3, #21
 8001b6c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	e00b      	b.n	8001b8e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	331b      	adds	r3, #27
 8001b7e:	011b      	lsls	r3, r3, #4
 8001b80:	4413      	add	r3, r2
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	08db      	lsrs	r3, r3, #3
 8001b86:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	331b      	adds	r3, #27
 8001b96:	011b      	lsls	r3, r3, #4
 8001b98:	4413      	add	r3, r2
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0202 	and.w	r2, r3, #2
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	331b      	adds	r3, #27
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	4413      	add	r3, r2
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0308 	and.w	r3, r3, #8
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d003      	beq.n	8001bc4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2208      	movs	r2, #8
 8001bc0:	611a      	str	r2, [r3, #16]
 8001bc2:	e00b      	b.n	8001bdc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	331b      	adds	r3, #27
 8001bcc:	011b      	lsls	r3, r3, #4
 8001bce:	4413      	add	r3, r2
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 020f 	and.w	r2, r3, #15
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	331b      	adds	r3, #27
 8001be4:	011b      	lsls	r3, r3, #4
 8001be6:	4413      	add	r3, r2
 8001be8:	3304      	adds	r3, #4
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	0a1b      	lsrs	r3, r3, #8
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	331b      	adds	r3, #27
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	4413      	add	r3, r2
 8001c00:	3304      	adds	r3, #4
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	0c1b      	lsrs	r3, r3, #16
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	011b      	lsls	r3, r3, #4
 8001c14:	4413      	add	r3, r2
 8001c16:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	011b      	lsls	r3, r3, #4
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	0a1a      	lsrs	r2, r3, #8
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	3301      	adds	r3, #1
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	011b      	lsls	r3, r3, #4
 8001c44:	4413      	add	r3, r2
 8001c46:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	0c1a      	lsrs	r2, r3, #16
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	3302      	adds	r3, #2
 8001c52:	b2d2      	uxtb	r2, r2
 8001c54:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	4413      	add	r3, r2
 8001c60:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	0e1a      	lsrs	r2, r3, #24
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	3303      	adds	r3, #3
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	011b      	lsls	r3, r3, #4
 8001c78:	4413      	add	r3, r2
 8001c7a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	3304      	adds	r3, #4
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	4413      	add	r3, r2
 8001c92:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	0a1a      	lsrs	r2, r3, #8
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	3305      	adds	r3, #5
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	4413      	add	r3, r2
 8001cac:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	0c1a      	lsrs	r2, r3, #16
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	3306      	adds	r3, #6
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	0e1a      	lsrs	r2, r3, #24
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	3307      	adds	r3, #7
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d108      	bne.n	8001cee <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f042 0220 	orr.w	r2, r2, #32
 8001cea:	60da      	str	r2, [r3, #12]
 8001cec:	e007      	b.n	8001cfe <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	691a      	ldr	r2, [r3, #16]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f042 0220 	orr.w	r2, r2, #32
 8001cfc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	e006      	b.n	8001d10 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d06:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
  }
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	371c      	adds	r7, #28
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d2c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d002      	beq.n	8001d3a <HAL_CAN_ActivateNotification+0x1e>
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d109      	bne.n	8001d4e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6959      	ldr	r1, [r3, #20]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	e006      	b.n	8001d5c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d52:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
  }
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08a      	sub	sp, #40	@ 0x28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d07c      	beq.n	8001ea8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d023      	beq.n	8001e00 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f983 	bl	80020d6 <HAL_CAN_TxMailbox0CompleteCallback>
 8001dd0:	e016      	b.n	8001e00 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d004      	beq.n	8001de6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dde:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001de4:	e00c      	b.n	8001e00 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	f003 0308 	and.w	r3, r3, #8
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d004      	beq.n	8001dfa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001df8:	e002      	b.n	8001e00 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f989 	bl	8002112 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d024      	beq.n	8001e54 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e12:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f963 	bl	80020ea <HAL_CAN_TxMailbox1CompleteCallback>
 8001e24:	e016      	b.n	8001e54 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d004      	beq.n	8001e3a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e32:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e38:	e00c      	b.n	8001e54 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d004      	beq.n	8001e4e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4c:	e002      	b.n	8001e54 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f969 	bl	8002126 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d024      	beq.n	8001ea8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001e66:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f943 	bl	80020fe <HAL_CAN_TxMailbox2CompleteCallback>
 8001e78:	e016      	b.n	8001ea8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d004      	beq.n	8001e8e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e8c:	e00c      	b.n	8001ea8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d004      	beq.n	8001ea2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ea0:	e002      	b.n	8001ea8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f949 	bl	800213a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001ea8:	6a3b      	ldr	r3, [r7, #32]
 8001eaa:	f003 0308 	and.w	r3, r3, #8
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d00c      	beq.n	8001ecc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f003 0310 	and.w	r3, r3, #16
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d007      	beq.n	8001ecc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2210      	movs	r2, #16
 8001eca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00b      	beq.n	8001eee <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f003 0308 	and.w	r3, r3, #8
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2208      	movs	r2, #8
 8001ee6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f930 	bl	800214e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001eee:	6a3b      	ldr	r3, [r7, #32]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d009      	beq.n	8001f0c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7fe fb52 	bl	80005b0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00c      	beq.n	8001f30 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	f003 0310 	and.w	r3, r3, #16
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d007      	beq.n	8001f30 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2210      	movs	r2, #16
 8001f2e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001f30:	6a3b      	ldr	r3, [r7, #32]
 8001f32:	f003 0320 	and.w	r3, r3, #32
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00b      	beq.n	8001f52 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d006      	beq.n	8001f52 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2208      	movs	r2, #8
 8001f4a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f000 f912 	bl	8002176 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001f52:	6a3b      	ldr	r3, [r7, #32]
 8001f54:	f003 0310 	and.w	r3, r3, #16
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d009      	beq.n	8001f70 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d002      	beq.n	8001f70 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f8f9 	bl	8002162 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001f70:	6a3b      	ldr	r3, [r7, #32]
 8001f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00b      	beq.n	8001f92 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	f003 0310 	and.w	r3, r3, #16
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d006      	beq.n	8001f92 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2210      	movs	r2, #16
 8001f8a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f8fc 	bl	800218a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001f92:	6a3b      	ldr	r3, [r7, #32]
 8001f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d00b      	beq.n	8001fb4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	f003 0308 	and.w	r3, r3, #8
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d006      	beq.n	8001fb4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2208      	movs	r2, #8
 8001fac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f8f5 	bl	800219e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d07b      	beq.n	80020b6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d072      	beq.n	80020ae <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d008      	beq.n	8001fe4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d008      	beq.n	8002000 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d003      	beq.n	8002000 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffa:	f043 0302 	orr.w	r3, r3, #2
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002000:	6a3b      	ldr	r3, [r7, #32]
 8002002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002006:	2b00      	cmp	r3, #0
 8002008:	d008      	beq.n	800201c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	f043 0304 	orr.w	r3, r3, #4
 800201a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800201c:	6a3b      	ldr	r3, [r7, #32]
 800201e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002022:	2b00      	cmp	r3, #0
 8002024:	d043      	beq.n	80020ae <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800202c:	2b00      	cmp	r3, #0
 800202e:	d03e      	beq.n	80020ae <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002036:	2b60      	cmp	r3, #96	@ 0x60
 8002038:	d02b      	beq.n	8002092 <HAL_CAN_IRQHandler+0x32a>
 800203a:	2b60      	cmp	r3, #96	@ 0x60
 800203c:	d82e      	bhi.n	800209c <HAL_CAN_IRQHandler+0x334>
 800203e:	2b50      	cmp	r3, #80	@ 0x50
 8002040:	d022      	beq.n	8002088 <HAL_CAN_IRQHandler+0x320>
 8002042:	2b50      	cmp	r3, #80	@ 0x50
 8002044:	d82a      	bhi.n	800209c <HAL_CAN_IRQHandler+0x334>
 8002046:	2b40      	cmp	r3, #64	@ 0x40
 8002048:	d019      	beq.n	800207e <HAL_CAN_IRQHandler+0x316>
 800204a:	2b40      	cmp	r3, #64	@ 0x40
 800204c:	d826      	bhi.n	800209c <HAL_CAN_IRQHandler+0x334>
 800204e:	2b30      	cmp	r3, #48	@ 0x30
 8002050:	d010      	beq.n	8002074 <HAL_CAN_IRQHandler+0x30c>
 8002052:	2b30      	cmp	r3, #48	@ 0x30
 8002054:	d822      	bhi.n	800209c <HAL_CAN_IRQHandler+0x334>
 8002056:	2b10      	cmp	r3, #16
 8002058:	d002      	beq.n	8002060 <HAL_CAN_IRQHandler+0x2f8>
 800205a:	2b20      	cmp	r3, #32
 800205c:	d005      	beq.n	800206a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800205e:	e01d      	b.n	800209c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002062:	f043 0308 	orr.w	r3, r3, #8
 8002066:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002068:	e019      	b.n	800209e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	f043 0310 	orr.w	r3, r3, #16
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002072:	e014      	b.n	800209e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002076:	f043 0320 	orr.w	r3, r3, #32
 800207a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800207c:	e00f      	b.n	800209e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002084:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002086:	e00a      	b.n	800209e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800208e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002090:	e005      	b.n	800209e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002098:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800209a:	e000      	b.n	800209e <HAL_CAN_IRQHandler+0x336>
            break;
 800209c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	699a      	ldr	r2, [r3, #24]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80020ac:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2204      	movs	r2, #4
 80020b4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f872 	bl	80021b2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	@ 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
	...

080021c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021e4:	4013      	ands	r3, r2
 80021e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	60d3      	str	r3, [r2, #12]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <__NVIC_GetPriorityGrouping+0x18>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	0a1b      	lsrs	r3, r3, #8
 800221a:	f003 0307 	and.w	r3, r3, #7
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	2b00      	cmp	r3, #0
 800223c:	db0b      	blt.n	8002256 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	f003 021f 	and.w	r2, r3, #31
 8002244:	4907      	ldr	r1, [pc, #28]	@ (8002264 <__NVIC_EnableIRQ+0x38>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	095b      	lsrs	r3, r3, #5
 800224c:	2001      	movs	r0, #1
 800224e:	fa00 f202 	lsl.w	r2, r0, r2
 8002252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	e000e100 	.word	0xe000e100

08002268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	6039      	str	r1, [r7, #0]
 8002272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002278:	2b00      	cmp	r3, #0
 800227a:	db0a      	blt.n	8002292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	b2da      	uxtb	r2, r3
 8002280:	490c      	ldr	r1, [pc, #48]	@ (80022b4 <__NVIC_SetPriority+0x4c>)
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	0112      	lsls	r2, r2, #4
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	440b      	add	r3, r1
 800228c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002290:	e00a      	b.n	80022a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4908      	ldr	r1, [pc, #32]	@ (80022b8 <__NVIC_SetPriority+0x50>)
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	3b04      	subs	r3, #4
 80022a0:	0112      	lsls	r2, r2, #4
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	440b      	add	r3, r1
 80022a6:	761a      	strb	r2, [r3, #24]
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	e000e100 	.word	0xe000e100
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022bc:	b480      	push	{r7}
 80022be:	b089      	sub	sp, #36	@ 0x24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	f1c3 0307 	rsb	r3, r3, #7
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	bf28      	it	cs
 80022da:	2304      	movcs	r3, #4
 80022dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3304      	adds	r3, #4
 80022e2:	2b06      	cmp	r3, #6
 80022e4:	d902      	bls.n	80022ec <NVIC_EncodePriority+0x30>
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	3b03      	subs	r3, #3
 80022ea:	e000      	b.n	80022ee <NVIC_EncodePriority+0x32>
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f0:	f04f 32ff 	mov.w	r2, #4294967295
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43da      	mvns	r2, r3
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	401a      	ands	r2, r3
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002304:	f04f 31ff 	mov.w	r1, #4294967295
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	fa01 f303 	lsl.w	r3, r1, r3
 800230e:	43d9      	mvns	r1, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002314:	4313      	orrs	r3, r2
         );
}
 8002316:	4618      	mov	r0, r3
 8002318:	3724      	adds	r7, #36	@ 0x24
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
	...

08002324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3b01      	subs	r3, #1
 8002330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002334:	d301      	bcc.n	800233a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002336:	2301      	movs	r3, #1
 8002338:	e00f      	b.n	800235a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <SysTick_Config+0x40>)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3b01      	subs	r3, #1
 8002340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002342:	210f      	movs	r1, #15
 8002344:	f04f 30ff 	mov.w	r0, #4294967295
 8002348:	f7ff ff8e 	bl	8002268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <SysTick_Config+0x40>)
 800234e:	2200      	movs	r2, #0
 8002350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002352:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <SysTick_Config+0x40>)
 8002354:	2207      	movs	r2, #7
 8002356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	e000e010 	.word	0xe000e010

08002368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff ff29 	bl	80021c8 <__NVIC_SetPriorityGrouping>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800237e:	b580      	push	{r7, lr}
 8002380:	b086      	sub	sp, #24
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
 800238a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002390:	f7ff ff3e 	bl	8002210 <__NVIC_GetPriorityGrouping>
 8002394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68b9      	ldr	r1, [r7, #8]
 800239a:	6978      	ldr	r0, [r7, #20]
 800239c:	f7ff ff8e 	bl	80022bc <NVIC_EncodePriority>
 80023a0:	4602      	mov	r2, r0
 80023a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff ff5d 	bl	8002268 <__NVIC_SetPriority>
}
 80023ae:	bf00      	nop
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	4603      	mov	r3, r0
 80023be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ff31 	bl	800222c <__NVIC_EnableIRQ>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7ff ffa2 	bl	8002324 <SysTick_Config>
 80023e0:	4603      	mov	r3, r0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	@ 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023fe:	2300      	movs	r3, #0
 8002400:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	e165      	b.n	80026d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002408:	2201      	movs	r2, #1
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	4013      	ands	r3, r2
 800241a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	429a      	cmp	r2, r3
 8002422:	f040 8154 	bne.w	80026ce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	2b01      	cmp	r3, #1
 8002430:	d005      	beq.n	800243e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800243a:	2b02      	cmp	r3, #2
 800243c:	d130      	bne.n	80024a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	2203      	movs	r2, #3
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	43db      	mvns	r3, r3
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	4013      	ands	r3, r2
 8002454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4313      	orrs	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002474:	2201      	movs	r2, #1
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	091b      	lsrs	r3, r3, #4
 800248a:	f003 0201 	and.w	r2, r3, #1
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4313      	orrs	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b03      	cmp	r3, #3
 80024aa:	d017      	beq.n	80024dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	2203      	movs	r2, #3
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d123      	bne.n	8002530 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	08da      	lsrs	r2, r3, #3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3208      	adds	r2, #8
 80024f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	220f      	movs	r2, #15
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4313      	orrs	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	08da      	lsrs	r2, r3, #3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3208      	adds	r2, #8
 800252a:	69b9      	ldr	r1, [r7, #24]
 800252c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	2203      	movs	r2, #3
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4013      	ands	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f003 0203 	and.w	r2, r3, #3
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 80ae 	beq.w	80026ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	4b5d      	ldr	r3, [pc, #372]	@ (80026ec <HAL_GPIO_Init+0x300>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a5c      	ldr	r2, [pc, #368]	@ (80026ec <HAL_GPIO_Init+0x300>)
 800257c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b5a      	ldr	r3, [pc, #360]	@ (80026ec <HAL_GPIO_Init+0x300>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800258e:	4a58      	ldr	r2, [pc, #352]	@ (80026f0 <HAL_GPIO_Init+0x304>)
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	089b      	lsrs	r3, r3, #2
 8002594:	3302      	adds	r3, #2
 8002596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	220f      	movs	r2, #15
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43db      	mvns	r3, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4013      	ands	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a4f      	ldr	r2, [pc, #316]	@ (80026f4 <HAL_GPIO_Init+0x308>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d025      	beq.n	8002606 <HAL_GPIO_Init+0x21a>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a4e      	ldr	r2, [pc, #312]	@ (80026f8 <HAL_GPIO_Init+0x30c>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d01f      	beq.n	8002602 <HAL_GPIO_Init+0x216>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4d      	ldr	r2, [pc, #308]	@ (80026fc <HAL_GPIO_Init+0x310>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d019      	beq.n	80025fe <HAL_GPIO_Init+0x212>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002700 <HAL_GPIO_Init+0x314>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d013      	beq.n	80025fa <HAL_GPIO_Init+0x20e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002704 <HAL_GPIO_Init+0x318>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00d      	beq.n	80025f6 <HAL_GPIO_Init+0x20a>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002708 <HAL_GPIO_Init+0x31c>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d007      	beq.n	80025f2 <HAL_GPIO_Init+0x206>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a49      	ldr	r2, [pc, #292]	@ (800270c <HAL_GPIO_Init+0x320>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d101      	bne.n	80025ee <HAL_GPIO_Init+0x202>
 80025ea:	2306      	movs	r3, #6
 80025ec:	e00c      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 80025ee:	2307      	movs	r3, #7
 80025f0:	e00a      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 80025f2:	2305      	movs	r3, #5
 80025f4:	e008      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 80025f6:	2304      	movs	r3, #4
 80025f8:	e006      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 80025fa:	2303      	movs	r3, #3
 80025fc:	e004      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 80025fe:	2302      	movs	r3, #2
 8002600:	e002      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <HAL_GPIO_Init+0x21c>
 8002606:	2300      	movs	r3, #0
 8002608:	69fa      	ldr	r2, [r7, #28]
 800260a:	f002 0203 	and.w	r2, r2, #3
 800260e:	0092      	lsls	r2, r2, #2
 8002610:	4093      	lsls	r3, r2
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4313      	orrs	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002618:	4935      	ldr	r1, [pc, #212]	@ (80026f0 <HAL_GPIO_Init+0x304>)
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	089b      	lsrs	r3, r3, #2
 800261e:	3302      	adds	r3, #2
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002626:	4b3a      	ldr	r3, [pc, #232]	@ (8002710 <HAL_GPIO_Init+0x324>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	43db      	mvns	r3, r3
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	4013      	ands	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800264a:	4a31      	ldr	r2, [pc, #196]	@ (8002710 <HAL_GPIO_Init+0x324>)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002650:	4b2f      	ldr	r3, [pc, #188]	@ (8002710 <HAL_GPIO_Init+0x324>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002674:	4a26      	ldr	r2, [pc, #152]	@ (8002710 <HAL_GPIO_Init+0x324>)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800267a:	4b25      	ldr	r3, [pc, #148]	@ (8002710 <HAL_GPIO_Init+0x324>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800269e:	4a1c      	ldr	r2, [pc, #112]	@ (8002710 <HAL_GPIO_Init+0x324>)
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <HAL_GPIO_Init+0x324>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026c8:	4a11      	ldr	r2, [pc, #68]	@ (8002710 <HAL_GPIO_Init+0x324>)
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	2b0f      	cmp	r3, #15
 80026d8:	f67f ae96 	bls.w	8002408 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026dc:	bf00      	nop
 80026de:	bf00      	nop
 80026e0:	3724      	adds	r7, #36	@ 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40013800 	.word	0x40013800
 80026f4:	40020000 	.word	0x40020000
 80026f8:	40020400 	.word	0x40020400
 80026fc:	40020800 	.word	0x40020800
 8002700:	40020c00 	.word	0x40020c00
 8002704:	40021000 	.word	0x40021000
 8002708:	40021400 	.word	0x40021400
 800270c:	40021800 	.word	0x40021800
 8002710:	40013c00 	.word	0x40013c00

08002714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
 8002720:	4613      	mov	r3, r2
 8002722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002724:	787b      	ldrb	r3, [r7, #1]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272a:	887a      	ldrh	r2, [r7, #2]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002730:	e003      	b.n	800273a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002732:	887b      	ldrh	r3, [r7, #2]
 8002734:	041a      	lsls	r2, r3, #16
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	619a      	str	r2, [r3, #24]
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
	...

08002748 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800274e:	2300      	movs	r3, #0
 8002750:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	603b      	str	r3, [r7, #0]
 8002756:	4b20      	ldr	r3, [pc, #128]	@ (80027d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	4a1f      	ldr	r2, [pc, #124]	@ (80027d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800275c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002760:	6413      	str	r3, [r2, #64]	@ 0x40
 8002762:	4b1d      	ldr	r3, [pc, #116]	@ (80027d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276a:	603b      	str	r3, [r7, #0]
 800276c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800276e:	4b1b      	ldr	r3, [pc, #108]	@ (80027dc <HAL_PWREx_EnableOverDrive+0x94>)
 8002770:	2201      	movs	r2, #1
 8002772:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002774:	f7fe fe90 	bl	8001498 <HAL_GetTick>
 8002778:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800277a:	e009      	b.n	8002790 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800277c:	f7fe fe8c 	bl	8001498 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800278a:	d901      	bls.n	8002790 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e01f      	b.n	80027d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002790:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800279c:	d1ee      	bne.n	800277c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800279e:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027a4:	f7fe fe78 	bl	8001498 <HAL_GetTick>
 80027a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80027aa:	e009      	b.n	80027c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80027ac:	f7fe fe74 	bl	8001498 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027ba:	d901      	bls.n	80027c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e007      	b.n	80027d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80027c0:	4b07      	ldr	r3, [pc, #28]	@ (80027e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027cc:	d1ee      	bne.n	80027ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40023800 	.word	0x40023800
 80027dc:	420e0040 	.word	0x420e0040
 80027e0:	40007000 	.word	0x40007000
 80027e4:	420e0044 	.word	0x420e0044

080027e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d101      	bne.n	80027fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0cc      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027fc:	4b68      	ldr	r3, [pc, #416]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 030f 	and.w	r3, r3, #15
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	429a      	cmp	r2, r3
 8002808:	d90c      	bls.n	8002824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800280a:	4b65      	ldr	r3, [pc, #404]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002812:	4b63      	ldr	r3, [pc, #396]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	429a      	cmp	r2, r3
 800281e:	d001      	beq.n	8002824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0b8      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d020      	beq.n	8002872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800283c:	4b59      	ldr	r3, [pc, #356]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a58      	ldr	r2, [pc, #352]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002846:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d005      	beq.n	8002860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002854:	4b53      	ldr	r3, [pc, #332]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4a52      	ldr	r2, [pc, #328]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800285a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800285e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002860:	4b50      	ldr	r3, [pc, #320]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	494d      	ldr	r1, [pc, #308]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800286e:	4313      	orrs	r3, r2
 8002870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d044      	beq.n	8002908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d107      	bne.n	8002896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	4b47      	ldr	r3, [pc, #284]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d119      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e07f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d003      	beq.n	80028a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028a2:	2b03      	cmp	r3, #3
 80028a4:	d107      	bne.n	80028b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028a6:	4b3f      	ldr	r3, [pc, #252]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d109      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e06f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028b6:	4b3b      	ldr	r3, [pc, #236]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e067      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028c6:	4b37      	ldr	r3, [pc, #220]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f023 0203 	bic.w	r2, r3, #3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	4934      	ldr	r1, [pc, #208]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028d8:	f7fe fdde 	bl	8001498 <HAL_GetTick>
 80028dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028e0:	f7fe fdda 	bl	8001498 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e04f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028f6:	4b2b      	ldr	r3, [pc, #172]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 020c 	and.w	r2, r3, #12
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	429a      	cmp	r2, r3
 8002906:	d1eb      	bne.n	80028e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002908:	4b25      	ldr	r3, [pc, #148]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d20c      	bcs.n	8002930 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b22      	ldr	r3, [pc, #136]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b20      	ldr	r3, [pc, #128]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e032      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	2b00      	cmp	r3, #0
 800293a:	d008      	beq.n	800294e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800293c:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4916      	ldr	r1, [pc, #88]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	4313      	orrs	r3, r2
 800294c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0308 	and.w	r3, r3, #8
 8002956:	2b00      	cmp	r3, #0
 8002958:	d009      	beq.n	800296e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800295a:	4b12      	ldr	r3, [pc, #72]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	490e      	ldr	r1, [pc, #56]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800296a:	4313      	orrs	r3, r2
 800296c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800296e:	f000 f855 	bl	8002a1c <HAL_RCC_GetSysClockFreq>
 8002972:	4602      	mov	r2, r0
 8002974:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	490a      	ldr	r1, [pc, #40]	@ (80029a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002980:	5ccb      	ldrb	r3, [r1, r3]
 8002982:	fa22 f303 	lsr.w	r3, r2, r3
 8002986:	4a09      	ldr	r2, [pc, #36]	@ (80029ac <HAL_RCC_ClockConfig+0x1c4>)
 8002988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800298a:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <HAL_RCC_ClockConfig+0x1c8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe fd3e 	bl	8001410 <HAL_InitTick>

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40023c00 	.word	0x40023c00
 80029a4:	40023800 	.word	0x40023800
 80029a8:	08004c90 	.word	0x08004c90
 80029ac:	2000000c 	.word	0x2000000c
 80029b0:	20000010 	.word	0x20000010

080029b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b8:	4b03      	ldr	r3, [pc, #12]	@ (80029c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	2000000c 	.word	0x2000000c

080029cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029d0:	f7ff fff0 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029d4:	4602      	mov	r2, r0
 80029d6:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	0a9b      	lsrs	r3, r3, #10
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	4903      	ldr	r1, [pc, #12]	@ (80029f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e2:	5ccb      	ldrb	r3, [r1, r3]
 80029e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40023800 	.word	0x40023800
 80029f0:	08004ca0 	.word	0x08004ca0

080029f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029f8:	f7ff ffdc 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029fc:	4602      	mov	r2, r0
 80029fe:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	0b5b      	lsrs	r3, r3, #13
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	4903      	ldr	r1, [pc, #12]	@ (8002a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a0a:	5ccb      	ldrb	r3, [r1, r3]
 8002a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40023800 	.word	0x40023800
 8002a18:	08004ca0 	.word	0x08004ca0

08002a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a20:	b0ae      	sub	sp, #184	@ 0xb8
 8002a22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a30:	2300      	movs	r3, #0
 8002a32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a36:	2300      	movs	r3, #0
 8002a38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a42:	4bcb      	ldr	r3, [pc, #812]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b0c      	cmp	r3, #12
 8002a4c:	f200 8206 	bhi.w	8002e5c <HAL_RCC_GetSysClockFreq+0x440>
 8002a50:	a201      	add	r2, pc, #4	@ (adr r2, 8002a58 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a56:	bf00      	nop
 8002a58:	08002a8d 	.word	0x08002a8d
 8002a5c:	08002e5d 	.word	0x08002e5d
 8002a60:	08002e5d 	.word	0x08002e5d
 8002a64:	08002e5d 	.word	0x08002e5d
 8002a68:	08002a95 	.word	0x08002a95
 8002a6c:	08002e5d 	.word	0x08002e5d
 8002a70:	08002e5d 	.word	0x08002e5d
 8002a74:	08002e5d 	.word	0x08002e5d
 8002a78:	08002a9d 	.word	0x08002a9d
 8002a7c:	08002e5d 	.word	0x08002e5d
 8002a80:	08002e5d 	.word	0x08002e5d
 8002a84:	08002e5d 	.word	0x08002e5d
 8002a88:	08002c8d 	.word	0x08002c8d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a8c:	4bb9      	ldr	r3, [pc, #740]	@ (8002d74 <HAL_RCC_GetSysClockFreq+0x358>)
 8002a8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a92:	e1e7      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a94:	4bb8      	ldr	r3, [pc, #736]	@ (8002d78 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002a96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a9a:	e1e3      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a9c:	4bb4      	ldr	r3, [pc, #720]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002aa8:	4bb1      	ldr	r3, [pc, #708]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d071      	beq.n	8002b98 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ab4:	4bae      	ldr	r3, [pc, #696]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	099b      	lsrs	r3, r3, #6
 8002aba:	2200      	movs	r2, #0
 8002abc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ac0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002ac4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002acc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ad6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ada:	4622      	mov	r2, r4
 8002adc:	462b      	mov	r3, r5
 8002ade:	f04f 0000 	mov.w	r0, #0
 8002ae2:	f04f 0100 	mov.w	r1, #0
 8002ae6:	0159      	lsls	r1, r3, #5
 8002ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aec:	0150      	lsls	r0, r2, #5
 8002aee:	4602      	mov	r2, r0
 8002af0:	460b      	mov	r3, r1
 8002af2:	4621      	mov	r1, r4
 8002af4:	1a51      	subs	r1, r2, r1
 8002af6:	6439      	str	r1, [r7, #64]	@ 0x40
 8002af8:	4629      	mov	r1, r5
 8002afa:	eb63 0301 	sbc.w	r3, r3, r1
 8002afe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	f04f 0300 	mov.w	r3, #0
 8002b08:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b0c:	4649      	mov	r1, r9
 8002b0e:	018b      	lsls	r3, r1, #6
 8002b10:	4641      	mov	r1, r8
 8002b12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b16:	4641      	mov	r1, r8
 8002b18:	018a      	lsls	r2, r1, #6
 8002b1a:	4641      	mov	r1, r8
 8002b1c:	1a51      	subs	r1, r2, r1
 8002b1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b20:	4649      	mov	r1, r9
 8002b22:	eb63 0301 	sbc.w	r3, r3, r1
 8002b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b34:	4649      	mov	r1, r9
 8002b36:	00cb      	lsls	r3, r1, #3
 8002b38:	4641      	mov	r1, r8
 8002b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b3e:	4641      	mov	r1, r8
 8002b40:	00ca      	lsls	r2, r1, #3
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	4603      	mov	r3, r0
 8002b48:	4622      	mov	r2, r4
 8002b4a:	189b      	adds	r3, r3, r2
 8002b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b4e:	462b      	mov	r3, r5
 8002b50:	460a      	mov	r2, r1
 8002b52:	eb42 0303 	adc.w	r3, r2, r3
 8002b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	f04f 0300 	mov.w	r3, #0
 8002b60:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b64:	4629      	mov	r1, r5
 8002b66:	024b      	lsls	r3, r1, #9
 8002b68:	4621      	mov	r1, r4
 8002b6a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b6e:	4621      	mov	r1, r4
 8002b70:	024a      	lsls	r2, r1, #9
 8002b72:	4610      	mov	r0, r2
 8002b74:	4619      	mov	r1, r3
 8002b76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002b88:	f7fd fb9a 	bl	80002c0 <__aeabi_uldivmod>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4613      	mov	r3, r2
 8002b92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b96:	e067      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b98:	4b75      	ldr	r3, [pc, #468]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	099b      	lsrs	r3, r3, #6
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ba4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002ba8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002bb6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002bba:	4622      	mov	r2, r4
 8002bbc:	462b      	mov	r3, r5
 8002bbe:	f04f 0000 	mov.w	r0, #0
 8002bc2:	f04f 0100 	mov.w	r1, #0
 8002bc6:	0159      	lsls	r1, r3, #5
 8002bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bcc:	0150      	lsls	r0, r2, #5
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	4621      	mov	r1, r4
 8002bd4:	1a51      	subs	r1, r2, r1
 8002bd6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002bd8:	4629      	mov	r1, r5
 8002bda:	eb63 0301 	sbc.w	r3, r3, r1
 8002bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002bec:	4649      	mov	r1, r9
 8002bee:	018b      	lsls	r3, r1, #6
 8002bf0:	4641      	mov	r1, r8
 8002bf2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bf6:	4641      	mov	r1, r8
 8002bf8:	018a      	lsls	r2, r1, #6
 8002bfa:	4641      	mov	r1, r8
 8002bfc:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c00:	4649      	mov	r1, r9
 8002c02:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c12:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c1a:	4692      	mov	sl, r2
 8002c1c:	469b      	mov	fp, r3
 8002c1e:	4623      	mov	r3, r4
 8002c20:	eb1a 0303 	adds.w	r3, sl, r3
 8002c24:	623b      	str	r3, [r7, #32]
 8002c26:	462b      	mov	r3, r5
 8002c28:	eb4b 0303 	adc.w	r3, fp, r3
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	f04f 0300 	mov.w	r3, #0
 8002c36:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c3a:	4629      	mov	r1, r5
 8002c3c:	028b      	lsls	r3, r1, #10
 8002c3e:	4621      	mov	r1, r4
 8002c40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c44:	4621      	mov	r1, r4
 8002c46:	028a      	lsls	r2, r1, #10
 8002c48:	4610      	mov	r0, r2
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c50:	2200      	movs	r2, #0
 8002c52:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c54:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c56:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002c5a:	f7fd fb31 	bl	80002c0 <__aeabi_uldivmod>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4613      	mov	r3, r2
 8002c64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c68:	4b41      	ldr	r3, [pc, #260]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	0c1b      	lsrs	r3, r3, #16
 8002c6e:	f003 0303 	and.w	r3, r3, #3
 8002c72:	3301      	adds	r3, #1
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002c7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c8a:	e0eb      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c8c:	4b38      	ldr	r3, [pc, #224]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c98:	4b35      	ldr	r3, [pc, #212]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d06b      	beq.n	8002d7c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca4:	4b32      	ldr	r3, [pc, #200]	@ (8002d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	099b      	lsrs	r3, r3, #6
 8002caa:	2200      	movs	r2, #0
 8002cac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002cb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cb8:	2300      	movs	r3, #0
 8002cba:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cbc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002cc0:	4622      	mov	r2, r4
 8002cc2:	462b      	mov	r3, r5
 8002cc4:	f04f 0000 	mov.w	r0, #0
 8002cc8:	f04f 0100 	mov.w	r1, #0
 8002ccc:	0159      	lsls	r1, r3, #5
 8002cce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cd2:	0150      	lsls	r0, r2, #5
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4621      	mov	r1, r4
 8002cda:	1a51      	subs	r1, r2, r1
 8002cdc:	61b9      	str	r1, [r7, #24]
 8002cde:	4629      	mov	r1, r5
 8002ce0:	eb63 0301 	sbc.w	r3, r3, r1
 8002ce4:	61fb      	str	r3, [r7, #28]
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	f04f 0300 	mov.w	r3, #0
 8002cee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002cf2:	4659      	mov	r1, fp
 8002cf4:	018b      	lsls	r3, r1, #6
 8002cf6:	4651      	mov	r1, sl
 8002cf8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cfc:	4651      	mov	r1, sl
 8002cfe:	018a      	lsls	r2, r1, #6
 8002d00:	4651      	mov	r1, sl
 8002d02:	ebb2 0801 	subs.w	r8, r2, r1
 8002d06:	4659      	mov	r1, fp
 8002d08:	eb63 0901 	sbc.w	r9, r3, r1
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	f04f 0300 	mov.w	r3, #0
 8002d14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d20:	4690      	mov	r8, r2
 8002d22:	4699      	mov	r9, r3
 8002d24:	4623      	mov	r3, r4
 8002d26:	eb18 0303 	adds.w	r3, r8, r3
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	462b      	mov	r3, r5
 8002d2e:	eb49 0303 	adc.w	r3, r9, r3
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d40:	4629      	mov	r1, r5
 8002d42:	024b      	lsls	r3, r1, #9
 8002d44:	4621      	mov	r1, r4
 8002d46:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d4a:	4621      	mov	r1, r4
 8002d4c:	024a      	lsls	r2, r1, #9
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4619      	mov	r1, r3
 8002d52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d56:	2200      	movs	r2, #0
 8002d58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d5a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d5c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d60:	f7fd faae 	bl	80002c0 <__aeabi_uldivmod>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	4613      	mov	r3, r2
 8002d6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d6e:	e065      	b.n	8002e3c <HAL_RCC_GetSysClockFreq+0x420>
 8002d70:	40023800 	.word	0x40023800
 8002d74:	00f42400 	.word	0x00f42400
 8002d78:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d7c:	4b3d      	ldr	r3, [pc, #244]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	099b      	lsrs	r3, r3, #6
 8002d82:	2200      	movs	r2, #0
 8002d84:	4618      	mov	r0, r3
 8002d86:	4611      	mov	r1, r2
 8002d88:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d8e:	2300      	movs	r3, #0
 8002d90:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d92:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002d96:	4642      	mov	r2, r8
 8002d98:	464b      	mov	r3, r9
 8002d9a:	f04f 0000 	mov.w	r0, #0
 8002d9e:	f04f 0100 	mov.w	r1, #0
 8002da2:	0159      	lsls	r1, r3, #5
 8002da4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002da8:	0150      	lsls	r0, r2, #5
 8002daa:	4602      	mov	r2, r0
 8002dac:	460b      	mov	r3, r1
 8002dae:	4641      	mov	r1, r8
 8002db0:	1a51      	subs	r1, r2, r1
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	4649      	mov	r1, r9
 8002db6:	eb63 0301 	sbc.w	r3, r3, r1
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	f04f 0300 	mov.w	r3, #0
 8002dc4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002dc8:	4659      	mov	r1, fp
 8002dca:	018b      	lsls	r3, r1, #6
 8002dcc:	4651      	mov	r1, sl
 8002dce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dd2:	4651      	mov	r1, sl
 8002dd4:	018a      	lsls	r2, r1, #6
 8002dd6:	4651      	mov	r1, sl
 8002dd8:	1a54      	subs	r4, r2, r1
 8002dda:	4659      	mov	r1, fp
 8002ddc:	eb63 0501 	sbc.w	r5, r3, r1
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	00eb      	lsls	r3, r5, #3
 8002dea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dee:	00e2      	lsls	r2, r4, #3
 8002df0:	4614      	mov	r4, r2
 8002df2:	461d      	mov	r5, r3
 8002df4:	4643      	mov	r3, r8
 8002df6:	18e3      	adds	r3, r4, r3
 8002df8:	603b      	str	r3, [r7, #0]
 8002dfa:	464b      	mov	r3, r9
 8002dfc:	eb45 0303 	adc.w	r3, r5, r3
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	f04f 0300 	mov.w	r3, #0
 8002e0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e0e:	4629      	mov	r1, r5
 8002e10:	028b      	lsls	r3, r1, #10
 8002e12:	4621      	mov	r1, r4
 8002e14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e18:	4621      	mov	r1, r4
 8002e1a:	028a      	lsls	r2, r1, #10
 8002e1c:	4610      	mov	r0, r2
 8002e1e:	4619      	mov	r1, r3
 8002e20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e24:	2200      	movs	r2, #0
 8002e26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e28:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e2a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e2e:	f7fd fa47 	bl	80002c0 <__aeabi_uldivmod>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4613      	mov	r3, r2
 8002e38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x458>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	0f1b      	lsrs	r3, r3, #28
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002e4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e5a:	e003      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002e5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	37b8      	adds	r7, #184	@ 0xb8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
 8002e78:	00f42400 	.word	0x00f42400

08002e7c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e28d      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 8083 	beq.w	8002fa2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e9c:	4b94      	ldr	r3, [pc, #592]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f003 030c 	and.w	r3, r3, #12
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d019      	beq.n	8002edc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ea8:	4b91      	ldr	r3, [pc, #580]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 030c 	and.w	r3, r3, #12
        || \
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d106      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002eb4:	4b8e      	ldr	r3, [pc, #568]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ebc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ec0:	d00c      	beq.n	8002edc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec2:	4b8b      	ldr	r3, [pc, #556]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002eca:	2b0c      	cmp	r3, #12
 8002ecc:	d112      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ece:	4b88      	ldr	r3, [pc, #544]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ed6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eda:	d10b      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002edc:	4b84      	ldr	r3, [pc, #528]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d05b      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x124>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d157      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e25a      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002efc:	d106      	bne.n	8002f0c <HAL_RCC_OscConfig+0x90>
 8002efe:	4b7c      	ldr	r3, [pc, #496]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a7b      	ldr	r2, [pc, #492]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e01d      	b.n	8002f48 <HAL_RCC_OscConfig+0xcc>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f14:	d10c      	bne.n	8002f30 <HAL_RCC_OscConfig+0xb4>
 8002f16:	4b76      	ldr	r3, [pc, #472]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a75      	ldr	r2, [pc, #468]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b73      	ldr	r3, [pc, #460]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a72      	ldr	r2, [pc, #456]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e00b      	b.n	8002f48 <HAL_RCC_OscConfig+0xcc>
 8002f30:	4b6f      	ldr	r3, [pc, #444]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a6e      	ldr	r2, [pc, #440]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	4b6c      	ldr	r3, [pc, #432]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a6b      	ldr	r2, [pc, #428]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d013      	beq.n	8002f78 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7fe faa2 	bl	8001498 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f58:	f7fe fa9e 	bl	8001498 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b64      	cmp	r3, #100	@ 0x64
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e21f      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6a:	4b61      	ldr	r3, [pc, #388]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0xdc>
 8002f76:	e014      	b.n	8002fa2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f78:	f7fe fa8e 	bl	8001498 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f80:	f7fe fa8a 	bl	8001498 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	@ 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e20b      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f92:	4b57      	ldr	r3, [pc, #348]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0x104>
 8002f9e:	e000      	b.n	8002fa2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d06f      	beq.n	800308e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fae:	4b50      	ldr	r3, [pc, #320]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d017      	beq.n	8002fea <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fba:	4b4d      	ldr	r3, [pc, #308]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
        || \
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d105      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fc6:	4b4a      	ldr	r3, [pc, #296]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00b      	beq.n	8002fea <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fd2:	4b47      	ldr	r3, [pc, #284]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	d11c      	bne.n	8003018 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fde:	4b44      	ldr	r3, [pc, #272]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d116      	bne.n	8003018 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fea:	4b41      	ldr	r3, [pc, #260]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <HAL_RCC_OscConfig+0x186>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d001      	beq.n	8003002 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e1d3      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003002:	4b3b      	ldr	r3, [pc, #236]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	4937      	ldr	r1, [pc, #220]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8003012:	4313      	orrs	r3, r2
 8003014:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003016:	e03a      	b.n	800308e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d020      	beq.n	8003062 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003020:	4b34      	ldr	r3, [pc, #208]	@ (80030f4 <HAL_RCC_OscConfig+0x278>)
 8003022:	2201      	movs	r2, #1
 8003024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003026:	f7fe fa37 	bl	8001498 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800302e:	f7fe fa33 	bl	8001498 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e1b4      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003040:	4b2b      	ldr	r3, [pc, #172]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0f0      	beq.n	800302e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800304c:	4b28      	ldr	r3, [pc, #160]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	00db      	lsls	r3, r3, #3
 800305a:	4925      	ldr	r1, [pc, #148]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 800305c:	4313      	orrs	r3, r2
 800305e:	600b      	str	r3, [r1, #0]
 8003060:	e015      	b.n	800308e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003062:	4b24      	ldr	r3, [pc, #144]	@ (80030f4 <HAL_RCC_OscConfig+0x278>)
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7fe fa16 	bl	8001498 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003070:	f7fe fa12 	bl	8001498 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e193      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003082:	4b1b      	ldr	r3, [pc, #108]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d036      	beq.n	8003108 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d016      	beq.n	80030d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030a2:	4b15      	ldr	r3, [pc, #84]	@ (80030f8 <HAL_RCC_OscConfig+0x27c>)
 80030a4:	2201      	movs	r2, #1
 80030a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a8:	f7fe f9f6 	bl	8001498 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030b0:	f7fe f9f2 	bl	8001498 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e173      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c2:	4b0b      	ldr	r3, [pc, #44]	@ (80030f0 <HAL_RCC_OscConfig+0x274>)
 80030c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d0f0      	beq.n	80030b0 <HAL_RCC_OscConfig+0x234>
 80030ce:	e01b      	b.n	8003108 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030d0:	4b09      	ldr	r3, [pc, #36]	@ (80030f8 <HAL_RCC_OscConfig+0x27c>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d6:	f7fe f9df 	bl	8001498 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030dc:	e00e      	b.n	80030fc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030de:	f7fe f9db 	bl	8001498 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d907      	bls.n	80030fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e15c      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
 80030f0:	40023800 	.word	0x40023800
 80030f4:	42470000 	.word	0x42470000
 80030f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030fc:	4b8a      	ldr	r3, [pc, #552]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80030fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1ea      	bne.n	80030de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 8097 	beq.w	8003244 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003116:	2300      	movs	r3, #0
 8003118:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800311a:	4b83      	ldr	r3, [pc, #524]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10f      	bne.n	8003146 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	4b7f      	ldr	r3, [pc, #508]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	4a7e      	ldr	r2, [pc, #504]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003130:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003134:	6413      	str	r3, [r2, #64]	@ 0x40
 8003136:	4b7c      	ldr	r3, [pc, #496]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313e:	60bb      	str	r3, [r7, #8]
 8003140:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003142:	2301      	movs	r3, #1
 8003144:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003146:	4b79      	ldr	r3, [pc, #484]	@ (800332c <HAL_RCC_OscConfig+0x4b0>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800314e:	2b00      	cmp	r3, #0
 8003150:	d118      	bne.n	8003184 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003152:	4b76      	ldr	r3, [pc, #472]	@ (800332c <HAL_RCC_OscConfig+0x4b0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a75      	ldr	r2, [pc, #468]	@ (800332c <HAL_RCC_OscConfig+0x4b0>)
 8003158:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800315c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800315e:	f7fe f99b 	bl	8001498 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003166:	f7fe f997 	bl	8001498 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e118      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003178:	4b6c      	ldr	r3, [pc, #432]	@ (800332c <HAL_RCC_OscConfig+0x4b0>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0f0      	beq.n	8003166 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d106      	bne.n	800319a <HAL_RCC_OscConfig+0x31e>
 800318c:	4b66      	ldr	r3, [pc, #408]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 800318e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003190:	4a65      	ldr	r2, [pc, #404]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003192:	f043 0301 	orr.w	r3, r3, #1
 8003196:	6713      	str	r3, [r2, #112]	@ 0x70
 8003198:	e01c      	b.n	80031d4 <HAL_RCC_OscConfig+0x358>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	2b05      	cmp	r3, #5
 80031a0:	d10c      	bne.n	80031bc <HAL_RCC_OscConfig+0x340>
 80031a2:	4b61      	ldr	r3, [pc, #388]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a6:	4a60      	ldr	r2, [pc, #384]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031a8:	f043 0304 	orr.w	r3, r3, #4
 80031ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80031ae:	4b5e      	ldr	r3, [pc, #376]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b2:	4a5d      	ldr	r2, [pc, #372]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80031ba:	e00b      	b.n	80031d4 <HAL_RCC_OscConfig+0x358>
 80031bc:	4b5a      	ldr	r3, [pc, #360]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c0:	4a59      	ldr	r2, [pc, #356]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031c2:	f023 0301 	bic.w	r3, r3, #1
 80031c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c8:	4b57      	ldr	r3, [pc, #348]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031cc:	4a56      	ldr	r2, [pc, #344]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031ce:	f023 0304 	bic.w	r3, r3, #4
 80031d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d015      	beq.n	8003208 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031dc:	f7fe f95c 	bl	8001498 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e2:	e00a      	b.n	80031fa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e4:	f7fe f958 	bl	8001498 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e0d7      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80031fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d0ee      	beq.n	80031e4 <HAL_RCC_OscConfig+0x368>
 8003206:	e014      	b.n	8003232 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003208:	f7fe f946 	bl	8001498 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800320e:	e00a      	b.n	8003226 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003210:	f7fe f942 	bl	8001498 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321e:	4293      	cmp	r3, r2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e0c1      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003226:	4b40      	ldr	r3, [pc, #256]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1ee      	bne.n	8003210 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003232:	7dfb      	ldrb	r3, [r7, #23]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d105      	bne.n	8003244 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003238:	4b3b      	ldr	r3, [pc, #236]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	4a3a      	ldr	r2, [pc, #232]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 800323e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003242:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 80ad 	beq.w	80033a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800324e:	4b36      	ldr	r3, [pc, #216]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
 8003256:	2b08      	cmp	r3, #8
 8003258:	d060      	beq.n	800331c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d145      	bne.n	80032ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003262:	4b33      	ldr	r3, [pc, #204]	@ (8003330 <HAL_RCC_OscConfig+0x4b4>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7fe f916 	bl	8001498 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003270:	f7fe f912 	bl	8001498 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e093      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003282:	4b29      	ldr	r3, [pc, #164]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69da      	ldr	r2, [r3, #28]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329c:	019b      	lsls	r3, r3, #6
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a4:	085b      	lsrs	r3, r3, #1
 80032a6:	3b01      	subs	r3, #1
 80032a8:	041b      	lsls	r3, r3, #16
 80032aa:	431a      	orrs	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b0:	061b      	lsls	r3, r3, #24
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b8:	071b      	lsls	r3, r3, #28
 80032ba:	491b      	ldr	r1, [pc, #108]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003330 <HAL_RCC_OscConfig+0x4b4>)
 80032c2:	2201      	movs	r2, #1
 80032c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c6:	f7fe f8e7 	bl	8001498 <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ce:	f7fe f8e3 	bl	8001498 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e064      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032e0:	4b11      	ldr	r3, [pc, #68]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0f0      	beq.n	80032ce <HAL_RCC_OscConfig+0x452>
 80032ec:	e05c      	b.n	80033a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ee:	4b10      	ldr	r3, [pc, #64]	@ (8003330 <HAL_RCC_OscConfig+0x4b4>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f4:	f7fe f8d0 	bl	8001498 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fc:	f7fe f8cc 	bl	8001498 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e04d      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800330e:	4b06      	ldr	r3, [pc, #24]	@ (8003328 <HAL_RCC_OscConfig+0x4ac>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f0      	bne.n	80032fc <HAL_RCC_OscConfig+0x480>
 800331a:	e045      	b.n	80033a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d107      	bne.n	8003334 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e040      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
 8003328:	40023800 	.word	0x40023800
 800332c:	40007000 	.word	0x40007000
 8003330:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003334:	4b1f      	ldr	r3, [pc, #124]	@ (80033b4 <HAL_RCC_OscConfig+0x538>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d030      	beq.n	80033a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800334c:	429a      	cmp	r2, r3
 800334e:	d129      	bne.n	80033a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800335a:	429a      	cmp	r2, r3
 800335c:	d122      	bne.n	80033a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003364:	4013      	ands	r3, r2
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800336a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800336c:	4293      	cmp	r3, r2
 800336e:	d119      	bne.n	80033a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337a:	085b      	lsrs	r3, r3, #1
 800337c:	3b01      	subs	r3, #1
 800337e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003380:	429a      	cmp	r2, r3
 8003382:	d10f      	bne.n	80033a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003390:	429a      	cmp	r2, r3
 8003392:	d107      	bne.n	80033a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d001      	beq.n	80033a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40023800 	.word	0x40023800

080033b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e041      	b.n	800344e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d106      	bne.n	80033e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fd fe90 	bl	8001104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	3304      	adds	r3, #4
 80033f4:	4619      	mov	r1, r3
 80033f6:	4610      	mov	r0, r2
 80033f8:	f000 fa46 	bl	8003888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b01      	cmp	r3, #1
 800346a:	d001      	beq.n	8003470 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e046      	b.n	80034fe <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a23      	ldr	r2, [pc, #140]	@ (800350c <HAL_TIM_Base_Start+0xb4>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d022      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800348a:	d01d      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a1f      	ldr	r2, [pc, #124]	@ (8003510 <HAL_TIM_Base_Start+0xb8>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d018      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a1e      	ldr	r2, [pc, #120]	@ (8003514 <HAL_TIM_Base_Start+0xbc>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d013      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003518 <HAL_TIM_Base_Start+0xc0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00e      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1b      	ldr	r2, [pc, #108]	@ (800351c <HAL_TIM_Base_Start+0xc4>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d009      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a19      	ldr	r2, [pc, #100]	@ (8003520 <HAL_TIM_Base_Start+0xc8>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d004      	beq.n	80034c8 <HAL_TIM_Base_Start+0x70>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a18      	ldr	r2, [pc, #96]	@ (8003524 <HAL_TIM_Base_Start+0xcc>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d111      	bne.n	80034ec <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2b06      	cmp	r3, #6
 80034d8:	d010      	beq.n	80034fc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f042 0201 	orr.w	r2, r2, #1
 80034e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ea:	e007      	b.n	80034fc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0201 	orr.w	r2, r2, #1
 80034fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3714      	adds	r7, #20
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40010000 	.word	0x40010000
 8003510:	40000400 	.word	0x40000400
 8003514:	40000800 	.word	0x40000800
 8003518:	40000c00 	.word	0x40000c00
 800351c:	40010400 	.word	0x40010400
 8003520:	40014000 	.word	0x40014000
 8003524:	40001800 	.word	0x40001800

08003528 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6a1a      	ldr	r2, [r3, #32]
 8003536:	f241 1311 	movw	r3, #4369	@ 0x1111
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10f      	bne.n	8003560 <HAL_TIM_Base_Stop+0x38>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6a1a      	ldr	r2, [r3, #32]
 8003546:	f240 4344 	movw	r3, #1092	@ 0x444
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d107      	bne.n	8003560 <HAL_TIM_Base_Stop+0x38>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0201 	bic.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b01      	cmp	r3, #1
 800358a:	d001      	beq.n	8003590 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e04e      	b.n	800362e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2202      	movs	r2, #2
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a23      	ldr	r2, [pc, #140]	@ (800363c <HAL_TIM_Base_Start_IT+0xc4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d022      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ba:	d01d      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003640 <HAL_TIM_Base_Start_IT+0xc8>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d018      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a1e      	ldr	r2, [pc, #120]	@ (8003644 <HAL_TIM_Base_Start_IT+0xcc>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d013      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1c      	ldr	r2, [pc, #112]	@ (8003648 <HAL_TIM_Base_Start_IT+0xd0>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00e      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1b      	ldr	r2, [pc, #108]	@ (800364c <HAL_TIM_Base_Start_IT+0xd4>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d009      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a19      	ldr	r2, [pc, #100]	@ (8003650 <HAL_TIM_Base_Start_IT+0xd8>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d004      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x80>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a18      	ldr	r2, [pc, #96]	@ (8003654 <HAL_TIM_Base_Start_IT+0xdc>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d111      	bne.n	800361c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b06      	cmp	r3, #6
 8003608:	d010      	beq.n	800362c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f042 0201 	orr.w	r2, r2, #1
 8003618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361a:	e007      	b.n	800362c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40010000 	.word	0x40010000
 8003640:	40000400 	.word	0x40000400
 8003644:	40000800 	.word	0x40000800
 8003648:	40000c00 	.word	0x40000c00
 800364c:	40010400 	.word	0x40010400
 8003650:	40014000 	.word	0x40014000
 8003654:	40001800 	.word	0x40001800

08003658 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d020      	beq.n	80036bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d01b      	beq.n	80036bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0202 	mvn.w	r2, #2
 800368c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f8d2 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 80036a8:	e005      	b.n	80036b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f8c4 	bl	8003838 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f8d5 	bl	8003860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d020      	beq.n	8003708 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d01b      	beq.n	8003708 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f06f 0204 	mvn.w	r2, #4
 80036d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2202      	movs	r2, #2
 80036de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f8ac 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 80036f4:	e005      	b.n	8003702 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f89e 	bl	8003838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f8af 	bl	8003860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d020      	beq.n	8003754 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d01b      	beq.n	8003754 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0208 	mvn.w	r2, #8
 8003724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2204      	movs	r2, #4
 800372a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f886 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 8003740:	e005      	b.n	800374e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f878 	bl	8003838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 f889 	bl	8003860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f003 0310 	and.w	r3, r3, #16
 800375a:	2b00      	cmp	r3, #0
 800375c:	d020      	beq.n	80037a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f003 0310 	and.w	r3, r3, #16
 8003764:	2b00      	cmp	r3, #0
 8003766:	d01b      	beq.n	80037a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f06f 0210 	mvn.w	r2, #16
 8003770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2208      	movs	r2, #8
 8003776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f860 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 800378c:	e005      	b.n	800379a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f852 	bl	8003838 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f863 	bl	8003860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00c      	beq.n	80037c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d007      	beq.n	80037c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f06f 0201 	mvn.w	r2, #1
 80037bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7fd fb7c 	bl	8000ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00c      	beq.n	80037e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d007      	beq.n	80037e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80037e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f982 	bl	8003aec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00c      	beq.n	800380c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d007      	beq.n	800380c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f834 	bl	8003874 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	f003 0320 	and.w	r3, r3, #32
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00c      	beq.n	8003830 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f003 0320 	and.w	r3, r3, #32
 800381c:	2b00      	cmp	r3, #0
 800381e:	d007      	beq.n	8003830 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f06f 0220 	mvn.w	r2, #32
 8003828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 f954 	bl	8003ad8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003830:	bf00      	nop
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003888:	b480      	push	{r7}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a46      	ldr	r2, [pc, #280]	@ (80039b4 <TIM_Base_SetConfig+0x12c>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d013      	beq.n	80038c8 <TIM_Base_SetConfig+0x40>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a6:	d00f      	beq.n	80038c8 <TIM_Base_SetConfig+0x40>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a43      	ldr	r2, [pc, #268]	@ (80039b8 <TIM_Base_SetConfig+0x130>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00b      	beq.n	80038c8 <TIM_Base_SetConfig+0x40>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a42      	ldr	r2, [pc, #264]	@ (80039bc <TIM_Base_SetConfig+0x134>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d007      	beq.n	80038c8 <TIM_Base_SetConfig+0x40>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a41      	ldr	r2, [pc, #260]	@ (80039c0 <TIM_Base_SetConfig+0x138>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d003      	beq.n	80038c8 <TIM_Base_SetConfig+0x40>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a40      	ldr	r2, [pc, #256]	@ (80039c4 <TIM_Base_SetConfig+0x13c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d108      	bne.n	80038da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a35      	ldr	r2, [pc, #212]	@ (80039b4 <TIM_Base_SetConfig+0x12c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d02b      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038e8:	d027      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a32      	ldr	r2, [pc, #200]	@ (80039b8 <TIM_Base_SetConfig+0x130>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d023      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a31      	ldr	r2, [pc, #196]	@ (80039bc <TIM_Base_SetConfig+0x134>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d01f      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a30      	ldr	r2, [pc, #192]	@ (80039c0 <TIM_Base_SetConfig+0x138>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d01b      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a2f      	ldr	r2, [pc, #188]	@ (80039c4 <TIM_Base_SetConfig+0x13c>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d017      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a2e      	ldr	r2, [pc, #184]	@ (80039c8 <TIM_Base_SetConfig+0x140>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d013      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a2d      	ldr	r2, [pc, #180]	@ (80039cc <TIM_Base_SetConfig+0x144>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00f      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a2c      	ldr	r2, [pc, #176]	@ (80039d0 <TIM_Base_SetConfig+0x148>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d00b      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a2b      	ldr	r2, [pc, #172]	@ (80039d4 <TIM_Base_SetConfig+0x14c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d007      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a2a      	ldr	r2, [pc, #168]	@ (80039d8 <TIM_Base_SetConfig+0x150>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d003      	beq.n	800393a <TIM_Base_SetConfig+0xb2>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a29      	ldr	r2, [pc, #164]	@ (80039dc <TIM_Base_SetConfig+0x154>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d108      	bne.n	800394c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	4313      	orrs	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a10      	ldr	r2, [pc, #64]	@ (80039b4 <TIM_Base_SetConfig+0x12c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d003      	beq.n	8003980 <TIM_Base_SetConfig+0xf8>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a12      	ldr	r2, [pc, #72]	@ (80039c4 <TIM_Base_SetConfig+0x13c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d103      	bne.n	8003988 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b01      	cmp	r3, #1
 8003998:	d105      	bne.n	80039a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	f023 0201 	bic.w	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	611a      	str	r2, [r3, #16]
  }
}
 80039a6:	bf00      	nop
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40010000 	.word	0x40010000
 80039b8:	40000400 	.word	0x40000400
 80039bc:	40000800 	.word	0x40000800
 80039c0:	40000c00 	.word	0x40000c00
 80039c4:	40010400 	.word	0x40010400
 80039c8:	40014000 	.word	0x40014000
 80039cc:	40014400 	.word	0x40014400
 80039d0:	40014800 	.word	0x40014800
 80039d4:	40001800 	.word	0x40001800
 80039d8:	40001c00 	.word	0x40001c00
 80039dc:	40002000 	.word	0x40002000

080039e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e05a      	b.n	8003aae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a21      	ldr	r2, [pc, #132]	@ (8003abc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d022      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a44:	d01d      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d018      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d013      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ac8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d00e      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a18      	ldr	r2, [pc, #96]	@ (8003acc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d009      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a17      	ldr	r2, [pc, #92]	@ (8003ad0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d004      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a15      	ldr	r2, [pc, #84]	@ (8003ad4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d10c      	bne.n	8003a9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40010000 	.word	0x40010000
 8003ac0:	40000400 	.word	0x40000400
 8003ac4:	40000800 	.word	0x40000800
 8003ac8:	40000c00 	.word	0x40000c00
 8003acc:	40010400 	.word	0x40010400
 8003ad0:	40014000 	.word	0x40014000
 8003ad4:	40001800 	.word	0x40001800

08003ad8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e042      	b.n	8003b98 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d106      	bne.n	8003b2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7fd fb48 	bl	80011bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2224      	movs	r2, #36	@ 0x24
 8003b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68da      	ldr	r2, [r3, #12]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 f973 	bl	8003e30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	695a      	ldr	r2, [r3, #20]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68da      	ldr	r2, [r3, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08a      	sub	sp, #40	@ 0x28
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	603b      	str	r3, [r7, #0]
 8003bac:	4613      	mov	r3, r2
 8003bae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d175      	bne.n	8003cac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d002      	beq.n	8003bcc <HAL_UART_Transmit+0x2c>
 8003bc6:	88fb      	ldrh	r3, [r7, #6]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d101      	bne.n	8003bd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e06e      	b.n	8003cae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2221      	movs	r2, #33	@ 0x21
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bde:	f7fd fc5b 	bl	8001498 <HAL_GetTick>
 8003be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	88fa      	ldrh	r2, [r7, #6]
 8003be8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	88fa      	ldrh	r2, [r7, #6]
 8003bee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bf8:	d108      	bne.n	8003c0c <HAL_UART_Transmit+0x6c>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d104      	bne.n	8003c0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	61bb      	str	r3, [r7, #24]
 8003c0a:	e003      	b.n	8003c14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c10:	2300      	movs	r3, #0
 8003c12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c14:	e02e      	b.n	8003c74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	2180      	movs	r1, #128	@ 0x80
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 f848 	bl	8003cb6 <UART_WaitOnFlagUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e03a      	b.n	8003cae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10b      	bne.n	8003c56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	881b      	ldrh	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	3302      	adds	r3, #2
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	e007      	b.n	8003c66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	781a      	ldrb	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	3301      	adds	r3, #1
 8003c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1cb      	bne.n	8003c16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2200      	movs	r2, #0
 8003c86:	2140      	movs	r1, #64	@ 0x40
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f814 	bl	8003cb6 <UART_WaitOnFlagUntilTimeout>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d005      	beq.n	8003ca0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e006      	b.n	8003cae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	e000      	b.n	8003cae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003cac:	2302      	movs	r3, #2
  }
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3720      	adds	r7, #32
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b086      	sub	sp, #24
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	60f8      	str	r0, [r7, #12]
 8003cbe:	60b9      	str	r1, [r7, #8]
 8003cc0:	603b      	str	r3, [r7, #0]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cc6:	e03b      	b.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cce:	d037      	beq.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd0:	f7fd fbe2 	bl	8001498 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	6a3a      	ldr	r2, [r7, #32]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d302      	bcc.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e03a      	b.n	8003d60 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d023      	beq.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b80      	cmp	r3, #128	@ 0x80
 8003cfc:	d020      	beq.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b40      	cmp	r3, #64	@ 0x40
 8003d02:	d01d      	beq.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b08      	cmp	r3, #8
 8003d10:	d116      	bne.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d12:	2300      	movs	r3, #0
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	617b      	str	r3, [r7, #20]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	617b      	str	r3, [r7, #20]
 8003d26:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f81d 	bl	8003d68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2208      	movs	r2, #8
 8003d32:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e00f      	b.n	8003d60 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	bf0c      	ite	eq
 8003d50:	2301      	moveq	r3, #1
 8003d52:	2300      	movne	r3, #0
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	461a      	mov	r2, r3
 8003d58:	79fb      	ldrb	r3, [r7, #7]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d0b4      	beq.n	8003cc8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b095      	sub	sp, #84	@ 0x54
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	330c      	adds	r3, #12
 8003d76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d7a:	e853 3f00 	ldrex	r3, [r3]
 8003d7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	330c      	adds	r3, #12
 8003d8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d90:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d98:	e841 2300 	strex	r3, r2, [r1]
 8003d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e5      	bne.n	8003d70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	3314      	adds	r3, #20
 8003daa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	f023 0301 	bic.w	r3, r3, #1
 8003dba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	3314      	adds	r3, #20
 8003dc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e5      	bne.n	8003da4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d119      	bne.n	8003e14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	330c      	adds	r3, #12
 8003de6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	e853 3f00 	ldrex	r3, [r3]
 8003dee:	60bb      	str	r3, [r7, #8]
   return(result);
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f023 0310 	bic.w	r3, r3, #16
 8003df6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	330c      	adds	r3, #12
 8003dfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e00:	61ba      	str	r2, [r7, #24]
 8003e02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e04:	6979      	ldr	r1, [r7, #20]
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	e841 2300 	strex	r3, r2, [r1]
 8003e0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1e5      	bne.n	8003de0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2220      	movs	r2, #32
 8003e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e22:	bf00      	nop
 8003e24:	3754      	adds	r7, #84	@ 0x54
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
	...

08003e30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e34:	b0c0      	sub	sp, #256	@ 0x100
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e4c:	68d9      	ldr	r1, [r3, #12]
 8003e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	ea40 0301 	orr.w	r3, r0, r1
 8003e58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e88:	f021 010c 	bic.w	r1, r1, #12
 8003e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e96:	430b      	orrs	r3, r1
 8003e98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eaa:	6999      	ldr	r1, [r3, #24]
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	ea40 0301 	orr.w	r3, r0, r1
 8003eb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	4b8f      	ldr	r3, [pc, #572]	@ (80040fc <UART_SetConfig+0x2cc>)
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d005      	beq.n	8003ed0 <UART_SetConfig+0xa0>
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	4b8d      	ldr	r3, [pc, #564]	@ (8004100 <UART_SetConfig+0x2d0>)
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d104      	bne.n	8003eda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ed0:	f7fe fd90 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8003ed4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ed8:	e003      	b.n	8003ee2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003eda:	f7fe fd77 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 8003ede:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eec:	f040 810c 	bne.w	8004108 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ef0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003efa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003efe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f02:	4622      	mov	r2, r4
 8003f04:	462b      	mov	r3, r5
 8003f06:	1891      	adds	r1, r2, r2
 8003f08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f0a:	415b      	adcs	r3, r3
 8003f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f12:	4621      	mov	r1, r4
 8003f14:	eb12 0801 	adds.w	r8, r2, r1
 8003f18:	4629      	mov	r1, r5
 8003f1a:	eb43 0901 	adc.w	r9, r3, r1
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	f04f 0300 	mov.w	r3, #0
 8003f26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f32:	4690      	mov	r8, r2
 8003f34:	4699      	mov	r9, r3
 8003f36:	4623      	mov	r3, r4
 8003f38:	eb18 0303 	adds.w	r3, r8, r3
 8003f3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f40:	462b      	mov	r3, r5
 8003f42:	eb49 0303 	adc.w	r3, r9, r3
 8003f46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f5e:	460b      	mov	r3, r1
 8003f60:	18db      	adds	r3, r3, r3
 8003f62:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f64:	4613      	mov	r3, r2
 8003f66:	eb42 0303 	adc.w	r3, r2, r3
 8003f6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f74:	f7fc f9a4 	bl	80002c0 <__aeabi_uldivmod>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4b61      	ldr	r3, [pc, #388]	@ (8004104 <UART_SetConfig+0x2d4>)
 8003f7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	011c      	lsls	r4, r3, #4
 8003f86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f98:	4642      	mov	r2, r8
 8003f9a:	464b      	mov	r3, r9
 8003f9c:	1891      	adds	r1, r2, r2
 8003f9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003fa0:	415b      	adcs	r3, r3
 8003fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fa4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fa8:	4641      	mov	r1, r8
 8003faa:	eb12 0a01 	adds.w	sl, r2, r1
 8003fae:	4649      	mov	r1, r9
 8003fb0:	eb43 0b01 	adc.w	fp, r3, r1
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fc8:	4692      	mov	sl, r2
 8003fca:	469b      	mov	fp, r3
 8003fcc:	4643      	mov	r3, r8
 8003fce:	eb1a 0303 	adds.w	r3, sl, r3
 8003fd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fd6:	464b      	mov	r3, r9
 8003fd8:	eb4b 0303 	adc.w	r3, fp, r3
 8003fdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ff0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	18db      	adds	r3, r3, r3
 8003ff8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	eb42 0303 	adc.w	r3, r2, r3
 8004000:	647b      	str	r3, [r7, #68]	@ 0x44
 8004002:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004006:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800400a:	f7fc f959 	bl	80002c0 <__aeabi_uldivmod>
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	4611      	mov	r1, r2
 8004014:	4b3b      	ldr	r3, [pc, #236]	@ (8004104 <UART_SetConfig+0x2d4>)
 8004016:	fba3 2301 	umull	r2, r3, r3, r1
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	2264      	movs	r2, #100	@ 0x64
 800401e:	fb02 f303 	mul.w	r3, r2, r3
 8004022:	1acb      	subs	r3, r1, r3
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800402a:	4b36      	ldr	r3, [pc, #216]	@ (8004104 <UART_SetConfig+0x2d4>)
 800402c:	fba3 2302 	umull	r2, r3, r3, r2
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004038:	441c      	add	r4, r3
 800403a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800403e:	2200      	movs	r2, #0
 8004040:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004044:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004048:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800404c:	4642      	mov	r2, r8
 800404e:	464b      	mov	r3, r9
 8004050:	1891      	adds	r1, r2, r2
 8004052:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004054:	415b      	adcs	r3, r3
 8004056:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004058:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800405c:	4641      	mov	r1, r8
 800405e:	1851      	adds	r1, r2, r1
 8004060:	6339      	str	r1, [r7, #48]	@ 0x30
 8004062:	4649      	mov	r1, r9
 8004064:	414b      	adcs	r3, r1
 8004066:	637b      	str	r3, [r7, #52]	@ 0x34
 8004068:	f04f 0200 	mov.w	r2, #0
 800406c:	f04f 0300 	mov.w	r3, #0
 8004070:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004074:	4659      	mov	r1, fp
 8004076:	00cb      	lsls	r3, r1, #3
 8004078:	4651      	mov	r1, sl
 800407a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800407e:	4651      	mov	r1, sl
 8004080:	00ca      	lsls	r2, r1, #3
 8004082:	4610      	mov	r0, r2
 8004084:	4619      	mov	r1, r3
 8004086:	4603      	mov	r3, r0
 8004088:	4642      	mov	r2, r8
 800408a:	189b      	adds	r3, r3, r2
 800408c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004090:	464b      	mov	r3, r9
 8004092:	460a      	mov	r2, r1
 8004094:	eb42 0303 	adc.w	r3, r2, r3
 8004098:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800409c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80040a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80040ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040b0:	460b      	mov	r3, r1
 80040b2:	18db      	adds	r3, r3, r3
 80040b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040b6:	4613      	mov	r3, r2
 80040b8:	eb42 0303 	adc.w	r3, r2, r3
 80040bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040c6:	f7fc f8fb 	bl	80002c0 <__aeabi_uldivmod>
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004104 <UART_SetConfig+0x2d4>)
 80040d0:	fba3 1302 	umull	r1, r3, r3, r2
 80040d4:	095b      	lsrs	r3, r3, #5
 80040d6:	2164      	movs	r1, #100	@ 0x64
 80040d8:	fb01 f303 	mul.w	r3, r1, r3
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	3332      	adds	r3, #50	@ 0x32
 80040e2:	4a08      	ldr	r2, [pc, #32]	@ (8004104 <UART_SetConfig+0x2d4>)
 80040e4:	fba2 2303 	umull	r2, r3, r2, r3
 80040e8:	095b      	lsrs	r3, r3, #5
 80040ea:	f003 0207 	and.w	r2, r3, #7
 80040ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4422      	add	r2, r4
 80040f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040f8:	e106      	b.n	8004308 <UART_SetConfig+0x4d8>
 80040fa:	bf00      	nop
 80040fc:	40011000 	.word	0x40011000
 8004100:	40011400 	.word	0x40011400
 8004104:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800410c:	2200      	movs	r2, #0
 800410e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004112:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004116:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800411a:	4642      	mov	r2, r8
 800411c:	464b      	mov	r3, r9
 800411e:	1891      	adds	r1, r2, r2
 8004120:	6239      	str	r1, [r7, #32]
 8004122:	415b      	adcs	r3, r3
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24
 8004126:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800412a:	4641      	mov	r1, r8
 800412c:	1854      	adds	r4, r2, r1
 800412e:	4649      	mov	r1, r9
 8004130:	eb43 0501 	adc.w	r5, r3, r1
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	00eb      	lsls	r3, r5, #3
 800413e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004142:	00e2      	lsls	r2, r4, #3
 8004144:	4614      	mov	r4, r2
 8004146:	461d      	mov	r5, r3
 8004148:	4643      	mov	r3, r8
 800414a:	18e3      	adds	r3, r4, r3
 800414c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004150:	464b      	mov	r3, r9
 8004152:	eb45 0303 	adc.w	r3, r5, r3
 8004156:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800415a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004166:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800416a:	f04f 0200 	mov.w	r2, #0
 800416e:	f04f 0300 	mov.w	r3, #0
 8004172:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004176:	4629      	mov	r1, r5
 8004178:	008b      	lsls	r3, r1, #2
 800417a:	4621      	mov	r1, r4
 800417c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004180:	4621      	mov	r1, r4
 8004182:	008a      	lsls	r2, r1, #2
 8004184:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004188:	f7fc f89a 	bl	80002c0 <__aeabi_uldivmod>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	4b60      	ldr	r3, [pc, #384]	@ (8004314 <UART_SetConfig+0x4e4>)
 8004192:	fba3 2302 	umull	r2, r3, r3, r2
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	011c      	lsls	r4, r3, #4
 800419a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800419e:	2200      	movs	r2, #0
 80041a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80041a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80041ac:	4642      	mov	r2, r8
 80041ae:	464b      	mov	r3, r9
 80041b0:	1891      	adds	r1, r2, r2
 80041b2:	61b9      	str	r1, [r7, #24]
 80041b4:	415b      	adcs	r3, r3
 80041b6:	61fb      	str	r3, [r7, #28]
 80041b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041bc:	4641      	mov	r1, r8
 80041be:	1851      	adds	r1, r2, r1
 80041c0:	6139      	str	r1, [r7, #16]
 80041c2:	4649      	mov	r1, r9
 80041c4:	414b      	adcs	r3, r1
 80041c6:	617b      	str	r3, [r7, #20]
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041d4:	4659      	mov	r1, fp
 80041d6:	00cb      	lsls	r3, r1, #3
 80041d8:	4651      	mov	r1, sl
 80041da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041de:	4651      	mov	r1, sl
 80041e0:	00ca      	lsls	r2, r1, #3
 80041e2:	4610      	mov	r0, r2
 80041e4:	4619      	mov	r1, r3
 80041e6:	4603      	mov	r3, r0
 80041e8:	4642      	mov	r2, r8
 80041ea:	189b      	adds	r3, r3, r2
 80041ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041f0:	464b      	mov	r3, r9
 80041f2:	460a      	mov	r2, r1
 80041f4:	eb42 0303 	adc.w	r3, r2, r3
 80041f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004206:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004208:	f04f 0200 	mov.w	r2, #0
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004214:	4649      	mov	r1, r9
 8004216:	008b      	lsls	r3, r1, #2
 8004218:	4641      	mov	r1, r8
 800421a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800421e:	4641      	mov	r1, r8
 8004220:	008a      	lsls	r2, r1, #2
 8004222:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004226:	f7fc f84b 	bl	80002c0 <__aeabi_uldivmod>
 800422a:	4602      	mov	r2, r0
 800422c:	460b      	mov	r3, r1
 800422e:	4611      	mov	r1, r2
 8004230:	4b38      	ldr	r3, [pc, #224]	@ (8004314 <UART_SetConfig+0x4e4>)
 8004232:	fba3 2301 	umull	r2, r3, r3, r1
 8004236:	095b      	lsrs	r3, r3, #5
 8004238:	2264      	movs	r2, #100	@ 0x64
 800423a:	fb02 f303 	mul.w	r3, r2, r3
 800423e:	1acb      	subs	r3, r1, r3
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	3332      	adds	r3, #50	@ 0x32
 8004244:	4a33      	ldr	r2, [pc, #204]	@ (8004314 <UART_SetConfig+0x4e4>)
 8004246:	fba2 2303 	umull	r2, r3, r2, r3
 800424a:	095b      	lsrs	r3, r3, #5
 800424c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004250:	441c      	add	r4, r3
 8004252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004256:	2200      	movs	r2, #0
 8004258:	673b      	str	r3, [r7, #112]	@ 0x70
 800425a:	677a      	str	r2, [r7, #116]	@ 0x74
 800425c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004260:	4642      	mov	r2, r8
 8004262:	464b      	mov	r3, r9
 8004264:	1891      	adds	r1, r2, r2
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	415b      	adcs	r3, r3
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004270:	4641      	mov	r1, r8
 8004272:	1851      	adds	r1, r2, r1
 8004274:	6039      	str	r1, [r7, #0]
 8004276:	4649      	mov	r1, r9
 8004278:	414b      	adcs	r3, r1
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004288:	4659      	mov	r1, fp
 800428a:	00cb      	lsls	r3, r1, #3
 800428c:	4651      	mov	r1, sl
 800428e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004292:	4651      	mov	r1, sl
 8004294:	00ca      	lsls	r2, r1, #3
 8004296:	4610      	mov	r0, r2
 8004298:	4619      	mov	r1, r3
 800429a:	4603      	mov	r3, r0
 800429c:	4642      	mov	r2, r8
 800429e:	189b      	adds	r3, r3, r2
 80042a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042a2:	464b      	mov	r3, r9
 80042a4:	460a      	mov	r2, r1
 80042a6:	eb42 0303 	adc.w	r3, r2, r3
 80042aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80042b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80042b8:	f04f 0200 	mov.w	r2, #0
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042c4:	4649      	mov	r1, r9
 80042c6:	008b      	lsls	r3, r1, #2
 80042c8:	4641      	mov	r1, r8
 80042ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042ce:	4641      	mov	r1, r8
 80042d0:	008a      	lsls	r2, r1, #2
 80042d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80042d6:	f7fb fff3 	bl	80002c0 <__aeabi_uldivmod>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4b0d      	ldr	r3, [pc, #52]	@ (8004314 <UART_SetConfig+0x4e4>)
 80042e0:	fba3 1302 	umull	r1, r3, r3, r2
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	2164      	movs	r1, #100	@ 0x64
 80042e8:	fb01 f303 	mul.w	r3, r1, r3
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	3332      	adds	r3, #50	@ 0x32
 80042f2:	4a08      	ldr	r2, [pc, #32]	@ (8004314 <UART_SetConfig+0x4e4>)
 80042f4:	fba2 2303 	umull	r2, r3, r2, r3
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	f003 020f 	and.w	r2, r3, #15
 80042fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4422      	add	r2, r4
 8004306:	609a      	str	r2, [r3, #8]
}
 8004308:	bf00      	nop
 800430a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800430e:	46bd      	mov	sp, r7
 8004310:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004314:	51eb851f 	.word	0x51eb851f

08004318 <siprintf>:
 8004318:	b40e      	push	{r1, r2, r3}
 800431a:	b500      	push	{lr}
 800431c:	b09c      	sub	sp, #112	@ 0x70
 800431e:	ab1d      	add	r3, sp, #116	@ 0x74
 8004320:	9002      	str	r0, [sp, #8]
 8004322:	9006      	str	r0, [sp, #24]
 8004324:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004328:	4809      	ldr	r0, [pc, #36]	@ (8004350 <siprintf+0x38>)
 800432a:	9107      	str	r1, [sp, #28]
 800432c:	9104      	str	r1, [sp, #16]
 800432e:	4909      	ldr	r1, [pc, #36]	@ (8004354 <siprintf+0x3c>)
 8004330:	f853 2b04 	ldr.w	r2, [r3], #4
 8004334:	9105      	str	r1, [sp, #20]
 8004336:	6800      	ldr	r0, [r0, #0]
 8004338:	9301      	str	r3, [sp, #4]
 800433a:	a902      	add	r1, sp, #8
 800433c:	f000 f994 	bl	8004668 <_svfiprintf_r>
 8004340:	9b02      	ldr	r3, [sp, #8]
 8004342:	2200      	movs	r2, #0
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	b01c      	add	sp, #112	@ 0x70
 8004348:	f85d eb04 	ldr.w	lr, [sp], #4
 800434c:	b003      	add	sp, #12
 800434e:	4770      	bx	lr
 8004350:	20000018 	.word	0x20000018
 8004354:	ffff0208 	.word	0xffff0208

08004358 <memset>:
 8004358:	4402      	add	r2, r0
 800435a:	4603      	mov	r3, r0
 800435c:	4293      	cmp	r3, r2
 800435e:	d100      	bne.n	8004362 <memset+0xa>
 8004360:	4770      	bx	lr
 8004362:	f803 1b01 	strb.w	r1, [r3], #1
 8004366:	e7f9      	b.n	800435c <memset+0x4>

08004368 <__errno>:
 8004368:	4b01      	ldr	r3, [pc, #4]	@ (8004370 <__errno+0x8>)
 800436a:	6818      	ldr	r0, [r3, #0]
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	20000018 	.word	0x20000018

08004374 <__libc_init_array>:
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	4d0d      	ldr	r5, [pc, #52]	@ (80043ac <__libc_init_array+0x38>)
 8004378:	4c0d      	ldr	r4, [pc, #52]	@ (80043b0 <__libc_init_array+0x3c>)
 800437a:	1b64      	subs	r4, r4, r5
 800437c:	10a4      	asrs	r4, r4, #2
 800437e:	2600      	movs	r6, #0
 8004380:	42a6      	cmp	r6, r4
 8004382:	d109      	bne.n	8004398 <__libc_init_array+0x24>
 8004384:	4d0b      	ldr	r5, [pc, #44]	@ (80043b4 <__libc_init_array+0x40>)
 8004386:	4c0c      	ldr	r4, [pc, #48]	@ (80043b8 <__libc_init_array+0x44>)
 8004388:	f000 fc66 	bl	8004c58 <_init>
 800438c:	1b64      	subs	r4, r4, r5
 800438e:	10a4      	asrs	r4, r4, #2
 8004390:	2600      	movs	r6, #0
 8004392:	42a6      	cmp	r6, r4
 8004394:	d105      	bne.n	80043a2 <__libc_init_array+0x2e>
 8004396:	bd70      	pop	{r4, r5, r6, pc}
 8004398:	f855 3b04 	ldr.w	r3, [r5], #4
 800439c:	4798      	blx	r3
 800439e:	3601      	adds	r6, #1
 80043a0:	e7ee      	b.n	8004380 <__libc_init_array+0xc>
 80043a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80043a6:	4798      	blx	r3
 80043a8:	3601      	adds	r6, #1
 80043aa:	e7f2      	b.n	8004392 <__libc_init_array+0x1e>
 80043ac:	08004ce4 	.word	0x08004ce4
 80043b0:	08004ce4 	.word	0x08004ce4
 80043b4:	08004ce4 	.word	0x08004ce4
 80043b8:	08004ce8 	.word	0x08004ce8

080043bc <__retarget_lock_acquire_recursive>:
 80043bc:	4770      	bx	lr

080043be <__retarget_lock_release_recursive>:
 80043be:	4770      	bx	lr

080043c0 <_free_r>:
 80043c0:	b538      	push	{r3, r4, r5, lr}
 80043c2:	4605      	mov	r5, r0
 80043c4:	2900      	cmp	r1, #0
 80043c6:	d041      	beq.n	800444c <_free_r+0x8c>
 80043c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043cc:	1f0c      	subs	r4, r1, #4
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	bfb8      	it	lt
 80043d2:	18e4      	addlt	r4, r4, r3
 80043d4:	f000 f8e0 	bl	8004598 <__malloc_lock>
 80043d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004450 <_free_r+0x90>)
 80043da:	6813      	ldr	r3, [r2, #0]
 80043dc:	b933      	cbnz	r3, 80043ec <_free_r+0x2c>
 80043de:	6063      	str	r3, [r4, #4]
 80043e0:	6014      	str	r4, [r2, #0]
 80043e2:	4628      	mov	r0, r5
 80043e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043e8:	f000 b8dc 	b.w	80045a4 <__malloc_unlock>
 80043ec:	42a3      	cmp	r3, r4
 80043ee:	d908      	bls.n	8004402 <_free_r+0x42>
 80043f0:	6820      	ldr	r0, [r4, #0]
 80043f2:	1821      	adds	r1, r4, r0
 80043f4:	428b      	cmp	r3, r1
 80043f6:	bf01      	itttt	eq
 80043f8:	6819      	ldreq	r1, [r3, #0]
 80043fa:	685b      	ldreq	r3, [r3, #4]
 80043fc:	1809      	addeq	r1, r1, r0
 80043fe:	6021      	streq	r1, [r4, #0]
 8004400:	e7ed      	b.n	80043de <_free_r+0x1e>
 8004402:	461a      	mov	r2, r3
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	b10b      	cbz	r3, 800440c <_free_r+0x4c>
 8004408:	42a3      	cmp	r3, r4
 800440a:	d9fa      	bls.n	8004402 <_free_r+0x42>
 800440c:	6811      	ldr	r1, [r2, #0]
 800440e:	1850      	adds	r0, r2, r1
 8004410:	42a0      	cmp	r0, r4
 8004412:	d10b      	bne.n	800442c <_free_r+0x6c>
 8004414:	6820      	ldr	r0, [r4, #0]
 8004416:	4401      	add	r1, r0
 8004418:	1850      	adds	r0, r2, r1
 800441a:	4283      	cmp	r3, r0
 800441c:	6011      	str	r1, [r2, #0]
 800441e:	d1e0      	bne.n	80043e2 <_free_r+0x22>
 8004420:	6818      	ldr	r0, [r3, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	6053      	str	r3, [r2, #4]
 8004426:	4408      	add	r0, r1
 8004428:	6010      	str	r0, [r2, #0]
 800442a:	e7da      	b.n	80043e2 <_free_r+0x22>
 800442c:	d902      	bls.n	8004434 <_free_r+0x74>
 800442e:	230c      	movs	r3, #12
 8004430:	602b      	str	r3, [r5, #0]
 8004432:	e7d6      	b.n	80043e2 <_free_r+0x22>
 8004434:	6820      	ldr	r0, [r4, #0]
 8004436:	1821      	adds	r1, r4, r0
 8004438:	428b      	cmp	r3, r1
 800443a:	bf04      	itt	eq
 800443c:	6819      	ldreq	r1, [r3, #0]
 800443e:	685b      	ldreq	r3, [r3, #4]
 8004440:	6063      	str	r3, [r4, #4]
 8004442:	bf04      	itt	eq
 8004444:	1809      	addeq	r1, r1, r0
 8004446:	6021      	streq	r1, [r4, #0]
 8004448:	6054      	str	r4, [r2, #4]
 800444a:	e7ca      	b.n	80043e2 <_free_r+0x22>
 800444c:	bd38      	pop	{r3, r4, r5, pc}
 800444e:	bf00      	nop
 8004450:	200003a0 	.word	0x200003a0

08004454 <sbrk_aligned>:
 8004454:	b570      	push	{r4, r5, r6, lr}
 8004456:	4e0f      	ldr	r6, [pc, #60]	@ (8004494 <sbrk_aligned+0x40>)
 8004458:	460c      	mov	r4, r1
 800445a:	6831      	ldr	r1, [r6, #0]
 800445c:	4605      	mov	r5, r0
 800445e:	b911      	cbnz	r1, 8004466 <sbrk_aligned+0x12>
 8004460:	f000 fba6 	bl	8004bb0 <_sbrk_r>
 8004464:	6030      	str	r0, [r6, #0]
 8004466:	4621      	mov	r1, r4
 8004468:	4628      	mov	r0, r5
 800446a:	f000 fba1 	bl	8004bb0 <_sbrk_r>
 800446e:	1c43      	adds	r3, r0, #1
 8004470:	d103      	bne.n	800447a <sbrk_aligned+0x26>
 8004472:	f04f 34ff 	mov.w	r4, #4294967295
 8004476:	4620      	mov	r0, r4
 8004478:	bd70      	pop	{r4, r5, r6, pc}
 800447a:	1cc4      	adds	r4, r0, #3
 800447c:	f024 0403 	bic.w	r4, r4, #3
 8004480:	42a0      	cmp	r0, r4
 8004482:	d0f8      	beq.n	8004476 <sbrk_aligned+0x22>
 8004484:	1a21      	subs	r1, r4, r0
 8004486:	4628      	mov	r0, r5
 8004488:	f000 fb92 	bl	8004bb0 <_sbrk_r>
 800448c:	3001      	adds	r0, #1
 800448e:	d1f2      	bne.n	8004476 <sbrk_aligned+0x22>
 8004490:	e7ef      	b.n	8004472 <sbrk_aligned+0x1e>
 8004492:	bf00      	nop
 8004494:	2000039c 	.word	0x2000039c

08004498 <_malloc_r>:
 8004498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800449c:	1ccd      	adds	r5, r1, #3
 800449e:	f025 0503 	bic.w	r5, r5, #3
 80044a2:	3508      	adds	r5, #8
 80044a4:	2d0c      	cmp	r5, #12
 80044a6:	bf38      	it	cc
 80044a8:	250c      	movcc	r5, #12
 80044aa:	2d00      	cmp	r5, #0
 80044ac:	4606      	mov	r6, r0
 80044ae:	db01      	blt.n	80044b4 <_malloc_r+0x1c>
 80044b0:	42a9      	cmp	r1, r5
 80044b2:	d904      	bls.n	80044be <_malloc_r+0x26>
 80044b4:	230c      	movs	r3, #12
 80044b6:	6033      	str	r3, [r6, #0]
 80044b8:	2000      	movs	r0, #0
 80044ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004594 <_malloc_r+0xfc>
 80044c2:	f000 f869 	bl	8004598 <__malloc_lock>
 80044c6:	f8d8 3000 	ldr.w	r3, [r8]
 80044ca:	461c      	mov	r4, r3
 80044cc:	bb44      	cbnz	r4, 8004520 <_malloc_r+0x88>
 80044ce:	4629      	mov	r1, r5
 80044d0:	4630      	mov	r0, r6
 80044d2:	f7ff ffbf 	bl	8004454 <sbrk_aligned>
 80044d6:	1c43      	adds	r3, r0, #1
 80044d8:	4604      	mov	r4, r0
 80044da:	d158      	bne.n	800458e <_malloc_r+0xf6>
 80044dc:	f8d8 4000 	ldr.w	r4, [r8]
 80044e0:	4627      	mov	r7, r4
 80044e2:	2f00      	cmp	r7, #0
 80044e4:	d143      	bne.n	800456e <_malloc_r+0xd6>
 80044e6:	2c00      	cmp	r4, #0
 80044e8:	d04b      	beq.n	8004582 <_malloc_r+0xea>
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	4639      	mov	r1, r7
 80044ee:	4630      	mov	r0, r6
 80044f0:	eb04 0903 	add.w	r9, r4, r3
 80044f4:	f000 fb5c 	bl	8004bb0 <_sbrk_r>
 80044f8:	4581      	cmp	r9, r0
 80044fa:	d142      	bne.n	8004582 <_malloc_r+0xea>
 80044fc:	6821      	ldr	r1, [r4, #0]
 80044fe:	1a6d      	subs	r5, r5, r1
 8004500:	4629      	mov	r1, r5
 8004502:	4630      	mov	r0, r6
 8004504:	f7ff ffa6 	bl	8004454 <sbrk_aligned>
 8004508:	3001      	adds	r0, #1
 800450a:	d03a      	beq.n	8004582 <_malloc_r+0xea>
 800450c:	6823      	ldr	r3, [r4, #0]
 800450e:	442b      	add	r3, r5
 8004510:	6023      	str	r3, [r4, #0]
 8004512:	f8d8 3000 	ldr.w	r3, [r8]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	bb62      	cbnz	r2, 8004574 <_malloc_r+0xdc>
 800451a:	f8c8 7000 	str.w	r7, [r8]
 800451e:	e00f      	b.n	8004540 <_malloc_r+0xa8>
 8004520:	6822      	ldr	r2, [r4, #0]
 8004522:	1b52      	subs	r2, r2, r5
 8004524:	d420      	bmi.n	8004568 <_malloc_r+0xd0>
 8004526:	2a0b      	cmp	r2, #11
 8004528:	d917      	bls.n	800455a <_malloc_r+0xc2>
 800452a:	1961      	adds	r1, r4, r5
 800452c:	42a3      	cmp	r3, r4
 800452e:	6025      	str	r5, [r4, #0]
 8004530:	bf18      	it	ne
 8004532:	6059      	strne	r1, [r3, #4]
 8004534:	6863      	ldr	r3, [r4, #4]
 8004536:	bf08      	it	eq
 8004538:	f8c8 1000 	streq.w	r1, [r8]
 800453c:	5162      	str	r2, [r4, r5]
 800453e:	604b      	str	r3, [r1, #4]
 8004540:	4630      	mov	r0, r6
 8004542:	f000 f82f 	bl	80045a4 <__malloc_unlock>
 8004546:	f104 000b 	add.w	r0, r4, #11
 800454a:	1d23      	adds	r3, r4, #4
 800454c:	f020 0007 	bic.w	r0, r0, #7
 8004550:	1ac2      	subs	r2, r0, r3
 8004552:	bf1c      	itt	ne
 8004554:	1a1b      	subne	r3, r3, r0
 8004556:	50a3      	strne	r3, [r4, r2]
 8004558:	e7af      	b.n	80044ba <_malloc_r+0x22>
 800455a:	6862      	ldr	r2, [r4, #4]
 800455c:	42a3      	cmp	r3, r4
 800455e:	bf0c      	ite	eq
 8004560:	f8c8 2000 	streq.w	r2, [r8]
 8004564:	605a      	strne	r2, [r3, #4]
 8004566:	e7eb      	b.n	8004540 <_malloc_r+0xa8>
 8004568:	4623      	mov	r3, r4
 800456a:	6864      	ldr	r4, [r4, #4]
 800456c:	e7ae      	b.n	80044cc <_malloc_r+0x34>
 800456e:	463c      	mov	r4, r7
 8004570:	687f      	ldr	r7, [r7, #4]
 8004572:	e7b6      	b.n	80044e2 <_malloc_r+0x4a>
 8004574:	461a      	mov	r2, r3
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	42a3      	cmp	r3, r4
 800457a:	d1fb      	bne.n	8004574 <_malloc_r+0xdc>
 800457c:	2300      	movs	r3, #0
 800457e:	6053      	str	r3, [r2, #4]
 8004580:	e7de      	b.n	8004540 <_malloc_r+0xa8>
 8004582:	230c      	movs	r3, #12
 8004584:	6033      	str	r3, [r6, #0]
 8004586:	4630      	mov	r0, r6
 8004588:	f000 f80c 	bl	80045a4 <__malloc_unlock>
 800458c:	e794      	b.n	80044b8 <_malloc_r+0x20>
 800458e:	6005      	str	r5, [r0, #0]
 8004590:	e7d6      	b.n	8004540 <_malloc_r+0xa8>
 8004592:	bf00      	nop
 8004594:	200003a0 	.word	0x200003a0

08004598 <__malloc_lock>:
 8004598:	4801      	ldr	r0, [pc, #4]	@ (80045a0 <__malloc_lock+0x8>)
 800459a:	f7ff bf0f 	b.w	80043bc <__retarget_lock_acquire_recursive>
 800459e:	bf00      	nop
 80045a0:	20000398 	.word	0x20000398

080045a4 <__malloc_unlock>:
 80045a4:	4801      	ldr	r0, [pc, #4]	@ (80045ac <__malloc_unlock+0x8>)
 80045a6:	f7ff bf0a 	b.w	80043be <__retarget_lock_release_recursive>
 80045aa:	bf00      	nop
 80045ac:	20000398 	.word	0x20000398

080045b0 <__ssputs_r>:
 80045b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045b4:	688e      	ldr	r6, [r1, #8]
 80045b6:	461f      	mov	r7, r3
 80045b8:	42be      	cmp	r6, r7
 80045ba:	680b      	ldr	r3, [r1, #0]
 80045bc:	4682      	mov	sl, r0
 80045be:	460c      	mov	r4, r1
 80045c0:	4690      	mov	r8, r2
 80045c2:	d82d      	bhi.n	8004620 <__ssputs_r+0x70>
 80045c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80045c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80045cc:	d026      	beq.n	800461c <__ssputs_r+0x6c>
 80045ce:	6965      	ldr	r5, [r4, #20]
 80045d0:	6909      	ldr	r1, [r1, #16]
 80045d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80045d6:	eba3 0901 	sub.w	r9, r3, r1
 80045da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80045de:	1c7b      	adds	r3, r7, #1
 80045e0:	444b      	add	r3, r9
 80045e2:	106d      	asrs	r5, r5, #1
 80045e4:	429d      	cmp	r5, r3
 80045e6:	bf38      	it	cc
 80045e8:	461d      	movcc	r5, r3
 80045ea:	0553      	lsls	r3, r2, #21
 80045ec:	d527      	bpl.n	800463e <__ssputs_r+0x8e>
 80045ee:	4629      	mov	r1, r5
 80045f0:	f7ff ff52 	bl	8004498 <_malloc_r>
 80045f4:	4606      	mov	r6, r0
 80045f6:	b360      	cbz	r0, 8004652 <__ssputs_r+0xa2>
 80045f8:	6921      	ldr	r1, [r4, #16]
 80045fa:	464a      	mov	r2, r9
 80045fc:	f000 fae8 	bl	8004bd0 <memcpy>
 8004600:	89a3      	ldrh	r3, [r4, #12]
 8004602:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800460a:	81a3      	strh	r3, [r4, #12]
 800460c:	6126      	str	r6, [r4, #16]
 800460e:	6165      	str	r5, [r4, #20]
 8004610:	444e      	add	r6, r9
 8004612:	eba5 0509 	sub.w	r5, r5, r9
 8004616:	6026      	str	r6, [r4, #0]
 8004618:	60a5      	str	r5, [r4, #8]
 800461a:	463e      	mov	r6, r7
 800461c:	42be      	cmp	r6, r7
 800461e:	d900      	bls.n	8004622 <__ssputs_r+0x72>
 8004620:	463e      	mov	r6, r7
 8004622:	6820      	ldr	r0, [r4, #0]
 8004624:	4632      	mov	r2, r6
 8004626:	4641      	mov	r1, r8
 8004628:	f000 faa8 	bl	8004b7c <memmove>
 800462c:	68a3      	ldr	r3, [r4, #8]
 800462e:	1b9b      	subs	r3, r3, r6
 8004630:	60a3      	str	r3, [r4, #8]
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	4433      	add	r3, r6
 8004636:	6023      	str	r3, [r4, #0]
 8004638:	2000      	movs	r0, #0
 800463a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800463e:	462a      	mov	r2, r5
 8004640:	f000 fad4 	bl	8004bec <_realloc_r>
 8004644:	4606      	mov	r6, r0
 8004646:	2800      	cmp	r0, #0
 8004648:	d1e0      	bne.n	800460c <__ssputs_r+0x5c>
 800464a:	6921      	ldr	r1, [r4, #16]
 800464c:	4650      	mov	r0, sl
 800464e:	f7ff feb7 	bl	80043c0 <_free_r>
 8004652:	230c      	movs	r3, #12
 8004654:	f8ca 3000 	str.w	r3, [sl]
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800465e:	81a3      	strh	r3, [r4, #12]
 8004660:	f04f 30ff 	mov.w	r0, #4294967295
 8004664:	e7e9      	b.n	800463a <__ssputs_r+0x8a>
	...

08004668 <_svfiprintf_r>:
 8004668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800466c:	4698      	mov	r8, r3
 800466e:	898b      	ldrh	r3, [r1, #12]
 8004670:	061b      	lsls	r3, r3, #24
 8004672:	b09d      	sub	sp, #116	@ 0x74
 8004674:	4607      	mov	r7, r0
 8004676:	460d      	mov	r5, r1
 8004678:	4614      	mov	r4, r2
 800467a:	d510      	bpl.n	800469e <_svfiprintf_r+0x36>
 800467c:	690b      	ldr	r3, [r1, #16]
 800467e:	b973      	cbnz	r3, 800469e <_svfiprintf_r+0x36>
 8004680:	2140      	movs	r1, #64	@ 0x40
 8004682:	f7ff ff09 	bl	8004498 <_malloc_r>
 8004686:	6028      	str	r0, [r5, #0]
 8004688:	6128      	str	r0, [r5, #16]
 800468a:	b930      	cbnz	r0, 800469a <_svfiprintf_r+0x32>
 800468c:	230c      	movs	r3, #12
 800468e:	603b      	str	r3, [r7, #0]
 8004690:	f04f 30ff 	mov.w	r0, #4294967295
 8004694:	b01d      	add	sp, #116	@ 0x74
 8004696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800469a:	2340      	movs	r3, #64	@ 0x40
 800469c:	616b      	str	r3, [r5, #20]
 800469e:	2300      	movs	r3, #0
 80046a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80046a2:	2320      	movs	r3, #32
 80046a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80046a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80046ac:	2330      	movs	r3, #48	@ 0x30
 80046ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800484c <_svfiprintf_r+0x1e4>
 80046b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80046b6:	f04f 0901 	mov.w	r9, #1
 80046ba:	4623      	mov	r3, r4
 80046bc:	469a      	mov	sl, r3
 80046be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046c2:	b10a      	cbz	r2, 80046c8 <_svfiprintf_r+0x60>
 80046c4:	2a25      	cmp	r2, #37	@ 0x25
 80046c6:	d1f9      	bne.n	80046bc <_svfiprintf_r+0x54>
 80046c8:	ebba 0b04 	subs.w	fp, sl, r4
 80046cc:	d00b      	beq.n	80046e6 <_svfiprintf_r+0x7e>
 80046ce:	465b      	mov	r3, fp
 80046d0:	4622      	mov	r2, r4
 80046d2:	4629      	mov	r1, r5
 80046d4:	4638      	mov	r0, r7
 80046d6:	f7ff ff6b 	bl	80045b0 <__ssputs_r>
 80046da:	3001      	adds	r0, #1
 80046dc:	f000 80a7 	beq.w	800482e <_svfiprintf_r+0x1c6>
 80046e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046e2:	445a      	add	r2, fp
 80046e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80046e6:	f89a 3000 	ldrb.w	r3, [sl]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f000 809f 	beq.w	800482e <_svfiprintf_r+0x1c6>
 80046f0:	2300      	movs	r3, #0
 80046f2:	f04f 32ff 	mov.w	r2, #4294967295
 80046f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046fa:	f10a 0a01 	add.w	sl, sl, #1
 80046fe:	9304      	str	r3, [sp, #16]
 8004700:	9307      	str	r3, [sp, #28]
 8004702:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004706:	931a      	str	r3, [sp, #104]	@ 0x68
 8004708:	4654      	mov	r4, sl
 800470a:	2205      	movs	r2, #5
 800470c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004710:	484e      	ldr	r0, [pc, #312]	@ (800484c <_svfiprintf_r+0x1e4>)
 8004712:	f7fb fd85 	bl	8000220 <memchr>
 8004716:	9a04      	ldr	r2, [sp, #16]
 8004718:	b9d8      	cbnz	r0, 8004752 <_svfiprintf_r+0xea>
 800471a:	06d0      	lsls	r0, r2, #27
 800471c:	bf44      	itt	mi
 800471e:	2320      	movmi	r3, #32
 8004720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004724:	0711      	lsls	r1, r2, #28
 8004726:	bf44      	itt	mi
 8004728:	232b      	movmi	r3, #43	@ 0x2b
 800472a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800472e:	f89a 3000 	ldrb.w	r3, [sl]
 8004732:	2b2a      	cmp	r3, #42	@ 0x2a
 8004734:	d015      	beq.n	8004762 <_svfiprintf_r+0xfa>
 8004736:	9a07      	ldr	r2, [sp, #28]
 8004738:	4654      	mov	r4, sl
 800473a:	2000      	movs	r0, #0
 800473c:	f04f 0c0a 	mov.w	ip, #10
 8004740:	4621      	mov	r1, r4
 8004742:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004746:	3b30      	subs	r3, #48	@ 0x30
 8004748:	2b09      	cmp	r3, #9
 800474a:	d94b      	bls.n	80047e4 <_svfiprintf_r+0x17c>
 800474c:	b1b0      	cbz	r0, 800477c <_svfiprintf_r+0x114>
 800474e:	9207      	str	r2, [sp, #28]
 8004750:	e014      	b.n	800477c <_svfiprintf_r+0x114>
 8004752:	eba0 0308 	sub.w	r3, r0, r8
 8004756:	fa09 f303 	lsl.w	r3, r9, r3
 800475a:	4313      	orrs	r3, r2
 800475c:	9304      	str	r3, [sp, #16]
 800475e:	46a2      	mov	sl, r4
 8004760:	e7d2      	b.n	8004708 <_svfiprintf_r+0xa0>
 8004762:	9b03      	ldr	r3, [sp, #12]
 8004764:	1d19      	adds	r1, r3, #4
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	9103      	str	r1, [sp, #12]
 800476a:	2b00      	cmp	r3, #0
 800476c:	bfbb      	ittet	lt
 800476e:	425b      	neglt	r3, r3
 8004770:	f042 0202 	orrlt.w	r2, r2, #2
 8004774:	9307      	strge	r3, [sp, #28]
 8004776:	9307      	strlt	r3, [sp, #28]
 8004778:	bfb8      	it	lt
 800477a:	9204      	strlt	r2, [sp, #16]
 800477c:	7823      	ldrb	r3, [r4, #0]
 800477e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004780:	d10a      	bne.n	8004798 <_svfiprintf_r+0x130>
 8004782:	7863      	ldrb	r3, [r4, #1]
 8004784:	2b2a      	cmp	r3, #42	@ 0x2a
 8004786:	d132      	bne.n	80047ee <_svfiprintf_r+0x186>
 8004788:	9b03      	ldr	r3, [sp, #12]
 800478a:	1d1a      	adds	r2, r3, #4
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	9203      	str	r2, [sp, #12]
 8004790:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004794:	3402      	adds	r4, #2
 8004796:	9305      	str	r3, [sp, #20]
 8004798:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800485c <_svfiprintf_r+0x1f4>
 800479c:	7821      	ldrb	r1, [r4, #0]
 800479e:	2203      	movs	r2, #3
 80047a0:	4650      	mov	r0, sl
 80047a2:	f7fb fd3d 	bl	8000220 <memchr>
 80047a6:	b138      	cbz	r0, 80047b8 <_svfiprintf_r+0x150>
 80047a8:	9b04      	ldr	r3, [sp, #16]
 80047aa:	eba0 000a 	sub.w	r0, r0, sl
 80047ae:	2240      	movs	r2, #64	@ 0x40
 80047b0:	4082      	lsls	r2, r0
 80047b2:	4313      	orrs	r3, r2
 80047b4:	3401      	adds	r4, #1
 80047b6:	9304      	str	r3, [sp, #16]
 80047b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047bc:	4824      	ldr	r0, [pc, #144]	@ (8004850 <_svfiprintf_r+0x1e8>)
 80047be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80047c2:	2206      	movs	r2, #6
 80047c4:	f7fb fd2c 	bl	8000220 <memchr>
 80047c8:	2800      	cmp	r0, #0
 80047ca:	d036      	beq.n	800483a <_svfiprintf_r+0x1d2>
 80047cc:	4b21      	ldr	r3, [pc, #132]	@ (8004854 <_svfiprintf_r+0x1ec>)
 80047ce:	bb1b      	cbnz	r3, 8004818 <_svfiprintf_r+0x1b0>
 80047d0:	9b03      	ldr	r3, [sp, #12]
 80047d2:	3307      	adds	r3, #7
 80047d4:	f023 0307 	bic.w	r3, r3, #7
 80047d8:	3308      	adds	r3, #8
 80047da:	9303      	str	r3, [sp, #12]
 80047dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047de:	4433      	add	r3, r6
 80047e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80047e2:	e76a      	b.n	80046ba <_svfiprintf_r+0x52>
 80047e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80047e8:	460c      	mov	r4, r1
 80047ea:	2001      	movs	r0, #1
 80047ec:	e7a8      	b.n	8004740 <_svfiprintf_r+0xd8>
 80047ee:	2300      	movs	r3, #0
 80047f0:	3401      	adds	r4, #1
 80047f2:	9305      	str	r3, [sp, #20]
 80047f4:	4619      	mov	r1, r3
 80047f6:	f04f 0c0a 	mov.w	ip, #10
 80047fa:	4620      	mov	r0, r4
 80047fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004800:	3a30      	subs	r2, #48	@ 0x30
 8004802:	2a09      	cmp	r2, #9
 8004804:	d903      	bls.n	800480e <_svfiprintf_r+0x1a6>
 8004806:	2b00      	cmp	r3, #0
 8004808:	d0c6      	beq.n	8004798 <_svfiprintf_r+0x130>
 800480a:	9105      	str	r1, [sp, #20]
 800480c:	e7c4      	b.n	8004798 <_svfiprintf_r+0x130>
 800480e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004812:	4604      	mov	r4, r0
 8004814:	2301      	movs	r3, #1
 8004816:	e7f0      	b.n	80047fa <_svfiprintf_r+0x192>
 8004818:	ab03      	add	r3, sp, #12
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	462a      	mov	r2, r5
 800481e:	4b0e      	ldr	r3, [pc, #56]	@ (8004858 <_svfiprintf_r+0x1f0>)
 8004820:	a904      	add	r1, sp, #16
 8004822:	4638      	mov	r0, r7
 8004824:	f3af 8000 	nop.w
 8004828:	1c42      	adds	r2, r0, #1
 800482a:	4606      	mov	r6, r0
 800482c:	d1d6      	bne.n	80047dc <_svfiprintf_r+0x174>
 800482e:	89ab      	ldrh	r3, [r5, #12]
 8004830:	065b      	lsls	r3, r3, #25
 8004832:	f53f af2d 	bmi.w	8004690 <_svfiprintf_r+0x28>
 8004836:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004838:	e72c      	b.n	8004694 <_svfiprintf_r+0x2c>
 800483a:	ab03      	add	r3, sp, #12
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	462a      	mov	r2, r5
 8004840:	4b05      	ldr	r3, [pc, #20]	@ (8004858 <_svfiprintf_r+0x1f0>)
 8004842:	a904      	add	r1, sp, #16
 8004844:	4638      	mov	r0, r7
 8004846:	f000 f879 	bl	800493c <_printf_i>
 800484a:	e7ed      	b.n	8004828 <_svfiprintf_r+0x1c0>
 800484c:	08004ca8 	.word	0x08004ca8
 8004850:	08004cb2 	.word	0x08004cb2
 8004854:	00000000 	.word	0x00000000
 8004858:	080045b1 	.word	0x080045b1
 800485c:	08004cae 	.word	0x08004cae

08004860 <_printf_common>:
 8004860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004864:	4616      	mov	r6, r2
 8004866:	4698      	mov	r8, r3
 8004868:	688a      	ldr	r2, [r1, #8]
 800486a:	690b      	ldr	r3, [r1, #16]
 800486c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004870:	4293      	cmp	r3, r2
 8004872:	bfb8      	it	lt
 8004874:	4613      	movlt	r3, r2
 8004876:	6033      	str	r3, [r6, #0]
 8004878:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800487c:	4607      	mov	r7, r0
 800487e:	460c      	mov	r4, r1
 8004880:	b10a      	cbz	r2, 8004886 <_printf_common+0x26>
 8004882:	3301      	adds	r3, #1
 8004884:	6033      	str	r3, [r6, #0]
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	0699      	lsls	r1, r3, #26
 800488a:	bf42      	ittt	mi
 800488c:	6833      	ldrmi	r3, [r6, #0]
 800488e:	3302      	addmi	r3, #2
 8004890:	6033      	strmi	r3, [r6, #0]
 8004892:	6825      	ldr	r5, [r4, #0]
 8004894:	f015 0506 	ands.w	r5, r5, #6
 8004898:	d106      	bne.n	80048a8 <_printf_common+0x48>
 800489a:	f104 0a19 	add.w	sl, r4, #25
 800489e:	68e3      	ldr	r3, [r4, #12]
 80048a0:	6832      	ldr	r2, [r6, #0]
 80048a2:	1a9b      	subs	r3, r3, r2
 80048a4:	42ab      	cmp	r3, r5
 80048a6:	dc26      	bgt.n	80048f6 <_printf_common+0x96>
 80048a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80048ac:	6822      	ldr	r2, [r4, #0]
 80048ae:	3b00      	subs	r3, #0
 80048b0:	bf18      	it	ne
 80048b2:	2301      	movne	r3, #1
 80048b4:	0692      	lsls	r2, r2, #26
 80048b6:	d42b      	bmi.n	8004910 <_printf_common+0xb0>
 80048b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80048bc:	4641      	mov	r1, r8
 80048be:	4638      	mov	r0, r7
 80048c0:	47c8      	blx	r9
 80048c2:	3001      	adds	r0, #1
 80048c4:	d01e      	beq.n	8004904 <_printf_common+0xa4>
 80048c6:	6823      	ldr	r3, [r4, #0]
 80048c8:	6922      	ldr	r2, [r4, #16]
 80048ca:	f003 0306 	and.w	r3, r3, #6
 80048ce:	2b04      	cmp	r3, #4
 80048d0:	bf02      	ittt	eq
 80048d2:	68e5      	ldreq	r5, [r4, #12]
 80048d4:	6833      	ldreq	r3, [r6, #0]
 80048d6:	1aed      	subeq	r5, r5, r3
 80048d8:	68a3      	ldr	r3, [r4, #8]
 80048da:	bf0c      	ite	eq
 80048dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048e0:	2500      	movne	r5, #0
 80048e2:	4293      	cmp	r3, r2
 80048e4:	bfc4      	itt	gt
 80048e6:	1a9b      	subgt	r3, r3, r2
 80048e8:	18ed      	addgt	r5, r5, r3
 80048ea:	2600      	movs	r6, #0
 80048ec:	341a      	adds	r4, #26
 80048ee:	42b5      	cmp	r5, r6
 80048f0:	d11a      	bne.n	8004928 <_printf_common+0xc8>
 80048f2:	2000      	movs	r0, #0
 80048f4:	e008      	b.n	8004908 <_printf_common+0xa8>
 80048f6:	2301      	movs	r3, #1
 80048f8:	4652      	mov	r2, sl
 80048fa:	4641      	mov	r1, r8
 80048fc:	4638      	mov	r0, r7
 80048fe:	47c8      	blx	r9
 8004900:	3001      	adds	r0, #1
 8004902:	d103      	bne.n	800490c <_printf_common+0xac>
 8004904:	f04f 30ff 	mov.w	r0, #4294967295
 8004908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800490c:	3501      	adds	r5, #1
 800490e:	e7c6      	b.n	800489e <_printf_common+0x3e>
 8004910:	18e1      	adds	r1, r4, r3
 8004912:	1c5a      	adds	r2, r3, #1
 8004914:	2030      	movs	r0, #48	@ 0x30
 8004916:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800491a:	4422      	add	r2, r4
 800491c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004920:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004924:	3302      	adds	r3, #2
 8004926:	e7c7      	b.n	80048b8 <_printf_common+0x58>
 8004928:	2301      	movs	r3, #1
 800492a:	4622      	mov	r2, r4
 800492c:	4641      	mov	r1, r8
 800492e:	4638      	mov	r0, r7
 8004930:	47c8      	blx	r9
 8004932:	3001      	adds	r0, #1
 8004934:	d0e6      	beq.n	8004904 <_printf_common+0xa4>
 8004936:	3601      	adds	r6, #1
 8004938:	e7d9      	b.n	80048ee <_printf_common+0x8e>
	...

0800493c <_printf_i>:
 800493c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004940:	7e0f      	ldrb	r7, [r1, #24]
 8004942:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004944:	2f78      	cmp	r7, #120	@ 0x78
 8004946:	4691      	mov	r9, r2
 8004948:	4680      	mov	r8, r0
 800494a:	460c      	mov	r4, r1
 800494c:	469a      	mov	sl, r3
 800494e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004952:	d807      	bhi.n	8004964 <_printf_i+0x28>
 8004954:	2f62      	cmp	r7, #98	@ 0x62
 8004956:	d80a      	bhi.n	800496e <_printf_i+0x32>
 8004958:	2f00      	cmp	r7, #0
 800495a:	f000 80d2 	beq.w	8004b02 <_printf_i+0x1c6>
 800495e:	2f58      	cmp	r7, #88	@ 0x58
 8004960:	f000 80b9 	beq.w	8004ad6 <_printf_i+0x19a>
 8004964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004968:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800496c:	e03a      	b.n	80049e4 <_printf_i+0xa8>
 800496e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004972:	2b15      	cmp	r3, #21
 8004974:	d8f6      	bhi.n	8004964 <_printf_i+0x28>
 8004976:	a101      	add	r1, pc, #4	@ (adr r1, 800497c <_printf_i+0x40>)
 8004978:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800497c:	080049d5 	.word	0x080049d5
 8004980:	080049e9 	.word	0x080049e9
 8004984:	08004965 	.word	0x08004965
 8004988:	08004965 	.word	0x08004965
 800498c:	08004965 	.word	0x08004965
 8004990:	08004965 	.word	0x08004965
 8004994:	080049e9 	.word	0x080049e9
 8004998:	08004965 	.word	0x08004965
 800499c:	08004965 	.word	0x08004965
 80049a0:	08004965 	.word	0x08004965
 80049a4:	08004965 	.word	0x08004965
 80049a8:	08004ae9 	.word	0x08004ae9
 80049ac:	08004a13 	.word	0x08004a13
 80049b0:	08004aa3 	.word	0x08004aa3
 80049b4:	08004965 	.word	0x08004965
 80049b8:	08004965 	.word	0x08004965
 80049bc:	08004b0b 	.word	0x08004b0b
 80049c0:	08004965 	.word	0x08004965
 80049c4:	08004a13 	.word	0x08004a13
 80049c8:	08004965 	.word	0x08004965
 80049cc:	08004965 	.word	0x08004965
 80049d0:	08004aab 	.word	0x08004aab
 80049d4:	6833      	ldr	r3, [r6, #0]
 80049d6:	1d1a      	adds	r2, r3, #4
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6032      	str	r2, [r6, #0]
 80049dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049e4:	2301      	movs	r3, #1
 80049e6:	e09d      	b.n	8004b24 <_printf_i+0x1e8>
 80049e8:	6833      	ldr	r3, [r6, #0]
 80049ea:	6820      	ldr	r0, [r4, #0]
 80049ec:	1d19      	adds	r1, r3, #4
 80049ee:	6031      	str	r1, [r6, #0]
 80049f0:	0606      	lsls	r6, r0, #24
 80049f2:	d501      	bpl.n	80049f8 <_printf_i+0xbc>
 80049f4:	681d      	ldr	r5, [r3, #0]
 80049f6:	e003      	b.n	8004a00 <_printf_i+0xc4>
 80049f8:	0645      	lsls	r5, r0, #25
 80049fa:	d5fb      	bpl.n	80049f4 <_printf_i+0xb8>
 80049fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a00:	2d00      	cmp	r5, #0
 8004a02:	da03      	bge.n	8004a0c <_printf_i+0xd0>
 8004a04:	232d      	movs	r3, #45	@ 0x2d
 8004a06:	426d      	negs	r5, r5
 8004a08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a0c:	4859      	ldr	r0, [pc, #356]	@ (8004b74 <_printf_i+0x238>)
 8004a0e:	230a      	movs	r3, #10
 8004a10:	e011      	b.n	8004a36 <_printf_i+0xfa>
 8004a12:	6821      	ldr	r1, [r4, #0]
 8004a14:	6833      	ldr	r3, [r6, #0]
 8004a16:	0608      	lsls	r0, r1, #24
 8004a18:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a1c:	d402      	bmi.n	8004a24 <_printf_i+0xe8>
 8004a1e:	0649      	lsls	r1, r1, #25
 8004a20:	bf48      	it	mi
 8004a22:	b2ad      	uxthmi	r5, r5
 8004a24:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a26:	4853      	ldr	r0, [pc, #332]	@ (8004b74 <_printf_i+0x238>)
 8004a28:	6033      	str	r3, [r6, #0]
 8004a2a:	bf14      	ite	ne
 8004a2c:	230a      	movne	r3, #10
 8004a2e:	2308      	moveq	r3, #8
 8004a30:	2100      	movs	r1, #0
 8004a32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a36:	6866      	ldr	r6, [r4, #4]
 8004a38:	60a6      	str	r6, [r4, #8]
 8004a3a:	2e00      	cmp	r6, #0
 8004a3c:	bfa2      	ittt	ge
 8004a3e:	6821      	ldrge	r1, [r4, #0]
 8004a40:	f021 0104 	bicge.w	r1, r1, #4
 8004a44:	6021      	strge	r1, [r4, #0]
 8004a46:	b90d      	cbnz	r5, 8004a4c <_printf_i+0x110>
 8004a48:	2e00      	cmp	r6, #0
 8004a4a:	d04b      	beq.n	8004ae4 <_printf_i+0x1a8>
 8004a4c:	4616      	mov	r6, r2
 8004a4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a52:	fb03 5711 	mls	r7, r3, r1, r5
 8004a56:	5dc7      	ldrb	r7, [r0, r7]
 8004a58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a5c:	462f      	mov	r7, r5
 8004a5e:	42bb      	cmp	r3, r7
 8004a60:	460d      	mov	r5, r1
 8004a62:	d9f4      	bls.n	8004a4e <_printf_i+0x112>
 8004a64:	2b08      	cmp	r3, #8
 8004a66:	d10b      	bne.n	8004a80 <_printf_i+0x144>
 8004a68:	6823      	ldr	r3, [r4, #0]
 8004a6a:	07df      	lsls	r7, r3, #31
 8004a6c:	d508      	bpl.n	8004a80 <_printf_i+0x144>
 8004a6e:	6923      	ldr	r3, [r4, #16]
 8004a70:	6861      	ldr	r1, [r4, #4]
 8004a72:	4299      	cmp	r1, r3
 8004a74:	bfde      	ittt	le
 8004a76:	2330      	movle	r3, #48	@ 0x30
 8004a78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a80:	1b92      	subs	r2, r2, r6
 8004a82:	6122      	str	r2, [r4, #16]
 8004a84:	f8cd a000 	str.w	sl, [sp]
 8004a88:	464b      	mov	r3, r9
 8004a8a:	aa03      	add	r2, sp, #12
 8004a8c:	4621      	mov	r1, r4
 8004a8e:	4640      	mov	r0, r8
 8004a90:	f7ff fee6 	bl	8004860 <_printf_common>
 8004a94:	3001      	adds	r0, #1
 8004a96:	d14a      	bne.n	8004b2e <_printf_i+0x1f2>
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	b004      	add	sp, #16
 8004a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	f043 0320 	orr.w	r3, r3, #32
 8004aa8:	6023      	str	r3, [r4, #0]
 8004aaa:	4833      	ldr	r0, [pc, #204]	@ (8004b78 <_printf_i+0x23c>)
 8004aac:	2778      	movs	r7, #120	@ 0x78
 8004aae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ab2:	6823      	ldr	r3, [r4, #0]
 8004ab4:	6831      	ldr	r1, [r6, #0]
 8004ab6:	061f      	lsls	r7, r3, #24
 8004ab8:	f851 5b04 	ldr.w	r5, [r1], #4
 8004abc:	d402      	bmi.n	8004ac4 <_printf_i+0x188>
 8004abe:	065f      	lsls	r7, r3, #25
 8004ac0:	bf48      	it	mi
 8004ac2:	b2ad      	uxthmi	r5, r5
 8004ac4:	6031      	str	r1, [r6, #0]
 8004ac6:	07d9      	lsls	r1, r3, #31
 8004ac8:	bf44      	itt	mi
 8004aca:	f043 0320 	orrmi.w	r3, r3, #32
 8004ace:	6023      	strmi	r3, [r4, #0]
 8004ad0:	b11d      	cbz	r5, 8004ada <_printf_i+0x19e>
 8004ad2:	2310      	movs	r3, #16
 8004ad4:	e7ac      	b.n	8004a30 <_printf_i+0xf4>
 8004ad6:	4827      	ldr	r0, [pc, #156]	@ (8004b74 <_printf_i+0x238>)
 8004ad8:	e7e9      	b.n	8004aae <_printf_i+0x172>
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	f023 0320 	bic.w	r3, r3, #32
 8004ae0:	6023      	str	r3, [r4, #0]
 8004ae2:	e7f6      	b.n	8004ad2 <_printf_i+0x196>
 8004ae4:	4616      	mov	r6, r2
 8004ae6:	e7bd      	b.n	8004a64 <_printf_i+0x128>
 8004ae8:	6833      	ldr	r3, [r6, #0]
 8004aea:	6825      	ldr	r5, [r4, #0]
 8004aec:	6961      	ldr	r1, [r4, #20]
 8004aee:	1d18      	adds	r0, r3, #4
 8004af0:	6030      	str	r0, [r6, #0]
 8004af2:	062e      	lsls	r6, r5, #24
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	d501      	bpl.n	8004afc <_printf_i+0x1c0>
 8004af8:	6019      	str	r1, [r3, #0]
 8004afa:	e002      	b.n	8004b02 <_printf_i+0x1c6>
 8004afc:	0668      	lsls	r0, r5, #25
 8004afe:	d5fb      	bpl.n	8004af8 <_printf_i+0x1bc>
 8004b00:	8019      	strh	r1, [r3, #0]
 8004b02:	2300      	movs	r3, #0
 8004b04:	6123      	str	r3, [r4, #16]
 8004b06:	4616      	mov	r6, r2
 8004b08:	e7bc      	b.n	8004a84 <_printf_i+0x148>
 8004b0a:	6833      	ldr	r3, [r6, #0]
 8004b0c:	1d1a      	adds	r2, r3, #4
 8004b0e:	6032      	str	r2, [r6, #0]
 8004b10:	681e      	ldr	r6, [r3, #0]
 8004b12:	6862      	ldr	r2, [r4, #4]
 8004b14:	2100      	movs	r1, #0
 8004b16:	4630      	mov	r0, r6
 8004b18:	f7fb fb82 	bl	8000220 <memchr>
 8004b1c:	b108      	cbz	r0, 8004b22 <_printf_i+0x1e6>
 8004b1e:	1b80      	subs	r0, r0, r6
 8004b20:	6060      	str	r0, [r4, #4]
 8004b22:	6863      	ldr	r3, [r4, #4]
 8004b24:	6123      	str	r3, [r4, #16]
 8004b26:	2300      	movs	r3, #0
 8004b28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b2c:	e7aa      	b.n	8004a84 <_printf_i+0x148>
 8004b2e:	6923      	ldr	r3, [r4, #16]
 8004b30:	4632      	mov	r2, r6
 8004b32:	4649      	mov	r1, r9
 8004b34:	4640      	mov	r0, r8
 8004b36:	47d0      	blx	sl
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d0ad      	beq.n	8004a98 <_printf_i+0x15c>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	079b      	lsls	r3, r3, #30
 8004b40:	d413      	bmi.n	8004b6a <_printf_i+0x22e>
 8004b42:	68e0      	ldr	r0, [r4, #12]
 8004b44:	9b03      	ldr	r3, [sp, #12]
 8004b46:	4298      	cmp	r0, r3
 8004b48:	bfb8      	it	lt
 8004b4a:	4618      	movlt	r0, r3
 8004b4c:	e7a6      	b.n	8004a9c <_printf_i+0x160>
 8004b4e:	2301      	movs	r3, #1
 8004b50:	4632      	mov	r2, r6
 8004b52:	4649      	mov	r1, r9
 8004b54:	4640      	mov	r0, r8
 8004b56:	47d0      	blx	sl
 8004b58:	3001      	adds	r0, #1
 8004b5a:	d09d      	beq.n	8004a98 <_printf_i+0x15c>
 8004b5c:	3501      	adds	r5, #1
 8004b5e:	68e3      	ldr	r3, [r4, #12]
 8004b60:	9903      	ldr	r1, [sp, #12]
 8004b62:	1a5b      	subs	r3, r3, r1
 8004b64:	42ab      	cmp	r3, r5
 8004b66:	dcf2      	bgt.n	8004b4e <_printf_i+0x212>
 8004b68:	e7eb      	b.n	8004b42 <_printf_i+0x206>
 8004b6a:	2500      	movs	r5, #0
 8004b6c:	f104 0619 	add.w	r6, r4, #25
 8004b70:	e7f5      	b.n	8004b5e <_printf_i+0x222>
 8004b72:	bf00      	nop
 8004b74:	08004cb9 	.word	0x08004cb9
 8004b78:	08004cca 	.word	0x08004cca

08004b7c <memmove>:
 8004b7c:	4288      	cmp	r0, r1
 8004b7e:	b510      	push	{r4, lr}
 8004b80:	eb01 0402 	add.w	r4, r1, r2
 8004b84:	d902      	bls.n	8004b8c <memmove+0x10>
 8004b86:	4284      	cmp	r4, r0
 8004b88:	4623      	mov	r3, r4
 8004b8a:	d807      	bhi.n	8004b9c <memmove+0x20>
 8004b8c:	1e43      	subs	r3, r0, #1
 8004b8e:	42a1      	cmp	r1, r4
 8004b90:	d008      	beq.n	8004ba4 <memmove+0x28>
 8004b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b9a:	e7f8      	b.n	8004b8e <memmove+0x12>
 8004b9c:	4402      	add	r2, r0
 8004b9e:	4601      	mov	r1, r0
 8004ba0:	428a      	cmp	r2, r1
 8004ba2:	d100      	bne.n	8004ba6 <memmove+0x2a>
 8004ba4:	bd10      	pop	{r4, pc}
 8004ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004bae:	e7f7      	b.n	8004ba0 <memmove+0x24>

08004bb0 <_sbrk_r>:
 8004bb0:	b538      	push	{r3, r4, r5, lr}
 8004bb2:	4d06      	ldr	r5, [pc, #24]	@ (8004bcc <_sbrk_r+0x1c>)
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	4608      	mov	r0, r1
 8004bba:	602b      	str	r3, [r5, #0]
 8004bbc:	f7fc fb94 	bl	80012e8 <_sbrk>
 8004bc0:	1c43      	adds	r3, r0, #1
 8004bc2:	d102      	bne.n	8004bca <_sbrk_r+0x1a>
 8004bc4:	682b      	ldr	r3, [r5, #0]
 8004bc6:	b103      	cbz	r3, 8004bca <_sbrk_r+0x1a>
 8004bc8:	6023      	str	r3, [r4, #0]
 8004bca:	bd38      	pop	{r3, r4, r5, pc}
 8004bcc:	20000394 	.word	0x20000394

08004bd0 <memcpy>:
 8004bd0:	440a      	add	r2, r1
 8004bd2:	4291      	cmp	r1, r2
 8004bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bd8:	d100      	bne.n	8004bdc <memcpy+0xc>
 8004bda:	4770      	bx	lr
 8004bdc:	b510      	push	{r4, lr}
 8004bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004be2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004be6:	4291      	cmp	r1, r2
 8004be8:	d1f9      	bne.n	8004bde <memcpy+0xe>
 8004bea:	bd10      	pop	{r4, pc}

08004bec <_realloc_r>:
 8004bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bf0:	4680      	mov	r8, r0
 8004bf2:	4615      	mov	r5, r2
 8004bf4:	460c      	mov	r4, r1
 8004bf6:	b921      	cbnz	r1, 8004c02 <_realloc_r+0x16>
 8004bf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	f7ff bc4b 	b.w	8004498 <_malloc_r>
 8004c02:	b92a      	cbnz	r2, 8004c10 <_realloc_r+0x24>
 8004c04:	f7ff fbdc 	bl	80043c0 <_free_r>
 8004c08:	2400      	movs	r4, #0
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c10:	f000 f81a 	bl	8004c48 <_malloc_usable_size_r>
 8004c14:	4285      	cmp	r5, r0
 8004c16:	4606      	mov	r6, r0
 8004c18:	d802      	bhi.n	8004c20 <_realloc_r+0x34>
 8004c1a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004c1e:	d8f4      	bhi.n	8004c0a <_realloc_r+0x1e>
 8004c20:	4629      	mov	r1, r5
 8004c22:	4640      	mov	r0, r8
 8004c24:	f7ff fc38 	bl	8004498 <_malloc_r>
 8004c28:	4607      	mov	r7, r0
 8004c2a:	2800      	cmp	r0, #0
 8004c2c:	d0ec      	beq.n	8004c08 <_realloc_r+0x1c>
 8004c2e:	42b5      	cmp	r5, r6
 8004c30:	462a      	mov	r2, r5
 8004c32:	4621      	mov	r1, r4
 8004c34:	bf28      	it	cs
 8004c36:	4632      	movcs	r2, r6
 8004c38:	f7ff ffca 	bl	8004bd0 <memcpy>
 8004c3c:	4621      	mov	r1, r4
 8004c3e:	4640      	mov	r0, r8
 8004c40:	f7ff fbbe 	bl	80043c0 <_free_r>
 8004c44:	463c      	mov	r4, r7
 8004c46:	e7e0      	b.n	8004c0a <_realloc_r+0x1e>

08004c48 <_malloc_usable_size_r>:
 8004c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c4c:	1f18      	subs	r0, r3, #4
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	bfbc      	itt	lt
 8004c52:	580b      	ldrlt	r3, [r1, r0]
 8004c54:	18c0      	addlt	r0, r0, r3
 8004c56:	4770      	bx	lr

08004c58 <_init>:
 8004c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c5a:	bf00      	nop
 8004c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c5e:	bc08      	pop	{r3}
 8004c60:	469e      	mov	lr, r3
 8004c62:	4770      	bx	lr

08004c64 <_fini>:
 8004c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c66:	bf00      	nop
 8004c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c6a:	bc08      	pop	{r3}
 8004c6c:	469e      	mov	lr, r3
 8004c6e:	4770      	bx	lr
